+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; ALTDDIO_IN_15|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_38|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_14|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_37|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_13|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_36|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_12|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_35|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_11|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_34|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_10|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_33|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_9|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_32|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_8|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_31|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_7|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_30|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_6|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_29|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_5|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_28|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_4|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_27|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_3|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_26|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_2|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_25|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN_1|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_24|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_IN|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_23|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_22|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_21|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_20|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_19|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_18|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_17|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_16|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_15|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_14|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_13|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_12|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_11|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_10|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_9|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_8|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_7|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_6|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_5|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_4|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_3|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_2|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT_1|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTDDIO_OUT|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; VexRiscv|dataCache_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 238   ; 11             ; 89           ; 11             ; 120    ; 11              ; 11            ; 11              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; VexRiscv|IBusCachedPlugin_cache                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 214   ; 17             ; 95           ; 17             ; 169    ; 17              ; 17            ; 17              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; VexRiscv                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 136   ; 81             ; 0            ; 81             ; 148    ; 81              ; 81            ; 81              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; ALTPLL|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 3     ; 4              ; 1            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4099  ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 8714  ; 0              ; 4617         ; 0                ; 4617              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 4618  ; 0              ; 4615         ; 0                ; 4615              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4100  ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 13332 ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4098  ; 0              ; 4098         ; 0                ; 4098              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4616  ; 0              ; 4616         ; 0                ; 4616              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4616  ; 0              ; 4616         ; 0                ; 4616              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 17430 ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4098  ; 0              ; 4098         ; 0                ; 4098              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4616  ; 0              ; 4616         ; 0                ; 4616              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 8714  ; 0              ; 8714         ; 0                ; 8714              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 8715  ; 4              ; 0            ; 4              ; 8714   ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4099  ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 8714  ; 0              ; 4617         ; 0                ; 4617              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 4618  ; 0              ; 4615         ; 0                ; 4615              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4100  ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 13332 ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4098  ; 0              ; 4098         ; 0                ; 4098              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4616  ; 0              ; 4616         ; 0                ; 4616              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4616  ; 0              ; 4616         ; 0                ; 4616              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 17430 ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4098  ; 0              ; 4098         ; 0                ; 4098              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4616  ; 0              ; 4616         ; 0                ; 4616              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 8714  ; 0              ; 8714         ; 0                ; 8714              ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 8715  ; 4              ; 0            ; 4              ; 8714   ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].router[1].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 8716  ; 1              ; 2            ; 1              ; 8713   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].router[0].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 8716  ; 1              ; 2            ; 1              ; 8713   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                                                                          ; 5646  ; 0              ; 0            ; 0              ; 5120   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                                                                       ; 5647  ; 0              ; 0            ; 0              ; 5120   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                     ; 11281 ; 7168           ; 4610         ; 7168           ; 10240  ; 7168            ; 7168          ; 7168            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst                                                                                                                                                                                                                                                                                                                                                  ; 9233  ; 0              ; 0            ; 0              ; 8192   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst                                                                                                                                                                                                                                                                                                                                                                                        ; 9233  ; 0              ; 0            ; 0              ; 8192   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|bottom_inst                                                                                                                                                                                                                                                                                                                                                                     ; 16401 ; 2              ; 8197         ; 2              ; 8208   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|top_inst                                                                                                                                                                                                                                                                                                                                                                        ; 16401 ; 2              ; 8197         ; 2              ; 8208   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 24593 ; 0              ; 0            ; 0              ; 8212   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9233  ; 0              ; 0            ; 0              ; 8192   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 9234  ; 10             ; 1            ; 10             ; 8194   ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 9226  ; 0              ; 0            ; 0              ; 8194   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 9226  ; 2              ; 2            ; 2              ; 8196   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].host[1].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8743  ; 22             ; 9            ; 22             ; 8735   ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace66.local_mem_group[0].host[0].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8743  ; 22             ; 9            ; 22             ; 8735   ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank15[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank14[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank13[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank12[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank11[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank10[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank9[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank8[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank7[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank6[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank5[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank4[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank3[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank2[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank1[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank15[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank14[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank13[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank12[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank11[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank10[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank9[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank8[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank7[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank6[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank5[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank4[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank3[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank2[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank1[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 52    ; 0              ; 35           ; 0                ; 35                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 36    ; 0              ; 33           ; 0                ; 33                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 20    ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 88    ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 106   ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 18    ; 0              ; 18           ; 0                ; 18                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 34    ; 0              ; 34           ; 0                ; 34                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 52    ; 0              ; 52           ; 0                ; 52                ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 53    ; 4              ; 0            ; 4              ; 52     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[31].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[30].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[29].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[28].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[27].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[26].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[25].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[24].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[23].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[22].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[21].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[20].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[19].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[18].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[17].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[16].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[15].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[14].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[13].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[12].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[11].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[10].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[9].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[8].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[7].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[6].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[5].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[4].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[3].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[2].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[1].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].router[0].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54    ; 1              ; 2            ; 1              ; 51     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                        ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[15].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                        ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[14].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                        ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[13].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                        ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[12].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                        ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[11].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                        ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[10].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[9].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[8].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[7].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[6].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[5].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[4].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[3].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[2].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[1].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                         ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 55    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 2            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 59    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 60    ; 4              ; 1            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 62    ; 2              ; 6            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[31].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[30].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[29].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[28].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[27].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[26].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[25].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[24].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[23].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[22].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[21].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[20].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[19].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[18].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[17].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[16].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[15].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[14].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[13].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[12].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[11].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[10].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[9].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[8].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[7].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[6].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[5].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[4].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[3].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[2].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[1].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|local_mem_system_aspace64.local_mem_group[0].host[0].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 73    ; 22             ; 1            ; 22             ; 73     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|themyproject_B5_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|themyproject_B5_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|themyproject_B4_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|themyproject_B4_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|themyproject_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|themyproject_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|themyproject_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|themyproject_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0|thei_llvm_fpga_pop_token_i1_wt_limpop_myproject1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0|thei_llvm_fpga_pop_token_i1_wt_limpop_myproject1                                                                                                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0|thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0_reg                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0                                                                                                                                                                                                                                                                                                                                                                                               ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1|fifo                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1                                                                                                                                                                                                                                                                                                                                          ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1_reg                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_myproject1                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|thebb_myproject_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce|themyproject_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3|thebb_myproject_B3_stall_region|thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3|thebb_myproject_B3_stall_region|thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                       ; 168   ; 1              ; 0            ; 1              ; 166    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3|thebb_myproject_B3_stall_region|thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x|theiowr                                                                                                                                                                                                                                                                                                                                                                                 ; 232   ; 3              ; 63           ; 3              ; 164    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3|thebb_myproject_B3_stall_region|thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                         ; 165   ; 1              ; 0            ; 1              ; 163    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3|thebb_myproject_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 245   ; 0              ; 80           ; 0              ; 163    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3|themyproject_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 244   ; 0              ; 2            ; 0              ; 242    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3|themyproject_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 245   ; 0              ; 0            ; 0              ; 164    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_195                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going52_myproject2|thei_llvm_fpga_pipeline_keep_going52_myproject1|asr|acl_reset_handler_inst                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going52_myproject2|thei_llvm_fpga_pipeline_keep_going52_myproject1|asr                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going52_myproject2|thei_llvm_fpga_pipeline_keep_going52_myproject1                                                                                                                                                                                                    ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going52_myproject2|thepassthru                                                                                                                                                                                                                                        ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going52_myproject2                                                                                                                                                                                                                                                    ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|staging_reg                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                       ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                            ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                   ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                               ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|fifo                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|fifo                                                                                                                                                                                          ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo|acl_reset_handler_inst                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|fifo                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3|thei_llvm_fpga_push_i1_notexitcond53_myproject1                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond53_myproject3                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|redist1_sync_together13_aunroll_x_in_i_valid_195                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x                                                                                                                                                                                                                                                                                                    ; 7     ; 0              ; 1            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1|acl_reset_handler_inst                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1                                                                                                                                                                                                                     ; 31    ; 23             ; 0            ; 23             ; 28     ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x                                                                                                                                                                                                                                                                                             ; 8     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4|thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4|thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject1                                                                                                                                                                                                                                                                                                                                                  ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4|thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4_reg                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4                                                                                                                                                                                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                              ; 3144  ; 2              ; 0            ; 2              ; 3144   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                        ; 3177  ; 37             ; 0            ; 37             ; 3140   ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                ; 3141  ; 0              ; 0            ; 0              ; 3140   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject1|pipelined_write|acl_reset_handler_inst                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject1|pipelined_write                                                                                                                                                                                            ; 4647  ; 20             ; 11           ; 20             ; 4653   ; 20              ; 20            ; 20              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject1|u_permute_address                                                                                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject1|acl_reset_handler_inst                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject1                                                                                                                                                                                                            ; 12942 ; 4617           ; 4162         ; 4617           ; 4647   ; 4617            ; 4617          ; 4617            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x|thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x                                                                                                                                                                                                                                                    ; 8266  ; 64             ; 2            ; 64             ; 4644   ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x                                                                                                                                                                                                                                                                                                        ; 7241  ; 0              ; 1            ; 0              ; 4645   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_full_detector|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_full_detector                                                                                                                   ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_full_detector                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                             ; 22    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|ms.acl_mid_speed_fifo_inst                                                                                                ; 12    ; 2              ; 0            ; 2              ; 15     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0                                                                                                                           ; 12    ; 7              ; 0            ; 7              ; 11     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x                                                                                                                                                                                                                                                                                               ; 7     ; 0              ; 1            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                 ; 7242  ; 0              ; 0            ; 0              ; 4646   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region|themyproject_B1_start_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|thebb_myproject_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 7245  ; 0              ; 0            ; 0              ; 4652   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|themyproject_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start|themyproject_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7247  ; 0              ; 0            ; 0              ; 4653   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                           ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                  ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                              ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|fifo                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1                                                                                                                                                                                                                                                                                                                                                ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0_reg                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|thebb_myproject_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1318  ; 0              ; 0            ; 0              ; 541    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|themyproject_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1317  ; 0              ; 2            ; 0              ; 1315   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x|themyproject_B2_branch_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 541   ; 0              ; 2            ; 0              ; 539    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1318  ; 0              ; 0            ; 0              ; 541    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|theloop_limiter_myproject1|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|theloop_limiter_myproject1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|theloop_limiter_myproject1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 542   ; 0              ; 0            ; 0              ; 540    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|themyproject_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 246   ; 0              ; 0            ; 0              ; 243    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_myproject91|thei_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_myproject1|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_myproject91|thei_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_myproject1                                                                                                                                                                   ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_myproject91                                                                                                                                                                                                                            ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject1|fifo|fifo                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject1|fifo|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject1|fifo                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject1|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject1                                                                                                                                                              ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121                                                                                                                                                                                                                         ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_i_myproject25_cma_delay                                                                                                                                                                                                                ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                             ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_myproject93|thei_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_myproject1|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_myproject93|thei_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_myproject1                                                                                                                                                             ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_myproject93                                                                                                                                                                                                                         ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject1|fifo|fifo                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject1|fifo|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject1|fifo                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject1                                                                                                                                                        ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122                                                                                                                                                                                                                      ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_1_i_myproject32_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                             ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_myproject95|thei_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_myproject1|acl_reset_handler_inst                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_myproject95|thei_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_myproject1                                                                                                                                                             ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_myproject95                                                                                                                                                                                                                         ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject1|fifo|fifo                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject1|fifo|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject1|fifo                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject1                                                                                                                                                        ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123                                                                                                                                                                                                                      ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_2_i_myproject39_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                             ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_myproject97|thei_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_myproject1|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_myproject97|thei_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_myproject1                                                                                                                                                           ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_myproject97                                                                                                                                                                                                                        ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject1|fifo|fifo                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject1|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject1|fifo                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject1                                                                                                                                                      ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125                                                                                                                                                                                                                     ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_3_i_myproject46_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                             ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_myproject99|thei_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_myproject1|acl_reset_handler_inst                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_myproject99|thei_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_myproject1                                                                                                                                                           ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_myproject99                                                                                                                                                                                                                        ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject1|fifo|fifo                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject1|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject1|fifo                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject1                                                                                                                                                      ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127                                                                                                                                                                                                                     ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_4_i_myproject53_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                             ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_myproject101|thei_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_myproject1|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_myproject101|thei_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_myproject1                                                                                                                                                          ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_myproject101                                                                                                                                                                                                                       ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject1|fifo|fifo                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject1|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject1|fifo                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject1                                                                                                                                                      ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129                                                                                                                                                                                                                     ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_5_i_myproject60_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                            ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                        ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_myproject103|thei_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_myproject1|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_myproject103|thei_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_myproject1                                                                                                                                                          ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_myproject103                                                                                                                                                                                                                       ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject1|fifo|fifo                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject1|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject1|fifo                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject1                                                                                                                                                      ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130                                                                                                                                                                                                                     ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_6_i_myproject67_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                            ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                        ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_myproject105|thei_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_myproject1|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_myproject105|thei_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_myproject1                                                                                                                                                          ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_myproject105                                                                                                                                                                                                                       ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject1|fifo|fifo                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject1|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject1|fifo                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject1                                                                                                                                                      ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128                                                                                                                                                                                                                     ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_7_i_myproject74_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                            ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                        ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_myproject107|thei_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_myproject1|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_myproject107|thei_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_myproject1                                                                                                                                                          ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_myproject107                                                                                                                                                                                                                       ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject1|fifo|fifo                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject1|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject1|fifo                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject1                                                                                                                                                      ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126                                                                                                                                                                                                                     ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_8_i_myproject81_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                            ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                        ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_myproject109|thei_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_myproject1|acl_reset_handler_inst                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_myproject109|thei_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_myproject1                                                                                                                                                          ; 71    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_myproject109                                                                                                                                                                                                                       ; 63    ; 24             ; 0            ; 24             ; 25     ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject1|fifo|fifo                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject1|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject1|fifo                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject1                                                                                                                                                      ; 39    ; 9              ; 0            ; 9              ; 67     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124                                                                                                                                                                                                                     ; 30    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_int_mul_i32_i16_i16_mul_i_i_i_i_i_9_i_myproject88_cma_delay                                                                                                                                                                                                              ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                            ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                        ; 11    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_30_comparator_x_delay                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject12_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject1|acl_reset_handler_inst                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject12_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject1                                                                         ; 231   ; 0              ; 0            ; 0              ; 115    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject12_aunroll_x                                                                                                                                                                          ; 231   ; 0              ; 0            ; 0              ; 113    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1|fifo|fifo|acl_reset_handler_inst                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1|fifo|fifo                                                          ; 116   ; 0              ; 0            ; 0              ; 115    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1|fifo|acl_reset_handler_inst                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1|fifo                                                               ; 116   ; 2              ; 0            ; 2              ; 116    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1|acl_reset_handler_inst                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1                                                                    ; 119   ; 1              ; 0            ; 1              ; 227    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x                                                                                                                                                                       ; 118   ; 0              ; 0            ; 0              ; 113    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_31_comparator_x_delay                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_pop55_myproject14_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_pop55_myproject1|acl_reset_handler_inst                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_pop55_myproject14_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_pop55_myproject1                                                                         ; 263   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_pop55_myproject14_aunroll_x                                                                                                                                                                          ; 263   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject1|fifo|fifo|acl_reset_handler_inst                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject1|fifo|fifo                                                          ; 132   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject1|fifo|acl_reset_handler_inst                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject1|fifo                                                               ; 132   ; 2              ; 0            ; 2              ; 132    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject1|acl_reset_handler_inst                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject1                                                                    ; 135   ; 1              ; 0            ; 1              ; 259    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x                                                                                                                                                                       ; 134   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_32_comparator_x_delay                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_pop56_myproject16_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_pop56_myproject1|acl_reset_handler_inst                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_pop56_myproject16_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_pop56_myproject1                                                                         ; 263   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_pop56_myproject16_aunroll_x                                                                                                                                                                          ; 263   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1|fifo|fifo|acl_reset_handler_inst                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1|fifo|fifo                                                          ; 132   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1|fifo|acl_reset_handler_inst                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1|fifo                                                               ; 132   ; 2              ; 0            ; 2              ; 132    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1|acl_reset_handler_inst                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1                                                                    ; 135   ; 1              ; 0            ; 1              ; 259    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x                                                                                                                                                                       ; 134   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist32_sync_together247_aunroll_x_in_c0_eni6_18_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist32_sync_together247_aunroll_x_in_c0_eni6_18_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist33_sync_together247_aunroll_x_in_c0_eni6_19_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist33_sync_together247_aunroll_x_in_c0_eni6_19_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist34_sync_together247_aunroll_x_in_c0_eni6_20_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist34_sync_together247_aunroll_x_in_c0_eni6_20_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist35_sync_together247_aunroll_x_in_c0_eni6_21_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist35_sync_together247_aunroll_x_in_c0_eni6_21_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist36_sync_together247_aunroll_x_in_c0_eni6_22_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist36_sync_together247_aunroll_x_in_c0_eni6_22_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist37_sync_together247_aunroll_x_in_c0_eni6_23_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist37_sync_together247_aunroll_x_in_c0_eni6_23_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist38_sync_together247_aunroll_x_in_c0_eni6_24_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist38_sync_together247_aunroll_x_in_c0_eni6_24_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_33_comparator_x_delay                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_6_comparator_x_delay                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|comparator_delay                                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_0_comparator_x_delay                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_1_comparator_x_delay                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_2_comparator_x_delay                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_3_comparator_x_delay                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_4_comparator_x_delay                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|dupName_5_comparator_x_delay                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i32_ir_0_i_i395_pop53_myproject9|thei_llvm_fpga_pop_i32_ir_0_i_i395_pop53_myproject1|acl_reset_handler_inst                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i32_ir_0_i_i395_pop53_myproject9|thei_llvm_fpga_pop_i32_ir_0_i_i395_pop53_myproject1                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i32_ir_0_i_i395_pop53_myproject9                                                                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject1|fifo|fifo                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject1|fifo|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject1|fifo                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject1|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject1                                                                                                                                                                        ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject18_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject1|acl_reset_handler_inst                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject18_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject1                                                                         ; 263   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject18_aunroll_x                                                                                                                                                                          ; 263   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1|fifo|fifo|acl_reset_handler_inst                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1|fifo|fifo                                                          ; 132   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1|fifo|acl_reset_handler_inst                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1|fifo                                                               ; 132   ; 2              ; 0            ; 2              ; 132    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1|acl_reset_handler_inst                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1                                                                    ; 135   ; 1              ; 0            ; 1              ; 259    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x                                                                                                                                                                       ; 134   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_myproject3|thei_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_myproject1|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_myproject3|thei_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_myproject1                                                                                                                                                            ; 135   ; 23             ; 0            ; 23             ; 67     ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_myproject3                                                                                                                                                                                                                         ; 112   ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject1|fifo|fifo                                                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject1|fifo|acl_reset_handler_inst                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject1|fifo                                                                                                                                                 ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject1                                                                                                                                                      ; 71    ; 24             ; 0            ; 24             ; 131    ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115                                                                                                                                                                                                                     ; 47    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_myproject2|thei_llvm_fpga_pipeline_keep_going_myproject1|asr|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_myproject2|thei_llvm_fpga_pipeline_keep_going_myproject1|asr                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_myproject2|thei_llvm_fpga_pipeline_keep_going_myproject1                                                                                                                                                                                          ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_myproject2|thepassthru                                                                                                                                                                                                                            ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_myproject2                                                                                                                                                                                                                                        ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_myproject132|thei_llvm_fpga_push_i1_notexitcond_myproject1|staging_reg|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_myproject132|thei_llvm_fpga_push_i1_notexitcond_myproject1|staging_reg                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_myproject132|thei_llvm_fpga_push_i1_notexitcond_myproject1|acl_reset_handler_inst                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_myproject132|thei_llvm_fpga_push_i1_notexitcond_myproject1                                                                                                                                                                                        ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_myproject132                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject112|thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject1|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject112|thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject1                                                                                                                                                                  ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject112                                                                                                                                                                                                                           ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1|fifo|fifo                                                                                                                                                    ; 12    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1|fifo|acl_reset_handler_inst                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1|fifo                                                                                                                                                         ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1                                                                                                                                                              ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134                                                                                                                                                                                                                         ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x                                                                                                                                                                                                                                                                                      ; 543   ; 0              ; 1            ; 0              ; 247    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_full_detector|acl_reset_handler_inst                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_full_detector                                                                                   ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_full_detector                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                              ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                     ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                               ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated             ; 398   ; 0              ; 0            ; 0              ; 384    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|ms.acl_mid_speed_fifo_inst                                                                ; 388   ; 2              ; 0            ; 2              ; 391    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0                                                                                           ; 388   ; 141            ; 0            ; 141            ; 387    ; 141             ; 141           ; 141             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x                                                                                                                                                                           ; 247   ; 0              ; 0            ; 0              ; 245    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x                                                                                                                                                                                                                                                                               ; 249   ; 1              ; 0            ; 1              ; 245    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                         ; 544   ; 1              ; 0            ; 1              ; 246    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region|themyproject_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                  ; 542   ; 0              ; 0            ; 0              ; 540    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|thebb_myproject_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 543   ; 0              ; 0            ; 0              ; 246    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x|themyproject_B4_merge_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1081  ; 0              ; 2            ; 0              ; 541    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 1083  ; 41             ; 0            ; 41             ; 249    ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going_myproject2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 244   ; 0              ; 0            ; 0              ; 242    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|fifo|counter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 2              ; 0            ; 2              ; 6      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 3              ; 2            ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going52_myproject2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|theloop_limiter_myproject0|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|theloop_limiter_myproject0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|theloop_limiter_myproject0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                             ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject1|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject1                                                                                                                              ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134                                                                                                                                                                                                          ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject1|fifo|fifo                                                                                                                ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject1|fifo|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject1|fifo                                                                                                                     ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject1|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject1                                                                                                                          ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398                                                                                                                                                                                                        ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod64_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject1|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject1                                                                                                                              ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143                                                                                                                                                                                                          ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject1|fifo|fifo                                                                                                                ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject1|fifo|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject1|fifo                                                                                                                     ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject1|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject1                                                                                                                          ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399                                                                                                                                                                                                        ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod68_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod72_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod76_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod80_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod84_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183                                                                                                                                                                                                         ; 135   ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod88_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191                                                                                                                                                                                                         ; 135   ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod92_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod96_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                           ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod100_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod104_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod108_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod112_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod116_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod120_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod124_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263                                                                                                                                                                                                         ; 135   ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod128_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod132_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod136_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod140_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod144_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod148_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod152_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod156_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod160_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject1|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject1                                                                                                                          ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335                                                                                                                                                                                                        ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject1|fifo|fifo                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject1|fifo|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject1|fifo                                                                                                                 ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject1|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject1                                                                                                                      ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423                                                                                                                                                                                                      ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod164_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject1|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject1                                                                                                                          ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343                                                                                                                                                                                                        ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject1|fifo|fifo                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject1|fifo|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject1|fifo                                                                                                                 ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject1|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject1                                                                                                                      ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424                                                                                                                                                                                                      ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod168_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject1|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject1                                                                                                                          ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351                                                                                                                                                                                                        ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject1|fifo|fifo                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject1|fifo|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject1|fifo                                                                                                                 ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject1|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject1                                                                                                                      ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425                                                                                                                                                                                                      ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod172_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject1|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject1                                                                                                                          ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359                                                                                                                                                                                                        ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject1|fifo|fifo                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject1|fifo|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject1|fifo                                                                                                                 ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject1|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject1                                                                                                                      ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426                                                                                                                                                                                                      ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod176_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject1|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject1                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367                                                                                                                                                                                                         ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject1|fifo|fifo                                                                                                              ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject1|fifo|acl_reset_handler_inst                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject1|fifo                                                                                                                   ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject1|acl_reset_handler_inst                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject1                                                                                                                        ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427                                                                                                                                                                                                       ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod180_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject1|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject1                                                                                                                          ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375                                                                                                                                                                                                        ; 135   ; 64             ; 0            ; 64             ; 65     ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject1|fifo|fifo                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject1|fifo|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject1|fifo                                                                                                                 ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject1|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject1                                                                                                                      ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397                                                                                                                                                                                                      ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay                                                                                                                                                                          ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject1|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject1                                                                                                                          ; 135   ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383                                                                                                                                                                                                        ; 135   ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|redist35_sync_together682_aunroll_x_in_c0_eni1242_1_tpl_9                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1|fifo|fifo                                                                                                            ; 68    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1|fifo|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1|fifo                                                                                                                 ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1                                                                                                                      ; 71    ; 1              ; 0            ; 1              ; 131    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396                                                                                                                                                                                                      ; 70    ; 7              ; 0            ; 7              ; 65     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|redist33_i_exitcond_myproject393_cmp_nsign_q_9                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|redist38_sync_together682_aunroll_x_in_i_valid_8                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject1|pipelined_read                                                                                                                             ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject1|u_permute_address                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject1|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject1                                                                                                                                            ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101                                                                                                                                                                                                                 ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject1|pipelined_read                                                                                                                              ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject1|u_permute_address                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject1|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject1                                                                                                                                             ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49                                                                                                                                                                                                                  ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject1|pipelined_read                                                                                                                                ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject1|u_permute_address                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject1|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject1                                                                                                                                               ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13                                                                                                                                                                                                                   ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1|pipelined_read                                                                                                                                       ; 55    ; 12             ; 1            ; 12             ; 63     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1|u_permute_address                                                                                                                                    ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1|acl_reset_handler_inst                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1                                                                                                                                                      ; 192   ; 28             ; 97           ; 28             ; 73     ; 28              ; 28            ; 28              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9                                                                                                                                                                                                                       ; 89    ; 50             ; 2            ; 50             ; 70     ; 50              ; 50            ; 50              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                         ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                ; 12    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1|pipelined_read|req_fifo                                                                                                                                ; 12    ; 2              ; 0            ; 2              ; 10     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1|pipelined_read|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1|pipelined_read                                                                                                                                         ; 4135  ; 528            ; 1            ; 528            ; 573    ; 528             ; 528           ; 528             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1|u_permute_address                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1                                                                                                                                                        ; 4272  ; 4108           ; 97           ; 4108           ; 4663   ; 4108            ; 4108          ; 4108            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6                                                                                                                                                                                                                        ; 4169  ; 55             ; 2            ; 55             ; 4660   ; 55              ; 55            ; 55              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3|thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject1|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3|thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject1                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3                                                                                                                                                                                                                                  ; 71    ; 32             ; 0            ; 32             ; 33     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1|fifo|fifo                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1|fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1|fifo                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_myproject2|thei_llvm_fpga_pipeline_keep_going48_myproject1|asr|acl_reset_handler_inst                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_myproject2|thei_llvm_fpga_pipeline_keep_going48_myproject1|asr                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_myproject2|thei_llvm_fpga_pipeline_keep_going48_myproject1                                                                                                                                                                                        ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_myproject2|thepassthru                                                                                                                                                                                                                            ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pipeline_keep_going48_myproject2                                                                                                                                                                                                                                        ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_myproject429|thei_llvm_fpga_push_i1_notexitcond49_myproject1|staging_reg|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_myproject429|thei_llvm_fpga_push_i1_notexitcond49_myproject1|staging_reg                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_myproject429|thei_llvm_fpga_push_i1_notexitcond49_myproject1|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_myproject429|thei_llvm_fpga_push_i1_notexitcond49_myproject1                                                                                                                                                                                      ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_myproject429                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392|thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject1|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392|thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject1                                                                                                                                                                          ; 39    ; 7              ; 0            ; 7              ; 19     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392                                                                                                                                                                                                                                ; 32    ; 9              ; 0            ; 9              ; 10     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1|fifo|fifo|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1|fifo|fifo                                                                                                                                                            ; 20    ; 0              ; 0            ; 0              ; 19     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1|fifo|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1|fifo                                                                                                                                                                 ; 20    ; 2              ; 0            ; 2              ; 20     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1                                                                                                                                                                      ; 23    ; 8              ; 0            ; 8              ; 35     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431                                                                                                                                                                                                                              ; 15    ; 0              ; 0            ; 0              ; 17     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x                                                                                                                                                                                                                                                                                        ; 4714  ; 0              ; 1            ; 0              ; 7692   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector                                                                             ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated       ; 2190  ; 0              ; 0            ; 0              ; 2176   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|ms.acl_mid_speed_fifo_inst                                                          ; 2180  ; 2              ; 0            ; 2              ; 2183   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0                                                                                     ; 2180  ; 860            ; 0            ; 860            ; 2179   ; 860             ; 860           ; 860             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x                                                                                                                                                                         ; 1320  ; 0              ; 0            ; 0              ; 1318   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x                                                                                                                                                                                                                                                                                 ; 1322  ; 1              ; 0            ; 1              ; 1318   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; 4715  ; 1              ; 0            ; 1              ; 7691   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region|themyproject_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|thebb_myproject_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4714  ; 0              ; 0            ; 0              ; 7691   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|themyproject_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5|themyproject_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1319  ; 0              ; 0            ; 0              ; 1316   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4717  ; 0              ; 0            ; 0              ; 7694   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going48_myproject2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thebb_myproject_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 1317  ; 0              ; 0            ; 0              ; 1315   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|fifo|counter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 2              ; 0            ; 2              ; 6      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 3              ; 2            ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|fifo|counter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 2              ; 0            ; 2              ; 6      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 3              ; 2            ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function|thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal|themyproject_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 12077 ; 1              ; 129          ; 1              ; 11179  ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst|myproject_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 11946 ; 0              ; 0            ; 0              ; 11178  ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject|myproject_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3140  ; 0              ; 0            ; 0              ; 162    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; myproject                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3140  ; 0              ; 0            ; 0              ; 162    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
