// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_80 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_402_p2;
reg   [0:0] icmp_ln86_reg_1410;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1410_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1410_pp0_iter3_reg;
wire   [0:0] icmp_ln86_536_fu_408_p2;
reg   [0:0] icmp_ln86_536_reg_1421;
wire   [0:0] icmp_ln86_537_fu_414_p2;
reg   [0:0] icmp_ln86_537_reg_1426;
reg   [0:0] icmp_ln86_537_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_537_reg_1426_pp0_iter2_reg;
wire   [0:0] icmp_ln86_538_fu_420_p2;
reg   [0:0] icmp_ln86_538_reg_1432;
wire   [0:0] icmp_ln86_539_fu_426_p2;
reg   [0:0] icmp_ln86_539_reg_1438;
reg   [0:0] icmp_ln86_539_reg_1438_pp0_iter1_reg;
wire   [0:0] icmp_ln86_540_fu_432_p2;
reg   [0:0] icmp_ln86_540_reg_1444;
reg   [0:0] icmp_ln86_540_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_540_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_540_reg_1444_pp0_iter3_reg;
wire   [0:0] icmp_ln86_541_fu_438_p2;
reg   [0:0] icmp_ln86_541_reg_1450;
reg   [0:0] icmp_ln86_541_reg_1450_pp0_iter1_reg;
reg   [0:0] icmp_ln86_541_reg_1450_pp0_iter2_reg;
reg   [0:0] icmp_ln86_541_reg_1450_pp0_iter3_reg;
wire   [0:0] icmp_ln86_542_fu_444_p2;
reg   [0:0] icmp_ln86_542_reg_1456;
wire   [0:0] icmp_ln86_543_fu_450_p2;
reg   [0:0] icmp_ln86_543_reg_1462;
reg   [0:0] icmp_ln86_543_reg_1462_pp0_iter1_reg;
wire   [0:0] icmp_ln86_544_fu_466_p2;
reg   [0:0] icmp_ln86_544_reg_1468;
reg   [0:0] icmp_ln86_544_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_544_reg_1468_pp0_iter2_reg;
wire   [0:0] icmp_ln86_545_fu_472_p2;
reg   [0:0] icmp_ln86_545_reg_1474;
reg   [0:0] icmp_ln86_545_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_545_reg_1474_pp0_iter2_reg;
reg   [0:0] icmp_ln86_545_reg_1474_pp0_iter3_reg;
wire   [0:0] icmp_ln86_546_fu_478_p2;
reg   [0:0] icmp_ln86_546_reg_1480;
reg   [0:0] icmp_ln86_546_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_546_reg_1480_pp0_iter2_reg;
reg   [0:0] icmp_ln86_546_reg_1480_pp0_iter3_reg;
wire   [0:0] icmp_ln86_547_fu_484_p2;
reg   [0:0] icmp_ln86_547_reg_1486;
reg   [0:0] icmp_ln86_547_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_547_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_547_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_547_reg_1486_pp0_iter4_reg;
wire   [0:0] icmp_ln86_548_fu_490_p2;
reg   [0:0] icmp_ln86_548_reg_1492;
reg   [0:0] icmp_ln86_548_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_548_reg_1492_pp0_iter2_reg;
reg   [0:0] icmp_ln86_548_reg_1492_pp0_iter3_reg;
reg   [0:0] icmp_ln86_548_reg_1492_pp0_iter4_reg;
reg   [0:0] icmp_ln86_548_reg_1492_pp0_iter5_reg;
wire   [0:0] icmp_ln86_549_fu_496_p2;
reg   [0:0] icmp_ln86_549_reg_1498;
reg   [0:0] icmp_ln86_549_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_549_reg_1498_pp0_iter2_reg;
reg   [0:0] icmp_ln86_549_reg_1498_pp0_iter3_reg;
reg   [0:0] icmp_ln86_549_reg_1498_pp0_iter4_reg;
reg   [0:0] icmp_ln86_549_reg_1498_pp0_iter5_reg;
reg   [0:0] icmp_ln86_549_reg_1498_pp0_iter6_reg;
wire   [0:0] icmp_ln86_550_fu_512_p2;
reg   [0:0] icmp_ln86_550_reg_1504;
reg   [0:0] icmp_ln86_550_reg_1504_pp0_iter1_reg;
wire   [0:0] icmp_ln86_551_fu_518_p2;
reg   [0:0] icmp_ln86_551_reg_1509;
wire   [0:0] icmp_ln86_552_fu_524_p2;
reg   [0:0] icmp_ln86_552_reg_1514;
reg   [0:0] icmp_ln86_552_reg_1514_pp0_iter1_reg;
wire   [0:0] icmp_ln86_553_fu_530_p2;
reg   [0:0] icmp_ln86_553_reg_1519;
reg   [0:0] icmp_ln86_553_reg_1519_pp0_iter1_reg;
wire   [0:0] icmp_ln86_554_fu_536_p2;
reg   [0:0] icmp_ln86_554_reg_1524;
reg   [0:0] icmp_ln86_554_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_554_reg_1524_pp0_iter2_reg;
wire   [0:0] icmp_ln86_555_fu_542_p2;
reg   [0:0] icmp_ln86_555_reg_1529;
reg   [0:0] icmp_ln86_555_reg_1529_pp0_iter1_reg;
reg   [0:0] icmp_ln86_555_reg_1529_pp0_iter2_reg;
wire   [0:0] icmp_ln86_556_fu_548_p2;
reg   [0:0] icmp_ln86_556_reg_1534;
reg   [0:0] icmp_ln86_556_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_556_reg_1534_pp0_iter2_reg;
wire   [0:0] icmp_ln86_557_fu_554_p2;
reg   [0:0] icmp_ln86_557_reg_1539;
reg   [0:0] icmp_ln86_557_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_557_reg_1539_pp0_iter2_reg;
reg   [0:0] icmp_ln86_557_reg_1539_pp0_iter3_reg;
wire   [0:0] icmp_ln86_558_fu_560_p2;
reg   [0:0] icmp_ln86_558_reg_1544;
reg   [0:0] icmp_ln86_558_reg_1544_pp0_iter1_reg;
reg   [0:0] icmp_ln86_558_reg_1544_pp0_iter2_reg;
reg   [0:0] icmp_ln86_558_reg_1544_pp0_iter3_reg;
wire   [0:0] icmp_ln86_559_fu_566_p2;
reg   [0:0] icmp_ln86_559_reg_1549;
reg   [0:0] icmp_ln86_559_reg_1549_pp0_iter1_reg;
reg   [0:0] icmp_ln86_559_reg_1549_pp0_iter2_reg;
reg   [0:0] icmp_ln86_559_reg_1549_pp0_iter3_reg;
wire   [0:0] icmp_ln86_560_fu_572_p2;
reg   [0:0] icmp_ln86_560_reg_1554;
reg   [0:0] icmp_ln86_560_reg_1554_pp0_iter1_reg;
reg   [0:0] icmp_ln86_560_reg_1554_pp0_iter2_reg;
reg   [0:0] icmp_ln86_560_reg_1554_pp0_iter3_reg;
reg   [0:0] icmp_ln86_560_reg_1554_pp0_iter4_reg;
wire   [0:0] icmp_ln86_561_fu_578_p2;
reg   [0:0] icmp_ln86_561_reg_1559;
reg   [0:0] icmp_ln86_561_reg_1559_pp0_iter1_reg;
reg   [0:0] icmp_ln86_561_reg_1559_pp0_iter2_reg;
reg   [0:0] icmp_ln86_561_reg_1559_pp0_iter3_reg;
reg   [0:0] icmp_ln86_561_reg_1559_pp0_iter4_reg;
wire   [0:0] icmp_ln86_562_fu_584_p2;
reg   [0:0] icmp_ln86_562_reg_1564;
reg   [0:0] icmp_ln86_562_reg_1564_pp0_iter1_reg;
reg   [0:0] icmp_ln86_562_reg_1564_pp0_iter2_reg;
reg   [0:0] icmp_ln86_562_reg_1564_pp0_iter3_reg;
reg   [0:0] icmp_ln86_562_reg_1564_pp0_iter4_reg;
wire   [0:0] icmp_ln86_563_fu_590_p2;
reg   [0:0] icmp_ln86_563_reg_1569;
reg   [0:0] icmp_ln86_563_reg_1569_pp0_iter1_reg;
reg   [0:0] icmp_ln86_563_reg_1569_pp0_iter2_reg;
reg   [0:0] icmp_ln86_563_reg_1569_pp0_iter3_reg;
reg   [0:0] icmp_ln86_563_reg_1569_pp0_iter4_reg;
reg   [0:0] icmp_ln86_563_reg_1569_pp0_iter5_reg;
wire   [0:0] icmp_ln86_564_fu_596_p2;
reg   [0:0] icmp_ln86_564_reg_1574;
reg   [0:0] icmp_ln86_564_reg_1574_pp0_iter1_reg;
reg   [0:0] icmp_ln86_564_reg_1574_pp0_iter2_reg;
reg   [0:0] icmp_ln86_564_reg_1574_pp0_iter3_reg;
reg   [0:0] icmp_ln86_564_reg_1574_pp0_iter4_reg;
reg   [0:0] icmp_ln86_564_reg_1574_pp0_iter5_reg;
wire   [0:0] icmp_ln86_565_fu_602_p2;
reg   [0:0] icmp_ln86_565_reg_1579;
reg   [0:0] icmp_ln86_565_reg_1579_pp0_iter1_reg;
reg   [0:0] icmp_ln86_565_reg_1579_pp0_iter2_reg;
reg   [0:0] icmp_ln86_565_reg_1579_pp0_iter3_reg;
reg   [0:0] icmp_ln86_565_reg_1579_pp0_iter4_reg;
reg   [0:0] icmp_ln86_565_reg_1579_pp0_iter5_reg;
reg   [0:0] icmp_ln86_565_reg_1579_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_608_p2;
reg   [0:0] and_ln102_reg_1584;
reg   [0:0] and_ln102_reg_1584_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1584_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_619_p2;
reg   [0:0] and_ln104_reg_1594;
wire   [0:0] and_ln102_661_fu_624_p2;
reg   [0:0] and_ln102_661_reg_1600;
wire   [0:0] and_ln104_95_fu_633_p2;
reg   [0:0] and_ln104_95_reg_1607;
wire   [0:0] and_ln102_665_fu_638_p2;
reg   [0:0] and_ln102_665_reg_1612;
wire   [0:0] and_ln102_666_fu_648_p2;
reg   [0:0] and_ln102_666_reg_1618;
wire   [0:0] or_ln117_fu_664_p2;
reg   [0:0] or_ln117_reg_1624;
wire   [0:0] xor_ln104_fu_670_p2;
reg   [0:0] xor_ln104_reg_1629;
wire   [0:0] and_ln102_662_fu_675_p2;
reg   [0:0] and_ln102_662_reg_1635;
wire   [0:0] and_ln104_96_fu_684_p2;
reg   [0:0] and_ln104_96_reg_1641;
reg   [0:0] and_ln104_96_reg_1641_pp0_iter3_reg;
wire   [0:0] and_ln102_667_fu_694_p2;
reg   [0:0] and_ln102_667_reg_1647;
wire   [3:0] select_ln117_526_fu_795_p3;
reg   [3:0] select_ln117_526_reg_1652;
wire   [0:0] or_ln117_473_fu_802_p2;
reg   [0:0] or_ln117_473_reg_1657;
wire   [0:0] and_ln102_660_fu_807_p2;
reg   [0:0] and_ln102_660_reg_1663;
wire   [0:0] and_ln104_94_fu_816_p2;
reg   [0:0] and_ln104_94_reg_1669;
wire   [0:0] and_ln102_663_fu_821_p2;
reg   [0:0] and_ln102_663_reg_1675;
wire   [0:0] and_ln102_669_fu_835_p2;
reg   [0:0] and_ln102_669_reg_1681;
wire   [0:0] or_ln117_477_fu_909_p2;
reg   [0:0] or_ln117_477_reg_1687;
wire   [3:0] select_ln117_532_fu_923_p3;
reg   [3:0] select_ln117_532_reg_1692;
wire   [0:0] and_ln104_97_fu_936_p2;
reg   [0:0] and_ln104_97_reg_1697;
wire   [0:0] and_ln102_664_fu_941_p2;
reg   [0:0] and_ln102_664_reg_1702;
reg   [0:0] and_ln102_664_reg_1702_pp0_iter5_reg;
wire   [0:0] and_ln104_98_fu_950_p2;
reg   [0:0] and_ln104_98_reg_1709;
reg   [0:0] and_ln104_98_reg_1709_pp0_iter5_reg;
reg   [0:0] and_ln104_98_reg_1709_pp0_iter6_reg;
wire   [0:0] and_ln102_670_fu_965_p2;
reg   [0:0] and_ln102_670_reg_1715;
wire   [0:0] or_ln117_482_fu_1048_p2;
reg   [0:0] or_ln117_482_reg_1720;
wire   [4:0] select_ln117_538_fu_1060_p3;
reg   [4:0] select_ln117_538_reg_1725;
wire   [0:0] or_ln117_484_fu_1068_p2;
reg   [0:0] or_ln117_484_reg_1730;
wire   [0:0] or_ln117_486_fu_1074_p2;
reg   [0:0] or_ln117_486_reg_1736;
reg   [0:0] or_ln117_486_reg_1736_pp0_iter5_reg;
wire   [0:0] or_ln117_488_fu_1150_p2;
reg   [0:0] or_ln117_488_reg_1744;
wire   [4:0] select_ln117_544_fu_1163_p3;
reg   [4:0] select_ln117_544_reg_1749;
wire   [0:0] or_ln117_492_fu_1225_p2;
reg   [0:0] or_ln117_492_reg_1754;
wire   [4:0] select_ln117_548_fu_1239_p3;
reg   [4:0] select_ln117_548_reg_1759;
wire    ap_block_pp0_stage0;
wire   [13:0] tmp_fu_456_p4;
wire   [9:0] tmp_6_fu_502_p4;
wire   [0:0] xor_ln104_253_fu_614_p2;
wire   [0:0] xor_ln104_255_fu_628_p2;
wire   [0:0] xor_ln104_259_fu_643_p2;
wire   [0:0] and_ln102_674_fu_653_p2;
wire   [0:0] and_ln102_675_fu_658_p2;
wire   [0:0] xor_ln104_256_fu_679_p2;
wire   [0:0] xor_ln104_260_fu_689_p2;
wire   [0:0] and_ln102_677_fu_707_p2;
wire   [0:0] and_ln102_673_fu_699_p2;
wire   [0:0] xor_ln117_fu_717_p2;
wire   [1:0] zext_ln117_fu_723_p1;
wire   [1:0] select_ln117_fu_727_p3;
wire   [1:0] select_ln117_521_fu_734_p3;
wire   [0:0] and_ln102_676_fu_703_p2;
wire   [2:0] zext_ln117_58_fu_741_p1;
wire   [0:0] or_ln117_469_fu_745_p2;
wire   [2:0] select_ln117_522_fu_750_p3;
wire   [0:0] or_ln117_470_fu_757_p2;
wire   [0:0] and_ln102_678_fu_712_p2;
wire   [2:0] select_ln117_523_fu_761_p3;
wire   [0:0] or_ln117_471_fu_769_p2;
wire   [2:0] select_ln117_524_fu_775_p3;
wire   [2:0] select_ln117_525_fu_783_p3;
wire   [3:0] zext_ln117_59_fu_791_p1;
wire   [0:0] xor_ln104_254_fu_811_p2;
wire   [0:0] xor_ln104_261_fu_826_p2;
wire   [0:0] and_ln102_680_fu_844_p2;
wire   [0:0] and_ln102_668_fu_831_p2;
wire   [0:0] and_ln102_679_fu_840_p2;
wire   [0:0] or_ln117_472_fu_859_p2;
wire   [0:0] and_ln102_681_fu_849_p2;
wire   [3:0] select_ln117_527_fu_864_p3;
wire   [0:0] or_ln117_474_fu_871_p2;
wire   [3:0] select_ln117_528_fu_876_p3;
wire   [0:0] or_ln117_475_fu_883_p2;
wire   [0:0] and_ln102_682_fu_854_p2;
wire   [3:0] select_ln117_529_fu_887_p3;
wire   [0:0] or_ln117_476_fu_895_p2;
wire   [3:0] select_ln117_530_fu_901_p3;
wire   [3:0] select_ln117_531_fu_915_p3;
wire   [0:0] xor_ln104_257_fu_931_p2;
wire   [0:0] xor_ln104_258_fu_945_p2;
wire   [0:0] xor_ln104_262_fu_955_p2;
wire   [0:0] and_ln102_683_fu_970_p2;
wire   [0:0] xor_ln104_263_fu_960_p2;
wire   [0:0] and_ln102_686_fu_984_p2;
wire   [0:0] and_ln102_684_fu_975_p2;
wire   [0:0] or_ln117_478_fu_994_p2;
wire   [3:0] select_ln117_533_fu_999_p3;
wire   [0:0] and_ln102_685_fu_980_p2;
wire   [4:0] zext_ln117_60_fu_1006_p1;
wire   [0:0] or_ln117_479_fu_1010_p2;
wire   [4:0] select_ln117_534_fu_1015_p3;
wire   [0:0] or_ln117_480_fu_1022_p2;
wire   [0:0] and_ln102_687_fu_989_p2;
wire   [4:0] select_ln117_535_fu_1026_p3;
wire   [0:0] or_ln117_481_fu_1034_p2;
wire   [4:0] select_ln117_536_fu_1040_p3;
wire   [4:0] select_ln117_537_fu_1052_p3;
wire   [0:0] xor_ln104_264_fu_1078_p2;
wire   [0:0] and_ln102_689_fu_1091_p2;
wire   [0:0] and_ln102_671_fu_1083_p2;
wire   [0:0] and_ln102_688_fu_1087_p2;
wire   [0:0] or_ln117_483_fu_1106_p2;
wire   [0:0] and_ln102_690_fu_1096_p2;
wire   [4:0] select_ln117_539_fu_1111_p3;
wire   [0:0] or_ln117_485_fu_1118_p2;
wire   [4:0] select_ln117_540_fu_1123_p3;
wire   [0:0] and_ln102_691_fu_1101_p2;
wire   [4:0] select_ln117_541_fu_1130_p3;
wire   [0:0] or_ln117_487_fu_1138_p2;
wire   [4:0] select_ln117_542_fu_1143_p3;
wire   [4:0] select_ln117_543_fu_1155_p3;
wire   [0:0] xor_ln104_265_fu_1171_p2;
wire   [0:0] and_ln102_692_fu_1180_p2;
wire   [0:0] and_ln102_672_fu_1176_p2;
wire   [0:0] and_ln102_693_fu_1185_p2;
wire   [0:0] or_ln117_489_fu_1195_p2;
wire   [0:0] or_ln117_490_fu_1200_p2;
wire   [0:0] and_ln102_694_fu_1190_p2;
wire   [4:0] select_ln117_545_fu_1204_p3;
wire   [0:0] or_ln117_491_fu_1211_p2;
wire   [4:0] select_ln117_546_fu_1217_p3;
wire   [4:0] select_ln117_547_fu_1231_p3;
wire   [0:0] xor_ln104_266_fu_1247_p2;
wire   [0:0] and_ln102_695_fu_1252_p2;
wire   [0:0] and_ln102_696_fu_1257_p2;
wire   [0:0] or_ln117_493_fu_1262_p2;
wire   [12:0] agg_result_fu_1274_p65;
wire   [4:0] agg_result_fu_1274_p66;
wire   [12:0] agg_result_fu_1274_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] agg_result_fu_1274_p1;
wire   [4:0] agg_result_fu_1274_p3;
wire   [4:0] agg_result_fu_1274_p5;
wire   [4:0] agg_result_fu_1274_p7;
wire   [4:0] agg_result_fu_1274_p9;
wire   [4:0] agg_result_fu_1274_p11;
wire   [4:0] agg_result_fu_1274_p13;
wire   [4:0] agg_result_fu_1274_p15;
wire   [4:0] agg_result_fu_1274_p17;
wire   [4:0] agg_result_fu_1274_p19;
wire   [4:0] agg_result_fu_1274_p21;
wire   [4:0] agg_result_fu_1274_p23;
wire   [4:0] agg_result_fu_1274_p25;
wire   [4:0] agg_result_fu_1274_p27;
wire   [4:0] agg_result_fu_1274_p29;
wire   [4:0] agg_result_fu_1274_p31;
wire  signed [4:0] agg_result_fu_1274_p33;
wire  signed [4:0] agg_result_fu_1274_p35;
wire  signed [4:0] agg_result_fu_1274_p37;
wire  signed [4:0] agg_result_fu_1274_p39;
wire  signed [4:0] agg_result_fu_1274_p41;
wire  signed [4:0] agg_result_fu_1274_p43;
wire  signed [4:0] agg_result_fu_1274_p45;
wire  signed [4:0] agg_result_fu_1274_p47;
wire  signed [4:0] agg_result_fu_1274_p49;
wire  signed [4:0] agg_result_fu_1274_p51;
wire  signed [4:0] agg_result_fu_1274_p53;
wire  signed [4:0] agg_result_fu_1274_p55;
wire  signed [4:0] agg_result_fu_1274_p57;
wire  signed [4:0] agg_result_fu_1274_p59;
wire  signed [4:0] agg_result_fu_1274_p61;
wire  signed [4:0] agg_result_fu_1274_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x5 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x5_U677(
    .din0(13'd8046),
    .din1(13'd68),
    .din2(13'd8187),
    .din3(13'd89),
    .din4(13'd8135),
    .din5(13'd60),
    .din6(13'd95),
    .din7(13'd7861),
    .din8(13'd7741),
    .din9(13'd8069),
    .din10(13'd8064),
    .din11(13'd987),
    .din12(13'd13),
    .din13(13'd8000),
    .din14(13'd49),
    .din15(13'd770),
    .din16(13'd214),
    .din17(13'd8000),
    .din18(13'd420),
    .din19(13'd8063),
    .din20(13'd2112),
    .din21(13'd91),
    .din22(13'd152),
    .din23(13'd331),
    .din24(13'd7963),
    .din25(13'd213),
    .din26(13'd232),
    .din27(13'd7664),
    .din28(13'd2179),
    .din29(13'd7887),
    .din30(13'd1184),
    .din31(13'd7735),
    .def(agg_result_fu_1274_p65),
    .sel(agg_result_fu_1274_p66),
    .dout(agg_result_fu_1274_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_660_reg_1663 <= and_ln102_660_fu_807_p2;
        and_ln102_661_reg_1600 <= and_ln102_661_fu_624_p2;
        and_ln102_662_reg_1635 <= and_ln102_662_fu_675_p2;
        and_ln102_663_reg_1675 <= and_ln102_663_fu_821_p2;
        and_ln102_664_reg_1702 <= and_ln102_664_fu_941_p2;
        and_ln102_664_reg_1702_pp0_iter5_reg <= and_ln102_664_reg_1702;
        and_ln102_665_reg_1612 <= and_ln102_665_fu_638_p2;
        and_ln102_666_reg_1618 <= and_ln102_666_fu_648_p2;
        and_ln102_667_reg_1647 <= and_ln102_667_fu_694_p2;
        and_ln102_669_reg_1681 <= and_ln102_669_fu_835_p2;
        and_ln102_670_reg_1715 <= and_ln102_670_fu_965_p2;
        and_ln102_reg_1584 <= and_ln102_fu_608_p2;
        and_ln102_reg_1584_pp0_iter1_reg <= and_ln102_reg_1584;
        and_ln102_reg_1584_pp0_iter2_reg <= and_ln102_reg_1584_pp0_iter1_reg;
        and_ln104_94_reg_1669 <= and_ln104_94_fu_816_p2;
        and_ln104_95_reg_1607 <= and_ln104_95_fu_633_p2;
        and_ln104_96_reg_1641 <= and_ln104_96_fu_684_p2;
        and_ln104_96_reg_1641_pp0_iter3_reg <= and_ln104_96_reg_1641;
        and_ln104_97_reg_1697 <= and_ln104_97_fu_936_p2;
        and_ln104_98_reg_1709 <= and_ln104_98_fu_950_p2;
        and_ln104_98_reg_1709_pp0_iter5_reg <= and_ln104_98_reg_1709;
        and_ln104_98_reg_1709_pp0_iter6_reg <= and_ln104_98_reg_1709_pp0_iter5_reg;
        and_ln104_reg_1594 <= and_ln104_fu_619_p2;
        icmp_ln86_536_reg_1421 <= icmp_ln86_536_fu_408_p2;
        icmp_ln86_537_reg_1426 <= icmp_ln86_537_fu_414_p2;
        icmp_ln86_537_reg_1426_pp0_iter1_reg <= icmp_ln86_537_reg_1426;
        icmp_ln86_537_reg_1426_pp0_iter2_reg <= icmp_ln86_537_reg_1426_pp0_iter1_reg;
        icmp_ln86_538_reg_1432 <= icmp_ln86_538_fu_420_p2;
        icmp_ln86_539_reg_1438 <= icmp_ln86_539_fu_426_p2;
        icmp_ln86_539_reg_1438_pp0_iter1_reg <= icmp_ln86_539_reg_1438;
        icmp_ln86_540_reg_1444 <= icmp_ln86_540_fu_432_p2;
        icmp_ln86_540_reg_1444_pp0_iter1_reg <= icmp_ln86_540_reg_1444;
        icmp_ln86_540_reg_1444_pp0_iter2_reg <= icmp_ln86_540_reg_1444_pp0_iter1_reg;
        icmp_ln86_540_reg_1444_pp0_iter3_reg <= icmp_ln86_540_reg_1444_pp0_iter2_reg;
        icmp_ln86_541_reg_1450 <= icmp_ln86_541_fu_438_p2;
        icmp_ln86_541_reg_1450_pp0_iter1_reg <= icmp_ln86_541_reg_1450;
        icmp_ln86_541_reg_1450_pp0_iter2_reg <= icmp_ln86_541_reg_1450_pp0_iter1_reg;
        icmp_ln86_541_reg_1450_pp0_iter3_reg <= icmp_ln86_541_reg_1450_pp0_iter2_reg;
        icmp_ln86_542_reg_1456 <= icmp_ln86_542_fu_444_p2;
        icmp_ln86_543_reg_1462 <= icmp_ln86_543_fu_450_p2;
        icmp_ln86_543_reg_1462_pp0_iter1_reg <= icmp_ln86_543_reg_1462;
        icmp_ln86_544_reg_1468 <= icmp_ln86_544_fu_466_p2;
        icmp_ln86_544_reg_1468_pp0_iter1_reg <= icmp_ln86_544_reg_1468;
        icmp_ln86_544_reg_1468_pp0_iter2_reg <= icmp_ln86_544_reg_1468_pp0_iter1_reg;
        icmp_ln86_545_reg_1474 <= icmp_ln86_545_fu_472_p2;
        icmp_ln86_545_reg_1474_pp0_iter1_reg <= icmp_ln86_545_reg_1474;
        icmp_ln86_545_reg_1474_pp0_iter2_reg <= icmp_ln86_545_reg_1474_pp0_iter1_reg;
        icmp_ln86_545_reg_1474_pp0_iter3_reg <= icmp_ln86_545_reg_1474_pp0_iter2_reg;
        icmp_ln86_546_reg_1480 <= icmp_ln86_546_fu_478_p2;
        icmp_ln86_546_reg_1480_pp0_iter1_reg <= icmp_ln86_546_reg_1480;
        icmp_ln86_546_reg_1480_pp0_iter2_reg <= icmp_ln86_546_reg_1480_pp0_iter1_reg;
        icmp_ln86_546_reg_1480_pp0_iter3_reg <= icmp_ln86_546_reg_1480_pp0_iter2_reg;
        icmp_ln86_547_reg_1486 <= icmp_ln86_547_fu_484_p2;
        icmp_ln86_547_reg_1486_pp0_iter1_reg <= icmp_ln86_547_reg_1486;
        icmp_ln86_547_reg_1486_pp0_iter2_reg <= icmp_ln86_547_reg_1486_pp0_iter1_reg;
        icmp_ln86_547_reg_1486_pp0_iter3_reg <= icmp_ln86_547_reg_1486_pp0_iter2_reg;
        icmp_ln86_547_reg_1486_pp0_iter4_reg <= icmp_ln86_547_reg_1486_pp0_iter3_reg;
        icmp_ln86_548_reg_1492 <= icmp_ln86_548_fu_490_p2;
        icmp_ln86_548_reg_1492_pp0_iter1_reg <= icmp_ln86_548_reg_1492;
        icmp_ln86_548_reg_1492_pp0_iter2_reg <= icmp_ln86_548_reg_1492_pp0_iter1_reg;
        icmp_ln86_548_reg_1492_pp0_iter3_reg <= icmp_ln86_548_reg_1492_pp0_iter2_reg;
        icmp_ln86_548_reg_1492_pp0_iter4_reg <= icmp_ln86_548_reg_1492_pp0_iter3_reg;
        icmp_ln86_548_reg_1492_pp0_iter5_reg <= icmp_ln86_548_reg_1492_pp0_iter4_reg;
        icmp_ln86_549_reg_1498 <= icmp_ln86_549_fu_496_p2;
        icmp_ln86_549_reg_1498_pp0_iter1_reg <= icmp_ln86_549_reg_1498;
        icmp_ln86_549_reg_1498_pp0_iter2_reg <= icmp_ln86_549_reg_1498_pp0_iter1_reg;
        icmp_ln86_549_reg_1498_pp0_iter3_reg <= icmp_ln86_549_reg_1498_pp0_iter2_reg;
        icmp_ln86_549_reg_1498_pp0_iter4_reg <= icmp_ln86_549_reg_1498_pp0_iter3_reg;
        icmp_ln86_549_reg_1498_pp0_iter5_reg <= icmp_ln86_549_reg_1498_pp0_iter4_reg;
        icmp_ln86_549_reg_1498_pp0_iter6_reg <= icmp_ln86_549_reg_1498_pp0_iter5_reg;
        icmp_ln86_550_reg_1504 <= icmp_ln86_550_fu_512_p2;
        icmp_ln86_550_reg_1504_pp0_iter1_reg <= icmp_ln86_550_reg_1504;
        icmp_ln86_551_reg_1509 <= icmp_ln86_551_fu_518_p2;
        icmp_ln86_552_reg_1514 <= icmp_ln86_552_fu_524_p2;
        icmp_ln86_552_reg_1514_pp0_iter1_reg <= icmp_ln86_552_reg_1514;
        icmp_ln86_553_reg_1519 <= icmp_ln86_553_fu_530_p2;
        icmp_ln86_553_reg_1519_pp0_iter1_reg <= icmp_ln86_553_reg_1519;
        icmp_ln86_554_reg_1524 <= icmp_ln86_554_fu_536_p2;
        icmp_ln86_554_reg_1524_pp0_iter1_reg <= icmp_ln86_554_reg_1524;
        icmp_ln86_554_reg_1524_pp0_iter2_reg <= icmp_ln86_554_reg_1524_pp0_iter1_reg;
        icmp_ln86_555_reg_1529 <= icmp_ln86_555_fu_542_p2;
        icmp_ln86_555_reg_1529_pp0_iter1_reg <= icmp_ln86_555_reg_1529;
        icmp_ln86_555_reg_1529_pp0_iter2_reg <= icmp_ln86_555_reg_1529_pp0_iter1_reg;
        icmp_ln86_556_reg_1534 <= icmp_ln86_556_fu_548_p2;
        icmp_ln86_556_reg_1534_pp0_iter1_reg <= icmp_ln86_556_reg_1534;
        icmp_ln86_556_reg_1534_pp0_iter2_reg <= icmp_ln86_556_reg_1534_pp0_iter1_reg;
        icmp_ln86_557_reg_1539 <= icmp_ln86_557_fu_554_p2;
        icmp_ln86_557_reg_1539_pp0_iter1_reg <= icmp_ln86_557_reg_1539;
        icmp_ln86_557_reg_1539_pp0_iter2_reg <= icmp_ln86_557_reg_1539_pp0_iter1_reg;
        icmp_ln86_557_reg_1539_pp0_iter3_reg <= icmp_ln86_557_reg_1539_pp0_iter2_reg;
        icmp_ln86_558_reg_1544 <= icmp_ln86_558_fu_560_p2;
        icmp_ln86_558_reg_1544_pp0_iter1_reg <= icmp_ln86_558_reg_1544;
        icmp_ln86_558_reg_1544_pp0_iter2_reg <= icmp_ln86_558_reg_1544_pp0_iter1_reg;
        icmp_ln86_558_reg_1544_pp0_iter3_reg <= icmp_ln86_558_reg_1544_pp0_iter2_reg;
        icmp_ln86_559_reg_1549 <= icmp_ln86_559_fu_566_p2;
        icmp_ln86_559_reg_1549_pp0_iter1_reg <= icmp_ln86_559_reg_1549;
        icmp_ln86_559_reg_1549_pp0_iter2_reg <= icmp_ln86_559_reg_1549_pp0_iter1_reg;
        icmp_ln86_559_reg_1549_pp0_iter3_reg <= icmp_ln86_559_reg_1549_pp0_iter2_reg;
        icmp_ln86_560_reg_1554 <= icmp_ln86_560_fu_572_p2;
        icmp_ln86_560_reg_1554_pp0_iter1_reg <= icmp_ln86_560_reg_1554;
        icmp_ln86_560_reg_1554_pp0_iter2_reg <= icmp_ln86_560_reg_1554_pp0_iter1_reg;
        icmp_ln86_560_reg_1554_pp0_iter3_reg <= icmp_ln86_560_reg_1554_pp0_iter2_reg;
        icmp_ln86_560_reg_1554_pp0_iter4_reg <= icmp_ln86_560_reg_1554_pp0_iter3_reg;
        icmp_ln86_561_reg_1559 <= icmp_ln86_561_fu_578_p2;
        icmp_ln86_561_reg_1559_pp0_iter1_reg <= icmp_ln86_561_reg_1559;
        icmp_ln86_561_reg_1559_pp0_iter2_reg <= icmp_ln86_561_reg_1559_pp0_iter1_reg;
        icmp_ln86_561_reg_1559_pp0_iter3_reg <= icmp_ln86_561_reg_1559_pp0_iter2_reg;
        icmp_ln86_561_reg_1559_pp0_iter4_reg <= icmp_ln86_561_reg_1559_pp0_iter3_reg;
        icmp_ln86_562_reg_1564 <= icmp_ln86_562_fu_584_p2;
        icmp_ln86_562_reg_1564_pp0_iter1_reg <= icmp_ln86_562_reg_1564;
        icmp_ln86_562_reg_1564_pp0_iter2_reg <= icmp_ln86_562_reg_1564_pp0_iter1_reg;
        icmp_ln86_562_reg_1564_pp0_iter3_reg <= icmp_ln86_562_reg_1564_pp0_iter2_reg;
        icmp_ln86_562_reg_1564_pp0_iter4_reg <= icmp_ln86_562_reg_1564_pp0_iter3_reg;
        icmp_ln86_563_reg_1569 <= icmp_ln86_563_fu_590_p2;
        icmp_ln86_563_reg_1569_pp0_iter1_reg <= icmp_ln86_563_reg_1569;
        icmp_ln86_563_reg_1569_pp0_iter2_reg <= icmp_ln86_563_reg_1569_pp0_iter1_reg;
        icmp_ln86_563_reg_1569_pp0_iter3_reg <= icmp_ln86_563_reg_1569_pp0_iter2_reg;
        icmp_ln86_563_reg_1569_pp0_iter4_reg <= icmp_ln86_563_reg_1569_pp0_iter3_reg;
        icmp_ln86_563_reg_1569_pp0_iter5_reg <= icmp_ln86_563_reg_1569_pp0_iter4_reg;
        icmp_ln86_564_reg_1574 <= icmp_ln86_564_fu_596_p2;
        icmp_ln86_564_reg_1574_pp0_iter1_reg <= icmp_ln86_564_reg_1574;
        icmp_ln86_564_reg_1574_pp0_iter2_reg <= icmp_ln86_564_reg_1574_pp0_iter1_reg;
        icmp_ln86_564_reg_1574_pp0_iter3_reg <= icmp_ln86_564_reg_1574_pp0_iter2_reg;
        icmp_ln86_564_reg_1574_pp0_iter4_reg <= icmp_ln86_564_reg_1574_pp0_iter3_reg;
        icmp_ln86_564_reg_1574_pp0_iter5_reg <= icmp_ln86_564_reg_1574_pp0_iter4_reg;
        icmp_ln86_565_reg_1579 <= icmp_ln86_565_fu_602_p2;
        icmp_ln86_565_reg_1579_pp0_iter1_reg <= icmp_ln86_565_reg_1579;
        icmp_ln86_565_reg_1579_pp0_iter2_reg <= icmp_ln86_565_reg_1579_pp0_iter1_reg;
        icmp_ln86_565_reg_1579_pp0_iter3_reg <= icmp_ln86_565_reg_1579_pp0_iter2_reg;
        icmp_ln86_565_reg_1579_pp0_iter4_reg <= icmp_ln86_565_reg_1579_pp0_iter3_reg;
        icmp_ln86_565_reg_1579_pp0_iter5_reg <= icmp_ln86_565_reg_1579_pp0_iter4_reg;
        icmp_ln86_565_reg_1579_pp0_iter6_reg <= icmp_ln86_565_reg_1579_pp0_iter5_reg;
        icmp_ln86_reg_1410 <= icmp_ln86_fu_402_p2;
        icmp_ln86_reg_1410_pp0_iter1_reg <= icmp_ln86_reg_1410;
        icmp_ln86_reg_1410_pp0_iter2_reg <= icmp_ln86_reg_1410_pp0_iter1_reg;
        icmp_ln86_reg_1410_pp0_iter3_reg <= icmp_ln86_reg_1410_pp0_iter2_reg;
        or_ln117_473_reg_1657 <= or_ln117_473_fu_802_p2;
        or_ln117_477_reg_1687 <= or_ln117_477_fu_909_p2;
        or_ln117_482_reg_1720 <= or_ln117_482_fu_1048_p2;
        or_ln117_484_reg_1730 <= or_ln117_484_fu_1068_p2;
        or_ln117_486_reg_1736 <= or_ln117_486_fu_1074_p2;
        or_ln117_486_reg_1736_pp0_iter5_reg <= or_ln117_486_reg_1736;
        or_ln117_488_reg_1744 <= or_ln117_488_fu_1150_p2;
        or_ln117_492_reg_1754 <= or_ln117_492_fu_1225_p2;
        or_ln117_reg_1624 <= or_ln117_fu_664_p2;
        select_ln117_526_reg_1652 <= select_ln117_526_fu_795_p3;
        select_ln117_532_reg_1692 <= select_ln117_532_fu_923_p3;
        select_ln117_538_reg_1725 <= select_ln117_538_fu_1060_p3;
        select_ln117_544_reg_1749 <= select_ln117_544_fu_1163_p3;
        select_ln117_548_reg_1759 <= select_ln117_548_fu_1239_p3;
        xor_ln104_reg_1629 <= xor_ln104_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1274_p65 = 'bx;

assign agg_result_fu_1274_p66 = ((or_ln117_493_fu_1262_p2[0:0] == 1'b1) ? select_ln117_548_reg_1759 : 5'd31);

assign and_ln102_660_fu_807_p2 = (xor_ln104_reg_1629 & icmp_ln86_537_reg_1426_pp0_iter2_reg);

assign and_ln102_661_fu_624_p2 = (icmp_ln86_538_reg_1432 & and_ln102_reg_1584);

assign and_ln102_662_fu_675_p2 = (icmp_ln86_539_reg_1438_pp0_iter1_reg & and_ln104_reg_1594);

assign and_ln102_663_fu_821_p2 = (icmp_ln86_540_reg_1444_pp0_iter2_reg & and_ln102_660_fu_807_p2);

assign and_ln102_664_fu_941_p2 = (icmp_ln86_541_reg_1450_pp0_iter3_reg & and_ln104_94_reg_1669);

assign and_ln102_665_fu_638_p2 = (icmp_ln86_542_reg_1456 & and_ln102_661_fu_624_p2);

assign and_ln102_666_fu_648_p2 = (icmp_ln86_543_reg_1462 & and_ln104_95_fu_633_p2);

assign and_ln102_667_fu_694_p2 = (icmp_ln86_544_reg_1468_pp0_iter1_reg & and_ln102_662_fu_675_p2);

assign and_ln102_668_fu_831_p2 = (icmp_ln86_545_reg_1474_pp0_iter2_reg & and_ln104_96_reg_1641);

assign and_ln102_669_fu_835_p2 = (icmp_ln86_546_reg_1480_pp0_iter2_reg & and_ln102_663_fu_821_p2);

assign and_ln102_670_fu_965_p2 = (icmp_ln86_547_reg_1486_pp0_iter3_reg & and_ln104_97_fu_936_p2);

assign and_ln102_671_fu_1083_p2 = (icmp_ln86_548_reg_1492_pp0_iter4_reg & and_ln102_664_reg_1702);

assign and_ln102_672_fu_1176_p2 = (icmp_ln86_549_reg_1498_pp0_iter5_reg & and_ln104_98_reg_1709_pp0_iter5_reg);

assign and_ln102_673_fu_699_p2 = (icmp_ln86_550_reg_1504_pp0_iter1_reg & and_ln102_665_reg_1612);

assign and_ln102_674_fu_653_p2 = (xor_ln104_259_fu_643_p2 & icmp_ln86_551_reg_1509);

assign and_ln102_675_fu_658_p2 = (and_ln102_674_fu_653_p2 & and_ln102_661_fu_624_p2);

assign and_ln102_676_fu_703_p2 = (icmp_ln86_552_reg_1514_pp0_iter1_reg & and_ln102_666_reg_1618);

assign and_ln102_677_fu_707_p2 = (xor_ln104_260_fu_689_p2 & icmp_ln86_553_reg_1519_pp0_iter1_reg);

assign and_ln102_678_fu_712_p2 = (and_ln104_95_reg_1607 & and_ln102_677_fu_707_p2);

assign and_ln102_679_fu_840_p2 = (icmp_ln86_554_reg_1524_pp0_iter2_reg & and_ln102_667_reg_1647);

assign and_ln102_680_fu_844_p2 = (xor_ln104_261_fu_826_p2 & icmp_ln86_555_reg_1529_pp0_iter2_reg);

assign and_ln102_681_fu_849_p2 = (and_ln102_680_fu_844_p2 & and_ln102_662_reg_1635);

assign and_ln102_682_fu_854_p2 = (icmp_ln86_556_reg_1534_pp0_iter2_reg & and_ln102_668_fu_831_p2);

assign and_ln102_683_fu_970_p2 = (xor_ln104_262_fu_955_p2 & icmp_ln86_557_reg_1539_pp0_iter3_reg);

assign and_ln102_684_fu_975_p2 = (and_ln104_96_reg_1641_pp0_iter3_reg & and_ln102_683_fu_970_p2);

assign and_ln102_685_fu_980_p2 = (icmp_ln86_558_reg_1544_pp0_iter3_reg & and_ln102_669_reg_1681);

assign and_ln102_686_fu_984_p2 = (xor_ln104_263_fu_960_p2 & icmp_ln86_559_reg_1549_pp0_iter3_reg);

assign and_ln102_687_fu_989_p2 = (and_ln102_686_fu_984_p2 & and_ln102_663_reg_1675);

assign and_ln102_688_fu_1087_p2 = (icmp_ln86_560_reg_1554_pp0_iter4_reg & and_ln102_670_reg_1715);

assign and_ln102_689_fu_1091_p2 = (xor_ln104_264_fu_1078_p2 & icmp_ln86_561_reg_1559_pp0_iter4_reg);

assign and_ln102_690_fu_1096_p2 = (and_ln104_97_reg_1697 & and_ln102_689_fu_1091_p2);

assign and_ln102_691_fu_1101_p2 = (icmp_ln86_562_reg_1564_pp0_iter4_reg & and_ln102_671_fu_1083_p2);

assign and_ln102_692_fu_1180_p2 = (xor_ln104_265_fu_1171_p2 & icmp_ln86_563_reg_1569_pp0_iter5_reg);

assign and_ln102_693_fu_1185_p2 = (and_ln102_692_fu_1180_p2 & and_ln102_664_reg_1702_pp0_iter5_reg);

assign and_ln102_694_fu_1190_p2 = (icmp_ln86_564_reg_1574_pp0_iter5_reg & and_ln102_672_fu_1176_p2);

assign and_ln102_695_fu_1252_p2 = (xor_ln104_266_fu_1247_p2 & icmp_ln86_565_reg_1579_pp0_iter6_reg);

assign and_ln102_696_fu_1257_p2 = (and_ln104_98_reg_1709_pp0_iter6_reg & and_ln102_695_fu_1252_p2);

assign and_ln102_fu_608_p2 = (icmp_ln86_fu_402_p2 & icmp_ln86_536_fu_408_p2);

assign and_ln104_94_fu_816_p2 = (xor_ln104_reg_1629 & xor_ln104_254_fu_811_p2);

assign and_ln104_95_fu_633_p2 = (xor_ln104_255_fu_628_p2 & and_ln102_reg_1584);

assign and_ln104_96_fu_684_p2 = (xor_ln104_256_fu_679_p2 & and_ln104_reg_1594);

assign and_ln104_97_fu_936_p2 = (xor_ln104_257_fu_931_p2 & and_ln102_660_reg_1663);

assign and_ln104_98_fu_950_p2 = (xor_ln104_258_fu_945_p2 & and_ln104_94_reg_1669);

assign and_ln104_fu_619_p2 = (xor_ln104_253_fu_614_p2 & icmp_ln86_reg_1410);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1274_p67;

assign icmp_ln86_536_fu_408_p2 = (($signed(p_read19_int_reg) < $signed(18'd266)) ? 1'b1 : 1'b0);

assign icmp_ln86_537_fu_414_p2 = (($signed(p_read20_int_reg) < $signed(18'd110081)) ? 1'b1 : 1'b0);

assign icmp_ln86_538_fu_420_p2 = (($signed(p_read1_int_reg) < $signed(18'd254638)) ? 1'b1 : 1'b0);

assign icmp_ln86_539_fu_426_p2 = (($signed(p_read19_int_reg) < $signed(18'd952)) ? 1'b1 : 1'b0);

assign icmp_ln86_540_fu_432_p2 = (($signed(p_read13_int_reg) < $signed(18'd646)) ? 1'b1 : 1'b0);

assign icmp_ln86_541_fu_438_p2 = (($signed(p_read10_int_reg) < $signed(18'd328)) ? 1'b1 : 1'b0);

assign icmp_ln86_542_fu_444_p2 = (($signed(p_read9_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_543_fu_450_p2 = (($signed(p_read1_int_reg) < $signed(18'd81122)) ? 1'b1 : 1'b0);

assign icmp_ln86_544_fu_466_p2 = (($signed(tmp_fu_456_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_545_fu_472_p2 = (($signed(p_read1_int_reg) < $signed(18'd217734)) ? 1'b1 : 1'b0);

assign icmp_ln86_546_fu_478_p2 = (($signed(p_read16_int_reg) < $signed(18'd1413)) ? 1'b1 : 1'b0);

assign icmp_ln86_547_fu_484_p2 = (($signed(p_read13_int_reg) < $signed(18'd647)) ? 1'b1 : 1'b0);

assign icmp_ln86_548_fu_490_p2 = (($signed(p_read20_int_reg) < $signed(18'd132609)) ? 1'b1 : 1'b0);

assign icmp_ln86_549_fu_496_p2 = (($signed(p_read7_int_reg) < $signed(18'd3678)) ? 1'b1 : 1'b0);

assign icmp_ln86_550_fu_512_p2 = (($signed(tmp_6_fu_502_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_551_fu_518_p2 = (($signed(p_read1_int_reg) < $signed(18'd190092)) ? 1'b1 : 1'b0);

assign icmp_ln86_552_fu_524_p2 = (($signed(p_read6_int_reg) < $signed(18'd56)) ? 1'b1 : 1'b0);

assign icmp_ln86_553_fu_530_p2 = (($signed(p_read1_int_reg) < $signed(18'd11924)) ? 1'b1 : 1'b0);

assign icmp_ln86_554_fu_536_p2 = (($signed(p_read18_int_reg) < $signed(18'd126603)) ? 1'b1 : 1'b0);

assign icmp_ln86_555_fu_542_p2 = (($signed(p_read16_int_reg) < $signed(18'd4341)) ? 1'b1 : 1'b0);

assign icmp_ln86_556_fu_548_p2 = (($signed(p_read5_int_reg) < $signed(18'd258583)) ? 1'b1 : 1'b0);

assign icmp_ln86_557_fu_554_p2 = (($signed(p_read14_int_reg) < $signed(18'd44)) ? 1'b1 : 1'b0);

assign icmp_ln86_558_fu_560_p2 = (($signed(p_read2_int_reg) < $signed(18'd169616)) ? 1'b1 : 1'b0);

assign icmp_ln86_559_fu_566_p2 = (($signed(p_read10_int_reg) < $signed(18'd235)) ? 1'b1 : 1'b0);

assign icmp_ln86_560_fu_572_p2 = (($signed(p_read15_int_reg) < $signed(18'd1502)) ? 1'b1 : 1'b0);

assign icmp_ln86_561_fu_578_p2 = (($signed(p_read9_int_reg) < $signed(18'd69)) ? 1'b1 : 1'b0);

assign icmp_ln86_562_fu_584_p2 = (($signed(p_read12_int_reg) < $signed(18'd57194)) ? 1'b1 : 1'b0);

assign icmp_ln86_563_fu_590_p2 = (($signed(p_read3_int_reg) < $signed(18'd94348)) ? 1'b1 : 1'b0);

assign icmp_ln86_564_fu_596_p2 = (($signed(p_read4_int_reg) < $signed(18'd71210)) ? 1'b1 : 1'b0);

assign icmp_ln86_565_fu_602_p2 = (($signed(p_read11_int_reg) < $signed(18'd37040)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_402_p2 = (($signed(p_read8_int_reg) < $signed(18'd134)) ? 1'b1 : 1'b0);

assign or_ln117_469_fu_745_p2 = (and_ln102_676_fu_703_p2 | and_ln102_661_reg_1600);

assign or_ln117_470_fu_757_p2 = (and_ln102_666_reg_1618 | and_ln102_661_reg_1600);

assign or_ln117_471_fu_769_p2 = (or_ln117_470_fu_757_p2 | and_ln102_678_fu_712_p2);

assign or_ln117_472_fu_859_p2 = (and_ln102_reg_1584_pp0_iter2_reg | and_ln102_679_fu_840_p2);

assign or_ln117_473_fu_802_p2 = (and_ln102_reg_1584_pp0_iter1_reg | and_ln102_667_fu_694_p2);

assign or_ln117_474_fu_871_p2 = (or_ln117_473_reg_1657 | and_ln102_681_fu_849_p2);

assign or_ln117_475_fu_883_p2 = (and_ln102_reg_1584_pp0_iter2_reg | and_ln102_662_reg_1635);

assign or_ln117_476_fu_895_p2 = (or_ln117_475_fu_883_p2 | and_ln102_682_fu_854_p2);

assign or_ln117_477_fu_909_p2 = (or_ln117_475_fu_883_p2 | and_ln102_668_fu_831_p2);

assign or_ln117_478_fu_994_p2 = (or_ln117_477_reg_1687 | and_ln102_684_fu_975_p2);

assign or_ln117_479_fu_1010_p2 = (icmp_ln86_reg_1410_pp0_iter3_reg | and_ln102_685_fu_980_p2);

assign or_ln117_480_fu_1022_p2 = (icmp_ln86_reg_1410_pp0_iter3_reg | and_ln102_669_reg_1681);

assign or_ln117_481_fu_1034_p2 = (or_ln117_480_fu_1022_p2 | and_ln102_687_fu_989_p2);

assign or_ln117_482_fu_1048_p2 = (icmp_ln86_reg_1410_pp0_iter3_reg | and_ln102_663_reg_1675);

assign or_ln117_483_fu_1106_p2 = (or_ln117_482_reg_1720 | and_ln102_688_fu_1087_p2);

assign or_ln117_484_fu_1068_p2 = (or_ln117_482_fu_1048_p2 | and_ln102_670_fu_965_p2);

assign or_ln117_485_fu_1118_p2 = (or_ln117_484_reg_1730 | and_ln102_690_fu_1096_p2);

assign or_ln117_486_fu_1074_p2 = (icmp_ln86_reg_1410_pp0_iter3_reg | and_ln102_660_reg_1663);

assign or_ln117_487_fu_1138_p2 = (or_ln117_486_reg_1736 | and_ln102_691_fu_1101_p2);

assign or_ln117_488_fu_1150_p2 = (or_ln117_486_reg_1736 | and_ln102_671_fu_1083_p2);

assign or_ln117_489_fu_1195_p2 = (or_ln117_488_reg_1744 | and_ln102_693_fu_1185_p2);

assign or_ln117_490_fu_1200_p2 = (or_ln117_486_reg_1736_pp0_iter5_reg | and_ln102_664_reg_1702_pp0_iter5_reg);

assign or_ln117_491_fu_1211_p2 = (or_ln117_490_fu_1200_p2 | and_ln102_694_fu_1190_p2);

assign or_ln117_492_fu_1225_p2 = (or_ln117_490_fu_1200_p2 | and_ln102_672_fu_1176_p2);

assign or_ln117_493_fu_1262_p2 = (or_ln117_492_reg_1754 | and_ln102_696_fu_1257_p2);

assign or_ln117_fu_664_p2 = (and_ln102_675_fu_658_p2 | and_ln102_665_fu_638_p2);

assign select_ln117_521_fu_734_p3 = ((or_ln117_reg_1624[0:0] == 1'b1) ? select_ln117_fu_727_p3 : 2'd3);

assign select_ln117_522_fu_750_p3 = ((and_ln102_661_reg_1600[0:0] == 1'b1) ? zext_ln117_58_fu_741_p1 : 3'd4);

assign select_ln117_523_fu_761_p3 = ((or_ln117_469_fu_745_p2[0:0] == 1'b1) ? select_ln117_522_fu_750_p3 : 3'd5);

assign select_ln117_524_fu_775_p3 = ((or_ln117_470_fu_757_p2[0:0] == 1'b1) ? select_ln117_523_fu_761_p3 : 3'd6);

assign select_ln117_525_fu_783_p3 = ((or_ln117_471_fu_769_p2[0:0] == 1'b1) ? select_ln117_524_fu_775_p3 : 3'd7);

assign select_ln117_526_fu_795_p3 = ((and_ln102_reg_1584_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_59_fu_791_p1 : 4'd8);

assign select_ln117_527_fu_864_p3 = ((or_ln117_472_fu_859_p2[0:0] == 1'b1) ? select_ln117_526_reg_1652 : 4'd9);

assign select_ln117_528_fu_876_p3 = ((or_ln117_473_reg_1657[0:0] == 1'b1) ? select_ln117_527_fu_864_p3 : 4'd10);

assign select_ln117_529_fu_887_p3 = ((or_ln117_474_fu_871_p2[0:0] == 1'b1) ? select_ln117_528_fu_876_p3 : 4'd11);

assign select_ln117_530_fu_901_p3 = ((or_ln117_475_fu_883_p2[0:0] == 1'b1) ? select_ln117_529_fu_887_p3 : 4'd12);

assign select_ln117_531_fu_915_p3 = ((or_ln117_476_fu_895_p2[0:0] == 1'b1) ? select_ln117_530_fu_901_p3 : 4'd13);

assign select_ln117_532_fu_923_p3 = ((or_ln117_477_fu_909_p2[0:0] == 1'b1) ? select_ln117_531_fu_915_p3 : 4'd14);

assign select_ln117_533_fu_999_p3 = ((or_ln117_478_fu_994_p2[0:0] == 1'b1) ? select_ln117_532_reg_1692 : 4'd15);

assign select_ln117_534_fu_1015_p3 = ((icmp_ln86_reg_1410_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_60_fu_1006_p1 : 5'd16);

assign select_ln117_535_fu_1026_p3 = ((or_ln117_479_fu_1010_p2[0:0] == 1'b1) ? select_ln117_534_fu_1015_p3 : 5'd17);

assign select_ln117_536_fu_1040_p3 = ((or_ln117_480_fu_1022_p2[0:0] == 1'b1) ? select_ln117_535_fu_1026_p3 : 5'd18);

assign select_ln117_537_fu_1052_p3 = ((or_ln117_481_fu_1034_p2[0:0] == 1'b1) ? select_ln117_536_fu_1040_p3 : 5'd19);

assign select_ln117_538_fu_1060_p3 = ((or_ln117_482_fu_1048_p2[0:0] == 1'b1) ? select_ln117_537_fu_1052_p3 : 5'd20);

assign select_ln117_539_fu_1111_p3 = ((or_ln117_483_fu_1106_p2[0:0] == 1'b1) ? select_ln117_538_reg_1725 : 5'd21);

assign select_ln117_540_fu_1123_p3 = ((or_ln117_484_reg_1730[0:0] == 1'b1) ? select_ln117_539_fu_1111_p3 : 5'd22);

assign select_ln117_541_fu_1130_p3 = ((or_ln117_485_fu_1118_p2[0:0] == 1'b1) ? select_ln117_540_fu_1123_p3 : 5'd23);

assign select_ln117_542_fu_1143_p3 = ((or_ln117_486_reg_1736[0:0] == 1'b1) ? select_ln117_541_fu_1130_p3 : 5'd24);

assign select_ln117_543_fu_1155_p3 = ((or_ln117_487_fu_1138_p2[0:0] == 1'b1) ? select_ln117_542_fu_1143_p3 : 5'd25);

assign select_ln117_544_fu_1163_p3 = ((or_ln117_488_fu_1150_p2[0:0] == 1'b1) ? select_ln117_543_fu_1155_p3 : 5'd26);

assign select_ln117_545_fu_1204_p3 = ((or_ln117_489_fu_1195_p2[0:0] == 1'b1) ? select_ln117_544_reg_1749 : 5'd27);

assign select_ln117_546_fu_1217_p3 = ((or_ln117_490_fu_1200_p2[0:0] == 1'b1) ? select_ln117_545_fu_1204_p3 : 5'd28);

assign select_ln117_547_fu_1231_p3 = ((or_ln117_491_fu_1211_p2[0:0] == 1'b1) ? select_ln117_546_fu_1217_p3 : 5'd29);

assign select_ln117_548_fu_1239_p3 = ((or_ln117_492_fu_1225_p2[0:0] == 1'b1) ? select_ln117_547_fu_1231_p3 : 5'd30);

assign select_ln117_fu_727_p3 = ((and_ln102_665_reg_1612[0:0] == 1'b1) ? zext_ln117_fu_723_p1 : 2'd2);

assign tmp_6_fu_502_p4 = {{p_read10_int_reg[17:8]}};

assign tmp_fu_456_p4 = {{p_read17_int_reg[17:4]}};

assign xor_ln104_253_fu_614_p2 = (icmp_ln86_536_reg_1421 ^ 1'd1);

assign xor_ln104_254_fu_811_p2 = (icmp_ln86_537_reg_1426_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_255_fu_628_p2 = (icmp_ln86_538_reg_1432 ^ 1'd1);

assign xor_ln104_256_fu_679_p2 = (icmp_ln86_539_reg_1438_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_257_fu_931_p2 = (icmp_ln86_540_reg_1444_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_258_fu_945_p2 = (icmp_ln86_541_reg_1450_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_259_fu_643_p2 = (icmp_ln86_542_reg_1456 ^ 1'd1);

assign xor_ln104_260_fu_689_p2 = (icmp_ln86_543_reg_1462_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_261_fu_826_p2 = (icmp_ln86_544_reg_1468_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_262_fu_955_p2 = (icmp_ln86_545_reg_1474_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_263_fu_960_p2 = (icmp_ln86_546_reg_1480_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_264_fu_1078_p2 = (icmp_ln86_547_reg_1486_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_265_fu_1171_p2 = (icmp_ln86_548_reg_1492_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_266_fu_1247_p2 = (icmp_ln86_549_reg_1498_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_670_p2 = (icmp_ln86_reg_1410_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_717_p2 = (1'd1 ^ and_ln102_673_fu_699_p2);

assign zext_ln117_58_fu_741_p1 = select_ln117_521_fu_734_p3;

assign zext_ln117_59_fu_791_p1 = select_ln117_525_fu_783_p3;

assign zext_ln117_60_fu_1006_p1 = select_ln117_533_fu_999_p3;

assign zext_ln117_fu_723_p1 = xor_ln117_fu_717_p2;

endmodule //conifer_jettag_accelerator_decision_function_80
