{"sha": "50919d13a394428f3c1394863c5e13e23e3a6fb0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTA5MTlkMTNhMzk0NDI4ZjNjMTM5NDg2M2M1ZTEzZTIzZTNhNmZiMA==", "commit": {"author": {"name": "Andrey Belevantsev", "email": "abel@ispras.ru", "date": "2012-11-09T12:28:21Z"}, "committer": {"name": "Andrey Belevantsev", "email": "abel@gcc.gnu.org", "date": "2012-11-09T12:28:21Z"}, "message": "re PR rtl-optimization/54472 (ICE (spill_failure): unable to find a register to spill in class 'AREG' with -O -fschedule-insns -fselective-scheduling)\n\n\tPR rtl-optimization/54472\n\n\t* sel-sched-ir.c (has_dependence_note_reg_set): Handle implicit sets.\n\t(has_dependence_note_reg_clobber,\n\thas_dependence_note_reg_use): Likewise.\n    \n\t* gcc.dg/pr54472.c: New test.\n\nFrom-SVN: r193358", "tree": {"sha": "ad89d2d191dbe38d1655bcc74af37b05a1d19c16", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ad89d2d191dbe38d1655bcc74af37b05a1d19c16"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/50919d13a394428f3c1394863c5e13e23e3a6fb0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/50919d13a394428f3c1394863c5e13e23e3a6fb0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/50919d13a394428f3c1394863c5e13e23e3a6fb0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/50919d13a394428f3c1394863c5e13e23e3a6fb0/comments", "author": {"login": "abonzo", "id": 20396542, "node_id": "MDQ6VXNlcjIwMzk2NTQy", "avatar_url": "https://avatars.githubusercontent.com/u/20396542?v=4", "gravatar_id": "", "url": "https://api.github.com/users/abonzo", "html_url": "https://github.com/abonzo", "followers_url": "https://api.github.com/users/abonzo/followers", "following_url": "https://api.github.com/users/abonzo/following{/other_user}", "gists_url": "https://api.github.com/users/abonzo/gists{/gist_id}", "starred_url": "https://api.github.com/users/abonzo/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/abonzo/subscriptions", "organizations_url": "https://api.github.com/users/abonzo/orgs", "repos_url": "https://api.github.com/users/abonzo/repos", "events_url": "https://api.github.com/users/abonzo/events{/privacy}", "received_events_url": "https://api.github.com/users/abonzo/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "4e568a151c146de62c58f35cd4620145600e4bf2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4e568a151c146de62c58f35cd4620145600e4bf2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4e568a151c146de62c58f35cd4620145600e4bf2"}], "stats": {"total": 29, "additions": 26, "deletions": 3}, "files": [{"sha": "37566fc02ea67fc93e5f7177f03255c40ae3ca74", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/50919d13a394428f3c1394863c5e13e23e3a6fb0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/50919d13a394428f3c1394863c5e13e23e3a6fb0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=50919d13a394428f3c1394863c5e13e23e3a6fb0", "patch": "@@ -1,3 +1,11 @@\n+2012-11-09  Andrey Belevantsev  <abel@ispras.ru>\n+\n+\tPR rtl-optimization/54472\n+\n+\t* sel-sched-ir.c (has_dependence_note_reg_set): Handle implicit sets.\n+\t(has_dependence_note_reg_clobber,\n+\thas_dependence_note_reg_use): Likewise. \n+\n 2012-11-09  Eric Botcazou  <ebotcazou@adacore.com>\n \n \t* config/i386/i386.c (release_scratch_register_on_entry): Also adjust"}, {"sha": "e0239dc3637b322e438056bc3c2d6c2590883ef9", "filename": "gcc/sel-sched-ir.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/50919d13a394428f3c1394863c5e13e23e3a6fb0/gcc%2Fsel-sched-ir.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/50919d13a394428f3c1394863c5e13e23e3a6fb0/gcc%2Fsel-sched-ir.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fsel-sched-ir.c?ref=50919d13a394428f3c1394863c5e13e23e3a6fb0", "patch": "@@ -3185,7 +3185,7 @@ has_dependence_note_reg_set (int regno)\n \t  || reg_last->clobbers != NULL)\n \t*dsp = (*dsp & ~SPECULATIVE) | DEP_OUTPUT;\n \n-      if (reg_last->uses)\n+      if (reg_last->uses || reg_last->implicit_sets)\n \t*dsp = (*dsp & ~SPECULATIVE) | DEP_ANTI;\n     }\n }\n@@ -3205,7 +3205,7 @@ has_dependence_note_reg_clobber (int regno)\n       if (reg_last->sets)\n \t*dsp = (*dsp & ~SPECULATIVE) | DEP_OUTPUT;\n \n-      if (reg_last->uses)\n+      if (reg_last->uses || reg_last->implicit_sets)\n \t*dsp = (*dsp & ~SPECULATIVE) | DEP_ANTI;\n     }\n }\n@@ -3225,7 +3225,7 @@ has_dependence_note_reg_use (int regno)\n       if (reg_last->sets)\n \t*dsp = (*dsp & ~SPECULATIVE) | DEP_TRUE;\n \n-      if (reg_last->clobbers)\n+      if (reg_last->clobbers || reg_last->implicit_sets)\n \t*dsp = (*dsp & ~SPECULATIVE) | DEP_ANTI;\n \n       /* Merge BE_IN_SPEC bits into *DSP when the dependency producer"}, {"sha": "cdf47a9b33b4df8504818cf2e7d85f7955b5e803", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/50919d13a394428f3c1394863c5e13e23e3a6fb0/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/50919d13a394428f3c1394863c5e13e23e3a6fb0/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=50919d13a394428f3c1394863c5e13e23e3a6fb0", "patch": "@@ -1,3 +1,9 @@\n+2012-11-09  Andrey Belevantsev  <abel@ispras.ru>\n+\n+\tPR rtl-optimization/54472\n+\t\n+\t* gcc.dg/pr54472.c: New test. \n+\n 2012-11-09  Eric Botcazou  <ebotcazou@adacore.com>\n \n \t* gnat.dg/stack_check3.ad[sb]: New test."}, {"sha": "93952038ec41446e3122b87fa58ede273c2621e8", "filename": "gcc/testsuite/gcc.dg/pr54472.c", "status": "added", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/50919d13a394428f3c1394863c5e13e23e3a6fb0/gcc%2Ftestsuite%2Fgcc.dg%2Fpr54472.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/50919d13a394428f3c1394863c5e13e23e3a6fb0/gcc%2Ftestsuite%2Fgcc.dg%2Fpr54472.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Fpr54472.c?ref=50919d13a394428f3c1394863c5e13e23e3a6fb0", "patch": "@@ -0,0 +1,9 @@\n+/* { dg-do compile { target powerpc*-*-* ia64-*-* x86_64-*-* } } */\n+/* { dg-options \"-O -fschedule-insns -fselective-scheduling\" } */\n+\n+int main ()\n+{\n+  int a[3][3][3];\n+  __builtin_memset (a, 0, sizeof a);\n+  return 0;\n+}"}]}