{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555455978043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555455978043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 00:06:17 2019 " "Processing started: Wed Apr 17 00:06:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555455978043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1555455978043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFTtest -c FFTtest --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFTtest -c FFTtest --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1555455978043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1555455979449 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1555455979449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT/synthesis/FFT.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/FFT.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455991544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455991544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455991981 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455991981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455991981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455991981 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455991981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455991981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455991996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455991996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992075 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992153 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992153 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "FFT/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992169 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992169 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992169 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992247 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992310 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992403 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992403 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992403 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992403 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992403 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "FFT/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992465 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "FFT/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "FFT/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "FFT/synthesis/submodules/counter_module.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft) " "Found design unit 1: fft_pack (fft)" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "FFT/synthesis/submodules/fft_pack.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992967 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455992967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455992967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993044 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993122 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "FFT/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993200 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993262 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993341 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993418 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993497 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993592 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993669 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993764 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993841 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993950 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455993950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455993950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994028 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994107 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994231 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994310 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994387 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994465 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994560 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994653 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994763 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "FFT/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994842 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994919 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994997 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455994997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455994997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995090 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455995090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995153 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455995153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995231 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455995231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995544 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "FFT/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455995544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995623 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455995623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995715 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455995715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995840 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455995840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995965 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455995965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455995965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996044 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996137 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "FFT/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996356 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "FFT/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996481 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996559 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996637 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996715 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996825 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996934 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455996934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455996934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997028 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455997028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997137 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455997137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997215 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "FFT/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455997215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997309 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455997309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997387 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "FFT/synthesis/submodules/asj_fft_pround.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455997387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997590 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "FFT/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455997590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997778 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455997778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997965 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455997965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455997965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998170 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455998170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998387 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455998387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998559 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455998559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998732 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455998732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998918 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455998918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998981 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "FFT/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455998981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455998981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999059 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999138 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999215 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999309 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999450 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999559 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999668 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999825 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999903 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999981 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555455999981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555455999981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000075 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000168 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000233 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000325 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "FFT/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000481 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "FFT/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000560 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "FFT/synthesis/submodules/twid_rom.vhd" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_fft_ii_0 " "Found entity 1: FFT_fft_ii_0" {  } { { "FFT/synthesis/submodules/FFT_fft_ii_0.sv" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/FFT/synthesis/submodules/FFT_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocore.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioCore " "Found entity 1: audioCore" {  } { { "audioCore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/audiocore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/audiocore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioCore_tb " "Found entity 1: audioCore_tb" {  } { { "simulation/audioCore_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/audioCore_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/ffttest_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/ffttest_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFTtest_tb " "Found entity 1: FFTtest_tb" {  } { { "simulation/FFTtest_tb.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/simulation/FFTtest_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555456000684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1555456000684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audioCore " "Elaborating entity \"audioCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1555456001356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 audioCore.v(52) " "Verilog HDL assignment warning at audioCore.v(52): truncated value with size 25 to match size of target (24)" {  } { { "audioCore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555456001356 "|audioCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 audioCore.v(57) " "Verilog HDL assignment warning at audioCore.v(57): truncated value with size 25 to match size of target (24)" {  } { { "audioCore.v" "" { Text "C:/intelFPGA_lite/17.1/projects/FFTtest/audioCore.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555456001356 "|audioCore"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT 22 " "Ignored 22 assignments for entity \"FFT\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555456001591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555456001591 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity FFT -sip FFT/simulation/FFT.sip -library lib_FFT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1555456001591 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1555456001591 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "FFT_fft_ii_0 33 " "Ignored 33 assignments for entity \"FFT_fft_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1555456001591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555456001715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 00:06:41 2019 " "Processing ended: Wed Apr 17 00:06:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555456001715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555456001715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555456001715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1555456001715 ""}
