@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Clock_gen.v":38:7:38:35|Synthesizing module UART_apb_UART_apb_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_Clock_gen_0s_0s
Running optimization stage 1 on UART_apb_UART_apb_0_Clock_gen_0s_0s .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":31:7:31:34|Synthesizing module UART_apb_UART_apb_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":30:7:30:34|Synthesizing module UART_apb_UART_apb_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":31:7:31:34|Synthesizing module UART_apb_UART_apb_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:37|Synthesizing module UART_apb_UART_apb_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on UART_apb_UART_apb_0_CoreUARTapb_Z1_layer1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\UART_apb\UART_apb.v":9:7:9:14|Synthesizing module UART_apb in library work.
Running optimization stage 1 on UART_apb .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":31:7:31:12|Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	ZEROS=32'b00000000000000000000000000000000
   Generated name = spi_rf_32s_16s_0
Running optimization stage 1 on spi_rf_32s_16s_0 .......
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":24:7:24:17|Synthesizing module spi_control in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
   Generated name = spi_control_8s
Running optimization stage 1 on spi_control_8s .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":25:7:25:14|Synthesizing module spi_fifo in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	PTR_WIDTH=32'b00000000000000000000000000000101
   Generated name = spi_fifo_8s_32s_5
Running optimization stage 1 on spi_fifo_8s_32s_5 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v":24:7:24:18|Synthesizing module spi_clockmux in library CORESPI_LIB.
Running optimization stage 1 on spi_clockmux .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":29:7:29:18|Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b0
	SPO=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000000010000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000111
   Generated name = spi_chanctrl_Z2_layer1
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":195:12:195:22|Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":196:12:196:22|Removing wire resetn_rx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":200:12:200:22|Removing wire resetn_rx_r, as there is no assignment to it.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":222:12:222:36|Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on spi_chanctrl_Z2_layer1 .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1130:0:1130:5|Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":719:0:719:5|Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":343:0:343:5|Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":29:7:29:9|Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	SPO=1'b0
	SPH=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_32s_8s_32s_16s_0_0_1_0s
Running optimization stage 1 on spi_32s_8s_32s_16s_0_0_1_0s .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000000
	CFG_MOT_SSEL=32'b00000000000000000000000000000001
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b1
	SPO=1'b0
	SPH=1'b0
   Generated name = CORESPI_Z3_layer1
Running optimization stage 1 on CORESPI_Z3_layer1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\SPI_Controller\SPI_Controller.v":9:7:9:20|Synthesizing module SPI_Controller in library work.
Running optimization stage 1 on SPI_Controller .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":21:7:21:44|Synthesizing module reset_syn_1_reset_syn_1_0_CORERESET_PF in library work.
Running optimization stage 1 on reset_syn_1_reset_syn_1_0_CORERESET_PF .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\reset_syn_1\reset_syn_1.v":9:7:9:17|Synthesizing module reset_syn_1 in library work.
Running optimization stage 1 on reset_syn_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":21:7:21:44|Synthesizing module reset_syn_0_reset_syn_0_0_CORERESET_PF in library work.
Running optimization stage 1 on reset_syn_0_reset_syn_0_0_CORERESET_PF .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\reset_syn_0\reset_syn_0.v":9:7:9:17|Synthesizing module reset_syn_0 in library work.
Running optimization stage 1 on reset_syn_0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar.v":64:7:64:51|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_identity_module.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":64:7:64:60|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":164:13:164:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":166:13:166:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":168:13:168:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":170:13:170:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":172:13:172:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":174:13:174:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":64:7:64:48|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":216:2:216:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":215:10:215:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":164:10:164:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v":64:7:64:77|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":64:7:64:51|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":160:2:160:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":86:13:86:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":88:13:88:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":90:13:90:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":92:13:92:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":94:13:94:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":96:13:96:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":98:13:98:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":100:13:100:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":159:10:159:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":64:7:64:89|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":523:2:523:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":137:13:137:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":139:13:139:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":141:13:141:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":162:13:162:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":164:13:164:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":166:13:166:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":168:13:168:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":170:13:170:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":172:13:172:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":174:13:174:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":176:13:176:20|Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":522:10:522:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v":64:7:64:82|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":64:7:64:82|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":64:7:64:66|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":64:7:64:65|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v":64:7:64:86|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":64:7:64:63|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v":64:7:64:80|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v":64:7:64:53|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v":64:7:64:53|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":64:7:64:88|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_688 is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_912 is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_1136 is always 0.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":64:7:64:93|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Register bit _T_232_0_lut[0] is always 0.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v":64:7:64:84|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v":64:7:64:53|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v":162:2:162:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":64:7:64:57|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":477:2:477:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v":64:7:64:60|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v":64:7:64:78|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v":64:7:64:65|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfilter.v":64:7:64:51|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFILTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v":64:7:64:56|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v":64:7:64:51|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":64:7:64:54|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2014:53:2014:84|Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":64:7:64:75|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v":64:7:64:69|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v":64:7:64:68|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v":64:7:64:67|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v":64:7:64:86|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v":64:7:64:86|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v":64:7:64:59|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v":64:7:64:86|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":64:7:64:59|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":206:65:206:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v":64:7:64:75|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":64:7:64:63|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v":64:7:64:78|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[31] is always 0.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":206:65:206:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":64:7:64:63|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v":64:7:64:73|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":184:65:184:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v":64:7:64:66|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v":64:7:64:78|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v":64:7:64:63|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":64:7:64:64|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v":64:7:64:60|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":64:7:64:56|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":78:4:78:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":86:2:86:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":106:21:106:38|Found RAM ram, depth=128, width=21
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array.v":64:7:64:52|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":64:7:64:60|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0.v":64:7:64:56|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_data_array.v":64:7:64:60|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter_1.v":64:7:64:52|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v":64:7:64:46|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_amoalu.v":64:7:64:49|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":64:7:64:56|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2559:2:2559:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit _T_948 is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_correctable_errors is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_uncorrectable_errors is always 0.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":107:21:107:38|Found RAM ram, depth=128, width=20
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0.v":64:7:64:54|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":107:21:107:38|Found RAM ram, depth=2048, width=32
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v":342:2:342:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":353:2:353:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s2_tlb_resp_miss is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s1_pc[1] is always 0.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IBUF .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1396:2:1396:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2496:2:2496:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":1486:100:1486:132|Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Found RAM _T_1151, depth=31, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Found RAM _T_1151, depth=31, width=32
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v":155:2:155:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v":107:2:107:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|Found RAM ram, depth=2, width=7
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_qos, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_prot, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_cache, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_lock, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_burst, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_len, depth=2, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_addr, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_id, depth=2, width=4
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_strb, depth=2, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_data, depth=2, width=64
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v":148:2:148:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|Found RAM ram_resp, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|Found RAM ram_id, depth=2, width=4
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":182:2:182:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_resp, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_data, depth=2, width=64
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_qos, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_prot, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_cache, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_lock, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_burst, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_len, depth=2, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_addr, depth=2, width=31
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_last, depth=8, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_user, depth=8, width=7
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_resp, depth=8, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_data, depth=8, width=64
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_id, depth=8, width=4
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1028:2:1028:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1062:2:1062:7|Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v":141:2:141:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v":379:2:379:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v":2270:2:2270:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......

	RESET_VECTOR_ADDR_1=32'b00000000000000001000000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	MASTER_TYPE=32'b00000000000000000000000000000001
	MEM_WID=4'b0110
	MMIO_WID=4'b1001
   Generated name = MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Removing wire MMIO_AXI_0_W_BITS_WID, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Removing wire MEM_AXI_0_W_BITS_WID, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|Removing wire MEM_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|Removing wire MEM_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|Removing wire MEM_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":197:19:197:27|Removing wire MEM_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|Removing wire MEM_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|Removing wire MEM_ARUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":217:19:217:27|Removing wire MEM_RUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|Removing wire MMIO_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|Removing wire MMIO_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|Removing wire MMIO_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":241:19:241:28|Removing wire MMIO_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|Removing wire MMIO_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|Removing wire MMIO_ARUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":261:19:261:28|Removing wire MMIO_RUSER, as there is no assignment to it.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|*Output MMIO_AXI_0_W_BITS_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|*Output MEM_AXI_0_W_BITS_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on MiV_AXI .......

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000010000000000000
	PIPE=32'b00000000000000000000000000000001
	AXI4_IDWIDTH=32'b00000000000000000000000000000101
   Generated name = LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s
Running optimization stage 1 on LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s .......

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000010000000000000
	PIPE=32'b00000000000000000000000000000001
	AXI4_IDWIDTH=32'b00000000000000000000000000000101
	MEM_AWIDTH=32'b00000000000000000000000000001101
	WRAP_SUPPORT=32'b00000000000000000000000000000001
	BRESP_OK=2'b00
	BRESP_ERR=2'b01
	RRESP_OK=2'b00
	RRESP_ERR=2'b01
	HIGH_PERF=1'b1
	WR_IDLE_ST=3'b000
	WR_ADRLAT_ST=3'b001
	WR_DATA_ST=3'b010
	WR_WAIT_ST=3'b011
	WR_RESP_ST=3'b100
	RD_IDLE_ST=3'b000
	RD_ADRLAT_ST=3'b001
	RD_DATA0_ST=3'b010
	RD_DATA_ST=3'b011
	RD_DATAWAIT_ST=3'b100
	RD_LAST_ST=3'b101
	SRAM_IDLE_ST=3'b000
	SRAM_ADDR_ST=3'b001
	SRAM_WR_ST=3'b010
	SRAM_WRWAIT_ST=3'b011
	SRAM_RD_ST=3'b100
	SRAM_RDWAIT_ST=3'b101
	REQ_IDLE_ST=2'b00
	REQ_WR_ST=2'b01
	REQ_RD_ST=2'b10
   Generated name = LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1838:91:1838:103|Removing redundant assignment.
Running optimization stage 1 on LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z4_layer1 .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3078:3:3078:8|Pruning unused register rdata_sc_lat[79:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3065:3:3065:8|Pruning unused register read_sampled. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3053:3:3053:8|Pruning unused register rd_sram_xvalid_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3041:3:3041:8|Pruning unused register ARLEN_slvif_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3031:3:3031:8|Pruning unused register wrap_raddr_incr_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2998:9:2998:14|Pruning unused register genblk15.wrap_raddr_calc_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2979:9:2979:14|Pruning unused register genblk15.wrap_raddr_calc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2476:3:2476:8|Pruning unused register AWLEN_slvif_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2460:3:2460:8|Pruning unused register set_aligned_done_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1902:2:1902:7|Pruning unused register wr_wrap_boundary_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1828:2:1828:7|Pruning unused register aligned_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register WDATA_slvif_r[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register wen_sc_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register wbyteen_sc_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1601:3:1601:8|Pruning unused register set_rdaligned_done_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1532:9:1532:14|Pruning unused register genblk12.rd_aligned_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1440:3:1440:8|Pruning unused register rresp_mc_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1410:9:1410:14|Pruning unused register genblk10.raddr_sc_r[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1294:3:1294:8|Pruning unused register ren_sc_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1270:3:1270:8|Pruning unused register ren_active. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1161:3:1161:8|Pruning unused register rid_mc_r[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":900:6:900:11|Pruning unused register RREADY_slvif_f1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":687:3:687:8|Pruning unused register wready_mc_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":687:3:687:8|Pruning unused register WVALID_slvif_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":659:3:659:8|Pruning unused register wrburst_cnt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":348:3:348:8|Pruning unused register wr_req_inprog_r. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3010:3:3010:8|Pruning unused bits 2 to 0 of wrap_raddr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":730:3:730:8|Sharing sequential element arready_mc. Add a syn_preserve attribute to the element to prevent sharing.

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000010000000000000
	AXI4_IDWIDTH=32'b00000000000000000000000000000101
	WRAP_SUPPORT=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	MEM_AWIDTH=32'b00000000000000000000000000001101
   Generated name = LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":214:31:214:37|Removing wire wena_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":215:31:215:37|Removing wire wenb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":216:31:216:41|Removing wire wena_msb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":217:31:217:41|Removing wire wenb_msb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":218:31:218:38|Removing wire waddr_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":219:46:219:53|Removing wire wdata_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":220:31:220:36|Removing wire ren_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":221:31:221:38|Removing wire raddr_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":222:46:222:53|Removing wire rdata_sc, as there is no assignment to it.
Running optimization stage 1 on LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z5_layer1 .......
Running optimization stage 1 on OR2 .......
Running optimization stage 1 on OR4 .......
Running optimization stage 1 on RAM1K20 .......
Running optimization stage 1 on CFG3 .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Running optimization stage 1 on LSRAM .......
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on INIT .......
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":50:12:50:25|Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_HSIO_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on BANKCTRL_HSIO .......
Running optimization stage 1 on INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR .......
Running optimization stage 1 on INIT_Monitor .......
Running optimization stage 1 on HS_IO_CLK .......
Running optimization stage 1 on PLL .......
Running optimization stage 1 on CLKINT .......
Running optimization stage 1 on DDR3_0_CCC_0_PF_CCC .......
Running optimization stage 1 on C0_util_sync_flops_0 .......
Running optimization stage 1 on C0_util_sync_1s_0_0 .......
Running optimization stage 1 on C0_util_sync_4s_0_0 .......
Running optimization stage 1 on C0_util_sync_reset .......
Running optimization stage 1 on C0_util_sync_one_shot_1s .......
Running optimization stage 1 on C0_ddr4_nwl_phy_init_Z6_layer1 .......
Running optimization stage 1 on C0_phy_top_Z7_layer1 .......
Running optimization stage 1 on C0_util_param_latency_4s_0s_0_1s .......
Running optimization stage 1 on C0_util_param_latency_2s_0s_0_1s .......
Running optimization stage 1 on C0_util_param_latency_32s_0s_0_1s .......
Running optimization stage 1 on C0_wrap_calc_Z8_layer1 .......
Running optimization stage 1 on C0_util_pulse_extender .......
Running optimization stage 1 on C0_util_handshake_sync_2s .......
Running optimization stage 1 on C0_util_bin_to_gray_5s .......
Running optimization stage 1 on C0_util_sync_5s_0_0 .......
Running optimization stage 1 on C0_util_gray_to_bin_5s .......
Running optimization stage 1 on C0_util_gray_sync_bin_5s .......
Running optimization stage 1 on C0_util_lat1_to_lat0_95s .......
Running optimization stage 1 on C0_util_fifo_core_Z9_layer1 .......
Running optimization stage 1 on C0_util_ram_4s_95s_32s_2s_0s_0s_16s .......
Running optimization stage 1 on C0_util_fifo_Z10_layer1 .......
Running optimization stage 1 on C0_addr_tran_1s_32s_10s_31s_22s .......
Running optimization stage 1 on C0_util_lat1_to_lat0_6s .......
Running optimization stage 1 on C0_util_fifo_core_Z12_layer1 .......
Running optimization stage 1 on C0_util_ram_4s_6s_6s_1s_0s_0s_16s .......
Running optimization stage 1 on C0_util_fifo_Z13_layer1 .......
Running optimization stage 1 on C0_simple_buffer_2s_5s_32s .......
Running optimization stage 1 on C0_util_bin_to_gray_11s .......
Running optimization stage 1 on C0_util_sync_11s_0_0 .......
Running optimization stage 1 on C0_util_gray_to_bin_11s .......
Running optimization stage 1 on C0_util_gray_sync_bin_11s .......
Running optimization stage 1 on C0_util_lat1_to_lat0_46s .......
Running optimization stage 1 on C0_util_fifo_core_Z14_layer1 .......
Running optimization stage 1 on C0_util_ram_10s_46s_32s_1s_0s_0s_1024s .......
Running optimization stage 1 on C0_util_fifo_Z15_layer1 .......
Running optimization stage 1 on C0_util_lat1_to_lat0_129s .......
Running optimization stage 1 on C0_util_fifo_core_Z16_layer1 .......
Running optimization stage 1 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Running optimization stage 1 on C0_util_fifo_Z17_layer1 .......
Running optimization stage 1 on C0_util_bin_to_gray_10s .......
Running optimization stage 1 on C0_util_sync_10s_0_0 .......
Running optimization stage 1 on C0_util_gray_to_bin_10s .......
Running optimization stage 1 on C0_util_gray_sync_bin_10s .......
Running optimization stage 1 on C0_util_lat1_to_lat0_145s .......
Running optimization stage 1 on C0_util_fifo_core_Z18_layer1 .......
Running optimization stage 1 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Running optimization stage 1 on C0_util_fifo_Z19_layer1 .......
Running optimization stage 1 on C0_util_lat1_to_lat0_77s .......
Running optimization stage 1 on C0_util_fifo_core_Z20_layer1 .......
Running optimization stage 1 on C0_util_ram_8s_77s_32s_2s_0s_0s_256s .......
Running optimization stage 1 on C0_util_fifo_Z21_layer1 .......
Running optimization stage 1 on C0_util_lat1_to_lat0_70s .......
Running optimization stage 1 on C0_util_fifo_core_Z22_layer1 .......
Running optimization stage 1 on C0_util_ram_9s_70s_32s_2s_0s_0s_512s .......
Running optimization stage 1 on C0_util_fifo_Z23_layer1 .......
Running optimization stage 1 on C0_axi_if_Z11_layer1 .......

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Running optimization stage 1 on C0_mpfe_arbiter_1s_32s .......
Running optimization stage 1 on C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s .......
Running optimization stage 1 on C0_mpfe_req_tracking_Z24_layer1 .......
Running optimization stage 1 on C0_util_lat1_to_lat0_64s .......
Running optimization stage 1 on C0_util_fifo_core_Z26_layer1 .......
Running optimization stage 1 on C0_util_ram_5s_64s_32s_2s_0s_0s_32s .......
Running optimization stage 1 on C0_util_fifo_Z27_layer1 .......
Running optimization stage 1 on C0_mpfe_req_tracking_Z25_layer1 .......
Running optimization stage 1 on C0_lb_fifo_13s_1s_37s_50s_1s_115s .......
Running optimization stage 1 on C0_mpfe_starve_timer .......
Running optimization stage 1 on C0_mpfe_Z28_layer1 .......
Running optimization stage 1 on C0_write_dbi .......
Running optimization stage 1 on C0_ddr4_byte_bit_map_0s .......
Running optimization stage 1 on C0_ddr4_byte_bit_map_1s .......
Running optimization stage 1 on C0_write_crc_dbi_Z29_layer1 .......
Running optimization stage 1 on C0_read_dbi .......
Running optimization stage 1 on C0_dbi_Z30_layer1 .......
Running optimization stage 1 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Running optimization stage 1 on C0_mpfe_req_tracking_Z31_layer1 .......
Running optimization stage 1 on C0_util_param_latency_1s_2s_0_0s .......
Running optimization stage 1 on C0_util_param_latency_3s_2s_0_0s .......
Running optimization stage 1 on C0_util_param_latency_1s_3s_0_0s .......
Running optimization stage 1 on C0_util_param_latency_16s_2s_0_0s .......
Running optimization stage 1 on C0_util_param_latency_1s_0s_0_1s .......
Running optimization stage 1 on C0_multiburst_qr_Z33_layer1 .......
Running optimization stage 1 on C0_rmw_Z32_layer1 .......
Running optimization stage 1 on C0_init_cal_interface .......
Running optimization stage 1 on C0_dfi_rddata_align_Z34_layer1 .......
Running optimization stage 1 on C0_util_sync_toggle_pos_0s .......
Running optimization stage 1 on C0_util_sync_bus_16s_0_1024s .......
Running optimization stage 1 on C0_sbref_generator_4s_4s .......
Running optimization stage 1 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......

Only the first 100 messages of id 'CG1283' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CG1283' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1283} -count unlimited' in the Tcl shell.
Running optimization stage 1 on C0_dlr_tracking .......
Running optimization stage 1 on C0_odt_gen_Z35_layer1 .......
Running optimization stage 1 on C0_preamble_phase_shift_Z36_layer1 .......
Running optimization stage 1 on C0_prog_pipe_delay_4s_0_7s_40s .......
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_7s_40s .......
Running optimization stage 1 on C0_prog_pipe_delay_2s_0_7s_40s .......
Running optimization stage 1 on C0_prog_pipe_delay_34s_0_7s_13s .......
Running optimization stage 1 on C0_wrcmd_data_delay_Z37_layer1 .......
Running optimization stage 1 on C0_wrcmd_data_delay_Z38_layer1 .......
Running optimization stage 1 on C0_wrcmd_data_delay_Z39_layer1 .......
Running optimization stage 1 on C0_sr_clk_mgr_Z40_layer1 .......
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_2s_2s .......
Running optimization stage 1 on C0_util_param_latency_130s_3s_0s_1s .......
Running optimization stage 1 on C0_util_param_latency_48s_3s_1s_1s .......
Running optimization stage 1 on C0_openbank .......
Running optimization stage 1 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Running optimization stage 1 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Running optimization stage 1 on C0_rw_tracking_Z42_layer1 .......
Running optimization stage 1 on C0_wtr_tracking_Z43_layer1 .......
Running optimization stage 1 on C0_wtr_tracking_Z44_layer1 .......
Running optimization stage 1 on C0_openrank_Z45_layer1 .......
Running optimization stage 1 on C0_qm_Z46_layer1 .......

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
Running optimization stage 1 on C0_prog_pipe_delay_1s_1s_2s_2s .......
Running optimization stage 1 on C0_prog_pipe_delay_1s_1s_1s_1s .......
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_1s_1s .......
Running optimization stage 1 on C0_fastsdram_Z41_layer1 .......
Running optimization stage 1 on C0_pipeline_timer_8s_4s_4095_1_0 .......
Running optimization stage 1 on C0_util_sync_bus_2s_0_0 .......
Running optimization stage 1 on C0_util_sync_16s_0_0 .......
Running optimization stage 1 on C0_read_cal_timer .......
Running optimization stage 1 on C0_fastinit_Z47_layer1 .......
Running optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_0 .......
Running optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_1 .......
Running optimization stage 1 on C0_freq_ratio_cac_Z48_layer1 .......
Running optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_1s_0 .......
Running optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_0s_0 .......
Running optimization stage 1 on C0_freq_ratio_data_Z49_layer1 .......
Running optimization stage 1 on C0_prog_pipe_delay_160s_0_1s_1s .......
Running optimization stage 1 on C0_prog_pipe_delay_64s_1_1s_1s .......
Running optimization stage 1 on C0_force_wrdata_en_Z50_layer1 .......
Running optimization stage 1 on C0_dfi_phyupd_ack_gen_Z51_layer1 .......
Running optimization stage 1 on C0_prog_pipe_delay_34s_0_5s_23s .......
Running optimization stage 1 on C0_dfi_timing_gen_Z52_layer1 .......
Running optimization stage 1 on C0_sdram_addr_ctrl_parity_Z53_layer1 .......
Running optimization stage 1 on C0_controller_busy_Z54_layer1 .......
Running optimization stage 1 on C0_pending_rw_Z55_layer1 .......
Running optimization stage 1 on C0_init_pda_mrs_interface_Z56_layer1 .......
Running optimization stage 1 on C0_automatic_sr_pd_Z57_layer1 .......
Running optimization stage 1 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Running optimization stage 1 on C0_init_read_capture_128s_4s_1s .......
Running optimization stage 1 on C0_merge_read_valid_40s_32s_5s_0_1 .......
Running optimization stage 1 on C0_sdram_lb_Z58_layer1 .......
Running optimization stage 1 on C0_sdram_sys_top_Z59_layer1 .......

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1 .......
Running optimization stage 1 on CLKINT_PRESERVE .......
Running optimization stage 1 on DFN1 .......
Running optimization stage 1 on TRIBUFF .......
Running optimization stage 1 on IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:59:227:59|Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:68:227:68|Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:18:228:18|Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:32:228:32|Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:59:267:59|Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:68:267:68|Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:18:268:18|Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:32:268:32|Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:59:309:59|Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:68:309:68|Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:18:310:18|Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:32:310:32|Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:59:351:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:68:351:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:18:352:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:32:352:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:59:397:59|Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:68:397:68|Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:18:398:18|Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:32:398:32|Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:59:437:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:68:437:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:18:438:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:32:438:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:59:479:59|Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:68:479:68|Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:18:480:18|Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:32:480:32|Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:59:521:59|Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:68:521:68|Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:18:522:18|Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:32:522:32|Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:59:563:59|Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:68:563:68|Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:18:564:18|Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:32:564:32|Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:59:603:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:68:603:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:18:604:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:32:604:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:59:645:59|Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:68:645:68|Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:18:646:18|Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:32:646:32|Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:59:691:59|Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:68:691:68|Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:18:692:18|Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:32:692:32|Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:13:79:13|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:27:79:27|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:41:79:41|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:59:95:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:68:95:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:18:96:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:32:96:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:59:137:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:68:137:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:18:138:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:32:138:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:59:181:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:68:181:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:18:182:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:32:182:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:45:67:45|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:54:67:54|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v":63:60:63:60|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

Only the first 100 messages of id 'CG781' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CG781' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG781} -count unlimited' in the Tcl shell.
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......

	PIPELINE=32'b00000000000000000000000000000000
	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = register_bank_0s_2s
Running optimization stage 1 on register_bank_0s_2s .......
Running optimization stage 1 on APB_IF .......
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal wait_cnt[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal apb_we_p. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal apb_re_p. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":518:17:518:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":534:17:534:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":576:36:576:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":675:24:675:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":683:26:683:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":691:23:691:35|Removing redundant assignment.
Running optimization stage 1 on trn_cmd_addr .......

Only the first 100 messages of id 'CL134' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CL134' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL134} -count unlimited' in the Tcl shell.

	data_width=32'b00000000000000000000000000000001
   Generated name = noisy_data_detector_1s
Running optimization stage 1 on noisy_data_detector_1s .......

	data_width=32'b00000000000000000000000000000001
   Generated name = data_transition_detector_1s
Running optimization stage 1 on data_transition_detector_1s .......

	data_width=32'b00000000000000000000000000000001
   Generated name = flag_generator_1s
Running optimization stage 1 on flag_generator_1s .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_DQSW=32'b00000000000000000000000000000001
	FSM_BCLK=32'b00000000000000000000000000000010
	FSM_CMND=32'b00000000000000000000000000000011
	FSM_DONE=32'b00000000000000000000000000000100
   Generated name = TRN_CLK_2s_1s_0s_1s_2s_3s_4s
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":292:10:292:21|Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":429:22:429:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v":359:17:359:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v":432:26:432:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v":440:29:440:45|Removing redundant assignment.
Running optimization stage 1 on trn_dqsw .......
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v":177:22:177:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v":249:23:249:35|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v":269:27:269:43|Removing redundant assignment.
Running optimization stage 1 on trn_bclksclk .......
Running optimization stage 1 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s .......
Running optimization stage 1 on DLL_MON .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8
@W: CG296 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":376:13:381:132|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1317:21:1317:22|Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2497:22:2497:26|Removing redundant assignment.
Running optimization stage 1 on gate_training .......
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Feedback mux created for signal incr_fuzzy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on dq_align_dqs_optimization .......
@W: CL118 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1415:2:1415:5|Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.
Running optimization stage 1 on RDLVL_TRAIN .......
Running optimization stage 1 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":203:0:203:5|Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = RDLVL_2s_8_8_8_8_8_8_8_8_8
Running optimization stage 1 on RDLVL_2s_8_8_8_8_8_8_8_8_8 .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = WRLVL_2s
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":142:19:142:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":143:21:143:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":172:20:172:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":173:20:173:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":190:18:190:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":235:26:235:41|Removing redundant assignment.
Running optimization stage 1 on WRLVL_BOT .......
Running optimization stage 1 on WRLVL_2s .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = VREF_TR_2s
Running optimization stage 1 on VREF_TR_2s .......
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":285:25:285:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":288:31:288:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":299:35:299:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":300:43:300:57|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":305:37:305:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":307:43:307:57|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":312:37:312:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":313:35:313:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":324:37:324:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":325:35:325:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":326:43:326:57|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":332:28:332:36|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":335:34:335:48|Removing redundant assignment.
Running optimization stage 1 on APB_IOG_CTRL_SM .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQS_LANES_9=32'b00000000000000000000000000010010
	RDLVL=1'b0
	WRLVL=1'b1
   Generated name = IOG_IF_2s_18s_0_1
Running optimization stage 1 on IOG_IF_2s_18s_0_1 .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	ASSERT_RDLVL_RESP=4'b0000
	ASSERT_RDLVL_RESP_2=4'b0001
	DO_VREF=4'b0010
	FINISH=4'b0011
	RESPOND_TO_GATE_TRAINING=4'b0100
	TRN_INITIAL=4'b0101
	WAIT_RDLVL=4'b0110
	WAIT_RDLVL_REQ_RANK_1=4'b0111
	WAIT_RDLVL_RESP_RANK_1=4'b1000
	WAIT_RD_LVL_RESP_RANK_0=4'b1001
   Generated name = TRN_COMPLETE_Z61_layer1
Running optimization stage 1 on TRN_COMPLETE_Z61_layer1 .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = LEVELLING_2s_8_8_8_8_8_8_8_8_8

	WIDTH=32'b00000000000000000000000000001000
	RESET_VAL=32'b00000000000000000000000000000001
   Generated name = DELAY_CTRL_8s_1s
Running optimization stage 1 on DELAY_CTRL_8s_1s .......
Running optimization stage 1 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	HOLD_ODT_CYCLES=32'b00000000000000000000000000000010
   Generated name = PHY_SIG_MOD_2s_2s
Running optimization stage 1 on PHY_SIG_MOD_2s_2s .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on ddr4_vref .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	WRITE_CALLIBRATION_PATTERN_PARAM=64'b0110011001000100100110011111111110101010110011000011001101010101
	SM_WAIT_FOR_CTRLR_READY=32'b00000000000000000000000000000000
	SM_DO_WRITE_WAIT_FOR_BUS=32'b00000000000000000000000000000001
	SM_DO_WRITE_REQ=32'b00000000000000000000000000000010
	SM_DO_WRITE_WAIT_FOR_D_REQ=32'b00000000000000000000000000000011
	SM_DO_WRITE=32'b00000000000000000000000000000100
	SM_WAIT=32'b00000000000000000000000000000101
	SM_DO_READ_WAIT_FOR_BUS=32'b00000000000000000000000000000110
	SM_DO_READ_REQ=32'b00000000000000000000000000000111
	SM_WAIT_FOR_R_VALID=32'b00000000000000000000000000001000
	SM_INCREMENT_LANE=32'b00000000000000000000000000001001
	SM_ADD_OFSET=32'b00000000000000000000000000001010
	SM_DO_WRITE_ZERO_WAIT_FOR_BUS=32'b00000000000000000000000000001011
	SM_DO_WRITE_ZERO_REQ=32'b00000000000000000000000000001100
	SM_DO_WRITE_ZERO_WAIT_FOR_D_REQ=32'b00000000000000000000000000001101
	SM_DO_WRITE_ZERO=32'b00000000000000000000000000001110
	SM_CHECK_DATA=32'b00000000000000000000000000001111
	SM_DONE=32'b00000000000000000000000000010000
	WAIT_COUNTER_VALUE=4'b1111
   Generated name = write_callibrator_Z62_layer1
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":83:42:83:53|Index into variable data_match could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":461:23:461:35|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":490:20:490:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":505:22:505:33|Removing redundant assignment.
Running optimization stage 1 on write_callibrator_Z62_layer1 .......
@A: CL291 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":449:0:449:5|Register write_counter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL207 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = TIP_CTRL_BLK_Z63_layer1
Running optimization stage 1 on TIP_CTRL_BLK_Z63_layer1 .......
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v":603:0:603:5|Feedback mux created for signal dqs_oe_p3_internal_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v":603:0:603:5|Feedback mux created for signal dqs_oe_p2_internal_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	MIN_ENTRIES_IN_FIFO=32'b00000000000000000000000000000001
   Generated name = LANE_CTRL_2s_1s
Running optimization stage 1 on LANE_CTRL_2s_1s .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIF_DEPTH=32'b00000000000000000000000000000011
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
   Generated name = LANE_ALIGNMENT_2s_2s_3s_7s

	FIF_DEPTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000000
	FIF_ADDR_WIDTH=32'b00000000000000000000000000000010
	FIFOTOP=32'b00000000000000000000000000000010
   Generated name = ram_simple_dp_3s_64s_2s_2s
Running optimization stage 1 on ram_simple_dp_3s_64s_2s_2s .......

	FIF_DEPTH=32'b00000000000000000000000000000011
	FIF_ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = FIFO_BLK_3s_2s
Running optimization stage 1 on FIFO_BLK_3s_2s .......
Running optimization stage 1 on LANE_ALIGNMENT_2s_2s_3s_7s .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_ALIGNMENT.v":152:2:152:7|Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v":45:71:45:85|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v":54:65:54:77|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v":56:65:56:77|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v":61:72:61:89|Removing redundant assignment.
Running optimization stage 1 on ddr_init_iterator .......

	FAMILY=32'b00000000000000000000000000011010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
	PIPELINE=32'b00000000000000000000000000000000
   Generated name = COREDDR_TIP_INT_Z64_layer1
Running optimization stage 1 on COREDDR_TIP_INT_Z64_layer1 .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":658:32:658:49|*Output IOG_WRDATA_MASK_P0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":659:32:659:49|*Output IOG_WRDATA_MASK_P1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":660:32:660:49|*Output IOG_WRDATA_MASK_P2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":661:32:661:49|*Output IOG_WRDATA_MASK_P3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

	FAMILY=32'b00000000000000000000000000011010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	FIFO_DEPTH=32'b00000000000000000000000000000010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L1=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L2=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L3=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L4=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L5=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L6=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L7=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L8=32'b00000000000000000000000000001000
	PIPELINE=32'b00000000000000000000000000000000
	SIM_TRAINING=32'b00000000000000000000000000000000
   Generated name = COREDDR_TIP_Z65_layer1
Running optimization stage 1 on COREDDR_TIP_Z65_layer1 .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
Running optimization stage 1 on LANECTRL .......

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Running optimization stage 1 on TRIBUFF_FEEDBACK .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
Running optimization stage 1 on BIBUF .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
Running optimization stage 1 on BIBUF_DIFF_DQS .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Running optimization stage 1 on OUTBUF_FEEDBACK .......
Running optimization stage 1 on OUTBUF_FEEDBACK_DIFF .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DDR3_0_DLL_0_PF_CCC .......

	SKIP_STARTUP_DELAY_SIMULATION=32'b00000000000000000000000000000001
	SKIP_TRAINING_SIMULATION=32'b00000000000000000000000000000001
	DEF_CFG_ZQINIT_CAL_DURATION=32'b00000000000000000000001000000000
	DEF_CFG_ZQ_CAL_TYPE=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_S_DURATION=32'b00000000000000000000000001000000
	DEF_CFG_ZQ_CAL_R_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_PER=32'b00000000000000100000100011010110
	DEF_CFG_ZQ_CAL_L_DURATION=32'b00000000000000000000000100000000
	DEF_CFG_XSR=32'b00000000000000000000000000000000
	DEF_CFG_XSDLL=32'b00000000000000000000000000000000
	DEF_CFG_XS=32'b00000000000000000000000011110000
	DEF_CFG_XPR=32'b00000000000000000000000011110000
	DEF_CFG_XP=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S=32'b00000000000000000000000000000000
	DEF_CFG_WTR_L_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WTR_L=32'b00000000000000000000000000000000
	DEF_CFG_WTR=32'b00000000000000000000000000000101
	DEF_CFG_WRITE_TO_WRITE_ODT=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_TO_WRITE=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_DBI=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_CRC=32'b00000000000000000000000000000000
	DEF_CFG_WR_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_WR_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR_CMD_LAT_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR=32'b00000000000000000000000000001010
	DEF_CFG_WL=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_TWO_T_SEL_CYCLE=32'b00000000000000000000000000000001
	DEF_CFG_TWO_T=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MASK=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_SENSOR_READOUT=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TDQS=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P7=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P6=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P5=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P4=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P3=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P2=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P1=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P0=32'b00000000000000000000000000000000
	DEF_CFG_PRE_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_STARTUP_DELAY=32'b00000000000000100000100011010110
	DEF_CFG_SRT=32'b00000000000000000000000000000000
	DEF_CFG_SR_ABORT=32'b00000000000000000000000000000000
	DEF_CFG_RTT_WR=32'b00000000000000000000000000000000
	DEF_CFG_RTT_PARK=32'b00000000000000000000000000000000
	DEF_CFG_RTT=32'b00000000000000000000000000000000
	DEF_CFG_RTP=32'b00000000000000000000000000000101
	DEF_CFG_RRD_S=32'b00000000000000000000000000000000
	DEF_CFG_RRD_L=32'b00000000000000000000000000000000
	DEF_CFG_RRD_DLR=32'b00000000000000000000000000000000
	DEF_CFG_RRD=32'b00000000000000000000000000000101
	DEF_CFG_RP=32'b00000000000000000000000000001001
	DEF_CFG_ROWADDR_MAP_3=32'b00000000000000000000011101011100
	DEF_CFG_ROWADDR_MAP_2=32'b00000110110110100110010110000101
	DEF_CFG_ROWADDR_MAP_1=32'b00001101011001010101010001001101
	DEF_CFG_ROWADDR_MAP_0=32'b00000010010001010000001111001110
	DEF_CFG_RMW_EN=32'b00000000000000000000000000000000
	DEF_CFG_RL=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR4=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR2=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR1=32'b00000000000000000000000000000000
	DEF_CFG_RFC4=32'b00000000000000000000000000000000
	DEF_CFG_RFC2=32'b00000000000000000000000000000000
	DEF_CFG_RFC1=32'b00000000000000000000000000000000
	DEF_CFG_RFC=32'b00000000000000000000000011101010
	DEF_CFG_REGDIMM=32'b00000000000000000000000000000000
	DEF_CFG_REF_PER=32'b00000000000000000001010001010000
	DEF_CFG_READ_TO_WRITE_ODT=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_WRITE=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_READ_DBI=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_LAT=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_BSIDE_INVERT=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMB_TRN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_RCD_STAB=32'b00000000000000000000000000000000
	DEF_CFG_RCD=32'b00000000000000000000000000001001
	DEF_CFG_RC=32'b00000000000000000000000000100001
	DEF_CFG_RAS=32'b00000000000000000000000000011000
	DEF_CFG_QUAD_RANK=32'b00000000000000000000000000000000
	DEF_CFG_QOFF=32'b00000000000000000000000000000000
	DEF_CFG_POST_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_PHYUPD_ACK_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_PER_DRAM_ADDR_EN=32'b00000000000000000000000000000000
	DEF_CFG_PASR_SEG=32'b00000000000000000000000000000000
	DEF_CFG_PASR_BANK=32'b00000000000000000000000000000000
	DEF_CFG_PASR=32'b00000000000000000000000000000000
	DEF_CFG_PARITY_RDIMM_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_ONLY_SRANK_CMDS=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS1=32'b00000000000000000000000000000010
	DEF_CFG_ODT_WR_MAP_CS0=32'b00000000000000000000000000000001
	DEF_CFG_ODT_RD_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS1=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS0=32'b00000000000000000000000000000000
	DEF_CFG_ODT_POWERDOWN=32'b00000000000000000000000000000000
	DEF_CFG_ODT_INBUF_4_PD=32'b00000000000000000000000000000000
	DEF_CFG_NUM_RANKS=32'b00000000000000000000000000000001
	DEF_CFG_NUM_LOGICAL_RANKS_PER_3DS=32'b00000000000000000000000000000000
	DEF_CFG_NUM_CAL_READS=32'b00000000000000000000000000000001
	DEF_CFG_NIBBLE_DEVICES=32'b00000000000000000000000000000000
	DEF_CFG_MRW=32'b00000000000000000000000000000000
	DEF_CFG_MRRI=32'b00000000000000000000000000000000
	DEF_CFG_MRR=32'b00000000000000000000000000000000
	DEF_CFG_MPR_READ_FORMAT=32'b00000000000000000000000000000000
	DEF_CFG_MOD=32'b00000000000000000000000000001100
	DEF_CFG_MIRROR_X16_BG0_BG1=32'b00000000000000000000000000000000
	DEF_CFG_MIN_READ_IDLE=32'b00000000000000000000000000000001
	DEF_CFG_MEMORY_TYPE=32'b00000000000000000000000000001000
	DEF_CFG_MEM_ROWBITS=32'b00000000000000000000000000010000
	DEF_CFG_MEM_COLBITS=32'b00000000000000000000000000001011
	DEF_CFG_MEM_BANKBITS=32'b00000000000000000000000000000011
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_LOW=32'b00000000000000000000000000000000
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH=32'b00000000000000000000000000000000
	DEF_CFG_MAX_PWR_DOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_MANUAL_ADDRESS_MAP=32'b00000000000000000000000000000000
	DEF_CFG_LRDIMM=32'b00000000000000000000000000000000
	DEF_CFG_LP_ASR=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_PCH=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_ACT=32'b00000000000000000000000000000000
	DEF_CFG_INT_VREF_MON=32'b00000000000000000000000000000000
	DEF_CFG_INIT_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_POWER_DOWN=32'b00000000000000000000000000000000
	DEF_CFG_GEARDOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FINE_GRAN_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FAW_DLR=32'b00000000000000000000000000000000
	DEF_CFG_FAW=32'b00000000000000000000000000010100
	DEF_CFG_ERROR_GROUP_SEL=32'b00000000000000000000000000000000
	DEF_CFG_EN_MASK=32'b00000000000000000000000000000000
	DEF_CFG_EMR3=32'b00000000000000000000000000000000
	DEF_CFG_ECC_CORRECTION_EN=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_WR_START=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_RD_START=32'b00000000000000000000000000000000
	DEF_CFG_DS=32'b00000000000000000000000000000000
	DEF_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_DM_EN=32'b00000000000000000000000000000001
	DEF_CFG_DLL_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_RDDATA_EN=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_RDDATA_EN_SIM=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_PHY_WRLAT=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_WRLAT_SIM=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_RDLAT=32'b00000000000000000000000000000101
	DEF_CFG_DFI_T_DRAM_CLK_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRLUPD_MAX=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRL_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_DFI_PHYUPD_EN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PERIODIC=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PATTERN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_DATA_BYTE_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL_FIRST_ERROR=32'b00000000000000000000000000000000
	DEF_CFG_DATA_MASK=32'b00000000000000000000000000000001
	DEF_CFG_CWL=32'b00000000000000000000000000000111
	DEF_CFG_CTRLUPD_TRIG=32'b00000000000000000000000000000000
	DEF_CFG_CTRLUPD_START_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_INIT_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_TURN_OFF_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SEL=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_RESTART_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_CS_TO_CMDADDR_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CRC_ERROR_CLEAR=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_3=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_2=32'b00000000000000000000000010100010
	DEF_CFG_COLADDR_MAP_1=32'b00000100100000011100011000010100
	DEF_CFG_COLADDR_MAP_0=32'b00000100000011000010000001000000
	DEF_CFG_CL=32'b00000000000000000000000000001001
	DEF_CFG_CKSRX=32'b00000000000000000000000000000000
	DEF_CFG_CKSRE=32'b00000000000000000000000000000000
	DEF_CFG_CIDADDR_MAP=32'b00000000000000000000000000000000
	DEF_CFG_CHIPADDR_MAP=32'b00000000000000000000000000011110
	DEF_CFG_CCD_S=32'b00000000000000000000000000000000
	DEF_CFG_CCD_L=32'b00000000000000000000000000000000
	DEF_CFG_CAL_READ_PERIOD=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_PERSIST_ERR=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_ERR_STATUS=32'b00000000000000000000000000000000
	DEF_CFG_BURST_RW_REFRESH_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_BT=32'b00000000000000000000000000000000
	DEF_CFG_BL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_BL=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS9=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS8=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS7=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS6=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS5=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS4=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS3=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS2=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS15=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS14=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS13=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS12=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS11=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS10=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS1=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS0=32'b00000000000000000000000000000000
	DEF_CFG_BG_INTERLEAVE=32'b00000000000000000000000000000000
	DEF_CFG_BANKADDR_MAP=32'b00000000000000001101001100001011
	DEF_CFG_AUTO_ZQ_CAL_EN=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_SR=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_REF_EN=32'b00000000000000000000000000000001
	DEF_CFG_ASYNC_ODT=32'b00000000000000000000000000000000
	DEF_CFG_AL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_ADDR_MIRROR=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_END_ADDRESS=33'b011111111111111111111111111111111
	DEF_AXI0_CFG_MEM_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_ENABLE_BUS_HOLD=32'b00000000000000000000000000000000
	DEF_PHY_TRAIN_STEP_ENABLE=32'b00000000000000000000000000011000
	DEF_PHY_TRAIN_STEP_ENABLE_SIM=32'b00000000000000000000000000000000
	DEF_ADDR_WAIT_COUNT=32'b00000000000000000000001111111111
	DEF_WRCAL_WRITE_COUNTER_VALUE=32'b00000000000000000000000011111111
	DEF_RDGATE_MIN_READS_THRESHOLD=32'b00000000000000000000000001000000
	DEF_PHY_GATE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_PHY_EYE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_ADDR_WAIT_COUNT_SIM=32'b00000000000000000000000000000010
	DEF_WRCAL_WRITE_COUNTER_VALUE_SIM=32'b00000000000000000000000000000010
	DEF_RDGATE_MIN_READS_THRESHOLD_SIM=32'b00000000000000000000000000000100
	DEF_PHY_GATE_TRAIN_DELAY_SIM=32'b00000000000000000000000000000110
	DEF_PHY_EYE_TRAIN_DELAY_SIM=32'b00000000000000000000000000011111
	FAST_TRAINING_SIMULTION=32'b00000000000000000000000000000001
	DEF_ADDR_VCOPHS_OFFSET=32'b00000000000000000000000000000000
	DEF_ADDR_VCOPHS_OFFSET_SIM=32'b00000000000000000000000000000000
   Generated name = PF_DDR_CFG_INIT_Z66_layer1
Running optimization stage 1 on PF_DDR_CFG_INIT_Z66_layer1 .......
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1357:48:1357:67|Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1397:48:1397:70|Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1435:48:1435:70|Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1474:48:1474:70|Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1513:48:1513:70|Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1552:48:1552:70|Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1589:48:1589:70|Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1628:48:1628:70|Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0\DDR3_0.v":1667:48:1667:70|Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on DDR3_0 .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z67_layer1
Running optimization stage 1 on UJTAG .......

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
Running optimization stage 1 on BUFD .......
Running optimization stage 1 on corejtagdebug_bufd_34s .......

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Running optimization stage 1 on COREJTAGDEBUG_Z67_layer1 .......
Running optimization stage 1 on COREJTAGDebug_0 .......

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1 .......
Running optimization stage 1 on COREGPIO_0 .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......

	FAMILY=32'b00000000000000000000000000010001
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_17s_0s
Running optimization stage 1 on COREAHBTOAPB3_17s_0s .......
Running optimization stage 1 on COREAHBTOAPB3_0 .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":23:7:23:47|Component COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000001000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z69_layer1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z69_layer1 .......

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000001000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0 .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z70_layer1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z70_layer1 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z71_layer1
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z71_layer1 .......

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000001000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s .......

	FAMILY=6'b011010
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b1
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	MASTER0_INTERFACE=1'b1
	MASTER1_INTERFACE=1'b1
	MASTER2_INTERFACE=1'b1
	MASTER3_INTERFACE=1'b1
	SLAVE0_INTERFACE=1'b1
	SLAVE1_INTERFACE=1'b1
	SLAVE2_INTERFACE=1'b1
	SLAVE3_INTERFACE=1'b1
	SLAVE4_INTERFACE=1'b1
	SLAVE5_INTERFACE=1'b1
	SLAVE6_INTERFACE=1'b1
	SLAVE7_INTERFACE=1'b1
	SLAVE8_INTERFACE=1'b1
	SLAVE9_INTERFACE=1'b1
	SLAVE10_INTERFACE=1'b1
	SLAVE11_INTERFACE=1'b1
	SLAVE12_INTERFACE=1'b1
	SLAVE13_INTERFACE=1'b1
	SLAVE14_INTERFACE=1'b1
	SLAVE15_INTERFACE=1'b1
	SLAVE16_INTERFACE=1'b1
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000001000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1
Running optimization stage 1 on COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1 .......
Running optimization stage 1 on COREAHBLITE_0 .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":21:7:21:51|Component CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSTRBPopCntr_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSRTBAddrOffset_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Running optimization stage 1 on COREAXITOAHBL_readByteCnt .......

	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_IDLE=4'b0000
	AXI_REG_WR_ADDR=4'b0001
	AXI_REG_WR_DATA_N=4'b0010
	AXI_REG_WR_DATA_LAST=4'b0011
	AXI_WR_AHB_WAIT=4'b0100
	AXI_WR_RESP=4'b0101
	AXI_WAIT_LAST=4'b0110
	AXI_REG_RD_ADDR=4'b0111
	AXI_RD_WAIT=4'b1000
	AXI_RD_DATA_N=4'b1001
	AXI_RD_DATA_LAST=4'b1010
   Generated name = COREAXITOAHBL_AXISlaveCtrl_Z73_layer1
Running optimization stage 1 on COREAXITOAHBL_AXISlaveCtrl_Z73_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_AXIOutReg_4s_64s_8s
Running optimization stage 1 on COREAXITOAHBL_AXIOutReg_4s_64s_8s .......

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
Running optimization stage 1 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......

	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_DW=1'b1
	AHB_IDLE=4'b0000
	AHB_WR_SETUP=4'b0001
	AHB_WR_NON_SEQ_ADDR=4'b0010
	AHB_WR_NON_SEQ_DATA=4'b0011
	AHB_WR_ERROR=4'b0100
	AHB_WR_SEQ_ADDR=4'b0101
	AHB_WR_SEQ_DATA=4'b0110
	AHB_WR_SEQ_LAST_BEAT=4'b0111
	AHB_RD_SETUP=4'b1000
	AHB_RD_NON_SEQ_ADDR=4'b1001
	AHB_RD_ERROR=4'b1010
	AHB_RD_NON_SEQ_DATA=4'b1011
	AHB_RD_SEQ_ADDR=4'b1100
	AHB_RD_SEQ_DATA=4'b1101
	AHB_RD_SEQ_DATA_LAST_BEAT=4'b1110
   Generated name = COREAXITOAHBL_AHBMasterCtrl_Z74_layer1
Running optimization stage 1 on COREAXITOAHBL_AHBMasterCtrl_Z74_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000100
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000000
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s
Running optimization stage 1 on CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s .......
Running optimization stage 1 on CORAXITOAHBL_0 .......
Running optimization stage 1 on CCC_0_CCC_0_0_PF_CCC .......
Running optimization stage 1 on CCC_0 .......
Running optimization stage 1 on caxi4interconnect_ResetSycnc .......

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=6'b111111
	MASTER_READ_CONNECTIVITY=6'b111111
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000001
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	MASTER_READ_CONNECTIVITY_INT=8'b11111111
	MASTER_WRITE_CONNECTIVITY_INT=8'b11111111
   Generated name = caxi4interconnect_Axi4CrossBar_Z75_layer1

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
   Generated name = caxi4interconnect_TargetMuxController_Z76_layer1
Running optimization stage 1 on caxi4interconnect_TargetMuxController_Z76_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	WR_MODULE=1'b0
	MASTERID_WIDTH=32'b00000000000000000000000000000101
   Generated name = caxi4interconnect_AddressController_Z77_layer1

	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	CONNECTIVITY=4'b1111
	DERR_SLAVEID=2'b11
   Generated name = caxi4interconnect_DependenceChecker_Z78_layer1

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	SLAVE_NUM=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b10000000000000000000000000000000
	SLOT_MAX_ADDR=32'b10000000000000001111111111111111
	CONNECTIVITY=3'b111
   Generated name = caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_7_79_layer1
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_7_79_layer1 .......

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	SLAVE_NUM=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b10000000000000010000000000000000
	SLOT_MAX_ADDR=32'b10000000111111111111111111111111
	CONNECTIVITY=3'b111
   Generated name = caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_7_80_layer1
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_7_80_layer1 .......

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	SLAVE_NUM=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b01100000000000000000000000000000
	SLOT_MAX_ADDR=32'b01100000111111111111111111111111
	CONNECTIVITY=3'b111
   Generated name = caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_7_81_layer1
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_7_81_layer1 .......
Running optimization stage 1 on caxi4interconnect_DependenceChecker_Z78_layer1 .......

	WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_BitScan0_1s
Running optimization stage 1 on caxi4interconnect_BitScan0_1s .......

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
	COUNT_1=2'b01
   Generated name = caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s
Running optimization stage 1 on caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	CONNECTIVITY=4'b1111
   Generated name = caxi4interconnect_MasterControl_Z82_layer1
Running optimization stage 1 on caxi4interconnect_MasterControl_Z82_layer1 .......

	N=32'b00000000000000000000000000000010
	N_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	STATUS_WORD=5'b00000
   Generated name = caxi4interconnect_RoundRobinArb_2s_1s_1s_0
Running optimization stage 1 on caxi4interconnect_RoundRobinArb_2s_1s_1s_0 .......
Running optimization stage 1 on caxi4interconnect_AddressController_Z77_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_RDataController_Z83_layer1

	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_READ_CONNECTIVITY=4'b1111
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s
Running optimization stage 1 on caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s .......

	MASTER_NUM=4'b0000
	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=4'b1111
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_ReadDataController_Z84_layer1

	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
   Generated name = caxi4interconnect_RequestQual_4s_1s_4s_1s_5s
Running optimization stage 1 on caxi4interconnect_RequestQual_4s_1s_4s_1s_5s .......

	N=32'b00000000000000000000000000000100
	N_WIDTH=32'b00000000000000000000000000000010
	HI_FREQ=32'b00000000000000000000000000000001
	STATUS_WORD=5'b00000
   Generated name = caxi4interconnect_RoundRobinArb_4s_2s_1s_0
Running optimization stage 1 on caxi4interconnect_RoundRobinArb_4s_2s_1s_0 .......
Running optimization stage 1 on caxi4interconnect_ReadDataController_Z84_layer1 .......

	MASTER_NUM=4'b0001
	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=4'b1111
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_ReadDataController_Z85_layer1
Running optimization stage 1 on caxi4interconnect_ReadDataController_Z85_layer1 .......
Running optimization stage 1 on caxi4interconnect_RDataController_Z83_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	WR_MODULE=1'b1
	MASTERID_WIDTH=32'b00000000000000000000000000000101
   Generated name = caxi4interconnect_AddressController_Z86_layer1
Running optimization stage 1 on caxi4interconnect_AddressController_Z86_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
	STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_WDataController_Z87_layer1

	HI_FREQ=32'b00000000000000000000000000000001
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000010
	FIFO_WIDTH=32'b00000000000000000000000000000001
	nearFullSpace=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_FifoDualPort_1s_2_2s_1s_2
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	HI_FREQ=32'b00000000000000000000000000000001
	FIFO_AWIDTH=32'b00000000000000000000000000000010
	FIFO_WIDTH=32'b00000000000000000000000000000001
	FIFO_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s
Running optimization stage 1 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_1s_2_2s_1s_2 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	WRITE_CONNECTIVITY=2'b11
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_WriteDataMux_Z88_layer1
Running optimization stage 1 on caxi4interconnect_WriteDataMux_Z88_layer1 .......
Running optimization stage 1 on caxi4interconnect_WDataController_Z87_layer1 .......

	N=32'b00000000000000000000000000000100
	N_WIDTH=32'b00000000000000000000000000000010
	HI_FREQ=32'b00000000000000000000000000000000
	STATUS_WORD=5'b00000
   Generated name = caxi4interconnect_RoundRobinArb_4s_2s_0s_0
Running optimization stage 1 on caxi4interconnect_RoundRobinArb_4s_2s_0s_0 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=8'b11111111
	MASTER_READ_CONNECTIVITY=8'b11111111
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_SlaveDataMuxController_Z89_layer1
Running optimization stage 1 on caxi4interconnect_SlaveDataMuxController_Z89_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=8'b11111111
	MASTER_READ_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000000
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_RespController_Z90_layer1
Running optimization stage 1 on caxi4interconnect_RespController_Z90_layer1 .......
Running optimization stage 1 on caxi4interconnect_revision .......

	ID_WIDTH=32'b00000000000000000000000000000101
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	RESP_CODE=2'b11
	aIDLE=3'b000
	aREAD_LAT=3'b001
	aARREADY_CYC=3'b010
	aWRITE_LAT=3'b011
	aAWREADY_CYC=3'b100
	wWRITE_DAT=3'b101
	wRESP_ST=3'b110
	rREAD_DAT=3'b111
   Generated name = caxi4interconnect_DERR_Slave_Z91_layer1
Running optimization stage 1 on caxi4interconnect_DERR_Slave_Z91_layer1 .......
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z75_layer1 .......

	FAMILY=32'b00000000000000000000000000011010
	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	OPTIMIZATION=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b10000000000000000000000000000000
	SLAVE1_START_ADDR=32'b10000000000000010000000000000000
	SLAVE2_START_ADDR=32'b01100000000000000000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b01100000000000000000000000000000
	SLAVE13_START_ADDR=32'b01101000000000000000000000000000
	SLAVE14_START_ADDR=32'b01110000000000000000000000000000
	SLAVE15_START_ADDR=32'b01111000000000000000000000000000
	SLAVE16_START_ADDR=32'b10000000000000000000000000000000
	SLAVE17_START_ADDR=32'b10001000000000000000000000000000
	SLAVE18_START_ADDR=32'b10010000000000000000000000000000
	SLAVE19_START_ADDR=32'b10011000000000000000000000000000
	SLAVE20_START_ADDR=32'b10100000000000000000000000000000
	SLAVE21_START_ADDR=32'b10101000000000000000000000000000
	SLAVE22_START_ADDR=32'b10110000000000000000000000000000
	SLAVE23_START_ADDR=32'b10111000000000000000000000000000
	SLAVE24_START_ADDR=32'b11000000000000000000000000000000
	SLAVE25_START_ADDR=32'b11001000000000000000000000000000
	SLAVE26_START_ADDR=32'b11010000000000000000000000000000
	SLAVE27_START_ADDR=32'b11011000000000000000000000000000
	SLAVE28_START_ADDR=32'b11100000000000000000000000000000
	SLAVE29_START_ADDR=32'b11101000000000000000000000000000
	SLAVE30_START_ADDR=32'b11110000000000000000000000000000
	SLAVE31_START_ADDR=32'b11111000000000000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b10000000000000001111111111111111
	SLAVE1_END_ADDR=32'b10000000111111111111111111111111
	SLAVE2_END_ADDR=32'b01100000111111111111111111111111
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b01100111111111111111111111111111
	SLAVE13_END_ADDR=32'b01101111111111111111111111111111
	SLAVE14_END_ADDR=32'b01110111111111111111111111111111
	SLAVE15_END_ADDR=32'b01111111111111111111111111111111
	SLAVE16_END_ADDR=32'b10000111111111111111111111111111
	SLAVE17_END_ADDR=32'b10001111111111111111111111111111
	SLAVE18_END_ADDR=32'b10010111111111111111111111111111
	SLAVE19_END_ADDR=32'b10011111111111111111111111111111
	SLAVE20_END_ADDR=32'b10100111111111111111111111111111
	SLAVE21_END_ADDR=32'b10101111111111111111111111111111
	SLAVE22_END_ADDR=32'b10110111111111111111111111111111
	SLAVE23_END_ADDR=32'b10111111111111111111111111111111
	SLAVE24_END_ADDR=32'b11000111111111111111111111111111
	SLAVE25_END_ADDR=32'b11001111111111111111111111111111
	SLAVE26_END_ADDR=32'b11010111111111111111111111111111
	SLAVE27_END_ADDR=32'b11011111111111111111111111111111
	SLAVE28_END_ADDR=32'b11100111111111111111111111111111
	SLAVE29_END_ADDR=32'b11101111111111111111111111111111
	SLAVE30_END_ADDR=32'b11110111111111111111111111111111
	SLAVE31_END_ADDR=32'b11111111111111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b1
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b11
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	MASTER0_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER1_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER2_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER3_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER4_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER5_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER6_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER7_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER8_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER9_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER10_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER11_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER12_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER13_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER14_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER15_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE0_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE1_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE2_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE3_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE4_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE5_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE6_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE7_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE8_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE9_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE10_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE11_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE12_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE13_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE14_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE15_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE16_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE17_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE18_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE19_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE20_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE21_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE22_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE23_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE24_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE25_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE26_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE27_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE28_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE29_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE30_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE31_READ_INTERLEAVE=32'b00000000000000000000000000000000
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=32'b10000000000000000000000000000000
	SLOT1_MIN_VEC=32'b10000000000000010000000000000000
	SLOT2_MIN_VEC=32'b01100000000000000000000000000000
	SLOT3_MIN_VEC=32'b00011000000000000000000000000000
	SLOT4_MIN_VEC=32'b00100000000000000000000000000000
	SLOT5_MIN_VEC=32'b00101000000000000000000000000000
	SLOT6_MIN_VEC=32'b00110000000000000000000000000000
	SLOT7_MIN_VEC=32'b00111000000000000000000000000000
	SLOT8_MIN_VEC=32'b01000000000000000000000000000000
	SLOT9_MIN_VEC=32'b01001000000000000000000000000000
	SLOT10_MIN_VEC=32'b01010000000000000000000000000000
	SLOT11_MIN_VEC=32'b01011000000000000000000000000000
	SLOT12_MIN_VEC=32'b01100000000000000000000000000000
	SLOT13_MIN_VEC=32'b01101000000000000000000000000000
	SLOT14_MIN_VEC=32'b01110000000000000000000000000000
	SLOT15_MIN_VEC=32'b01111000000000000000000000000000
	SLOT16_MIN_VEC=32'b10000000000000000000000000000000
	SLOT17_MIN_VEC=32'b10001000000000000000000000000000
	SLOT18_MIN_VEC=32'b10010000000000000000000000000000
	SLOT19_MIN_VEC=32'b10011000000000000000000000000000
	SLOT20_MIN_VEC=32'b10100000000000000000000000000000
	SLOT21_MIN_VEC=32'b10101000000000000000000000000000
	SLOT22_MIN_VEC=32'b10110000000000000000000000000000
	SLOT23_MIN_VEC=32'b10111000000000000000000000000000
	SLOT24_MIN_VEC=32'b11000000000000000000000000000000
	SLOT25_MIN_VEC=32'b11001000000000000000000000000000
	SLOT26_MIN_VEC=32'b11010000000000000000000000000000
	SLOT27_MIN_VEC=32'b11011000000000000000000000000000
	SLOT28_MIN_VEC=32'b11100000000000000000000000000000
	SLOT29_MIN_VEC=32'b11101000000000000000000000000000
	SLOT30_MIN_VEC=32'b11110000000000000000000000000000
	SLOT31_MIN_VEC=32'b11111000000000000000000000000000
	SLOT0_MAX_VEC=32'b10000000000000001111111111111111
	SLOT1_MAX_VEC=32'b10000000111111111111111111111111
	SLOT2_MAX_VEC=32'b01100000111111111111111111111111
	SLOT3_MAX_VEC=32'b00011111111111111111111111111111
	SLOT4_MAX_VEC=32'b00100111111111111111111111111111
	SLOT5_MAX_VEC=32'b00101111111111111111111111111111
	SLOT6_MAX_VEC=32'b00110111111111111111111111111111
	SLOT7_MAX_VEC=32'b00111111111111111111111111111111
	SLOT8_MAX_VEC=32'b01000111111111111111111111111111
	SLOT9_MAX_VEC=32'b01001111111111111111111111111111
	SLOT10_MAX_VEC=32'b01010111111111111111111111111111
	SLOT11_MAX_VEC=32'b01011111111111111111111111111111
	SLOT12_MAX_VEC=32'b01100111111111111111111111111111
	SLOT13_MAX_VEC=32'b01101111111111111111111111111111
	SLOT14_MAX_VEC=32'b01110111111111111111111111111111
	SLOT15_MAX_VEC=32'b01111111111111111111111111111111
	SLOT16_MAX_VEC=32'b10000111111111111111111111111111
	SLOT17_MAX_VEC=32'b10001111111111111111111111111111
	SLOT18_MAX_VEC=32'b10010111111111111111111111111111
	SLOT19_MAX_VEC=32'b10011111111111111111111111111111
	SLOT20_MAX_VEC=32'b10100111111111111111111111111111
	SLOT21_MAX_VEC=32'b10101111111111111111111111111111
	SLOT22_MAX_VEC=32'b10110111111111111111111111111111
	SLOT23_MAX_VEC=32'b10111111111111111111111111111111
	SLOT24_MAX_VEC=32'b11000111111111111111111111111111
	SLOT25_MAX_VEC=32'b11001111111111111111111111111111
	SLOT26_MAX_VEC=32'b11010111111111111111111111111111
	SLOT27_MAX_VEC=32'b11011111111111111111111111111111
	SLOT28_MAX_VEC=32'b11100111111111111111111111111111
	SLOT29_MAX_VEC=32'b11101111111111111111111111111111
	SLOT30_MAX_VEC=32'b11110111111111111111111111111111
	SLOT31_MAX_VEC=32'b11111111111111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MAX_TRANS=32'b00000000000000000000000000000100
	SLOT0_BASE_VEC=32'b00000000000000000000000000000000
	SLOT1_BASE_VEC=32'b00000000000000000000000000000001
	SLOT2_BASE_VEC=32'b00000000000000000000000000000010
	SLOT3_BASE_VEC=32'b00000000000000000000000000000011
	SLOT4_BASE_VEC=32'b00000000000000000000000000000100
	SLOT5_BASE_VEC=32'b00000000000000000000000000000101
	SLOT6_BASE_VEC=32'b00000000000000000000000000000110
	SLOT7_BASE_VEC=32'b00000000000000000000000000000111
	SLOT8_BASE_VEC=32'b00000000000000000000000000001000
	SLOT9_BASE_VEC=32'b00000000000000000000000000001001
	SLOT10_BASE_VEC=32'b00000000000000000000000000001010
	SLOT11_BASE_VEC=32'b00000000000000000000000000001011
	SLOT12_BASE_VEC=32'b00000000000000000000000000001100
	SLOT13_BASE_VEC=32'b00000000000000000000000000001101
	SLOT14_BASE_VEC=32'b00000000000000000000000000001110
	SLOT15_BASE_VEC=32'b00000000000000000000000000001111
	SLOT16_BASE_VEC=32'b00000000000000000000000000010000
	SLOT17_BASE_VEC=32'b00000000000000000000000000010001
	SLOT18_BASE_VEC=32'b00000000000000000000000000010010
	SLOT19_BASE_VEC=32'b00000000000000000000000000010011
	SLOT20_BASE_VEC=32'b00000000000000000000000000010100
	SLOT21_BASE_VEC=32'b00000000000000000000000000010101
	SLOT22_BASE_VEC=32'b00000000000000000000000000010110
	SLOT23_BASE_VEC=32'b00000000000000000000000000010111
	SLOT24_BASE_VEC=32'b00000000000000000000000000011000
	SLOT25_BASE_VEC=32'b00000000000000000000000000011001
	SLOT26_BASE_VEC=32'b00000000000000000000000000011010
	SLOT27_BASE_VEC=32'b00000000000000000000000000011011
	SLOT28_BASE_VEC=32'b00000000000000000000000000011100
	SLOT29_BASE_VEC=32'b00000000000000000000000000011101
	SLOT30_BASE_VEC=32'b00000000000000000000000000011110
	SLOT31_BASE_VEC=32'b00000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	BASE_WIDTH=32'b00000000000000000000000000100000
	SLOT_BASE_VEC=96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100000
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	MASTER_TYPE=4'b0000
	SLAVE_TYPE=6'b110000
	SLAVE_READ_ZERO_SLAVE_ID=3'b111
	SLAVE_WRITE_ZERO_SLAVE_ID=3'b111
	MASTER_AWCHAN_RS=2'b11
	MASTER_ARCHAN_RS=2'b11
	MASTER_WCHAN_RS=2'b11
	MASTER_RCHAN_RS=2'b11
	MASTER_BCHAN_RS=2'b11
	SLAVE_AWCHAN_RS=3'b111
	SLAVE_ARCHAN_RS=3'b111
	SLAVE_WCHAN_RS=3'b111
	SLAVE_RCHAN_RS=3'b111
	SLAVE_BCHAN_RS=3'b111
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=4'b0000
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=64'b0000000000000000000000000000100000000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=64'b0000000000000000000000000100000000000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=96'b000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000010000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	MDW8_UPPER=13'b0001001000000
	MDW9_UPPER=13'b0001010000000
	MDW10_UPPER=13'b0001011000000
	MDW11_UPPER=13'b0001100000000
	MDW12_UPPER=13'b0001101000000
	MDW13_UPPER=13'b0001110000000
	MDW14_UPPER=13'b0001111000000
	MDW15_UPPER=13'b0010000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000100000000000
	SDW0_UPPER=13'b0000001000000
	SDW1_UPPER=13'b0000010000000
	SDW2_UPPER=13'b0000011000000
	SDW3_UPPER=13'b0000100000000
	SDW4_UPPER=13'b0000101000000
	SDW5_UPPER=13'b0000110000000
	SDW6_UPPER=13'b0000111000000
	SDW7_UPPER=13'b0001000000000
	SDW8_UPPER=13'b0001001000000
	SDW9_UPPER=13'b0001010000000
	SDW10_UPPER=13'b0001011000000
	SDW11_UPPER=13'b0001100000000
	SDW12_UPPER=13'b0001101000000
	SDW13_UPPER=13'b0001110000000
	SDW14_UPPER=13'b0001111000000
	SDW15_UPPER=13'b0010000000000
	SDW16_UPPER=13'b0010001000000
	SDW17_UPPER=13'b0010010000000
	SDW18_UPPER=13'b0010011000000
	SDW19_UPPER=13'b0010100000000
	SDW20_UPPER=13'b0010101000000
	SDW21_UPPER=13'b0010110000000
	SDW22_UPPER=13'b0010111000000
	SDW23_UPPER=13'b0011000000000
	SDW24_UPPER=13'b0011001000000
	SDW25_UPPER=13'b0011010000000
	SDW26_UPPER=13'b0011011000000
	SDW27_UPPER=13'b0011100000000
	SDW28_UPPER=13'b0011101000000
	SDW29_UPPER=13'b0011110000000
	SDW30_UPPER=13'b0011111000000
	SDW31_UPPER=13'b0100000000000
	MDW_UPPER_VEC=26'b00000100000000000001000000
	MDW_LOWER_VEC=26'b00000010000000000000000000
	SDW_UPPER_VEC=39'b000001100000000000100000000000001000000
	SDW_LOWER_VEC=39'b000001000000000000010000000000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000010000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000100000000
	MASTER0_WRITE_CONNECTIVITY=3'b111
	MASTER1_WRITE_CONNECTIVITY=3'b111
	MASTER2_WRITE_CONNECTIVITY=3'b111
	MASTER3_WRITE_CONNECTIVITY=3'b111
	MASTER4_WRITE_CONNECTIVITY=3'b111
	MASTER5_WRITE_CONNECTIVITY=3'b111
	MASTER6_WRITE_CONNECTIVITY=3'b111
	MASTER7_WRITE_CONNECTIVITY=3'b111
	MASTER8_WRITE_CONNECTIVITY=3'b111
	MASTER9_WRITE_CONNECTIVITY=3'b111
	MASTER10_WRITE_CONNECTIVITY=3'b111
	MASTER11_WRITE_CONNECTIVITY=3'b111
	MASTER12_WRITE_CONNECTIVITY=3'b111
	MASTER13_WRITE_CONNECTIVITY=3'b111
	MASTER14_WRITE_CONNECTIVITY=3'b111
	MASTER15_WRITE_CONNECTIVITY=3'b111
	MASTER0_READ_CONNECTIVITY=3'b111
	MASTER1_READ_CONNECTIVITY=3'b111
	MASTER2_READ_CONNECTIVITY=3'b111
	MASTER3_READ_CONNECTIVITY=3'b111
	MASTER4_READ_CONNECTIVITY=3'b111
	MASTER5_READ_CONNECTIVITY=3'b111
	MASTER6_READ_CONNECTIVITY=3'b111
	MASTER7_READ_CONNECTIVITY=3'b111
	MASTER8_READ_CONNECTIVITY=3'b111
	MASTER9_READ_CONNECTIVITY=3'b111
	MASTER10_READ_CONNECTIVITY=3'b111
	MASTER11_READ_CONNECTIVITY=3'b111
	MASTER12_READ_CONNECTIVITY=3'b111
	MASTER13_READ_CONNECTIVITY=3'b111
	MASTER14_READ_CONNECTIVITY=3'b111
	MASTER15_READ_CONNECTIVITY=3'b111
	MASTER_WRITE_CONNECTIVITY=6'b111111
	MASTER_READ_CONNECTIVITY=6'b111111
	MASTER_DEF_BURST_LEN=16'b0000000000000000
	SLAVE_DWC_DATA_FIFO_DEPTH=42'b000000000100000000000001000000000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=28'b0000000001000000000000010000
	S_CDC=3'b010
	M_CDC=2'b00
	MASTER_READ_INTERLEAVE=2'b00
	SLAVE_READ_INTERLEAVE=3'b000
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z92_layer1

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001000011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_67s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_67s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000001001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_72s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000001001110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_78s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000000000111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_7s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s .......

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MstrDataWidthConv_Z93_layer1
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z93_layer1 .......

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000100
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000011
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000000111
	RCHAN_WIDTH=32'b00000000000000000000000001001000
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z94_layer1
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z94_layer1 .......

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MasterConvertor_Z95_layer1

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s .......
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z95_layer1 .......

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MstrDataWidthConv_Z96_layer1
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z96_layer1 .......

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000001
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MasterConvertor_Z97_layer1

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s .......
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z97_layer1 .......

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000101
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001000100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_68s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_68s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000001001001
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_73s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000001001111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_79s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000000001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_8s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 .......
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z98_layer1
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z98_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z99_layer1

	ZERO_SLAVE_ID=1'b1
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0

	FIFO_SIZE=32'b00000000000000000000000000010000
	NEARLY_FULL=32'b00000000000000000000000000001111
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	ADDRESS_WIDTH=32'b00000000000000000000000000000100
	fmax=32'b00000000000000000000000000010000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s .......

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000000101
	DATA_WIDTH_OUT=32'b00000000000000000000000000000101
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000101
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s .......
Running optimization stage 1 on caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s .......
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0 .......
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z99_layer1 .......

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000100
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001000
	RCHAN_WIDTH=32'b00000000000000000000000001001001
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z100_layer1
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z100_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
	MAX_TRANS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlaveConvertor_Z101_layer1
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z101_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z102_layer1
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z102_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z103_layer1
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z103_layer1 .......

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000100
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001000
	RCHAN_WIDTH=32'b00000000000000000000000001001001
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z104_layer1

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000100
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s .......

	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_Bin2Gray_3s
Running optimization stage 1 on caxi4interconnect_Bin2Gray_3s .......

	bin_rstValue=32'b00000000000000000000000000000001
	gray_rstValue=32'b00000000000000000000000000000000
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s .......

	bin_rstValue=32'b00000000000000000000000000000010
	gray_rstValue=32'b00000000000000000000000000000001
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s .......

	bin_rstValue=32'b00000000000000000000000000000011
	gray_rstValue=32'b00000000000000000000000000000011
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s .......

	ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_wrCtrl_3s
Running optimization stage 1 on caxi4interconnect_CDC_wrCtrl_3s .......

	ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_rdCtrl_3s
Running optimization stage 1 on caxi4interconnect_CDC_rdCtrl_3s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001000100
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_68s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_68s_0s_3s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001001001
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001001001
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_73s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_73s_0s_3s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000000001000
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000001000
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_8s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_8s_0s_3s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001001010
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001001010
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_74s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_74s_0s_3s .......
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z104_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b1
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
	MAX_TRANS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlaveConvertor_Z105_layer1
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z105_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b11
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z106_layer1
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z106_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b11
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z107_layer1

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001001
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_9s_1
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001001
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_9s_1 .......

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001001001
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_73s_1
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001001001
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_73s_1 .......

	SLAVE_NUMBER=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
	AWLEN_BITS=32'b00000000000000000000000000000100
	MAX_BEATS=32'b00000000000000000000000000010000
	WID_RAM_ADDR_WIDTH=32'b00000000000000000000000000000010
	WID_RAM_DEPTH=32'b00000000000000000000000000000100
	IdleAWrite=2'b00
	AWrite=2'b01
	WaitFifoEmpty=2'b10
	WGetData=1'b0
	Idle_WrResp=1'b0
	SendWrResp=1'b1
   Generated name = caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":331:22:331:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":360:20:360:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":388:16:388:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":657:19:657:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":798:17:798:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":825:14:825:19|Removing redundant assignment.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1 .......

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001101
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_13s_1
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001101
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_13s_1 .......

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001000111
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_71s_1
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001000111
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_71s_1 .......

	SLAVE_NUMBER=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
	ARLEN_BITS=32'b00000000000000000000000000000100
	MAX_BEATS=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":279:20:279:28|Removing redundant assignment.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1 .......

	SLAVE_NUMBER=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0 .......
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z107_layer1 .......

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b11
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000100
	WCHAN_WIDTH=32'b00000000000000000000000001001111
	BCHAN_WIDTH=32'b00000000000000000000000000001000
	RCHAN_WIDTH=32'b00000000000000000000000001001001
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z110_layer1
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z110_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b11
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
	MAX_TRANS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlaveConvertor_Z111_layer1
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z111_layer1 .......
Running optimization stage 1 on COREAXI4INTERCONNECT_Z92_layer1 .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:14|*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":456:2:456:15|*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:12|*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":461:2:461:14|*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":462:2:462:15|*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":465:2:465:12|*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":466:2:466:14|*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":467:2:467:14|*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":468:2:468:15|*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":471:2:471:12|*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":472:2:472:14|*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":473:2:473:14|*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":474:2:474:15|*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":477:2:477:12|*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":478:2:478:14|*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":479:2:479:14|*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":480:2:480:15|*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":483:2:483:12|*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":484:2:484:14|*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":485:2:485:14|*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":486:2:486:15|*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":489:2:489:12|*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":490:2:490:14|*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":491:2:491:14|*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":492:2:492:15|*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":495:2:495:12|*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":496:2:496:14|*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":497:2:497:14|*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":498:2:498:15|*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":501:2:501:13|*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":502:2:502:15|*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":503:2:503:15|*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":504:2:504:16|*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":507:2:507:13|*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":508:2:508:15|*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":509:2:509:15|*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":510:2:510:16|*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":513:2:513:13|*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":514:2:514:15|*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":515:2:515:15|*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":516:2:516:16|*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":519:2:519:13|*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":520:2:520:15|*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":521:2:521:15|*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":522:2:522:16|*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":525:2:525:13|*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":526:2:526:15|*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":527:2:527:15|*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":528:2:528:16|*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":531:2:531:13|*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":532:2:532:15|*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":533:2:533:15|*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":534:2:534:16|*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Running optimization stage 1 on AXI4_Interconnect .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z112_layer1
Running optimization stage 1 on CoreAPB3_Z112_layer1 .......
Running optimization stage 1 on APB3 .......
Running optimization stage 2 on APB3 .......
Running optimization stage 2 on CoreAPB3_Z112_layer1 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on AXI4_Interconnect .......
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z111_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":63:30:63:36|Input ARESETN is unused.
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z110_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":35:26:35:32|Input SLV_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0 .......
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvRead_Z109_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":341:1:341:6|Trying to extract state machine for register currStateARd.
Extracted state machine for register currStateARd
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":62:30:62:40|Input SLAVE_RLAST is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":78:30:78:46|Input int_slaveARREGION is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":79:30:79:43|Input int_slaveARQOS is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":80:30:80:44|Input int_slaveARUSER is unused.
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_71s_1 .......
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_13s_1 .......
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvWrite_Z108_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":429:1:429:6|Trying to extract state machine for register currStateAWr.
Extracted state machine for register currStateAWr
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":72:28:72:36|Input SLAVE_BID is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":89:30:89:46|Input int_slaveAWREGION is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":90:30:90:43|Input int_slaveAWQOS is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":91:31:91:45|Input int_slaveAWUSER is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":96:30:96:41|Input int_slaveWID is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":100:30:100:43|Input int_slaveWUSER is unused.
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_73s_1 .......
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_9s_1 .......
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z107_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":132:30:132:40|Input SLAVE_RUSER is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":163:31:163:41|Input SLAVE_BUSER is unused.
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z106_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":53:26:53:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":54:25:54:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z105_layer1 .......
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_74s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s .......
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_8s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s .......
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_73s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s .......
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_68s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_rdCtrl_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_wrCtrl_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_Bin2Gray_3s .......
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s .......
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z104_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":138:36:138:44|Input SLAVE_WID is unused.
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z103_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":95:33:95:44|Input int_slaveWID is unused.
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z102_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":53:26:53:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":54:25:54:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z101_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":63:30:63:36|Input ARESETN is unused.
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z100_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":35:26:35:32|Input SLV_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s .......
Running optimization stage 2 on caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s .......
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s .......
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":42:30:42:37|Input SLAVE_ID is unused.
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z99_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":95:33:95:44|Input int_slaveWID is unused.
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z98_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":53:26:53:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":54:25:54:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_68s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s .......
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":43:38:43:41|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":44:37:44:44|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":142:31:142:40|Input MASTER_WID is unused.
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z97_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":57:25:57:31|Input ARESETN is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":174:18:174:29|Input MASTER_HADDR is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":175:17:175:29|Input MASTER_HBURST is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":176:12:176:27|Input MASTER_HMASTLOCK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":177:17:177:28|Input MASTER_HPROT is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":178:17:178:28|Input MASTER_HSIZE is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":179:12:179:25|Input MASTER_HNONSEC is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":180:17:180:29|Input MASTER_HTRANS is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":181:35:181:47|Input MASTER_HWDATA is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":183:12:183:24|Input MASTER_HWRITE is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":186:12:186:22|Input MASTER_HSEL is unused.
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z96_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":44:26:44:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":45:25:45:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":43:38:43:41|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":44:37:44:44|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":142:31:142:40|Input MASTER_WID is unused.
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z95_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":57:25:57:31|Input ARESETN is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":174:18:174:29|Input MASTER_HADDR is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":175:17:175:29|Input MASTER_HBURST is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":176:12:176:27|Input MASTER_HMASTLOCK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":177:17:177:28|Input MASTER_HPROT is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":178:17:178:28|Input MASTER_HSIZE is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":179:12:179:25|Input MASTER_HNONSEC is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution\Libero_Project\synthesis\synlog\top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z94_layer1 .......
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z93_layer1 .......
Running optimization stage 2 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_67s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s .......
Running optimization stage 2 on COREAXI4INTERCONNECT_Z92_layer1 .......
Running optimization stage 2 on caxi4interconnect_DERR_Slave_Z91_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v":233:0:233:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
Running optimization stage 2 on caxi4interconnect_revision .......
Running optimization stage 2 on caxi4interconnect_RespController_Z90_layer1 .......
Running optimization stage 2 on caxi4interconnect_SlaveDataMuxController_Z89_layer1 .......
Running optimization stage 2 on caxi4interconnect_RoundRobinArb_4s_2s_0s_0 .......
Running optimization stage 2 on caxi4interconnect_WriteDataMux_Z88_layer1 .......
Running optimization stage 2 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_1s_2_2s_1s_2 .......
Running optimization stage 2 on caxi4interconnect_WDataController_Z87_layer1 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v":75:53:75:59|Input port bits 3 to 0 of srcPort[4:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on caxi4interconnect_AddressController_Z86_layer1 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v":110:22:110:30|Input port bits 32 to 4 of stopTrans[32:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on caxi4interconnect_ReadDataController_Z85_layer1 .......
Running optimization stage 2 on caxi4interconnect_RoundRobinArb_4s_2s_1s_0 .......
Running optimization stage 2 on caxi4interconnect_RequestQual_4s_1s_4s_1s_5s .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":32:57:32:66|Input port bits 3 to 1 of MASTER_NUM[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 18 to 15 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 13 to 10 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 8 to 5 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 3 to 0 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on caxi4interconnect_ReadDataController_Z84_layer1 .......
Running optimization stage 2 on caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s .......
Running optimization stage 2 on caxi4interconnect_RDataController_Z83_layer1 .......
Running optimization stage 2 on caxi4interconnect_RoundRobinArb_2s_1s_1s_0 .......
Running optimization stage 2 on caxi4interconnect_MasterControl_Z82_layer1 .......
Running optimization stage 2 on caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s .......
Running optimization stage 2 on caxi4interconnect_BitScan0_1s .......
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_7_81_layer1 .......
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_7_80_layer1 .......
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_7_79_layer1 .......
Running optimization stage 2 on caxi4interconnect_DependenceChecker_Z78_layer1 .......
Running optimization stage 2 on caxi4interconnect_AddressController_Z77_layer1 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v":110:22:110:30|Input port bits 32 to 2 of stopTrans[32:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on caxi4interconnect_TargetMuxController_Z76_layer1 .......
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z75_layer1 .......
Running optimization stage 2 on caxi4interconnect_ResetSycnc .......
Running optimization stage 2 on CCC_0 .......
Running optimization stage 2 on CCC_0_CCC_0_0_PF_CCC .......
Running optimization stage 2 on CORAXITOAHBL_0 .......
Running optimization stage 2 on CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AHBMasterCtrl_Z74_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":445:0:445:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
Running optimization stage 2 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXIOutReg_4s_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXISlaveCtrl_Z73_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":470:0:470:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":119:28:119:33|Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAXITOAHBL_readByteCnt .......
Running optimization stage 2 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
Running optimization stage 2 on COREAHBLITE_0 .......
Running optimization stage 2 on COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z72_layer1 .......
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused

Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s .......
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z71_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z70_layer1 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 16 to 7 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 16 to 7 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z69_layer1 .......
Running optimization stage 2 on COREAHBTOAPB3_0 .......
Running optimization stage 2 on COREAHBTOAPB3_17s_0s .......
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused

Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on COREGPIO_0 .......
Running optimization stage 2 on COREGPIO_0_COREGPIO_0_0_CoreGPIO_Z68_layer1 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREJTAGDebug_0 .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Running optimization stage 2 on BUFD .......
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z67_layer1 .......
Running optimization stage 2 on DDR3_0 .......
Running optimization stage 2 on PF_DDR_CFG_INIT_Z66_layer1 .......
Running optimization stage 2 on DDR3_0_DLL_0_PF_CCC .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":224:15:224:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":225:15:225:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":226:15:226:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":227:15:227:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":243:15:243:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":244:15:244:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":245:15:245:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":246:15:246:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9276:43:9276:637|*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9281:43:9281:637|*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9286:43:9286:637|*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9291:43:9291:637|*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on OUTBUF_FEEDBACK_DIFF .......
Running optimization stage 2 on OUTBUF_FEEDBACK .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
Running optimization stage 2 on BIBUF_DIFF_DQS .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
Running optimization stage 2 on TRIBUFF_FEEDBACK .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 2 on LANECTRL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
Running optimization stage 2 on COREDDR_TIP_Z65_layer1 .......
Running optimization stage 2 on COREDDR_TIP_INT_Z64_layer1 .......
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":1438:0:1438:5|Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":1475:0:1475:5|Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.
Running optimization stage 2 on ddr_init_iterator .......
Running optimization stage 2 on FIFO_BLK_3s_2s .......
Running optimization stage 2 on ram_simple_dp_3s_64s_2s_2s .......
Running optimization stage 2 on LANE_ALIGNMENT_2s_2s_3s_7s .......
Running optimization stage 2 on LANE_CTRL_2s_1s .......
Running optimization stage 2 on TIP_CTRL_BLK_Z63_layer1 .......
Running optimization stage 2 on write_callibrator_Z62_layer1 .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":465:0:465:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 14 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001111
   0010000
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":37:42:37:49|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ddr4_vref .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
Running optimization stage 2 on PHY_SIG_MOD_2s_2s .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DELAY_CTRL_8s_1s .......
Running optimization stage 2 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LEVELLING.v":118:15:118:25|Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on TRN_COMPLETE_Z61_layer1 .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v":236:3:236:8|Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v":236:3:236:8|Trying to extract state machine for register visual_trn_compl_current.
Extracted state machine for register visual_trn_compl_current
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Running optimization stage 2 on IOG_IF_2s_18s_0_1 .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on APB_IOG_CTRL_SM .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":234:3:234:8|Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.
Extracted state machine for register visual_APB_IOG_CONTROLLER_current
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":59:17:59:24|Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on VREF_TR_2s .......
Running optimization stage 2 on WRLVL_BOT .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":114:0:114:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 17 reachable states with original encodings of:
   0000000000000000000
   0000000000000000010
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   1000000000000000000
Running optimization stage 2 on WRLVL_2s .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":54:15:54:22|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on RDLVL_2s_8_8_8_8_8_8_8_8_8 .......
Running optimization stage 2 on RDLVL_TRAIN .......
Running optimization stage 2 on dq_align_dqs_optimization .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1701:3:1701:8|Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1701:3:1701:8|Trying to extract state machine for register visual_Lane_Fifo_Protect_current.
Extracted state machine for register visual_Lane_Fifo_Protect_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Trying to extract state machine for register visual_rx_valid_current.
Extracted state machine for register visual_rx_valid_current
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Trying to extract state machine for register visual_dq_dqs_optimisation_current.
Extracted state machine for register visual_dq_dqs_optimisation_current
State machine has 29 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":69:20:69:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on gate_training .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2374:3:2374:8|Trying to extract state machine for register visual_shim_logic_2_current.
Extracted state machine for register visual_shim_logic_2_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2243:3:2243:8|Trying to extract state machine for register visual_shim_logic_1_current.
Extracted state machine for register visual_shim_logic_1_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2112:3:2112:8|Trying to extract state machine for register visual_shim_logic_0_current.
Extracted state machine for register visual_shim_logic_0_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Trying to extract state machine for register visual_gate_training_current.
Extracted state machine for register visual_gate_training_current
State machine has 29 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":63:20:63:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 .......
Running optimization stage 2 on DLL_MON .......
Running optimization stage 2 on trn_bclksclk .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v":316:0:316:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 16 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
Running optimization stage 2 on trn_dqsw .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v":229:0:229:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 23 reachable states with original encodings of:
   000000000
   000000001
   000000010
   000000011
   000000100
   000000101
   000000111
   000001000
   000001001
   000001010
   000001011
   000001100
   000001101
   000001110
   000001111
   000010000
   000010001
   000010010
   000010011
   000010100
   000010101
   000010110
   000010111
Running optimization stage 2 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":418:0:418:5|Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":328:0:328:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 3 of dqsw270_igear_rx[3:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 1 of dqsw270_igear_rx[3:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 3 of dqsw_igear_rx[3:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 1 of dqsw_igear_rx[3:0] is unused

Running optimization stage 2 on flag_generator_1s .......
Running optimization stage 2 on data_transition_detector_1s .......
Running optimization stage 2 on noisy_data_detector_1s .......
Running optimization stage 2 on trn_cmd_addr .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":353:0:353:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":49:28:49:35|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on APB_IF .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Trying to extract state machine for register visual_Start_current.
Extracted state machine for register visual_Start_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on register_bank_0s_2s .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
Running optimization stage 2 on IOD .......
Running optimization stage 2 on TRIBUFF .......
Running optimization stage 2 on DFN1 .......
Running optimization stage 2 on CLKINT_PRESERVE .......
Running optimization stage 2 on DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z60_layer1 .......
Running optimization stage 2 on C0_sdram_sys_top_Z59_layer1 .......
Running optimization stage 2 on C0_merge_read_valid_40s_32s_5s_0_1 .......
Running optimization stage 2 on C0_init_read_capture_128s_4s_1s .......
Running optimization stage 2 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Running optimization stage 2 on C0_sdram_lb_Z58_layer1 .......
Running optimization stage 2 on C0_automatic_sr_pd_Z57_layer1 .......
Running optimization stage 2 on C0_init_pda_mrs_interface_Z56_layer1 .......
Running optimization stage 2 on C0_pending_rw_Z55_layer1 .......
Running optimization stage 2 on C0_controller_busy_Z54_layer1 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on C0_sdram_addr_ctrl_parity_Z53_layer1 .......
Running optimization stage 2 on C0_dfi_timing_gen_Z52_layer1 .......
