ISim log file
Running: D:\Documents\git\CECS-341\Labs\Lab5_MemStage\MEM_Stage_TestBench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Documents/git/CECS-341/Labs/Lab5_MemStage/MEM_Stage_TestBench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:61 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:63 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68 - For more information or for assistance in obtaining 
 a license, please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses".)
INFO:Security:68a - user is Harold, on host ACEHUNTER3-III.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
dmem[00000000] xxxxxxxx
dmem[00000001] xxxxxxxx
dmem[00000002] xxxxxxxx
dmem[00000003] xxxxxxxx
Control Signals OK
dmem[00000000] 01010101
dmem[00000001] xxxxxxxx
dmem[00000002] xxxxxxxx
dmem[00000003] xxxxxxxx
Control Signals OK
dmem[00000000] 01010101
dmem[00000001] 12121212
dmem[00000002] xxxxxxxx
dmem[00000003] xxxxxxxx
Control Signals OK
dmem[00000000] 01010101
dmem[00000001] 12121212
dmem[00000002] 23232323
dmem[00000003] xxxxxxxx
Stopped at time : 81 ns : File "D:/Documents/git/CECS-341/Labs/Lab5_MemStage/MEM_Stage_TestBench.v" Line 28
