// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Linear_layer_ds1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v176_address0,
        v176_ce0,
        v176_q0,
        v251_address0,
        v251_ce0,
        v251_q0,
        v252_address0,
        v252_ce0,
        v252_q0,
        v179_address0,
        v179_ce0,
        v179_we0,
        v179_d0,
        grp_fu_845_p_din0,
        grp_fu_845_p_din1,
        grp_fu_845_p_dout0,
        grp_fu_845_p_ce
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v176_address0;
output   v176_ce0;
input  [23:0] v176_q0;
output  [21:0] v251_address0;
output   v251_ce0;
input  [23:0] v251_q0;
output  [11:0] v252_address0;
output   v252_ce0;
input  [23:0] v252_q0;
output  [15:0] v179_address0;
output   v179_ce0;
output   v179_we0;
output  [31:0] v179_d0;
output  [39:0] grp_fu_845_p_din0;
output  [39:0] grp_fu_845_p_din1;
input  [71:0] grp_fu_845_p_dout0;
output   grp_fu_845_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] v179_address0;
reg v179_ce0;
reg v179_we0;
reg[31:0] v179_d0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [11:0] select_ln321_fu_182_p3;
reg   [11:0] select_ln321_reg_322;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln321_fu_152_p2;
wire   [3:0] select_ln321_1_fu_190_p3;
reg   [3:0] select_ln321_1_reg_329;
wire   [13:0] sub_ln324_fu_241_p2;
reg   [13:0] sub_ln324_reg_336;
wire    ap_CS_fsm_state4;
wire   [15:0] empty_410_fu_263_p2;
reg   [15:0] empty_410_reg_341;
wire   [21:0] sub_ln325_fu_292_p2;
reg   [21:0] sub_ln325_reg_351;
wire    ap_CS_fsm_state5;
wire   [23:0] outp1_V_q0;
reg   [23:0] outp1_V_load_reg_356;
reg   [15:0] outp1_V_address0;
reg    outp1_V_ce0;
reg    outp1_V_we0;
reg   [23:0] outp1_V_d0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_ready;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_address0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_ce0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_we0;
wire   [23:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_d0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_ready;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_address0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_ce0;
wire    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_d0;
wire    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_ready;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_we0;
wire   [31:0] grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_d0;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_ce0;
wire   [11:0] grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_idle;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_ready;
wire   [15:0] grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_ce0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_we0;
wire   [23:0] grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_d0;
wire   [13:0] grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_ce0;
wire   [21:0] grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_address0;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_ce0;
wire  signed [39:0] grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din0;
wire  signed [39:0] grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din1;
wire    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_ce;
reg    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg;
reg    grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] p_cast_fu_269_p1;
reg   [11:0] j14_fu_72;
wire   [11:0] add_ln322_fu_198_p2;
reg   [3:0] i15_fu_76;
reg   [15:0] indvar_flatten13_fu_80;
wire   [15:0] add_ln321_1_fu_158_p2;
wire   [0:0] icmp_ln322_fu_176_p2;
wire   [3:0] add_ln321_fu_170_p2;
wire   [13:0] tmp_s_fu_219_p3;
wire   [11:0] tmp_32_fu_230_p3;
wire   [13:0] zext_ln324_3_fu_237_p1;
wire   [15:0] tmp_33_fu_247_p3;
wire   [15:0] zext_ln324_fu_226_p1;
wire   [15:0] empty_409_fu_254_p2;
wire   [15:0] zext_ln325_fu_260_p1;
wire   [19:0] tmp_35_fu_281_p3;
wire   [21:0] tmp_34_fu_274_p3;
wire   [21:0] zext_ln325_1_fu_288_p1;
reg    grp_fu_361_ce;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg = 1'b0;
#0 grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg = 1'b0;
end

Bert_layer_Linear_layer_ds1_outp1_V_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 36864 ),
    .AddressWidth( 16 ))
outp1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outp1_V_address0),
    .ce0(outp1_V_ce0),
    .we0(outp1_V_we0),
    .d0(outp1_V_d0),
    .q0(outp1_V_q0)
);

Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_ready),
    .outp1_V_address0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_address0),
    .outp1_V_ce0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_ce0),
    .outp1_V_we0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_we0),
    .outp1_V_d0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_d0)
);

Bert_layer_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4 grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_ready),
    .v179_address0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_address0),
    .v179_ce0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_ce0),
    .v179_we0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_we0),
    .v179_d0(grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_d0)
);

Bert_layer_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15 grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_ready),
    .v179_address0(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_address0),
    .v179_ce0(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_ce0),
    .v179_we0(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_we0),
    .v179_d0(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_d0),
    .outp1_V_address0(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_address0),
    .outp1_V_ce0(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_ce0),
    .outp1_V_q0(outp1_V_q0),
    .v252_address0(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_address0),
    .v252_ce0(grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_ce0),
    .v252_q0(v252_q0)
);

Bert_layer_Linear_layer_ds1_Pipeline_l_S_k_0_k4 grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start),
    .ap_done(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done),
    .ap_idle(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_idle),
    .ap_ready(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_ready),
    .outp1_V_load(outp1_V_load_reg_356),
    .outp1_V_address0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_address0),
    .outp1_V_ce0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_ce0),
    .outp1_V_we0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_we0),
    .outp1_V_d0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_d0),
    .empty(empty_410_reg_341),
    .sub_ln324(sub_ln324_reg_336),
    .v176_address0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_address0),
    .v176_ce0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_ce0),
    .v176_q0(v176_q0),
    .sub_ln325(sub_ln325_reg_351),
    .v251_address0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_address0),
    .v251_ce0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_ce0),
    .v251_q0(v251_q0),
    .grp_fu_361_p_din0(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din0),
    .grp_fu_361_p_din1(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din1),
    .grp_fu_361_p_dout0(grp_fu_845_p_dout0),
    .grp_fu_361_p_ce(grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln321_fu_152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_ready == 1'b1)) begin
            grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i15_fu_76 <= 4'd0;
    end else if (((icmp_ln321_fu_152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i15_fu_76 <= select_ln321_1_fu_190_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten13_fu_80 <= 16'd0;
    end else if (((icmp_ln321_fu_152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten13_fu_80 <= add_ln321_1_fu_158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j14_fu_72 <= 12'd0;
    end else if (((icmp_ln321_fu_152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j14_fu_72 <= add_ln322_fu_198_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_410_reg_341 <= empty_410_fu_263_p2;
        sub_ln324_reg_336[13 : 8] <= sub_ln324_fu_241_p2[13 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        outp1_V_load_reg_356 <= outp1_V_q0;
        sub_ln325_reg_351[21 : 8] <= sub_ln325_fu_292_p2[21 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln321_fu_152_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        select_ln321_1_reg_329 <= select_ln321_1_fu_190_p3;
        select_ln321_reg_322 <= select_ln321_fu_182_p3;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state8) & (grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_361_ce = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_ce;
    end else begin
        grp_fu_361_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        outp1_V_address0 = p_cast_fu_269_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        outp1_V_address0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        outp1_V_address0 = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        outp1_V_address0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_address0;
    end else begin
        outp1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        outp1_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        outp1_V_ce0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        outp1_V_ce0 = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_outp1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        outp1_V_ce0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_ce0;
    end else begin
        outp1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        outp1_V_d0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        outp1_V_d0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_d0;
    end else begin
        outp1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        outp1_V_we0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_outp1_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        outp1_V_we0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_outp1_V_we0;
    end else begin
        outp1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v179_address0 = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v179_address0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_address0;
    end else begin
        v179_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v179_ce0 = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v179_ce0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_ce0;
    end else begin
        v179_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v179_d0 = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v179_d0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_d0;
    end else begin
        v179_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v179_we0 = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v179_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v179_we0 = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_v179_we0;
    end else begin
        v179_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln321_fu_152_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln321_1_fu_158_p2 = (indvar_flatten13_fu_80 + 16'd1);

assign add_ln321_fu_170_p2 = (i15_fu_76 + 4'd1);

assign add_ln322_fu_198_p2 = (select_ln321_fu_182_p3 + 12'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_done == 1'b0) | (grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_done == 1'b0));
end

assign empty_409_fu_254_p2 = (tmp_33_fu_247_p3 - zext_ln324_fu_226_p1);

assign empty_410_fu_263_p2 = (empty_409_fu_254_p2 + zext_ln325_fu_260_p1);

assign grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_311_1_VITIS_LOOP_312_2_fu_100_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start = grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_316_3_VITIS_LOOP_317_4_fu_106_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_ap_start_reg;

assign grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_ap_start_reg;

assign grp_fu_845_p_ce = grp_fu_361_ce;

assign grp_fu_845_p_din0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din0;

assign grp_fu_845_p_din1 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_grp_fu_361_p_din1;

assign icmp_ln321_fu_152_p2 = ((indvar_flatten13_fu_80 == 16'd36864) ? 1'b1 : 1'b0);

assign icmp_ln322_fu_176_p2 = ((j14_fu_72 == 12'd3072) ? 1'b1 : 1'b0);

assign p_cast_fu_269_p1 = empty_410_fu_263_p2;

assign select_ln321_1_fu_190_p3 = ((icmp_ln322_fu_176_p2[0:0] == 1'b1) ? add_ln321_fu_170_p2 : i15_fu_76);

assign select_ln321_fu_182_p3 = ((icmp_ln322_fu_176_p2[0:0] == 1'b1) ? 12'd0 : j14_fu_72);

assign sub_ln324_fu_241_p2 = (tmp_s_fu_219_p3 - zext_ln324_3_fu_237_p1);

assign sub_ln325_fu_292_p2 = (tmp_34_fu_274_p3 - zext_ln325_1_fu_288_p1);

assign tmp_32_fu_230_p3 = {{select_ln321_1_reg_329}, {8'd0}};

assign tmp_33_fu_247_p3 = {{select_ln321_1_reg_329}, {12'd0}};

assign tmp_34_fu_274_p3 = {{select_ln321_reg_322}, {10'd0}};

assign tmp_35_fu_281_p3 = {{select_ln321_reg_322}, {8'd0}};

assign tmp_s_fu_219_p3 = {{select_ln321_1_reg_329}, {10'd0}};

assign v176_address0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_address0;

assign v176_ce0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v176_ce0;

assign v251_address0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_address0;

assign v251_ce0 = grp_Linear_layer_ds1_Pipeline_l_S_k_0_k4_fu_121_v251_ce0;

assign v252_address0 = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_address0;

assign v252_ce0 = grp_Linear_layer_ds1_Pipeline_l_bias_i16_l_j15_fu_112_v252_ce0;

assign zext_ln324_3_fu_237_p1 = tmp_32_fu_230_p3;

assign zext_ln324_fu_226_p1 = tmp_s_fu_219_p3;

assign zext_ln325_1_fu_288_p1 = tmp_35_fu_281_p3;

assign zext_ln325_fu_260_p1 = select_ln321_reg_322;

always @ (posedge ap_clk) begin
    sub_ln324_reg_336[7:0] <= 8'b00000000;
    sub_ln325_reg_351[7:0] <= 8'b00000000;
end

endmodule //Bert_layer_Linear_layer_ds1
