#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-debug' 'TuringMachine_test.sv' 'TuringMachine.sv' 'library.sv' 2>&1
