
stepperMeasurement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000424  0800c000  0800c000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c08  0800c428  0800c428  00001428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  08015030  08015030  0000a030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015288  08015288  0000b0cc  2**0
                  CONTENTS
  4 .ARM          00000008  08015288  08015288  0000a288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015290  08015290  0000b0cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015290  08015290  0000a290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015294  08015294  0000a294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  200000c0  08015298  0000b0c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014374  200000cc  080152a4  0000b0cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20014440  080152a4  0000b440  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b467  00000000  00000000  0000b0fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000482f  00000000  00000000  00026563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001858  00000000  00000000  0002ad98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ee  00000000  00000000  0002c5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284f2  00000000  00000000  0002d8de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022935  00000000  00000000  00055dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ef537  00000000  00000000  00078705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00167c3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066d8  00000000  00000000  00167c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0016e358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800c428 <__do_global_dtors_aux>:
 800c428:	b510      	push	{r4, lr}
 800c42a:	4c05      	ldr	r4, [pc, #20]	@ (800c440 <__do_global_dtors_aux+0x18>)
 800c42c:	7823      	ldrb	r3, [r4, #0]
 800c42e:	b933      	cbnz	r3, 800c43e <__do_global_dtors_aux+0x16>
 800c430:	4b04      	ldr	r3, [pc, #16]	@ (800c444 <__do_global_dtors_aux+0x1c>)
 800c432:	b113      	cbz	r3, 800c43a <__do_global_dtors_aux+0x12>
 800c434:	4804      	ldr	r0, [pc, #16]	@ (800c448 <__do_global_dtors_aux+0x20>)
 800c436:	f3af 8000 	nop.w
 800c43a:	2301      	movs	r3, #1
 800c43c:	7023      	strb	r3, [r4, #0]
 800c43e:	bd10      	pop	{r4, pc}
 800c440:	200000cc 	.word	0x200000cc
 800c444:	00000000 	.word	0x00000000
 800c448:	08015018 	.word	0x08015018

0800c44c <frame_dummy>:
 800c44c:	b508      	push	{r3, lr}
 800c44e:	4b03      	ldr	r3, [pc, #12]	@ (800c45c <frame_dummy+0x10>)
 800c450:	b11b      	cbz	r3, 800c45a <frame_dummy+0xe>
 800c452:	4903      	ldr	r1, [pc, #12]	@ (800c460 <frame_dummy+0x14>)
 800c454:	4803      	ldr	r0, [pc, #12]	@ (800c464 <frame_dummy+0x18>)
 800c456:	f3af 8000 	nop.w
 800c45a:	bd08      	pop	{r3, pc}
 800c45c:	00000000 	.word	0x00000000
 800c460:	200000d0 	.word	0x200000d0
 800c464:	08015018 	.word	0x08015018

0800c468 <__aeabi_dmul>:
 800c468:	b570      	push	{r4, r5, r6, lr}
 800c46a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800c46e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800c472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c476:	bf1d      	ittte	ne
 800c478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c47c:	ea94 0f0c 	teqne	r4, ip
 800c480:	ea95 0f0c 	teqne	r5, ip
 800c484:	f000 f8de 	bleq	800c644 <__aeabi_dmul+0x1dc>
 800c488:	442c      	add	r4, r5
 800c48a:	ea81 0603 	eor.w	r6, r1, r3
 800c48e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c49a:	bf18      	it	ne
 800c49c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c4a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800c4a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c4a8:	d038      	beq.n	800c51c <__aeabi_dmul+0xb4>
 800c4aa:	fba0 ce02 	umull	ip, lr, r0, r2
 800c4ae:	f04f 0500 	mov.w	r5, #0
 800c4b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c4b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800c4ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c4be:	f04f 0600 	mov.w	r6, #0
 800c4c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c4c6:	f09c 0f00 	teq	ip, #0
 800c4ca:	bf18      	it	ne
 800c4cc:	f04e 0e01 	orrne.w	lr, lr, #1
 800c4d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800c4d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800c4d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800c4dc:	d204      	bcs.n	800c4e8 <__aeabi_dmul+0x80>
 800c4de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c4e2:	416d      	adcs	r5, r5
 800c4e4:	eb46 0606 	adc.w	r6, r6, r6
 800c4e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800c4ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800c4f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800c4f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800c4f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800c4fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800c500:	bf88      	it	hi
 800c502:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800c506:	d81e      	bhi.n	800c546 <__aeabi_dmul+0xde>
 800c508:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800c50c:	bf08      	it	eq
 800c50e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c512:	f150 0000 	adcs.w	r0, r0, #0
 800c516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c51a:	bd70      	pop	{r4, r5, r6, pc}
 800c51c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800c520:	ea46 0101 	orr.w	r1, r6, r1
 800c524:	ea40 0002 	orr.w	r0, r0, r2
 800c528:	ea81 0103 	eor.w	r1, r1, r3
 800c52c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c530:	bfc2      	ittt	gt
 800c532:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c53a:	bd70      	popgt	{r4, r5, r6, pc}
 800c53c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800c540:	f04f 0e00 	mov.w	lr, #0
 800c544:	3c01      	subs	r4, #1
 800c546:	f300 80ab 	bgt.w	800c6a0 <__aeabi_dmul+0x238>
 800c54a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800c54e:	bfde      	ittt	le
 800c550:	2000      	movle	r0, #0
 800c552:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800c556:	bd70      	pople	{r4, r5, r6, pc}
 800c558:	f1c4 0400 	rsb	r4, r4, #0
 800c55c:	3c20      	subs	r4, #32
 800c55e:	da35      	bge.n	800c5cc <__aeabi_dmul+0x164>
 800c560:	340c      	adds	r4, #12
 800c562:	dc1b      	bgt.n	800c59c <__aeabi_dmul+0x134>
 800c564:	f104 0414 	add.w	r4, r4, #20
 800c568:	f1c4 0520 	rsb	r5, r4, #32
 800c56c:	fa00 f305 	lsl.w	r3, r0, r5
 800c570:	fa20 f004 	lsr.w	r0, r0, r4
 800c574:	fa01 f205 	lsl.w	r2, r1, r5
 800c578:	ea40 0002 	orr.w	r0, r0, r2
 800c57c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800c580:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800c584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c588:	fa21 f604 	lsr.w	r6, r1, r4
 800c58c:	eb42 0106 	adc.w	r1, r2, r6
 800c590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c594:	bf08      	it	eq
 800c596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c59a:	bd70      	pop	{r4, r5, r6, pc}
 800c59c:	f1c4 040c 	rsb	r4, r4, #12
 800c5a0:	f1c4 0520 	rsb	r5, r4, #32
 800c5a4:	fa00 f304 	lsl.w	r3, r0, r4
 800c5a8:	fa20 f005 	lsr.w	r0, r0, r5
 800c5ac:	fa01 f204 	lsl.w	r2, r1, r4
 800c5b0:	ea40 0002 	orr.w	r0, r0, r2
 800c5b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c5b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c5bc:	f141 0100 	adc.w	r1, r1, #0
 800c5c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c5c4:	bf08      	it	eq
 800c5c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c5ca:	bd70      	pop	{r4, r5, r6, pc}
 800c5cc:	f1c4 0520 	rsb	r5, r4, #32
 800c5d0:	fa00 f205 	lsl.w	r2, r0, r5
 800c5d4:	ea4e 0e02 	orr.w	lr, lr, r2
 800c5d8:	fa20 f304 	lsr.w	r3, r0, r4
 800c5dc:	fa01 f205 	lsl.w	r2, r1, r5
 800c5e0:	ea43 0302 	orr.w	r3, r3, r2
 800c5e4:	fa21 f004 	lsr.w	r0, r1, r4
 800c5e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c5ec:	fa21 f204 	lsr.w	r2, r1, r4
 800c5f0:	ea20 0002 	bic.w	r0, r0, r2
 800c5f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c5f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c5fc:	bf08      	it	eq
 800c5fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c602:	bd70      	pop	{r4, r5, r6, pc}
 800c604:	f094 0f00 	teq	r4, #0
 800c608:	d10f      	bne.n	800c62a <__aeabi_dmul+0x1c2>
 800c60a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800c60e:	0040      	lsls	r0, r0, #1
 800c610:	eb41 0101 	adc.w	r1, r1, r1
 800c614:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800c618:	bf08      	it	eq
 800c61a:	3c01      	subeq	r4, #1
 800c61c:	d0f7      	beq.n	800c60e <__aeabi_dmul+0x1a6>
 800c61e:	ea41 0106 	orr.w	r1, r1, r6
 800c622:	f095 0f00 	teq	r5, #0
 800c626:	bf18      	it	ne
 800c628:	4770      	bxne	lr
 800c62a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800c62e:	0052      	lsls	r2, r2, #1
 800c630:	eb43 0303 	adc.w	r3, r3, r3
 800c634:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800c638:	bf08      	it	eq
 800c63a:	3d01      	subeq	r5, #1
 800c63c:	d0f7      	beq.n	800c62e <__aeabi_dmul+0x1c6>
 800c63e:	ea43 0306 	orr.w	r3, r3, r6
 800c642:	4770      	bx	lr
 800c644:	ea94 0f0c 	teq	r4, ip
 800c648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c64c:	bf18      	it	ne
 800c64e:	ea95 0f0c 	teqne	r5, ip
 800c652:	d00c      	beq.n	800c66e <__aeabi_dmul+0x206>
 800c654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c658:	bf18      	it	ne
 800c65a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c65e:	d1d1      	bne.n	800c604 <__aeabi_dmul+0x19c>
 800c660:	ea81 0103 	eor.w	r1, r1, r3
 800c664:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c668:	f04f 0000 	mov.w	r0, #0
 800c66c:	bd70      	pop	{r4, r5, r6, pc}
 800c66e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c672:	bf06      	itte	eq
 800c674:	4610      	moveq	r0, r2
 800c676:	4619      	moveq	r1, r3
 800c678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c67c:	d019      	beq.n	800c6b2 <__aeabi_dmul+0x24a>
 800c67e:	ea94 0f0c 	teq	r4, ip
 800c682:	d102      	bne.n	800c68a <__aeabi_dmul+0x222>
 800c684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c688:	d113      	bne.n	800c6b2 <__aeabi_dmul+0x24a>
 800c68a:	ea95 0f0c 	teq	r5, ip
 800c68e:	d105      	bne.n	800c69c <__aeabi_dmul+0x234>
 800c690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c694:	bf1c      	itt	ne
 800c696:	4610      	movne	r0, r2
 800c698:	4619      	movne	r1, r3
 800c69a:	d10a      	bne.n	800c6b2 <__aeabi_dmul+0x24a>
 800c69c:	ea81 0103 	eor.w	r1, r1, r3
 800c6a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c6a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800c6a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c6ac:	f04f 0000 	mov.w	r0, #0
 800c6b0:	bd70      	pop	{r4, r5, r6, pc}
 800c6b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800c6b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800c6ba:	bd70      	pop	{r4, r5, r6, pc}

0800c6bc <__aeabi_drsub>:
 800c6bc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800c6c0:	e002      	b.n	800c6c8 <__adddf3>
 800c6c2:	bf00      	nop

0800c6c4 <__aeabi_dsub>:
 800c6c4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800c6c8 <__adddf3>:
 800c6c8:	b530      	push	{r4, r5, lr}
 800c6ca:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800c6ce:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800c6d2:	ea94 0f05 	teq	r4, r5
 800c6d6:	bf08      	it	eq
 800c6d8:	ea90 0f02 	teqeq	r0, r2
 800c6dc:	bf1f      	itttt	ne
 800c6de:	ea54 0c00 	orrsne.w	ip, r4, r0
 800c6e2:	ea55 0c02 	orrsne.w	ip, r5, r2
 800c6e6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800c6ea:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c6ee:	f000 80e2 	beq.w	800c8b6 <__adddf3+0x1ee>
 800c6f2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800c6f6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800c6fa:	bfb8      	it	lt
 800c6fc:	426d      	neglt	r5, r5
 800c6fe:	dd0c      	ble.n	800c71a <__adddf3+0x52>
 800c700:	442c      	add	r4, r5
 800c702:	ea80 0202 	eor.w	r2, r0, r2
 800c706:	ea81 0303 	eor.w	r3, r1, r3
 800c70a:	ea82 0000 	eor.w	r0, r2, r0
 800c70e:	ea83 0101 	eor.w	r1, r3, r1
 800c712:	ea80 0202 	eor.w	r2, r0, r2
 800c716:	ea81 0303 	eor.w	r3, r1, r3
 800c71a:	2d36      	cmp	r5, #54	@ 0x36
 800c71c:	bf88      	it	hi
 800c71e:	bd30      	pophi	{r4, r5, pc}
 800c720:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800c724:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c728:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800c72c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800c730:	d002      	beq.n	800c738 <__adddf3+0x70>
 800c732:	4240      	negs	r0, r0
 800c734:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c738:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800c73c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c740:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800c744:	d002      	beq.n	800c74c <__adddf3+0x84>
 800c746:	4252      	negs	r2, r2
 800c748:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c74c:	ea94 0f05 	teq	r4, r5
 800c750:	f000 80a7 	beq.w	800c8a2 <__adddf3+0x1da>
 800c754:	f1a4 0401 	sub.w	r4, r4, #1
 800c758:	f1d5 0e20 	rsbs	lr, r5, #32
 800c75c:	db0d      	blt.n	800c77a <__adddf3+0xb2>
 800c75e:	fa02 fc0e 	lsl.w	ip, r2, lr
 800c762:	fa22 f205 	lsr.w	r2, r2, r5
 800c766:	1880      	adds	r0, r0, r2
 800c768:	f141 0100 	adc.w	r1, r1, #0
 800c76c:	fa03 f20e 	lsl.w	r2, r3, lr
 800c770:	1880      	adds	r0, r0, r2
 800c772:	fa43 f305 	asr.w	r3, r3, r5
 800c776:	4159      	adcs	r1, r3
 800c778:	e00e      	b.n	800c798 <__adddf3+0xd0>
 800c77a:	f1a5 0520 	sub.w	r5, r5, #32
 800c77e:	f10e 0e20 	add.w	lr, lr, #32
 800c782:	2a01      	cmp	r2, #1
 800c784:	fa03 fc0e 	lsl.w	ip, r3, lr
 800c788:	bf28      	it	cs
 800c78a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800c78e:	fa43 f305 	asr.w	r3, r3, r5
 800c792:	18c0      	adds	r0, r0, r3
 800c794:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800c798:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c79c:	d507      	bpl.n	800c7ae <__adddf3+0xe6>
 800c79e:	f04f 0e00 	mov.w	lr, #0
 800c7a2:	f1dc 0c00 	rsbs	ip, ip, #0
 800c7a6:	eb7e 0000 	sbcs.w	r0, lr, r0
 800c7aa:	eb6e 0101 	sbc.w	r1, lr, r1
 800c7ae:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800c7b2:	d31b      	bcc.n	800c7ec <__adddf3+0x124>
 800c7b4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800c7b8:	d30c      	bcc.n	800c7d4 <__adddf3+0x10c>
 800c7ba:	0849      	lsrs	r1, r1, #1
 800c7bc:	ea5f 0030 	movs.w	r0, r0, rrx
 800c7c0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800c7c4:	f104 0401 	add.w	r4, r4, #1
 800c7c8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800c7cc:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800c7d0:	f080 809a 	bcs.w	800c908 <__adddf3+0x240>
 800c7d4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800c7d8:	bf08      	it	eq
 800c7da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c7de:	f150 0000 	adcs.w	r0, r0, #0
 800c7e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c7e6:	ea41 0105 	orr.w	r1, r1, r5
 800c7ea:	bd30      	pop	{r4, r5, pc}
 800c7ec:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800c7f0:	4140      	adcs	r0, r0
 800c7f2:	eb41 0101 	adc.w	r1, r1, r1
 800c7f6:	3c01      	subs	r4, #1
 800c7f8:	bf28      	it	cs
 800c7fa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800c7fe:	d2e9      	bcs.n	800c7d4 <__adddf3+0x10c>
 800c800:	f091 0f00 	teq	r1, #0
 800c804:	bf04      	itt	eq
 800c806:	4601      	moveq	r1, r0
 800c808:	2000      	moveq	r0, #0
 800c80a:	fab1 f381 	clz	r3, r1
 800c80e:	bf08      	it	eq
 800c810:	3320      	addeq	r3, #32
 800c812:	f1a3 030b 	sub.w	r3, r3, #11
 800c816:	f1b3 0220 	subs.w	r2, r3, #32
 800c81a:	da0c      	bge.n	800c836 <__adddf3+0x16e>
 800c81c:	320c      	adds	r2, #12
 800c81e:	dd08      	ble.n	800c832 <__adddf3+0x16a>
 800c820:	f102 0c14 	add.w	ip, r2, #20
 800c824:	f1c2 020c 	rsb	r2, r2, #12
 800c828:	fa01 f00c 	lsl.w	r0, r1, ip
 800c82c:	fa21 f102 	lsr.w	r1, r1, r2
 800c830:	e00c      	b.n	800c84c <__adddf3+0x184>
 800c832:	f102 0214 	add.w	r2, r2, #20
 800c836:	bfd8      	it	le
 800c838:	f1c2 0c20 	rsble	ip, r2, #32
 800c83c:	fa01 f102 	lsl.w	r1, r1, r2
 800c840:	fa20 fc0c 	lsr.w	ip, r0, ip
 800c844:	bfdc      	itt	le
 800c846:	ea41 010c 	orrle.w	r1, r1, ip
 800c84a:	4090      	lslle	r0, r2
 800c84c:	1ae4      	subs	r4, r4, r3
 800c84e:	bfa2      	ittt	ge
 800c850:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800c854:	4329      	orrge	r1, r5
 800c856:	bd30      	popge	{r4, r5, pc}
 800c858:	ea6f 0404 	mvn.w	r4, r4
 800c85c:	3c1f      	subs	r4, #31
 800c85e:	da1c      	bge.n	800c89a <__adddf3+0x1d2>
 800c860:	340c      	adds	r4, #12
 800c862:	dc0e      	bgt.n	800c882 <__adddf3+0x1ba>
 800c864:	f104 0414 	add.w	r4, r4, #20
 800c868:	f1c4 0220 	rsb	r2, r4, #32
 800c86c:	fa20 f004 	lsr.w	r0, r0, r4
 800c870:	fa01 f302 	lsl.w	r3, r1, r2
 800c874:	ea40 0003 	orr.w	r0, r0, r3
 800c878:	fa21 f304 	lsr.w	r3, r1, r4
 800c87c:	ea45 0103 	orr.w	r1, r5, r3
 800c880:	bd30      	pop	{r4, r5, pc}
 800c882:	f1c4 040c 	rsb	r4, r4, #12
 800c886:	f1c4 0220 	rsb	r2, r4, #32
 800c88a:	fa20 f002 	lsr.w	r0, r0, r2
 800c88e:	fa01 f304 	lsl.w	r3, r1, r4
 800c892:	ea40 0003 	orr.w	r0, r0, r3
 800c896:	4629      	mov	r1, r5
 800c898:	bd30      	pop	{r4, r5, pc}
 800c89a:	fa21 f004 	lsr.w	r0, r1, r4
 800c89e:	4629      	mov	r1, r5
 800c8a0:	bd30      	pop	{r4, r5, pc}
 800c8a2:	f094 0f00 	teq	r4, #0
 800c8a6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800c8aa:	bf06      	itte	eq
 800c8ac:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800c8b0:	3401      	addeq	r4, #1
 800c8b2:	3d01      	subne	r5, #1
 800c8b4:	e74e      	b.n	800c754 <__adddf3+0x8c>
 800c8b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c8ba:	bf18      	it	ne
 800c8bc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c8c0:	d029      	beq.n	800c916 <__adddf3+0x24e>
 800c8c2:	ea94 0f05 	teq	r4, r5
 800c8c6:	bf08      	it	eq
 800c8c8:	ea90 0f02 	teqeq	r0, r2
 800c8cc:	d005      	beq.n	800c8da <__adddf3+0x212>
 800c8ce:	ea54 0c00 	orrs.w	ip, r4, r0
 800c8d2:	bf04      	itt	eq
 800c8d4:	4619      	moveq	r1, r3
 800c8d6:	4610      	moveq	r0, r2
 800c8d8:	bd30      	pop	{r4, r5, pc}
 800c8da:	ea91 0f03 	teq	r1, r3
 800c8de:	bf1e      	ittt	ne
 800c8e0:	2100      	movne	r1, #0
 800c8e2:	2000      	movne	r0, #0
 800c8e4:	bd30      	popne	{r4, r5, pc}
 800c8e6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800c8ea:	d105      	bne.n	800c8f8 <__adddf3+0x230>
 800c8ec:	0040      	lsls	r0, r0, #1
 800c8ee:	4149      	adcs	r1, r1
 800c8f0:	bf28      	it	cs
 800c8f2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800c8f6:	bd30      	pop	{r4, r5, pc}
 800c8f8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800c8fc:	bf3c      	itt	cc
 800c8fe:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800c902:	bd30      	popcc	{r4, r5, pc}
 800c904:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c908:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800c90c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c910:	f04f 0000 	mov.w	r0, #0
 800c914:	bd30      	pop	{r4, r5, pc}
 800c916:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c91a:	bf1a      	itte	ne
 800c91c:	4619      	movne	r1, r3
 800c91e:	4610      	movne	r0, r2
 800c920:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800c924:	bf1c      	itt	ne
 800c926:	460b      	movne	r3, r1
 800c928:	4602      	movne	r2, r0
 800c92a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c92e:	bf06      	itte	eq
 800c930:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800c934:	ea91 0f03 	teqeq	r1, r3
 800c938:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800c93c:	bd30      	pop	{r4, r5, pc}
 800c93e:	bf00      	nop

0800c940 <__aeabi_ui2d>:
 800c940:	f090 0f00 	teq	r0, #0
 800c944:	bf04      	itt	eq
 800c946:	2100      	moveq	r1, #0
 800c948:	4770      	bxeq	lr
 800c94a:	b530      	push	{r4, r5, lr}
 800c94c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c950:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c954:	f04f 0500 	mov.w	r5, #0
 800c958:	f04f 0100 	mov.w	r1, #0
 800c95c:	e750      	b.n	800c800 <__adddf3+0x138>
 800c95e:	bf00      	nop

0800c960 <__aeabi_i2d>:
 800c960:	f090 0f00 	teq	r0, #0
 800c964:	bf04      	itt	eq
 800c966:	2100      	moveq	r1, #0
 800c968:	4770      	bxeq	lr
 800c96a:	b530      	push	{r4, r5, lr}
 800c96c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c970:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c974:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800c978:	bf48      	it	mi
 800c97a:	4240      	negmi	r0, r0
 800c97c:	f04f 0100 	mov.w	r1, #0
 800c980:	e73e      	b.n	800c800 <__adddf3+0x138>
 800c982:	bf00      	nop

0800c984 <__aeabi_f2d>:
 800c984:	0042      	lsls	r2, r0, #1
 800c986:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800c98a:	ea4f 0131 	mov.w	r1, r1, rrx
 800c98e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800c992:	bf1f      	itttt	ne
 800c994:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800c998:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800c99c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800c9a0:	4770      	bxne	lr
 800c9a2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800c9a6:	bf08      	it	eq
 800c9a8:	4770      	bxeq	lr
 800c9aa:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800c9ae:	bf04      	itt	eq
 800c9b0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800c9b4:	4770      	bxeq	lr
 800c9b6:	b530      	push	{r4, r5, lr}
 800c9b8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800c9bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c9c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800c9c4:	e71c      	b.n	800c800 <__adddf3+0x138>
 800c9c6:	bf00      	nop

0800c9c8 <__aeabi_ul2d>:
 800c9c8:	ea50 0201 	orrs.w	r2, r0, r1
 800c9cc:	bf08      	it	eq
 800c9ce:	4770      	bxeq	lr
 800c9d0:	b530      	push	{r4, r5, lr}
 800c9d2:	f04f 0500 	mov.w	r5, #0
 800c9d6:	e00a      	b.n	800c9ee <__aeabi_l2d+0x16>

0800c9d8 <__aeabi_l2d>:
 800c9d8:	ea50 0201 	orrs.w	r2, r0, r1
 800c9dc:	bf08      	it	eq
 800c9de:	4770      	bxeq	lr
 800c9e0:	b530      	push	{r4, r5, lr}
 800c9e2:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800c9e6:	d502      	bpl.n	800c9ee <__aeabi_l2d+0x16>
 800c9e8:	4240      	negs	r0, r0
 800c9ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c9ee:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c9f2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c9f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800c9fa:	f43f aed8 	beq.w	800c7ae <__adddf3+0xe6>
 800c9fe:	f04f 0203 	mov.w	r2, #3
 800ca02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800ca06:	bf18      	it	ne
 800ca08:	3203      	addne	r2, #3
 800ca0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800ca0e:	bf18      	it	ne
 800ca10:	3203      	addne	r2, #3
 800ca12:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800ca16:	f1c2 0320 	rsb	r3, r2, #32
 800ca1a:	fa00 fc03 	lsl.w	ip, r0, r3
 800ca1e:	fa20 f002 	lsr.w	r0, r0, r2
 800ca22:	fa01 fe03 	lsl.w	lr, r1, r3
 800ca26:	ea40 000e 	orr.w	r0, r0, lr
 800ca2a:	fa21 f102 	lsr.w	r1, r1, r2
 800ca2e:	4414      	add	r4, r2
 800ca30:	e6bd      	b.n	800c7ae <__adddf3+0xe6>
 800ca32:	bf00      	nop

0800ca34 <__aeabi_d2iz>:
 800ca34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800ca38:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800ca3c:	d215      	bcs.n	800ca6a <__aeabi_d2iz+0x36>
 800ca3e:	d511      	bpl.n	800ca64 <__aeabi_d2iz+0x30>
 800ca40:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800ca44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800ca48:	d912      	bls.n	800ca70 <__aeabi_d2iz+0x3c>
 800ca4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800ca4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ca52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800ca56:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800ca5a:	fa23 f002 	lsr.w	r0, r3, r2
 800ca5e:	bf18      	it	ne
 800ca60:	4240      	negne	r0, r0
 800ca62:	4770      	bx	lr
 800ca64:	f04f 0000 	mov.w	r0, #0
 800ca68:	4770      	bx	lr
 800ca6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800ca6e:	d105      	bne.n	800ca7c <__aeabi_d2iz+0x48>
 800ca70:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800ca74:	bf08      	it	eq
 800ca76:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800ca7a:	4770      	bx	lr
 800ca7c:	f04f 0000 	mov.w	r0, #0
 800ca80:	4770      	bx	lr
 800ca82:	bf00      	nop

0800ca84 <__aeabi_uldivmod>:
 800ca84:	b953      	cbnz	r3, 800ca9c <__aeabi_uldivmod+0x18>
 800ca86:	b94a      	cbnz	r2, 800ca9c <__aeabi_uldivmod+0x18>
 800ca88:	2900      	cmp	r1, #0
 800ca8a:	bf08      	it	eq
 800ca8c:	2800      	cmpeq	r0, #0
 800ca8e:	bf1c      	itt	ne
 800ca90:	f04f 31ff 	movne.w	r1, #4294967295
 800ca94:	f04f 30ff 	movne.w	r0, #4294967295
 800ca98:	f000 b96a 	b.w	800cd70 <__aeabi_idiv0>
 800ca9c:	f1ad 0c08 	sub.w	ip, sp, #8
 800caa0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800caa4:	f000 f806 	bl	800cab4 <__udivmoddi4>
 800caa8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800caac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cab0:	b004      	add	sp, #16
 800cab2:	4770      	bx	lr

0800cab4 <__udivmoddi4>:
 800cab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cab8:	9d08      	ldr	r5, [sp, #32]
 800caba:	460c      	mov	r4, r1
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d14e      	bne.n	800cb5e <__udivmoddi4+0xaa>
 800cac0:	4694      	mov	ip, r2
 800cac2:	458c      	cmp	ip, r1
 800cac4:	4686      	mov	lr, r0
 800cac6:	fab2 f282 	clz	r2, r2
 800caca:	d962      	bls.n	800cb92 <__udivmoddi4+0xde>
 800cacc:	b14a      	cbz	r2, 800cae2 <__udivmoddi4+0x2e>
 800cace:	f1c2 0320 	rsb	r3, r2, #32
 800cad2:	4091      	lsls	r1, r2
 800cad4:	fa20 f303 	lsr.w	r3, r0, r3
 800cad8:	fa0c fc02 	lsl.w	ip, ip, r2
 800cadc:	4319      	orrs	r1, r3
 800cade:	fa00 fe02 	lsl.w	lr, r0, r2
 800cae2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800cae6:	fa1f f68c 	uxth.w	r6, ip
 800caea:	fbb1 f4f7 	udiv	r4, r1, r7
 800caee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800caf2:	fb07 1114 	mls	r1, r7, r4, r1
 800caf6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cafa:	fb04 f106 	mul.w	r1, r4, r6
 800cafe:	4299      	cmp	r1, r3
 800cb00:	d90a      	bls.n	800cb18 <__udivmoddi4+0x64>
 800cb02:	eb1c 0303 	adds.w	r3, ip, r3
 800cb06:	f104 30ff 	add.w	r0, r4, #4294967295
 800cb0a:	f080 8112 	bcs.w	800cd32 <__udivmoddi4+0x27e>
 800cb0e:	4299      	cmp	r1, r3
 800cb10:	f240 810f 	bls.w	800cd32 <__udivmoddi4+0x27e>
 800cb14:	3c02      	subs	r4, #2
 800cb16:	4463      	add	r3, ip
 800cb18:	1a59      	subs	r1, r3, r1
 800cb1a:	fa1f f38e 	uxth.w	r3, lr
 800cb1e:	fbb1 f0f7 	udiv	r0, r1, r7
 800cb22:	fb07 1110 	mls	r1, r7, r0, r1
 800cb26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cb2a:	fb00 f606 	mul.w	r6, r0, r6
 800cb2e:	429e      	cmp	r6, r3
 800cb30:	d90a      	bls.n	800cb48 <__udivmoddi4+0x94>
 800cb32:	eb1c 0303 	adds.w	r3, ip, r3
 800cb36:	f100 31ff 	add.w	r1, r0, #4294967295
 800cb3a:	f080 80fc 	bcs.w	800cd36 <__udivmoddi4+0x282>
 800cb3e:	429e      	cmp	r6, r3
 800cb40:	f240 80f9 	bls.w	800cd36 <__udivmoddi4+0x282>
 800cb44:	4463      	add	r3, ip
 800cb46:	3802      	subs	r0, #2
 800cb48:	1b9b      	subs	r3, r3, r6
 800cb4a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800cb4e:	2100      	movs	r1, #0
 800cb50:	b11d      	cbz	r5, 800cb5a <__udivmoddi4+0xa6>
 800cb52:	40d3      	lsrs	r3, r2
 800cb54:	2200      	movs	r2, #0
 800cb56:	e9c5 3200 	strd	r3, r2, [r5]
 800cb5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb5e:	428b      	cmp	r3, r1
 800cb60:	d905      	bls.n	800cb6e <__udivmoddi4+0xba>
 800cb62:	b10d      	cbz	r5, 800cb68 <__udivmoddi4+0xb4>
 800cb64:	e9c5 0100 	strd	r0, r1, [r5]
 800cb68:	2100      	movs	r1, #0
 800cb6a:	4608      	mov	r0, r1
 800cb6c:	e7f5      	b.n	800cb5a <__udivmoddi4+0xa6>
 800cb6e:	fab3 f183 	clz	r1, r3
 800cb72:	2900      	cmp	r1, #0
 800cb74:	d146      	bne.n	800cc04 <__udivmoddi4+0x150>
 800cb76:	42a3      	cmp	r3, r4
 800cb78:	d302      	bcc.n	800cb80 <__udivmoddi4+0xcc>
 800cb7a:	4290      	cmp	r0, r2
 800cb7c:	f0c0 80f0 	bcc.w	800cd60 <__udivmoddi4+0x2ac>
 800cb80:	1a86      	subs	r6, r0, r2
 800cb82:	eb64 0303 	sbc.w	r3, r4, r3
 800cb86:	2001      	movs	r0, #1
 800cb88:	2d00      	cmp	r5, #0
 800cb8a:	d0e6      	beq.n	800cb5a <__udivmoddi4+0xa6>
 800cb8c:	e9c5 6300 	strd	r6, r3, [r5]
 800cb90:	e7e3      	b.n	800cb5a <__udivmoddi4+0xa6>
 800cb92:	2a00      	cmp	r2, #0
 800cb94:	f040 8090 	bne.w	800ccb8 <__udivmoddi4+0x204>
 800cb98:	eba1 040c 	sub.w	r4, r1, ip
 800cb9c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800cba0:	fa1f f78c 	uxth.w	r7, ip
 800cba4:	2101      	movs	r1, #1
 800cba6:	fbb4 f6f8 	udiv	r6, r4, r8
 800cbaa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800cbae:	fb08 4416 	mls	r4, r8, r6, r4
 800cbb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cbb6:	fb07 f006 	mul.w	r0, r7, r6
 800cbba:	4298      	cmp	r0, r3
 800cbbc:	d908      	bls.n	800cbd0 <__udivmoddi4+0x11c>
 800cbbe:	eb1c 0303 	adds.w	r3, ip, r3
 800cbc2:	f106 34ff 	add.w	r4, r6, #4294967295
 800cbc6:	d202      	bcs.n	800cbce <__udivmoddi4+0x11a>
 800cbc8:	4298      	cmp	r0, r3
 800cbca:	f200 80cd 	bhi.w	800cd68 <__udivmoddi4+0x2b4>
 800cbce:	4626      	mov	r6, r4
 800cbd0:	1a1c      	subs	r4, r3, r0
 800cbd2:	fa1f f38e 	uxth.w	r3, lr
 800cbd6:	fbb4 f0f8 	udiv	r0, r4, r8
 800cbda:	fb08 4410 	mls	r4, r8, r0, r4
 800cbde:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cbe2:	fb00 f707 	mul.w	r7, r0, r7
 800cbe6:	429f      	cmp	r7, r3
 800cbe8:	d908      	bls.n	800cbfc <__udivmoddi4+0x148>
 800cbea:	eb1c 0303 	adds.w	r3, ip, r3
 800cbee:	f100 34ff 	add.w	r4, r0, #4294967295
 800cbf2:	d202      	bcs.n	800cbfa <__udivmoddi4+0x146>
 800cbf4:	429f      	cmp	r7, r3
 800cbf6:	f200 80b0 	bhi.w	800cd5a <__udivmoddi4+0x2a6>
 800cbfa:	4620      	mov	r0, r4
 800cbfc:	1bdb      	subs	r3, r3, r7
 800cbfe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800cc02:	e7a5      	b.n	800cb50 <__udivmoddi4+0x9c>
 800cc04:	f1c1 0620 	rsb	r6, r1, #32
 800cc08:	408b      	lsls	r3, r1
 800cc0a:	fa22 f706 	lsr.w	r7, r2, r6
 800cc0e:	431f      	orrs	r7, r3
 800cc10:	fa20 fc06 	lsr.w	ip, r0, r6
 800cc14:	fa04 f301 	lsl.w	r3, r4, r1
 800cc18:	ea43 030c 	orr.w	r3, r3, ip
 800cc1c:	40f4      	lsrs	r4, r6
 800cc1e:	fa00 f801 	lsl.w	r8, r0, r1
 800cc22:	0c38      	lsrs	r0, r7, #16
 800cc24:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800cc28:	fbb4 fef0 	udiv	lr, r4, r0
 800cc2c:	fa1f fc87 	uxth.w	ip, r7
 800cc30:	fb00 441e 	mls	r4, r0, lr, r4
 800cc34:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800cc38:	fb0e f90c 	mul.w	r9, lr, ip
 800cc3c:	45a1      	cmp	r9, r4
 800cc3e:	fa02 f201 	lsl.w	r2, r2, r1
 800cc42:	d90a      	bls.n	800cc5a <__udivmoddi4+0x1a6>
 800cc44:	193c      	adds	r4, r7, r4
 800cc46:	f10e 3aff 	add.w	sl, lr, #4294967295
 800cc4a:	f080 8084 	bcs.w	800cd56 <__udivmoddi4+0x2a2>
 800cc4e:	45a1      	cmp	r9, r4
 800cc50:	f240 8081 	bls.w	800cd56 <__udivmoddi4+0x2a2>
 800cc54:	f1ae 0e02 	sub.w	lr, lr, #2
 800cc58:	443c      	add	r4, r7
 800cc5a:	eba4 0409 	sub.w	r4, r4, r9
 800cc5e:	fa1f f983 	uxth.w	r9, r3
 800cc62:	fbb4 f3f0 	udiv	r3, r4, r0
 800cc66:	fb00 4413 	mls	r4, r0, r3, r4
 800cc6a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800cc6e:	fb03 fc0c 	mul.w	ip, r3, ip
 800cc72:	45a4      	cmp	ip, r4
 800cc74:	d907      	bls.n	800cc86 <__udivmoddi4+0x1d2>
 800cc76:	193c      	adds	r4, r7, r4
 800cc78:	f103 30ff 	add.w	r0, r3, #4294967295
 800cc7c:	d267      	bcs.n	800cd4e <__udivmoddi4+0x29a>
 800cc7e:	45a4      	cmp	ip, r4
 800cc80:	d965      	bls.n	800cd4e <__udivmoddi4+0x29a>
 800cc82:	3b02      	subs	r3, #2
 800cc84:	443c      	add	r4, r7
 800cc86:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800cc8a:	fba0 9302 	umull	r9, r3, r0, r2
 800cc8e:	eba4 040c 	sub.w	r4, r4, ip
 800cc92:	429c      	cmp	r4, r3
 800cc94:	46ce      	mov	lr, r9
 800cc96:	469c      	mov	ip, r3
 800cc98:	d351      	bcc.n	800cd3e <__udivmoddi4+0x28a>
 800cc9a:	d04e      	beq.n	800cd3a <__udivmoddi4+0x286>
 800cc9c:	b155      	cbz	r5, 800ccb4 <__udivmoddi4+0x200>
 800cc9e:	ebb8 030e 	subs.w	r3, r8, lr
 800cca2:	eb64 040c 	sbc.w	r4, r4, ip
 800cca6:	fa04 f606 	lsl.w	r6, r4, r6
 800ccaa:	40cb      	lsrs	r3, r1
 800ccac:	431e      	orrs	r6, r3
 800ccae:	40cc      	lsrs	r4, r1
 800ccb0:	e9c5 6400 	strd	r6, r4, [r5]
 800ccb4:	2100      	movs	r1, #0
 800ccb6:	e750      	b.n	800cb5a <__udivmoddi4+0xa6>
 800ccb8:	f1c2 0320 	rsb	r3, r2, #32
 800ccbc:	fa20 f103 	lsr.w	r1, r0, r3
 800ccc0:	fa0c fc02 	lsl.w	ip, ip, r2
 800ccc4:	fa24 f303 	lsr.w	r3, r4, r3
 800ccc8:	4094      	lsls	r4, r2
 800ccca:	430c      	orrs	r4, r1
 800cccc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800ccd0:	fa00 fe02 	lsl.w	lr, r0, r2
 800ccd4:	fa1f f78c 	uxth.w	r7, ip
 800ccd8:	fbb3 f0f8 	udiv	r0, r3, r8
 800ccdc:	fb08 3110 	mls	r1, r8, r0, r3
 800cce0:	0c23      	lsrs	r3, r4, #16
 800cce2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cce6:	fb00 f107 	mul.w	r1, r0, r7
 800ccea:	4299      	cmp	r1, r3
 800ccec:	d908      	bls.n	800cd00 <__udivmoddi4+0x24c>
 800ccee:	eb1c 0303 	adds.w	r3, ip, r3
 800ccf2:	f100 36ff 	add.w	r6, r0, #4294967295
 800ccf6:	d22c      	bcs.n	800cd52 <__udivmoddi4+0x29e>
 800ccf8:	4299      	cmp	r1, r3
 800ccfa:	d92a      	bls.n	800cd52 <__udivmoddi4+0x29e>
 800ccfc:	3802      	subs	r0, #2
 800ccfe:	4463      	add	r3, ip
 800cd00:	1a5b      	subs	r3, r3, r1
 800cd02:	b2a4      	uxth	r4, r4
 800cd04:	fbb3 f1f8 	udiv	r1, r3, r8
 800cd08:	fb08 3311 	mls	r3, r8, r1, r3
 800cd0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800cd10:	fb01 f307 	mul.w	r3, r1, r7
 800cd14:	42a3      	cmp	r3, r4
 800cd16:	d908      	bls.n	800cd2a <__udivmoddi4+0x276>
 800cd18:	eb1c 0404 	adds.w	r4, ip, r4
 800cd1c:	f101 36ff 	add.w	r6, r1, #4294967295
 800cd20:	d213      	bcs.n	800cd4a <__udivmoddi4+0x296>
 800cd22:	42a3      	cmp	r3, r4
 800cd24:	d911      	bls.n	800cd4a <__udivmoddi4+0x296>
 800cd26:	3902      	subs	r1, #2
 800cd28:	4464      	add	r4, ip
 800cd2a:	1ae4      	subs	r4, r4, r3
 800cd2c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cd30:	e739      	b.n	800cba6 <__udivmoddi4+0xf2>
 800cd32:	4604      	mov	r4, r0
 800cd34:	e6f0      	b.n	800cb18 <__udivmoddi4+0x64>
 800cd36:	4608      	mov	r0, r1
 800cd38:	e706      	b.n	800cb48 <__udivmoddi4+0x94>
 800cd3a:	45c8      	cmp	r8, r9
 800cd3c:	d2ae      	bcs.n	800cc9c <__udivmoddi4+0x1e8>
 800cd3e:	ebb9 0e02 	subs.w	lr, r9, r2
 800cd42:	eb63 0c07 	sbc.w	ip, r3, r7
 800cd46:	3801      	subs	r0, #1
 800cd48:	e7a8      	b.n	800cc9c <__udivmoddi4+0x1e8>
 800cd4a:	4631      	mov	r1, r6
 800cd4c:	e7ed      	b.n	800cd2a <__udivmoddi4+0x276>
 800cd4e:	4603      	mov	r3, r0
 800cd50:	e799      	b.n	800cc86 <__udivmoddi4+0x1d2>
 800cd52:	4630      	mov	r0, r6
 800cd54:	e7d4      	b.n	800cd00 <__udivmoddi4+0x24c>
 800cd56:	46d6      	mov	lr, sl
 800cd58:	e77f      	b.n	800cc5a <__udivmoddi4+0x1a6>
 800cd5a:	4463      	add	r3, ip
 800cd5c:	3802      	subs	r0, #2
 800cd5e:	e74d      	b.n	800cbfc <__udivmoddi4+0x148>
 800cd60:	4606      	mov	r6, r0
 800cd62:	4623      	mov	r3, r4
 800cd64:	4608      	mov	r0, r1
 800cd66:	e70f      	b.n	800cb88 <__udivmoddi4+0xd4>
 800cd68:	3e02      	subs	r6, #2
 800cd6a:	4463      	add	r3, ip
 800cd6c:	e730      	b.n	800cbd0 <__udivmoddi4+0x11c>
 800cd6e:	bf00      	nop

0800cd70 <__aeabi_idiv0>:
 800cd70:	4770      	bx	lr
 800cd72:	bf00      	nop

0800cd74 <Config_AppInit>:
/* Public variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/

Status_t Config_AppInit(void)
{
 800cd74:	b480      	push	{r7}
 800cd76:	b083      	sub	sp, #12
 800cd78:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	80fb      	strh	r3, [r7, #6]

  UNUSED(ca);

  return ret;
 800cd7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	370c      	adds	r7, #12
 800cd86:	46bd      	mov	sp, r7
 800cd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8c:	4770      	bx	lr

0800cd8e <Config_Callback>:


Status_t Config_Callback(uint32_t id)
{
 800cd8e:	b480      	push	{r7}
 800cd90:	b085      	sub	sp, #20
 800cd92:	af00      	add	r7, sp, #0
 800cd94:	6078      	str	r0, [r7, #4]
  Status_t ret = STATUS_OK;
 800cd96:	2300      	movs	r3, #0
 800cd98:	81fb      	strh	r3, [r7, #14]

  /* Check if some value need further action to propagate */
  switch (CONF_BLOCK_ID(id))
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	0e1b      	lsrs	r3, r3, #24
 800cd9e:	2b03      	cmp	r3, #3
#endif
      break;


    default:
      break;
 800cda0:	bf00      	nop
  }
  return ret;
 800cda2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800cda6:	4618      	mov	r0, r3
 800cda8:	3714      	adds	r7, #20
 800cdaa:	46bd      	mov	sp, r7
 800cdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb0:	4770      	bx	lr

0800cdb2 <Config_Init>:
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/


Status_t Config_Init(void)
{
 800cdb2:	b580      	push	{r7, lr}
 800cdb4:	b082      	sub	sp, #8
 800cdb6:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800cdb8:	2300      	movs	r3, #0
 800cdba:	80fb      	strh	r3, [r7, #6]
  {
    Error_Handler();
  }

  /* Use factory default after every power on */
  RegMap_RestoreFactoryValues();
 800cdbc:	f000 fcf2 	bl	800d7a4 <RegMap_RestoreFactoryValues>

  /* Initialize application-specific stuff */
  Config_AppInit();
 800cdc0:	f7ff ffd8 	bl	800cd74 <Config_AppInit>

  return ret;
 800cdc4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	3708      	adds	r7, #8
 800cdcc:	46bd      	mov	sp, r7
 800cdce:	bd80      	pop	{r7, pc}

0800cdd0 <Config_ApplyConfig>:



Status_t Config_ApplyConfig(uint32_t id)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b084      	sub	sp, #16
 800cdd4:	af00      	add	r7, sp, #0
 800cdd6:	6078      	str	r0, [r7, #4]
  Status_t ret = STATUS_OK;
 800cdd8:	2300      	movs	r3, #0
 800cdda:	81fb      	strh	r3, [r7, #14]

  /* Application-specific callback */
  Config_Callback(id);
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f7ff ffd6 	bl	800cd8e <Config_Callback>

  /* If this value should be stored in Flash, notify flash task */
  if ((id & 0x070) == 0x070)
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800cde8:	2b70      	cmp	r3, #112	@ 0x70
 800cdea:	d101      	bne.n	800cdf0 <Config_ApplyConfig+0x20>
  {
    FlashApp_RequestConfStorage();
 800cdec:	f000 fa02 	bl	800d1f4 <FlashApp_RequestConfStorage>
  }

  return ret;
 800cdf0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	3710      	adds	r7, #16
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}

0800cdfc <Config_ReadStream>:


Status_t Config_ReadStream(uint8_t *data, uint32_t length)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b088      	sub	sp, #32
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	6039      	str	r1, [r7, #0]
  Status_t ret = STATUS_OK;
 800ce06:	2300      	movs	r3, #0
 800ce08:	83fb      	strh	r3, [r7, #30]
  uint32_t reqIdx = 0;
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	61bb      	str	r3, [r7, #24]
  uint32_t sizeReg;
  uint32_t i;
  uint32_t value;

  /* First entry must be CONF_SYS_REGMAP_VERSION with major part equal to our factory set value */
  id = *((uint32_t *) (data));
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	60bb      	str	r3, [r7, #8]
  value = *((uint32_t *) (data + 4));
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	685b      	ldr	r3, [r3, #4]
 800ce18:	613b      	str	r3, [r7, #16]

  if ((id != CONF_SYS_REGMAP_VERSION) || (value & 0xFFFF0000) != (CONF_INT(CONF_SYS_REGMAP_VERSION) & 0xFFFF0000) )
 800ce1a:	68bb      	ldr	r3, [r7, #8]
 800ce1c:	f244 1232 	movw	r2, #16690	@ 0x4132
 800ce20:	4293      	cmp	r3, r2
 800ce22:	d108      	bne.n	800ce36 <Config_ReadStream+0x3a>
 800ce24:	4b28      	ldr	r3, [pc, #160]	@ (800cec8 <Config_ReadStream+0xcc>)
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	3304      	adds	r3, #4
 800ce2a:	681a      	ldr	r2, [r3, #0]
 800ce2c:	693b      	ldr	r3, [r7, #16]
 800ce2e:	4053      	eors	r3, r2
 800ce30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce34:	d33e      	bcc.n	800ceb4 <Config_ReadStream+0xb8>
  {
    ret = STATUS_ERROR;
 800ce36:	2301      	movs	r3, #1
 800ce38:	83fb      	strh	r3, [r7, #30]
 800ce3a:	e03f      	b.n	800cebc <Config_ReadStream+0xc0>
  {
    /* Process the whole received stream */
    while ((reqIdx < length))
    {
      /* Take ID */
      memcpy(&id, data + reqIdx, sizeof(id));
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	69bb      	ldr	r3, [r7, #24]
 800ce40:	4413      	add	r3, r2
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	60bb      	str	r3, [r7, #8]
      reqIdx += sizeof(uint32_t);
 800ce46:	69bb      	ldr	r3, [r7, #24]
 800ce48:	3304      	adds	r3, #4
 800ce4a:	61bb      	str	r3, [r7, #24]
      sizeReg = CONF_BYTE_LEN_ID(id);
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	f003 030f 	and.w	r3, r3, #15
 800ce52:	4a1e      	ldr	r2, [pc, #120]	@ (800cecc <Config_ReadStream+0xd0>)
 800ce54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce58:	60fb      	str	r3, [r7, #12]

      /* Check that this ID is known */
      ret = STATUS_ERROR;
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	83fb      	strh	r3, [r7, #30]
      for (i = 0; i < sizeof(CONF_REG_FLASH)/sizeof(uint32_t); i++)
 800ce5e:	2300      	movs	r3, #0
 800ce60:	617b      	str	r3, [r7, #20]
 800ce62:	e00b      	b.n	800ce7c <Config_ReadStream+0x80>
      {
        if (CONF_REG_FLASH[i] == id)
 800ce64:	4a1a      	ldr	r2, [pc, #104]	@ (800ced0 <Config_ReadStream+0xd4>)
 800ce66:	697b      	ldr	r3, [r7, #20]
 800ce68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ce6c:	68bb      	ldr	r3, [r7, #8]
 800ce6e:	429a      	cmp	r2, r3
 800ce70:	d101      	bne.n	800ce76 <Config_ReadStream+0x7a>
        {
          ret = STATUS_OK;
 800ce72:	2300      	movs	r3, #0
 800ce74:	83fb      	strh	r3, [r7, #30]
      for (i = 0; i < sizeof(CONF_REG_FLASH)/sizeof(uint32_t); i++)
 800ce76:	697b      	ldr	r3, [r7, #20]
 800ce78:	3301      	adds	r3, #1
 800ce7a:	617b      	str	r3, [r7, #20]
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	2b04      	cmp	r3, #4
 800ce80:	d9f0      	bls.n	800ce64 <Config_ReadStream+0x68>
        }
      }

      if (ret == STATUS_OK)
 800ce82:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d110      	bne.n	800ceac <Config_ReadStream+0xb0>
      {
        /* Write new value into register storage */
        memcpy(CONF_PTR(id), data + reqIdx, sizeReg);
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	0e1b      	lsrs	r3, r3, #24
 800ce8e:	4a0e      	ldr	r2, [pc, #56]	@ (800cec8 <Config_ReadStream+0xcc>)
 800ce90:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ce94:	68bb      	ldr	r3, [r7, #8]
 800ce96:	0b1b      	lsrs	r3, r3, #12
 800ce98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ce9c:	18d0      	adds	r0, r2, r3
 800ce9e:	687a      	ldr	r2, [r7, #4]
 800cea0:	69bb      	ldr	r3, [r7, #24]
 800cea2:	4413      	add	r3, r2
 800cea4:	68fa      	ldr	r2, [r7, #12]
 800cea6:	4619      	mov	r1, r3
 800cea8:	f007 ff2a 	bl	8014d00 <memcpy>
      }

      reqIdx += sizeReg;
 800ceac:	69ba      	ldr	r2, [r7, #24]
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	4413      	add	r3, r2
 800ceb2:	61bb      	str	r3, [r7, #24]
    while ((reqIdx < length))
 800ceb4:	69ba      	ldr	r2, [r7, #24]
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	429a      	cmp	r2, r3
 800ceba:	d3bf      	bcc.n	800ce3c <Config_ReadStream+0x40>
    }
  }
  return ret;
 800cebc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800cec0:	4618      	mov	r0, r3
 800cec2:	3720      	adds	r7, #32
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}
 800cec8:	08015074 	.word	0x08015074
 800cecc:	08015030 	.word	0x08015030
 800ced0:	080150dc 	.word	0x080150dc

0800ced4 <Config_FillStream>:

Status_t Config_FillStream(uint8_t *data, uint32_t *length, uint32_t maxLength)
{
 800ced4:	b580      	push	{r7, lr}
 800ced6:	b08a      	sub	sp, #40	@ 0x28
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	60f8      	str	r0, [r7, #12]
 800cedc:	60b9      	str	r1, [r7, #8]
 800cede:	607a      	str	r2, [r7, #4]
  Status_t ret = STATUS_OK;
 800cee0:	2300      	movs	r3, #0
 800cee2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint32_t reqIdx = 0;
 800cee4:	2300      	movs	r3, #0
 800cee6:	623b      	str	r3, [r7, #32]
  uint32_t id;
  uint32_t sizeReg;
  uint32_t i;

  /* Go through all the known config ID that need to be stored in flash */
  for (i = 0; i < sizeof(CONF_REG_FLASH)/sizeof(uint32_t); i++)
 800cee8:	2300      	movs	r3, #0
 800ceea:	61fb      	str	r3, [r7, #28]
 800ceec:	e035      	b.n	800cf5a <Config_FillStream+0x86>
  {
    /* Take next ID from the list of known IDs */
    id = CONF_REG_FLASH[i];
 800ceee:	4a21      	ldr	r2, [pc, #132]	@ (800cf74 <Config_FillStream+0xa0>)
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cef6:	617b      	str	r3, [r7, #20]
    sizeReg = CONF_BYTE_LEN_ID(id);
 800cef8:	697b      	ldr	r3, [r7, #20]
 800cefa:	f003 030f 	and.w	r3, r3, #15
 800cefe:	4a1e      	ldr	r2, [pc, #120]	@ (800cf78 <Config_FillStream+0xa4>)
 800cf00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf04:	61bb      	str	r3, [r7, #24]

    if (reqIdx + 4 + sizeReg <= maxLength)
 800cf06:	6a3a      	ldr	r2, [r7, #32]
 800cf08:	69bb      	ldr	r3, [r7, #24]
 800cf0a:	4413      	add	r3, r2
 800cf0c:	3304      	adds	r3, #4
 800cf0e:	687a      	ldr	r2, [r7, #4]
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d31d      	bcc.n	800cf50 <Config_FillStream+0x7c>
    {
      /* Store ID into config stream */
      memcpy(data + reqIdx, &id, sizeof(id));
 800cf14:	68fa      	ldr	r2, [r7, #12]
 800cf16:	6a3b      	ldr	r3, [r7, #32]
 800cf18:	4413      	add	r3, r2
 800cf1a:	697a      	ldr	r2, [r7, #20]
 800cf1c:	601a      	str	r2, [r3, #0]
      reqIdx += sizeof(uint32_t);
 800cf1e:	6a3b      	ldr	r3, [r7, #32]
 800cf20:	3304      	adds	r3, #4
 800cf22:	623b      	str	r3, [r7, #32]

      /* Store config value into stream */
      memcpy(data + reqIdx, CONF_PTR(id), sizeReg);
 800cf24:	68fa      	ldr	r2, [r7, #12]
 800cf26:	6a3b      	ldr	r3, [r7, #32]
 800cf28:	18d0      	adds	r0, r2, r3
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	0e1b      	lsrs	r3, r3, #24
 800cf2e:	4a13      	ldr	r2, [pc, #76]	@ (800cf7c <Config_FillStream+0xa8>)
 800cf30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800cf34:	697b      	ldr	r3, [r7, #20]
 800cf36:	0b1b      	lsrs	r3, r3, #12
 800cf38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cf3c:	4413      	add	r3, r2
 800cf3e:	69ba      	ldr	r2, [r7, #24]
 800cf40:	4619      	mov	r1, r3
 800cf42:	f007 fedd 	bl	8014d00 <memcpy>
      reqIdx += sizeReg;
 800cf46:	6a3a      	ldr	r2, [r7, #32]
 800cf48:	69bb      	ldr	r3, [r7, #24]
 800cf4a:	4413      	add	r3, r2
 800cf4c:	623b      	str	r3, [r7, #32]
 800cf4e:	e001      	b.n	800cf54 <Config_FillStream+0x80>
    }
    else
    {
      ret = STATUS_ERROR;
 800cf50:	2301      	movs	r3, #1
 800cf52:	84fb      	strh	r3, [r7, #38]	@ 0x26
  for (i = 0; i < sizeof(CONF_REG_FLASH)/sizeof(uint32_t); i++)
 800cf54:	69fb      	ldr	r3, [r7, #28]
 800cf56:	3301      	adds	r3, #1
 800cf58:	61fb      	str	r3, [r7, #28]
 800cf5a:	69fb      	ldr	r3, [r7, #28]
 800cf5c:	2b04      	cmp	r3, #4
 800cf5e:	d9c6      	bls.n	800ceee <Config_FillStream+0x1a>
    }
  }

  *length = reqIdx;
 800cf60:	68bb      	ldr	r3, [r7, #8]
 800cf62:	6a3a      	ldr	r2, [r7, #32]
 800cf64:	601a      	str	r2, [r3, #0]

  return ret;
 800cf66:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3728      	adds	r7, #40	@ 0x28
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	080150dc 	.word	0x080150dc
 800cf78:	08015030 	.word	0x08015030
 800cf7c:	08015074 	.word	0x08015074

0800cf80 <Control_Init>:
/* Private variables ---------------------------------------------------------*/
/* Public variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/

Status_t Control_Init(void) {
 800cf80:	b480      	push	{r7}
 800cf82:	b083      	sub	sp, #12
 800cf84:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800cf86:	2300      	movs	r3, #0
 800cf88:	80fb      	strh	r3, [r7, #6]

	return ret;
 800cf8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800cf8e:	4618      	mov	r0, r3
 800cf90:	370c      	adds	r7, #12
 800cf92:	46bd      	mov	sp, r7
 800cf94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf98:	4770      	bx	lr
	...

0800cf9c <Control_Handle>:

Status_t Control_Handle(void) {
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b082      	sub	sp, #8
 800cfa0:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	80fb      	strh	r3, [r7, #6]

	/* Handle Reset commands */
	if (conf.sys.command == CONTROL_RESET) {
 800cfa6:	4b53      	ldr	r3, [pc, #332]	@ (800d0f4 <Control_Handle+0x158>)
 800cfa8:	68db      	ldr	r3, [r3, #12]
 800cfaa:	f242 62ad 	movw	r2, #9901	@ 0x26ad
 800cfae:	4293      	cmp	r3, r2
 800cfb0:	d106      	bne.n	800cfc0 <Control_Handle+0x24>
		//Led_GreenOff();
		//Led_RedOff();
		System_Delay(1000);
 800cfb2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800cfb6:	f000 fcb9 	bl	800d92c <System_Delay>
		System_Reset();
 800cfba:	f000 fcc3 	bl	800d944 <System_Reset>
 800cfbe:	e032      	b.n	800d026 <Control_Handle+0x8a>
	}
	/* Handle factory reset command */
	else if (conf.sys.command == CONTROL_FACTORY) {
 800cfc0:	4b4c      	ldr	r3, [pc, #304]	@ (800d0f4 <Control_Handle+0x158>)
 800cfc2:	68db      	ldr	r3, [r3, #12]
 800cfc4:	f242 2261 	movw	r2, #8801	@ 0x2261
 800cfc8:	4293      	cmp	r3, r2
 800cfca:	d102      	bne.n	800cfd2 <Control_Handle+0x36>
		FlashApp_RequestFactorySettings();
 800cfcc:	f000 f92c 	bl	800d228 <FlashApp_RequestFactorySettings>
 800cfd0:	e029      	b.n	800d026 <Control_Handle+0x8a>
	} else if (conf.sys.command == CONTROL_WDG_LATCH) {
 800cfd2:	4b48      	ldr	r3, [pc, #288]	@ (800d0f4 <Control_Handle+0x158>)
 800cfd4:	68db      	ldr	r3, [r3, #12]
 800cfd6:	f241 527d 	movw	r2, #5501	@ 0x157d
 800cfda:	4293      	cmp	r3, r2
 800cfdc:	d104      	bne.n	800cfe8 <Control_Handle+0x4c>
		/* The delay below should cause IWDG to restart device */
		System_Delay(4000);
 800cfde:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800cfe2:	f000 fca3 	bl	800d92c <System_Delay>
 800cfe6:	e01e      	b.n	800d026 <Control_Handle+0x8a>
	}
	/* Handle set error command */
	else if (conf.sys.command > CONTROL_ERROR
 800cfe8:	4b42      	ldr	r3, [pc, #264]	@ (800d0f4 <Control_Handle+0x158>)
 800cfea:	68db      	ldr	r3, [r3, #12]
 800cfec:	f641 12c8 	movw	r2, #6600	@ 0x19c8
 800cff0:	4293      	cmp	r3, r2
 800cff2:	d90f      	bls.n	800d014 <Control_Handle+0x78>
			&& conf.sys.command < (CONTROL_ERROR + 100)) {
 800cff4:	4b3f      	ldr	r3, [pc, #252]	@ (800d0f4 <Control_Handle+0x158>)
 800cff6:	68db      	ldr	r3, [r3, #12]
 800cff8:	f641 222b 	movw	r2, #6699	@ 0x1a2b
 800cffc:	4293      	cmp	r3, r2
 800cffe:	d809      	bhi.n	800d014 <Control_Handle+0x78>
		cntrl.localError = conf.sys.command - CONTROL_ERROR;
 800d000:	4b3c      	ldr	r3, [pc, #240]	@ (800d0f4 <Control_Handle+0x158>)
 800d002:	68db      	ldr	r3, [r3, #12]
 800d004:	b29b      	uxth	r3, r3
 800d006:	f5a3 53ce 	sub.w	r3, r3, #6592	@ 0x19c0
 800d00a:	3b08      	subs	r3, #8
 800d00c:	b29a      	uxth	r2, r3
 800d00e:	4b3a      	ldr	r3, [pc, #232]	@ (800d0f8 <Control_Handle+0x15c>)
 800d010:	805a      	strh	r2, [r3, #2]
 800d012:	e008      	b.n	800d026 <Control_Handle+0x8a>
	}
	/* Handle clear error command */
	else if (conf.sys.command == CONTROL_ERROR) {
 800d014:	4b37      	ldr	r3, [pc, #220]	@ (800d0f4 <Control_Handle+0x158>)
 800d016:	68db      	ldr	r3, [r3, #12]
 800d018:	f641 12c8 	movw	r2, #6600	@ 0x19c8
 800d01c:	4293      	cmp	r3, r2
 800d01e:	d102      	bne.n	800d026 <Control_Handle+0x8a>
		cntrl.localError = 0;
 800d020:	4b35      	ldr	r3, [pc, #212]	@ (800d0f8 <Control_Handle+0x15c>)
 800d022:	2200      	movs	r2, #0
 800d024:	805a      	strh	r2, [r3, #2]
	}
	/* Testing mode disables setting of modbus address from DIP */
	if (conf.sys.command == CONTROL_TESTING) {
 800d026:	4b33      	ldr	r3, [pc, #204]	@ (800d0f4 <Control_Handle+0x158>)
 800d028:	68db      	ldr	r3, [r3, #12]
 800d02a:	f641 6215 	movw	r2, #7701	@ 0x1e15
 800d02e:	4293      	cmp	r3, r2
 800d030:	d106      	bne.n	800d040 <Control_Handle+0xa4>
		SET_BIT(conf.sys.status, STAT_BIT_TESTING);
 800d032:	4b30      	ldr	r3, [pc, #192]	@ (800d0f4 <Control_Handle+0x158>)
 800d034:	689b      	ldr	r3, [r3, #8]
 800d036:	f043 0302 	orr.w	r3, r3, #2
 800d03a:	4a2e      	ldr	r2, [pc, #184]	@ (800d0f4 <Control_Handle+0x158>)
 800d03c:	6093      	str	r3, [r2, #8]
 800d03e:	e00e      	b.n	800d05e <Control_Handle+0xc2>
	} else {
		CLEAR_BIT(conf.sys.status, STAT_BIT_TESTING);
 800d040:	4b2c      	ldr	r3, [pc, #176]	@ (800d0f4 <Control_Handle+0x158>)
 800d042:	689b      	ldr	r3, [r3, #8]
 800d044:	f023 0302 	bic.w	r3, r3, #2
 800d048:	4a2a      	ldr	r2, [pc, #168]	@ (800d0f4 <Control_Handle+0x158>)
 800d04a:	6093      	str	r3, [r2, #8]
		conf.com.mb_address = (conf.sys.io_input & 0x1F) + MODBUS_BASE_ADDRESS;
 800d04c:	4b29      	ldr	r3, [pc, #164]	@ (800d0f4 <Control_Handle+0x158>)
 800d04e:	8a9b      	ldrh	r3, [r3, #20]
 800d050:	f003 031f 	and.w	r3, r3, #31
 800d054:	b29b      	uxth	r3, r3
 800d056:	3320      	adds	r3, #32
 800d058:	b29a      	uxth	r2, r3
 800d05a:	4b26      	ldr	r3, [pc, #152]	@ (800d0f4 <Control_Handle+0x158>)
 800d05c:	879a      	strh	r2, [r3, #60]	@ 0x3c
	}

	/* Error flag of status register */
	if (cntrl.localError != 0 || (conf.sys.status & (0x300F0)) != 0) {
 800d05e:	4b26      	ldr	r3, [pc, #152]	@ (800d0f8 <Control_Handle+0x15c>)
 800d060:	885b      	ldrh	r3, [r3, #2]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d105      	bne.n	800d072 <Control_Handle+0xd6>
 800d066:	4b23      	ldr	r3, [pc, #140]	@ (800d0f4 <Control_Handle+0x158>)
 800d068:	689a      	ldr	r2, [r3, #8]
 800d06a:	4b24      	ldr	r3, [pc, #144]	@ (800d0fc <Control_Handle+0x160>)
 800d06c:	4013      	ands	r3, r2
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d006      	beq.n	800d080 <Control_Handle+0xe4>
		SET_BIT(conf.sys.status, STAT_BIT_ERROR);
 800d072:	4b20      	ldr	r3, [pc, #128]	@ (800d0f4 <Control_Handle+0x158>)
 800d074:	689b      	ldr	r3, [r3, #8]
 800d076:	f043 0301 	orr.w	r3, r3, #1
 800d07a:	4a1e      	ldr	r2, [pc, #120]	@ (800d0f4 <Control_Handle+0x158>)
 800d07c:	6093      	str	r3, [r2, #8]
 800d07e:	e005      	b.n	800d08c <Control_Handle+0xf0>
	} else {
		CLEAR_BIT(conf.sys.status, STAT_BIT_ERROR);
 800d080:	4b1c      	ldr	r3, [pc, #112]	@ (800d0f4 <Control_Handle+0x158>)
 800d082:	689b      	ldr	r3, [r3, #8]
 800d084:	f023 0301 	bic.w	r3, r3, #1
 800d088:	4a1a      	ldr	r2, [pc, #104]	@ (800d0f4 <Control_Handle+0x158>)
 800d08a:	6093      	str	r3, [r2, #8]
	}

	/* Led blinking according to status flag */
	if (cntrl.count % LED_PERIOD == 0) {
 800d08c:	4b1a      	ldr	r3, [pc, #104]	@ (800d0f8 <Control_Handle+0x15c>)
 800d08e:	6899      	ldr	r1, [r3, #8]
 800d090:	4b1b      	ldr	r3, [pc, #108]	@ (800d100 <Control_Handle+0x164>)
 800d092:	fba3 2301 	umull	r2, r3, r3, r1
 800d096:	091a      	lsrs	r2, r3, #4
 800d098:	4613      	mov	r3, r2
 800d09a:	009b      	lsls	r3, r3, #2
 800d09c:	4413      	add	r3, r2
 800d09e:	009b      	lsls	r3, r3, #2
 800d0a0:	1aca      	subs	r2, r1, r3
 800d0a2:	2a00      	cmp	r2, #0
 800d0a4:	d104      	bne.n	800d0b0 <Control_Handle+0x114>
		if (conf.sys.status & STAT_BIT_ERROR) {
 800d0a6:	4b13      	ldr	r3, [pc, #76]	@ (800d0f4 <Control_Handle+0x158>)
 800d0a8:	689b      	ldr	r3, [r3, #8]
 800d0aa:	f003 0301 	and.w	r3, r3, #1
 800d0ae:	2b00      	cmp	r3, #0
	} else if (cntrl.count % LED_PERIOD == LED_BLINK) {
		//Led_GreenOff();
		//Led_RedOff();
	}

	if (HAL_GetTick() > cntrl.prevTick) {
 800d0b0:	f002 fd54 	bl	800fb5c <HAL_GetTick>
 800d0b4:	4602      	mov	r2, r0
 800d0b6:	4b10      	ldr	r3, [pc, #64]	@ (800d0f8 <Control_Handle+0x15c>)
 800d0b8:	685b      	ldr	r3, [r3, #4]
 800d0ba:	429a      	cmp	r2, r3
 800d0bc:	d90a      	bls.n	800d0d4 <Control_Handle+0x138>
		cntrl.prevTick += 1000;
 800d0be:	4b0e      	ldr	r3, [pc, #56]	@ (800d0f8 <Control_Handle+0x15c>)
 800d0c0:	685b      	ldr	r3, [r3, #4]
 800d0c2:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800d0c6:	4a0c      	ldr	r2, [pc, #48]	@ (800d0f8 <Control_Handle+0x15c>)
 800d0c8:	6053      	str	r3, [r2, #4]
		conf.sys.uptime += 1;
 800d0ca:	4b0a      	ldr	r3, [pc, #40]	@ (800d0f4 <Control_Handle+0x158>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	3301      	adds	r3, #1
 800d0d0:	4a08      	ldr	r2, [pc, #32]	@ (800d0f4 <Control_Handle+0x158>)
 800d0d2:	6013      	str	r3, [r2, #0]
	}

	/* Store previous command */
	cntrl.prevCmd = conf.sys.command;
 800d0d4:	4b07      	ldr	r3, [pc, #28]	@ (800d0f4 <Control_Handle+0x158>)
 800d0d6:	68db      	ldr	r3, [r3, #12]
 800d0d8:	b29a      	uxth	r2, r3
 800d0da:	4b07      	ldr	r3, [pc, #28]	@ (800d0f8 <Control_Handle+0x15c>)
 800d0dc:	801a      	strh	r2, [r3, #0]
	cntrl.count++;
 800d0de:	4b06      	ldr	r3, [pc, #24]	@ (800d0f8 <Control_Handle+0x15c>)
 800d0e0:	689b      	ldr	r3, [r3, #8]
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	4a04      	ldr	r2, [pc, #16]	@ (800d0f8 <Control_Handle+0x15c>)
 800d0e6:	6093      	str	r3, [r2, #8]

	return ret;
 800d0e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3708      	adds	r7, #8
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}
 800d0f4:	20000538 	.word	0x20000538
 800d0f8:	200000e8 	.word	0x200000e8
 800d0fc:	000300f0 	.word	0x000300f0
 800d100:	cccccccd 	.word	0xcccccccd

0800d104 <FlashApp_Init>:
/* Private variables ---------------------------------------------------------*/
/* Public variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/

Status_t FlashApp_Init(void) {
 800d104:	b580      	push	{r7, lr}
 800d106:	b082      	sub	sp, #8
 800d108:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d10a:	2300      	movs	r3, #0
 800d10c:	80fb      	strh	r3, [r7, #6]

	/* Initialize flash configuration */
	FlashConf_Init();
 800d10e:	f000 f89d 	bl	800d24c <FlashConf_Init>

	/* Read configuration - first attempt */
	ret = FlashConf_Load();
 800d112:	f000 f8a9 	bl	800d268 <FlashConf_Load>
 800d116:	4603      	mov	r3, r0
 800d118:	80fb      	strh	r3, [r7, #6]

	if (ret == STATUS_OK) {
 800d11a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d003      	beq.n	800d12a <FlashApp_Init+0x26>
		/* We have configuration */
	} else {
		/* No success in reading configuration, we store the default values*/
		ret = FlashConf_Store();
 800d122:	f000 f8df 	bl	800d2e4 <FlashConf_Store>
 800d126:	4603      	mov	r3, r0
 800d128:	80fb      	strh	r3, [r7, #6]
	}

	/* FIXME: temporary disabled calibration */
//  Calib_Init();
	return ret;
 800d12a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d12e:	4618      	mov	r0, r3
 800d130:	3708      	adds	r7, #8
 800d132:	46bd      	mov	sp, r7
 800d134:	bd80      	pop	{r7, pc}
	...

0800d138 <FlashApp_Handle>:

Status_t FlashApp_Handle(void) {
 800d138:	b580      	push	{r7, lr}
 800d13a:	b082      	sub	sp, #8
 800d13c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d13e:	2300      	movs	r3, #0
 800d140:	80fb      	strh	r3, [r7, #6]

	/* Configuration requested, set dead time */
	if (flashApp.config) {
 800d142:	4b2b      	ldr	r3, [pc, #172]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d144:	781b      	ldrb	r3, [r3, #0]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d014      	beq.n	800d174 <FlashApp_Handle+0x3c>
		flashApp.config = 0;
 800d14a:	4b29      	ldr	r3, [pc, #164]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d14c:	2200      	movs	r2, #0
 800d14e:	701a      	strb	r2, [r3, #0]
		flashApp.tick = HAL_GetTick() + CONFIG_DEAD_TIME;
 800d150:	f002 fd04 	bl	800fb5c <HAL_GetTick>
 800d154:	4603      	mov	r3, r0
 800d156:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 800d15a:	4a25      	ldr	r2, [pc, #148]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d15c:	6053      	str	r3, [r2, #4]
		flashApp.tick = (flashApp.tick == 0) ? (UINT32_MAX) : (flashApp.tick);
 800d15e:	4b24      	ldr	r3, [pc, #144]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d160:	685b      	ldr	r3, [r3, #4]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d002      	beq.n	800d16c <FlashApp_Handle+0x34>
 800d166:	4b22      	ldr	r3, [pc, #136]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d168:	685b      	ldr	r3, [r3, #4]
 800d16a:	e001      	b.n	800d170 <FlashApp_Handle+0x38>
 800d16c:	f04f 33ff 	mov.w	r3, #4294967295
 800d170:	4a1f      	ldr	r2, [pc, #124]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d172:	6053      	str	r3, [r2, #4]
	}

	/* If factory reset was requested */
	if (flashApp.reset == FACTORY_CONFIG) {
 800d174:	4b1e      	ldr	r3, [pc, #120]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d176:	785b      	ldrb	r3, [r3, #1]
 800d178:	2b01      	cmp	r3, #1
 800d17a:	d114      	bne.n	800d1a6 <FlashApp_Handle+0x6e>
		/* Load default factory settings */
		RegMap_RestoreFactoryValues();
 800d17c:	f000 fb12 	bl	800d7a4 <RegMap_RestoreFactoryValues>

		/* Request immediate storage and reset */
		flashApp.reset = FACTORY_RESET;
 800d180:	4b1b      	ldr	r3, [pc, #108]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d182:	2202      	movs	r2, #2
 800d184:	705a      	strb	r2, [r3, #1]
		flashApp.tick = HAL_GetTick();
 800d186:	f002 fce9 	bl	800fb5c <HAL_GetTick>
 800d18a:	4603      	mov	r3, r0
 800d18c:	4a18      	ldr	r2, [pc, #96]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d18e:	6053      	str	r3, [r2, #4]
		flashApp.tick = (flashApp.tick == 0) ? (UINT32_MAX) : (flashApp.tick);
 800d190:	4b17      	ldr	r3, [pc, #92]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d192:	685b      	ldr	r3, [r3, #4]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d002      	beq.n	800d19e <FlashApp_Handle+0x66>
 800d198:	4b15      	ldr	r3, [pc, #84]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d19a:	685b      	ldr	r3, [r3, #4]
 800d19c:	e001      	b.n	800d1a2 <FlashApp_Handle+0x6a>
 800d19e:	f04f 33ff 	mov.w	r3, #4294967295
 800d1a2:	4a13      	ldr	r2, [pc, #76]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d1a4:	6053      	str	r3, [r2, #4]
	}

	/* Wait on tick expire */
	if (flashApp.tick != 0 && TICK_EXPIRED(flashApp.tick)) {
 800d1a6:	4b12      	ldr	r3, [pc, #72]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d1a8:	685b      	ldr	r3, [r3, #4]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d01a      	beq.n	800d1e4 <FlashApp_Handle+0xac>
 800d1ae:	f002 fcd5 	bl	800fb5c <HAL_GetTick>
 800d1b2:	4602      	mov	r2, r0
 800d1b4:	4b0e      	ldr	r3, [pc, #56]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d1b6:	685b      	ldr	r3, [r3, #4]
 800d1b8:	1ad3      	subs	r3, r2, r3
 800d1ba:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800d1be:	4293      	cmp	r3, r2
 800d1c0:	d210      	bcs.n	800d1e4 <FlashApp_Handle+0xac>
		/* Clear tick to prevent tick expire false events */
		flashApp.tick = 0;
 800d1c2:	4b0b      	ldr	r3, [pc, #44]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	605a      	str	r2, [r3, #4]

		/* Write non-volatile registers to external Flash */
		ret = FlashConf_Store();
 800d1c8:	f000 f88c 	bl	800d2e4 <FlashConf_Store>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	80fb      	strh	r3, [r7, #6]

		/* System reset */
		if (flashApp.reset == FACTORY_RESET) {
 800d1d0:	4b07      	ldr	r3, [pc, #28]	@ (800d1f0 <FlashApp_Handle+0xb8>)
 800d1d2:	785b      	ldrb	r3, [r3, #1]
 800d1d4:	2b02      	cmp	r3, #2
 800d1d6:	d105      	bne.n	800d1e4 <FlashApp_Handle+0xac>
			HAL_Delay(1000);
 800d1d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800d1dc:	f002 fcca 	bl	800fb74 <HAL_Delay>
			System_Reset();
 800d1e0:	f000 fbb0 	bl	800d944 <System_Reset>
		}
	}

	/* FIXME: temporary disabled calibration */
//  Calib_Write();
	return ret;
 800d1e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3708      	adds	r7, #8
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	bd80      	pop	{r7, pc}
 800d1f0:	200000f4 	.word	0x200000f4

0800d1f4 <FlashApp_RequestConfStorage>:
	HAL_Delay(100);

	return ret;
}

Status_t FlashApp_RequestConfStorage(void) {
 800d1f4:	b480      	push	{r7}
 800d1f6:	b083      	sub	sp, #12
 800d1f8:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	80fb      	strh	r3, [r7, #6]

	/* Do not store to flash in testing mode */
	if (!(conf.sys.status & STAT_BIT_TESTING)) {
 800d1fe:	4b08      	ldr	r3, [pc, #32]	@ (800d220 <FlashApp_RequestConfStorage+0x2c>)
 800d200:	689b      	ldr	r3, [r3, #8]
 800d202:	f003 0302 	and.w	r3, r3, #2
 800d206:	2b00      	cmp	r3, #0
 800d208:	d102      	bne.n	800d210 <FlashApp_RequestConfStorage+0x1c>
		flashApp.config = CONFIG_STORE;
 800d20a:	4b06      	ldr	r3, [pc, #24]	@ (800d224 <FlashApp_RequestConfStorage+0x30>)
 800d20c:	2201      	movs	r2, #1
 800d20e:	701a      	strb	r2, [r3, #0]
	}

	return ret;
 800d210:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d214:	4618      	mov	r0, r3
 800d216:	370c      	adds	r7, #12
 800d218:	46bd      	mov	sp, r7
 800d21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21e:	4770      	bx	lr
 800d220:	20000538 	.word	0x20000538
 800d224:	200000f4 	.word	0x200000f4

0800d228 <FlashApp_RequestFactorySettings>:

Status_t FlashApp_RequestFactorySettings(void) {
 800d228:	b480      	push	{r7}
 800d22a:	b083      	sub	sp, #12
 800d22c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d22e:	2300      	movs	r3, #0
 800d230:	80fb      	strh	r3, [r7, #6]

	flashApp.reset = FACTORY_CONFIG;
 800d232:	4b05      	ldr	r3, [pc, #20]	@ (800d248 <FlashApp_RequestFactorySettings+0x20>)
 800d234:	2201      	movs	r2, #1
 800d236:	705a      	strb	r2, [r3, #1]

	return ret;
 800d238:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	370c      	adds	r7, #12
 800d240:	46bd      	mov	sp, r7
 800d242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d246:	4770      	bx	lr
 800d248:	200000f4 	.word	0x200000f4

0800d24c <FlashConf_Init>:

Status_t FlashConf_EraseBlock(uint32_t address);

/* Functions -----------------------------------------------------------------*/

Status_t FlashConf_Init(void) {
 800d24c:	b480      	push	{r7}
 800d24e:	b083      	sub	sp, #12
 800d250:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d252:	2300      	movs	r3, #0
 800d254:	80fb      	strh	r3, [r7, #6]

	return ret;
 800d256:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	370c      	adds	r7, #12
 800d25e:	46bd      	mov	sp, r7
 800d260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d264:	4770      	bx	lr
	...

0800d268 <FlashConf_Load>:

Status_t FlashConf_Load(void) {
 800d268:	b580      	push	{r7, lr}
 800d26a:	b082      	sub	sp, #8
 800d26c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d26e:	2300      	movs	r3, #0
 800d270:	80fb      	strh	r3, [r7, #6]

	/* Read headers */
	ret = FlashConf_FindEntry();
 800d272:	f000 f87f 	bl	800d374 <FlashConf_FindEntry>
 800d276:	4603      	mov	r3, r0
 800d278:	80fb      	strh	r3, [r7, #6]

	if (ret == STATUS_OK) {
 800d27a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d11d      	bne.n	800d2be <FlashConf_Load+0x56>
		/* Read main configuration */
		ret = FlashConf_Read(flCo.configAddr);
 800d282:	4b15      	ldr	r3, [pc, #84]	@ (800d2d8 <FlashConf_Load+0x70>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	4618      	mov	r0, r3
 800d288:	f000 f9b2 	bl	800d5f0 <FlashConf_Read>
 800d28c:	4603      	mov	r3, r0
 800d28e:	80fb      	strh	r3, [r7, #6]

		if (ret == STATUS_ERROR) {
 800d290:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d294:	2b01      	cmp	r3, #1
 800d296:	d106      	bne.n	800d2a6 <FlashConf_Load+0x3e>
			/* Read backup configuration */
			ret = FlashConf_Read(flCo.backupAddr);
 800d298:	4b0f      	ldr	r3, [pc, #60]	@ (800d2d8 <FlashConf_Load+0x70>)
 800d29a:	685b      	ldr	r3, [r3, #4]
 800d29c:	4618      	mov	r0, r3
 800d29e:	f000 f9a7 	bl	800d5f0 <FlashConf_Read>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	80fb      	strh	r3, [r7, #6]
		}

		if (ret == STATUS_OK) {
 800d2a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d109      	bne.n	800d2c2 <FlashConf_Load+0x5a>
			/* Configuration have been read successfully */
			/* Parse and apply config data */
			Config_ReadStream(flCo.data.data,
					flCo.data.header.completeSize - sizeof(FlashConf_Header_t)
 800d2ae:	4b0a      	ldr	r3, [pc, #40]	@ (800d2d8 <FlashConf_Load+0x70>)
 800d2b0:	691b      	ldr	r3, [r3, #16]
			Config_ReadStream(flCo.data.data,
 800d2b2:	3b14      	subs	r3, #20
 800d2b4:	4619      	mov	r1, r3
 800d2b6:	4809      	ldr	r0, [pc, #36]	@ (800d2dc <FlashConf_Load+0x74>)
 800d2b8:	f7ff fda0 	bl	800cdfc <Config_ReadStream>
 800d2bc:	e001      	b.n	800d2c2 <FlashConf_Load+0x5a>
							- sizeof(FLASH_KEY));
		}
	} else {
		/* No configuration found */
		ret = STATUS_ERROR;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	80fb      	strh	r3, [r7, #6]
	}

	conf.dbg.writes_conf = flCo.data.header.writes;
 800d2c2:	4b05      	ldr	r3, [pc, #20]	@ (800d2d8 <FlashConf_Load+0x70>)
 800d2c4:	68db      	ldr	r3, [r3, #12]
 800d2c6:	4a06      	ldr	r2, [pc, #24]	@ (800d2e0 <FlashConf_Load+0x78>)
 800d2c8:	64d3      	str	r3, [r2, #76]	@ 0x4c

	return ret;
 800d2ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	3708      	adds	r7, #8
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	bd80      	pop	{r7, pc}
 800d2d6:	bf00      	nop
 800d2d8:	200000fc 	.word	0x200000fc
 800d2dc:	20000114 	.word	0x20000114
 800d2e0:	20000538 	.word	0x20000538

0800d2e4 <FlashConf_Store>:

Status_t FlashConf_Store(void) {
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b082      	sub	sp, #8
 800d2e8:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	80fb      	strh	r3, [r7, #6]
	uint32_t length = 0;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	603b      	str	r3, [r7, #0]

	/* Create config data to write*/
	ret = Config_FillStream(flCo.data.data, &length, FLASH_CONF_SIZE - 4);
 800d2f2:	463b      	mov	r3, r7
 800d2f4:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 800d2f8:	4619      	mov	r1, r3
 800d2fa:	481a      	ldr	r0, [pc, #104]	@ (800d364 <FlashConf_Store+0x80>)
 800d2fc:	f7ff fdea 	bl	800ced4 <Config_FillStream>
 800d300:	4603      	mov	r3, r0
 800d302:	80fb      	strh	r3, [r7, #6]

	memcpy(flCo.data.data + length, &FLASH_KEY, sizeof(FLASH_KEY));
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	4a17      	ldr	r2, [pc, #92]	@ (800d364 <FlashConf_Store+0x80>)
 800d308:	4413      	add	r3, r2
 800d30a:	4a17      	ldr	r2, [pc, #92]	@ (800d368 <FlashConf_Store+0x84>)
 800d30c:	601a      	str	r2, [r3, #0]

	flCo.data.header.completeSize = length + sizeof(FLASH_KEY)
			+ sizeof(FlashConf_Header_t);
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	3314      	adds	r3, #20
	flCo.data.header.completeSize = length + sizeof(FLASH_KEY)
 800d312:	4a16      	ldr	r2, [pc, #88]	@ (800d36c <FlashConf_Store+0x88>)
 800d314:	6113      	str	r3, [r2, #16]
	flCo.data.header.reserved = FLASH_KEY;
 800d316:	4a14      	ldr	r2, [pc, #80]	@ (800d368 <FlashConf_Store+0x84>)
 800d318:	4b14      	ldr	r3, [pc, #80]	@ (800d36c <FlashConf_Store+0x88>)
 800d31a:	615a      	str	r2, [r3, #20]

	/* Write config data into flash */
	ret += FlashConf_Write();
 800d31c:	f000 f9ac 	bl	800d678 <FlashConf_Write>
 800d320:	4603      	mov	r3, r0
 800d322:	b29a      	uxth	r2, r3
 800d324:	88fb      	ldrh	r3, [r7, #6]
 800d326:	4413      	add	r3, r2
 800d328:	b29b      	uxth	r3, r3
 800d32a:	80fb      	strh	r3, [r7, #6]

	conf.dbg.writes_conf = flCo.data.header.writes;
 800d32c:	4b0f      	ldr	r3, [pc, #60]	@ (800d36c <FlashConf_Store+0x88>)
 800d32e:	68db      	ldr	r3, [r3, #12]
 800d330:	4a0f      	ldr	r2, [pc, #60]	@ (800d370 <FlashConf_Store+0x8c>)
 800d332:	64d3      	str	r3, [r2, #76]	@ 0x4c

	if (ret == STATUS_OK) {
 800d334:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d106      	bne.n	800d34a <FlashConf_Store+0x66>
		CLEAR_BIT(conf.sys.status, STAT_BIT_CONFIG_FLASH);
 800d33c:	4b0c      	ldr	r3, [pc, #48]	@ (800d370 <FlashConf_Store+0x8c>)
 800d33e:	689b      	ldr	r3, [r3, #8]
 800d340:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d344:	4a0a      	ldr	r2, [pc, #40]	@ (800d370 <FlashConf_Store+0x8c>)
 800d346:	6093      	str	r3, [r2, #8]
 800d348:	e005      	b.n	800d356 <FlashConf_Store+0x72>
	} else {
		SET_BIT(conf.sys.status, STAT_BIT_CONFIG_FLASH);
 800d34a:	4b09      	ldr	r3, [pc, #36]	@ (800d370 <FlashConf_Store+0x8c>)
 800d34c:	689b      	ldr	r3, [r3, #8]
 800d34e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d352:	4a07      	ldr	r2, [pc, #28]	@ (800d370 <FlashConf_Store+0x8c>)
 800d354:	6093      	str	r3, [r2, #8]
	}

	return ret;
 800d356:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3708      	adds	r7, #8
 800d35e:	46bd      	mov	sp, r7
 800d360:	bd80      	pop	{r7, pc}
 800d362:	bf00      	nop
 800d364:	20000114 	.word	0x20000114
 800d368:	deadbeef 	.word	0xdeadbeef
 800d36c:	200000fc 	.word	0x200000fc
 800d370:	20000538 	.word	0x20000538

0800d374 <FlashConf_FindEntry>:
	return ret;
}

/* Private Functions ---------------------------------------------------------*/

Status_t FlashConf_FindEntry(void) {
 800d374:	b590      	push	{r4, r7, lr}
 800d376:	b085      	sub	sp, #20
 800d378:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d37a:	2300      	movs	r3, #0
 800d37c:	81fb      	strh	r3, [r7, #14]
	uint32_t lastHeaderFound = 0;
 800d37e:	2300      	movs	r3, #0
 800d380:	60bb      	str	r3, [r7, #8]
	uint32_t address;

	/* Initial values */
	flCo.data.header.addressNext = FLASH_CONF_ADDR_START;
 800d382:	4a8c      	ldr	r2, [pc, #560]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d384:	4b8c      	ldr	r3, [pc, #560]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d386:	609a      	str	r2, [r3, #8]
	flCo.data.header.writes = 1;
 800d388:	4b8b      	ldr	r3, [pc, #556]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d38a:	2201      	movs	r2, #1
 800d38c:	60da      	str	r2, [r3, #12]
	flCo.data.header.completeSize = sizeof(FlashConf_Header_t);
 800d38e:	4b8a      	ldr	r3, [pc, #552]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d390:	2210      	movs	r2, #16
 800d392:	611a      	str	r2, [r3, #16]
	flCo.data.header.reserved = sizeof(FlashConf_Header_t);
 800d394:	4b88      	ldr	r3, [pc, #544]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d396:	2210      	movs	r2, #16
 800d398:	615a      	str	r2, [r3, #20]
	flCo.invalidAddress = -1;
 800d39a:	4b87      	ldr	r3, [pc, #540]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d39c:	f04f 32ff 	mov.w	r2, #4294967295
 800d3a0:	f8c3 2438 	str.w	r2, [r3, #1080]	@ 0x438
	flCo.configAddr = FLASH_CONF_ADDR_START;
 800d3a4:	4a83      	ldr	r2, [pc, #524]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d3a6:	4b84      	ldr	r3, [pc, #528]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d3a8:	601a      	str	r2, [r3, #0]
	flCo.backupAddr = FLASH_CONF_ADDR_START;
 800d3aa:	4a82      	ldr	r2, [pc, #520]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d3ac:	4b82      	ldr	r3, [pc, #520]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d3ae:	605a      	str	r2, [r3, #4]

	address = FLASH_CONF_ADDR_START;
 800d3b0:	4b80      	ldr	r3, [pc, #512]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d3b2:	607b      	str	r3, [r7, #4]

	/* Find first sector with non-empty values*/
	while ((address < FLASH_CONF_ADDR_END) && (lastHeaderFound == 0)) {
 800d3b4:	e02c      	b.n	800d410 <FlashConf_FindEntry+0x9c>
		/* Read header into temp */
		memcpy(&flCo.tempHead, (uint8_t*) address, sizeof(FlashConf_Header_t));
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2210      	movs	r2, #16
 800d3ba:	4619      	mov	r1, r3
 800d3bc:	487f      	ldr	r0, [pc, #508]	@ (800d5bc <FlashConf_FindEntry+0x248>)
 800d3be:	f007 fc9f 	bl	8014d00 <memcpy>

		if (flCo.tempHead.addressNext == 0 && flCo.tempHead.completeSize == 0
 800d3c2:	4b7d      	ldr	r3, [pc, #500]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d3c4:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d114      	bne.n	800d3f6 <FlashConf_FindEntry+0x82>
 800d3cc:	4b7a      	ldr	r3, [pc, #488]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d3ce:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d10f      	bne.n	800d3f6 <FlashConf_FindEntry+0x82>
				&& flCo.tempHead.reserved != FLASH_KEY) {
 800d3d6:	4b78      	ldr	r3, [pc, #480]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d3d8:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 800d3dc:	4a78      	ldr	r2, [pc, #480]	@ (800d5c0 <FlashConf_FindEntry+0x24c>)
 800d3de:	4293      	cmp	r3, r2
 800d3e0:	d009      	beq.n	800d3f6 <FlashConf_FindEntry+0x82>
			/* We can erase sector of backup */
			ret = FlashConf_EraseBlock(address);
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	f000 f8f0 	bl	800d5c8 <FlashConf_EraseBlock>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	81fb      	strh	r3, [r7, #14]

			/* Jump to next sector */
			address += FLASH_MEM_BLOCK_SIZE;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d3f2:	607b      	str	r3, [r7, #4]
 800d3f4:	e00c      	b.n	800d410 <FlashConf_FindEntry+0x9c>
		} else if (flCo.tempHead.addressNext != FLASH_EMPTY_VALUE) {
 800d3f6:	4b70      	ldr	r3, [pc, #448]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d3f8:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d3fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d400:	d002      	beq.n	800d408 <FlashConf_FindEntry+0x94>
			/* We reached an empty value, so the previous value is final */
			lastHeaderFound = 1;
 800d402:	2301      	movs	r3, #1
 800d404:	60bb      	str	r3, [r7, #8]
 800d406:	e003      	b.n	800d410 <FlashConf_FindEntry+0x9c>
		} else {
			/* Jump to next sector */
			address += FLASH_MEM_BLOCK_SIZE;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d40e:	607b      	str	r3, [r7, #4]
	while ((address < FLASH_CONF_ADDR_END) && (lastHeaderFound == 0)) {
 800d410:	4a68      	ldr	r2, [pc, #416]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d412:	4b6c      	ldr	r3, [pc, #432]	@ (800d5c4 <FlashConf_FindEntry+0x250>)
 800d414:	4413      	add	r3, r2
 800d416:	687a      	ldr	r2, [r7, #4]
 800d418:	429a      	cmp	r2, r3
 800d41a:	d202      	bcs.n	800d422 <FlashConf_FindEntry+0xae>
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d0c9      	beq.n	800d3b6 <FlashConf_FindEntry+0x42>
		}
	}

	/* Nothing found in flash */
	if (address == FLASH_CONF_ADDR_END) {
 800d422:	4a64      	ldr	r2, [pc, #400]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d424:	4b67      	ldr	r3, [pc, #412]	@ (800d5c4 <FlashConf_FindEntry+0x250>)
 800d426:	4413      	add	r3, r2
 800d428:	687a      	ldr	r2, [r7, #4]
 800d42a:	429a      	cmp	r2, r3
 800d42c:	d102      	bne.n	800d434 <FlashConf_FindEntry+0xc0>
		ret = STATUS_ERROR;
 800d42e:	2301      	movs	r3, #1
 800d430:	81fb      	strh	r3, [r7, #14]
 800d432:	e0a2      	b.n	800d57a <FlashConf_FindEntry+0x206>
	} else {
		ret = STATUS_OK;
 800d434:	2300      	movs	r3, #0
 800d436:	81fb      	strh	r3, [r7, #14]
		lastHeaderFound = 0;
 800d438:	2300      	movs	r3, #0
 800d43a:	60bb      	str	r3, [r7, #8]

		/* Go through chain list until last non-empty value is found */
		while ((address < FLASH_CONF_ADDR_END) && (lastHeaderFound == 0)) {
 800d43c:	e093      	b.n	800d566 <FlashConf_FindEntry+0x1f2>
			/* Read header into temp */
			memcpy((uint8_t*) &flCo.tempHead, (uint8_t*) address,
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	2210      	movs	r2, #16
 800d442:	4619      	mov	r1, r3
 800d444:	485d      	ldr	r0, [pc, #372]	@ (800d5bc <FlashConf_FindEntry+0x248>)
 800d446:	f007 fc5b 	bl	8014d00 <memcpy>
					sizeof(FlashConf_Header_t));

			if (flCo.tempHead.addressNext == FLASH_EMPTY_VALUE) {
 800d44a:	4b5b      	ldr	r3, [pc, #364]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d44c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d450:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d454:	d12d      	bne.n	800d4b2 <FlashConf_FindEntry+0x13e>
				/* We reached an empty value, try to read next beginning of sector */

				/* This entry is the first */
				if (flCo.configAddr == FLASH_CONF_ADDR_START
 800d456:	4b58      	ldr	r3, [pc, #352]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	4a56      	ldr	r2, [pc, #344]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d10b      	bne.n	800d478 <FlashConf_FindEntry+0x104>
						&& flCo.backupAddr == FLASH_CONF_ADDR_START) {
 800d460:	4b55      	ldr	r3, [pc, #340]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d462:	685b      	ldr	r3, [r3, #4]
 800d464:	4a53      	ldr	r2, [pc, #332]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d466:	4293      	cmp	r3, r2
 800d468:	d106      	bne.n	800d478 <FlashConf_FindEntry+0x104>
					/* Try the last sector */
					address = FLASH_CONF_ADDR_END - FLASH_MEM_BLOCK_SIZE;
 800d46a:	4a56      	ldr	r2, [pc, #344]	@ (800d5c4 <FlashConf_FindEntry+0x250>)
 800d46c:	4b51      	ldr	r3, [pc, #324]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d46e:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 800d472:	4413      	add	r3, r2
 800d474:	607b      	str	r3, [r7, #4]
 800d476:	e016      	b.n	800d4a6 <FlashConf_FindEntry+0x132>
				}
				/* Jump to the beginning of sector */
				else if ((address % FLASH_MEM_BLOCK_SIZE)
						>= FLASH_MEM_BLOCK_SIZE / 2) // address & (FLASH_MEM_BLOCK_SIZE - 1) &&
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
				else if ((address % FLASH_MEM_BLOCK_SIZE)
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d011      	beq.n	800d4a6 <FlashConf_FindEntry+0x132>
								{
					address &= ~(FLASH_MEM_BLOCK_SIZE - 1);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d488:	f023 0307 	bic.w	r3, r3, #7
 800d48c:	607b      	str	r3, [r7, #4]
					address += (FLASH_MEM_BLOCK_SIZE);
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d494:	607b      	str	r3, [r7, #4]

					/* Wrap around the config space */
					if (address == FLASH_CONF_ADDR_END) {
 800d496:	4a47      	ldr	r2, [pc, #284]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d498:	4b4a      	ldr	r3, [pc, #296]	@ (800d5c4 <FlashConf_FindEntry+0x250>)
 800d49a:	4413      	add	r3, r2
 800d49c:	687a      	ldr	r2, [r7, #4]
 800d49e:	429a      	cmp	r2, r3
 800d4a0:	d101      	bne.n	800d4a6 <FlashConf_FindEntry+0x132>
						address = FLASH_CONF_ADDR_START;
 800d4a2:	4b44      	ldr	r3, [pc, #272]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d4a4:	607b      	str	r3, [r7, #4]
					}
				}

				/* Read header into temporary storage */
				memcpy((uint8_t*) &flCo.tempHead, (uint8_t*) address,
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	2210      	movs	r2, #16
 800d4aa:	4619      	mov	r1, r3
 800d4ac:	4843      	ldr	r0, [pc, #268]	@ (800d5bc <FlashConf_FindEntry+0x248>)
 800d4ae:	f007 fc27 	bl	8014d00 <memcpy>
						sizeof(FlashConf_Header_t));
			}

			/* Still empty value */
			if (flCo.tempHead.addressNext == FLASH_EMPTY_VALUE) {
 800d4b2:	4b41      	ldr	r3, [pc, #260]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d4b4:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d4b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4bc:	d102      	bne.n	800d4c4 <FlashConf_FindEntry+0x150>
				/* We reached an empty value, so the previous value is final */
				lastHeaderFound = 1;
 800d4be:	2301      	movs	r3, #1
 800d4c0:	60bb      	str	r3, [r7, #8]
 800d4c2:	e050      	b.n	800d566 <FlashConf_FindEntry+0x1f2>
			}
			/* Check next address on configuration boundaries and page beginning*/
			else if (flCo.tempHead.addressNext > FLASH_CONF_ADDR_END
 800d4c4:	4b3c      	ldr	r3, [pc, #240]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d4c6:	f8d3 2418 	ldr.w	r2, [r3, #1048]	@ 0x418
 800d4ca:	493a      	ldr	r1, [pc, #232]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d4cc:	4b3d      	ldr	r3, [pc, #244]	@ (800d5c4 <FlashConf_FindEntry+0x250>)
 800d4ce:	440b      	add	r3, r1
 800d4d0:	429a      	cmp	r2, r3
 800d4d2:	d806      	bhi.n	800d4e2 <FlashConf_FindEntry+0x16e>
					|| (flCo.tempHead.addressNext & (FLASH_MEM_PAGE_SIZE - 1))) {
 800d4d4:	4b38      	ldr	r3, [pc, #224]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d4d6:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d4da:	f003 030f 	and.w	r3, r3, #15
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d016      	beq.n	800d510 <FlashConf_FindEntry+0x19c>
				/* The next address is invalid */
				flCo.invalidAddress = address;
 800d4e2:	4a35      	ldr	r2, [pc, #212]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	f8c2 3438 	str.w	r3, [r2, #1080]	@ 0x438

				/* Maybe the erase has failed, try to peek into next sector */
				address &= ~(FLASH_MEM_BLOCK_SIZE - 1);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d4f0:	f023 0307 	bic.w	r3, r3, #7
 800d4f4:	607b      	str	r3, [r7, #4]
				address += (FLASH_MEM_BLOCK_SIZE);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d4fc:	607b      	str	r3, [r7, #4]
				/* Wrap around the config space */
				if (address == FLASH_CONF_ADDR_END) {
 800d4fe:	4a2d      	ldr	r2, [pc, #180]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d500:	4b30      	ldr	r3, [pc, #192]	@ (800d5c4 <FlashConf_FindEntry+0x250>)
 800d502:	4413      	add	r3, r2
 800d504:	687a      	ldr	r2, [r7, #4]
 800d506:	429a      	cmp	r2, r3
 800d508:	d12d      	bne.n	800d566 <FlashConf_FindEntry+0x1f2>
					address = FLASH_CONF_ADDR_START;
 800d50a:	4b2a      	ldr	r3, [pc, #168]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d50c:	607b      	str	r3, [r7, #4]
				if (address == FLASH_CONF_ADDR_END) {
 800d50e:	e02a      	b.n	800d566 <FlashConf_FindEntry+0x1f2>
				}
			} else {
				/* Store temp as new valid value */
				memcpy(&flCo.header, &flCo.tempHead,
 800d510:	4a29      	ldr	r2, [pc, #164]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d512:	4b29      	ldr	r3, [pc, #164]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d514:	f502 6485 	add.w	r4, r2, #1064	@ 0x428
 800d518:	f503 6383 	add.w	r3, r3, #1048	@ 0x418
 800d51c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d51e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
						sizeof(FlashConf_Header_t));

				/* Shift config pointers and find out if some sector is left useless */
				if ((flCo.backupAddr ^ flCo.configAddr)
 800d522:	4b25      	ldr	r3, [pc, #148]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d524:	685a      	ldr	r2, [r3, #4]
 800d526:	4b24      	ldr	r3, [pc, #144]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	4053      	eors	r3, r2
 800d52c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d530:	d30e      	bcc.n	800d550 <FlashConf_FindEntry+0x1dc>
						& ~(FLASH_MEM_BLOCK_SIZE - 1)
						&& (flCo.configAddr - flCo.backupAddr
 800d532:	4b21      	ldr	r3, [pc, #132]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d534:	681a      	ldr	r2, [r3, #0]
 800d536:	4b20      	ldr	r3, [pc, #128]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d538:	685b      	ldr	r3, [r3, #4]
 800d53a:	1ad3      	subs	r3, r2, r3
 800d53c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d540:	d206      	bcs.n	800d550 <FlashConf_FindEntry+0x1dc>
								< FLASH_MEM_BLOCK_SIZE)) {
					/* We can erase sector of backup */
					ret = FlashConf_EraseBlock(flCo.backupAddr);
 800d542:	4b1d      	ldr	r3, [pc, #116]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d544:	685b      	ldr	r3, [r3, #4]
 800d546:	4618      	mov	r0, r3
 800d548:	f000 f83e 	bl	800d5c8 <FlashConf_EraseBlock>
 800d54c:	4603      	mov	r3, r0
 800d54e:	81fb      	strh	r3, [r7, #14]
				}

				flCo.backupAddr = flCo.configAddr;
 800d550:	4b19      	ldr	r3, [pc, #100]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	4a18      	ldr	r2, [pc, #96]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d556:	6053      	str	r3, [r2, #4]
				flCo.configAddr = address;
 800d558:	4a17      	ldr	r2, [pc, #92]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	6013      	str	r3, [r2, #0]
				address = flCo.tempHead.addressNext;
 800d55e:	4b16      	ldr	r3, [pc, #88]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d560:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800d564:	607b      	str	r3, [r7, #4]
		while ((address < FLASH_CONF_ADDR_END) && (lastHeaderFound == 0)) {
 800d566:	4a13      	ldr	r2, [pc, #76]	@ (800d5b4 <FlashConf_FindEntry+0x240>)
 800d568:	4b16      	ldr	r3, [pc, #88]	@ (800d5c4 <FlashConf_FindEntry+0x250>)
 800d56a:	4413      	add	r3, r2
 800d56c:	687a      	ldr	r2, [r7, #4]
 800d56e:	429a      	cmp	r2, r3
 800d570:	d203      	bcs.n	800d57a <FlashConf_FindEntry+0x206>
 800d572:	68bb      	ldr	r3, [r7, #8]
 800d574:	2b00      	cmp	r3, #0
 800d576:	f43f af62 	beq.w	800d43e <FlashConf_FindEntry+0xca>
			}
		}
	}

	/* If invalid address was found and backup entry is in different sector, we can erase corrupted sector */
	if (flCo.invalidAddress != -1
 800d57a:	4b0f      	ldr	r3, [pc, #60]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d57c:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 800d580:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d584:	d010      	beq.n	800d5a8 <FlashConf_FindEntry+0x234>
			&& ((flCo.backupAddr ^ flCo.invalidAddress)
 800d586:	4b0c      	ldr	r3, [pc, #48]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d588:	685a      	ldr	r2, [r3, #4]
 800d58a:	4b0b      	ldr	r3, [pc, #44]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d58c:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 800d590:	4053      	eors	r3, r2
 800d592:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d596:	d307      	bcc.n	800d5a8 <FlashConf_FindEntry+0x234>
					& ~(FLASH_MEM_BLOCK_SIZE - 1)) != 0) {
		/* Erase the corrupted sector */
		ret = FlashConf_EraseBlock(flCo.invalidAddress);
 800d598:	4b07      	ldr	r3, [pc, #28]	@ (800d5b8 <FlashConf_FindEntry+0x244>)
 800d59a:	f8d3 3438 	ldr.w	r3, [r3, #1080]	@ 0x438
 800d59e:	4618      	mov	r0, r3
 800d5a0:	f000 f812 	bl	800d5c8 <FlashConf_EraseBlock>
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 800d5a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	3714      	adds	r7, #20
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	bd90      	pop	{r4, r7, pc}
 800d5b4:	08008000 	.word	0x08008000
 800d5b8:	200000fc 	.word	0x200000fc
 800d5bc:	20000514 	.word	0x20000514
 800d5c0:	deadbeef 	.word	0xdeadbeef
 800d5c4:	00004000 	.word	0x00004000

0800d5c8 <FlashConf_EraseBlock>:

Status_t FlashConf_EraseBlock(uint32_t address) {
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b084      	sub	sp, #16
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
	Status_t ret = STATUS_OK;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	81fb      	strh	r3, [r7, #14]

	ret = System_FlashErase(address, address + 1);
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	3301      	adds	r3, #1
 800d5d8:	4619      	mov	r1, r3
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f000 fa02 	bl	800d9e4 <System_FlashErase>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	81fb      	strh	r3, [r7, #14]

	return ret;
 800d5e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	3710      	adds	r7, #16
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bd80      	pop	{r7, pc}

0800d5f0 <FlashConf_Read>:

Status_t FlashConf_Read(uint32_t address) {
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b084      	sub	sp, #16
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
	Status_t ret = STATUS_OK;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	81fb      	strh	r3, [r7, #14]
	uint32_t lengthToRead;

	/* Read header */
	memcpy((uint8_t*) &flCo.data.header, (uint8_t*) address,
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2210      	movs	r2, #16
 800d600:	4619      	mov	r1, r3
 800d602:	4818      	ldr	r0, [pc, #96]	@ (800d664 <FlashConf_Read+0x74>)
 800d604:	f007 fb7c 	bl	8014d00 <memcpy>
			sizeof(FlashConf_Header_t));

	lengthToRead = flCo.data.header.completeSize - sizeof(FlashConf_Header_t);
 800d608:	4b17      	ldr	r3, [pc, #92]	@ (800d668 <FlashConf_Read+0x78>)
 800d60a:	691b      	ldr	r3, [r3, #16]
 800d60c:	3b10      	subs	r3, #16
 800d60e:	60bb      	str	r3, [r7, #8]
	SAT_UP(lengthToRead, FLASH_CONF_SIZE);
 800d610:	68bb      	ldr	r3, [r7, #8]
 800d612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d616:	bf28      	it	cs
 800d618:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 800d61c:	60bb      	str	r3, [r7, #8]

	/* Read the rest of configuration data */
	memcpy((uint8_t*) &flCo.data.data,
			(uint8_t*) address + sizeof(FlashConf_Header_t), lengthToRead);
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	3310      	adds	r3, #16
	memcpy((uint8_t*) &flCo.data.data,
 800d622:	68ba      	ldr	r2, [r7, #8]
 800d624:	4619      	mov	r1, r3
 800d626:	4811      	ldr	r0, [pc, #68]	@ (800d66c <FlashConf_Read+0x7c>)
 800d628:	f007 fb6a 	bl	8014d00 <memcpy>

	/* Consistency check at reserved field*/
	if (flCo.data.header.reserved != FLASH_KEY) {
 800d62c:	4b0e      	ldr	r3, [pc, #56]	@ (800d668 <FlashConf_Read+0x78>)
 800d62e:	695b      	ldr	r3, [r3, #20]
 800d630:	4a0f      	ldr	r2, [pc, #60]	@ (800d670 <FlashConf_Read+0x80>)
 800d632:	4293      	cmp	r3, r2
 800d634:	d001      	beq.n	800d63a <FlashConf_Read+0x4a>
		ret = STATUS_ERROR;
 800d636:	2301      	movs	r3, #1
 800d638:	81fb      	strh	r3, [r7, #14]
	}

	/* Check consistency at the end of stream */
	if (memcmp(
			flCo.data.data + flCo.data.header.completeSize
 800d63a:	4b0b      	ldr	r3, [pc, #44]	@ (800d668 <FlashConf_Read+0x78>)
 800d63c:	691b      	ldr	r3, [r3, #16]
					- sizeof(FlashConf_Header_t) - sizeof(FLASH_KEY),
 800d63e:	3b14      	subs	r3, #20
	if (memcmp(
 800d640:	4a0a      	ldr	r2, [pc, #40]	@ (800d66c <FlashConf_Read+0x7c>)
 800d642:	4413      	add	r3, r2
 800d644:	2204      	movs	r2, #4
 800d646:	490b      	ldr	r1, [pc, #44]	@ (800d674 <FlashConf_Read+0x84>)
 800d648:	4618      	mov	r0, r3
 800d64a:	f007 fb1d 	bl	8014c88 <memcmp>
 800d64e:	4603      	mov	r3, r0
 800d650:	2b00      	cmp	r3, #0
 800d652:	d001      	beq.n	800d658 <FlashConf_Read+0x68>
			&FLASH_KEY, sizeof(FLASH_KEY)) != 0) {
		ret = STATUS_ERROR;
 800d654:	2301      	movs	r3, #1
 800d656:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 800d658:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3710      	adds	r7, #16
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}
 800d664:	20000104 	.word	0x20000104
 800d668:	200000fc 	.word	0x200000fc
 800d66c:	20000114 	.word	0x20000114
 800d670:	deadbeef 	.word	0xdeadbeef
 800d674:	08015070 	.word	0x08015070

0800d678 <FlashConf_Write>:

Status_t FlashConf_Write(void) {
 800d678:	b580      	push	{r7, lr}
 800d67a:	b084      	sub	sp, #16
 800d67c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d67e:	2300      	movs	r3, #0
 800d680:	817b      	strh	r3, [r7, #10]
	uint32_t address = flCo.data.header.addressNext; // previous address next become current address
 800d682:	4b44      	ldr	r3, [pc, #272]	@ (800d794 <FlashConf_Write+0x11c>)
 800d684:	689b      	ldr	r3, [r3, #8]
 800d686:	60fb      	str	r3, [r7, #12]
	uint32_t endAddress = (address & ~(FLASH_MEM_BLOCK_SIZE - 1))
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d68e:	f023 0307 	bic.w	r3, r3, #7
 800d692:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d696:	607b      	str	r3, [r7, #4]
			+ FLASH_MEM_BLOCK_SIZE; // end addess of current sector

	/* Increment the writes counter */
	flCo.data.header.writes += 1;
 800d698:	4b3e      	ldr	r3, [pc, #248]	@ (800d794 <FlashConf_Write+0x11c>)
 800d69a:	68db      	ldr	r3, [r3, #12]
 800d69c:	3301      	adds	r3, #1
 800d69e:	4a3d      	ldr	r2, [pc, #244]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6a0:	60d3      	str	r3, [r2, #12]

	/* Compute the next address */
	flCo.data.header.addressNext += flCo.data.header.completeSize;
 800d6a2:	4b3c      	ldr	r3, [pc, #240]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6a4:	689a      	ldr	r2, [r3, #8]
 800d6a6:	4b3b      	ldr	r3, [pc, #236]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6a8:	691b      	ldr	r3, [r3, #16]
 800d6aa:	4413      	add	r3, r2
 800d6ac:	4a39      	ldr	r2, [pc, #228]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6ae:	6093      	str	r3, [r2, #8]
	/* Ceil up to whole pages */
	if (flCo.data.header.addressNext & (FLASH_MEM_PAGE_SIZE - 1)) {
 800d6b0:	4b38      	ldr	r3, [pc, #224]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6b2:	689b      	ldr	r3, [r3, #8]
 800d6b4:	f003 030f 	and.w	r3, r3, #15
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d00a      	beq.n	800d6d2 <FlashConf_Write+0x5a>
		flCo.data.header.addressNext &= ~(FLASH_MEM_PAGE_SIZE - 1);
 800d6bc:	4b35      	ldr	r3, [pc, #212]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6be:	689b      	ldr	r3, [r3, #8]
 800d6c0:	f023 030f 	bic.w	r3, r3, #15
 800d6c4:	4a33      	ldr	r2, [pc, #204]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6c6:	6093      	str	r3, [r2, #8]
		flCo.data.header.addressNext += (FLASH_MEM_PAGE_SIZE);
 800d6c8:	4b32      	ldr	r3, [pc, #200]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6ca:	689b      	ldr	r3, [r3, #8]
 800d6cc:	3310      	adds	r3, #16
 800d6ce:	4a31      	ldr	r2, [pc, #196]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6d0:	6093      	str	r3, [r2, #8]
	}

	if (flCo.data.header.addressNext == FLASH_CONF_ADDR_END) {
 800d6d2:	4b30      	ldr	r3, [pc, #192]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6d4:	689a      	ldr	r2, [r3, #8]
 800d6d6:	4930      	ldr	r1, [pc, #192]	@ (800d798 <FlashConf_Write+0x120>)
 800d6d8:	4b30      	ldr	r3, [pc, #192]	@ (800d79c <FlashConf_Write+0x124>)
 800d6da:	440b      	add	r3, r1
 800d6dc:	429a      	cmp	r2, r3
 800d6de:	d103      	bne.n	800d6e8 <FlashConf_Write+0x70>
		flCo.data.header.addressNext = FLASH_CONF_ADDR_START;
 800d6e0:	4a2d      	ldr	r2, [pc, #180]	@ (800d798 <FlashConf_Write+0x120>)
 800d6e2:	4b2c      	ldr	r3, [pc, #176]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6e4:	609a      	str	r2, [r3, #8]
 800d6e6:	e02e      	b.n	800d746 <FlashConf_Write+0xce>
	} else if (flCo.data.header.addressNext > endAddress) {
 800d6e8:	4b2a      	ldr	r3, [pc, #168]	@ (800d794 <FlashConf_Write+0x11c>)
 800d6ea:	689b      	ldr	r3, [r3, #8]
 800d6ec:	687a      	ldr	r2, [r7, #4]
 800d6ee:	429a      	cmp	r2, r3
 800d6f0:	d229      	bcs.n	800d746 <FlashConf_Write+0xce>
		/* Is this the last sector ? */
		if (endAddress == FLASH_CONF_ADDR_END) {
 800d6f2:	4a29      	ldr	r2, [pc, #164]	@ (800d798 <FlashConf_Write+0x120>)
 800d6f4:	4b29      	ldr	r3, [pc, #164]	@ (800d79c <FlashConf_Write+0x124>)
 800d6f6:	4413      	add	r3, r2
 800d6f8:	687a      	ldr	r2, [r7, #4]
 800d6fa:	429a      	cmp	r2, r3
 800d6fc:	d102      	bne.n	800d704 <FlashConf_Write+0x8c>
			/* Go to first sector */
			address = FLASH_CONF_ADDR_START;
 800d6fe:	4b26      	ldr	r3, [pc, #152]	@ (800d798 <FlashConf_Write+0x120>)
 800d700:	60fb      	str	r3, [r7, #12]
 800d702:	e003      	b.n	800d70c <FlashConf_Write+0x94>
		} else {
			/* Go to next sector */
			address += FLASH_MEM_BLOCK_SIZE;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d70a:	60fb      	str	r3, [r7, #12]
		}

		/* Reset the address pointer to the beginning of next sector */
		address = address & ~(FLASH_MEM_BLOCK_SIZE - 1);
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800d712:	f023 0307 	bic.w	r3, r3, #7
 800d716:	60fb      	str	r3, [r7, #12]
		/* Increment Next address pointer */
		flCo.data.header.addressNext = address + flCo.data.header.completeSize;
 800d718:	4b1e      	ldr	r3, [pc, #120]	@ (800d794 <FlashConf_Write+0x11c>)
 800d71a:	691a      	ldr	r2, [r3, #16]
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	4413      	add	r3, r2
 800d720:	4a1c      	ldr	r2, [pc, #112]	@ (800d794 <FlashConf_Write+0x11c>)
 800d722:	6093      	str	r3, [r2, #8]
		/* Ceil up to whole pages */
		if (flCo.data.header.addressNext & (FLASH_MEM_PAGE_SIZE - 1)) {
 800d724:	4b1b      	ldr	r3, [pc, #108]	@ (800d794 <FlashConf_Write+0x11c>)
 800d726:	689b      	ldr	r3, [r3, #8]
 800d728:	f003 030f 	and.w	r3, r3, #15
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d00a      	beq.n	800d746 <FlashConf_Write+0xce>
			flCo.data.header.addressNext &= ~(FLASH_MEM_PAGE_SIZE - 1);
 800d730:	4b18      	ldr	r3, [pc, #96]	@ (800d794 <FlashConf_Write+0x11c>)
 800d732:	689b      	ldr	r3, [r3, #8]
 800d734:	f023 030f 	bic.w	r3, r3, #15
 800d738:	4a16      	ldr	r2, [pc, #88]	@ (800d794 <FlashConf_Write+0x11c>)
 800d73a:	6093      	str	r3, [r2, #8]
			flCo.data.header.addressNext += (FLASH_MEM_PAGE_SIZE);
 800d73c:	4b15      	ldr	r3, [pc, #84]	@ (800d794 <FlashConf_Write+0x11c>)
 800d73e:	689b      	ldr	r3, [r3, #8]
 800d740:	3310      	adds	r3, #16
 800d742:	4a14      	ldr	r2, [pc, #80]	@ (800d794 <FlashConf_Write+0x11c>)
 800d744:	6093      	str	r3, [r2, #8]
		}
	}

	ret = System_FlashProgram(address, (uint8_t*) &flCo.data,
			((flCo.data.header.completeSize + 3) >> 2) * 4);
 800d746:	4b13      	ldr	r3, [pc, #76]	@ (800d794 <FlashConf_Write+0x11c>)
 800d748:	691b      	ldr	r3, [r3, #16]
 800d74a:	3303      	adds	r3, #3
 800d74c:	089b      	lsrs	r3, r3, #2
	ret = System_FlashProgram(address, (uint8_t*) &flCo.data,
 800d74e:	009b      	lsls	r3, r3, #2
 800d750:	461a      	mov	r2, r3
 800d752:	4913      	ldr	r1, [pc, #76]	@ (800d7a0 <FlashConf_Write+0x128>)
 800d754:	68f8      	ldr	r0, [r7, #12]
 800d756:	f000 f97f 	bl	800da58 <System_FlashProgram>
 800d75a:	4603      	mov	r3, r0
 800d75c:	817b      	strh	r3, [r7, #10]

	/* Shift config pointers and find out if some sector is left useless */
	if ((flCo.backupAddr ^ flCo.configAddr) & ~(FLASH_MEM_BLOCK_SIZE - 1)) {
 800d75e:	4b0d      	ldr	r3, [pc, #52]	@ (800d794 <FlashConf_Write+0x11c>)
 800d760:	685a      	ldr	r2, [r3, #4]
 800d762:	4b0c      	ldr	r3, [pc, #48]	@ (800d794 <FlashConf_Write+0x11c>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	4053      	eors	r3, r2
 800d768:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d76c:	d304      	bcc.n	800d778 <FlashConf_Write+0x100>
		/* We can erase sector of backup */
		FlashConf_EraseBlock(flCo.backupAddr);
 800d76e:	4b09      	ldr	r3, [pc, #36]	@ (800d794 <FlashConf_Write+0x11c>)
 800d770:	685b      	ldr	r3, [r3, #4]
 800d772:	4618      	mov	r0, r3
 800d774:	f7ff ff28 	bl	800d5c8 <FlashConf_EraseBlock>
	}

	flCo.backupAddr = flCo.configAddr;
 800d778:	4b06      	ldr	r3, [pc, #24]	@ (800d794 <FlashConf_Write+0x11c>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4a05      	ldr	r2, [pc, #20]	@ (800d794 <FlashConf_Write+0x11c>)
 800d77e:	6053      	str	r3, [r2, #4]
	flCo.configAddr = address;
 800d780:	4a04      	ldr	r2, [pc, #16]	@ (800d794 <FlashConf_Write+0x11c>)
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	6013      	str	r3, [r2, #0]

	return ret;
 800d786:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800d78a:	4618      	mov	r0, r3
 800d78c:	3710      	adds	r7, #16
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}
 800d792:	bf00      	nop
 800d794:	200000fc 	.word	0x200000fc
 800d798:	08008000 	.word	0x08008000
 800d79c:	00004000 	.word	0x00004000
 800d7a0:	20000104 	.word	0x20000104

0800d7a4 <RegMap_RestoreFactoryValues>:
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/


Status_t RegMap_RestoreFactoryValues(void)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b082      	sub	sp, #8
 800d7a8:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	80fb      	strh	r3, [r7, #6]
  //uint8_t *id = (uint8_t *)0x1FFF7A10;

  /* Copy firmware info */
  memcpy(&conf.firm, CONF_C_APPLICATION_OFFSET + (uint32_t)CONF_FW_INFO_OFFSET, sizeof(conf.firm));
 800d7ae:	4a1b      	ldr	r2, [pc, #108]	@ (800d81c <RegMap_RestoreFactoryValues+0x78>)
 800d7b0:	4b1b      	ldr	r3, [pc, #108]	@ (800d820 <RegMap_RestoreFactoryValues+0x7c>)
 800d7b2:	4413      	add	r3, r2
 800d7b4:	2210      	movs	r2, #16
 800d7b6:	4619      	mov	r1, r3
 800d7b8:	481a      	ldr	r0, [pc, #104]	@ (800d824 <RegMap_RestoreFactoryValues+0x80>)
 800d7ba:	f007 faa1 	bl	8014d00 <memcpy>

  /* Copy Hardware info */
  memcpy(&conf.fact, CONF_C_BOOTLOADER_OFFSET + (uint32_t)CONF_FW_INFO_OFFSET, sizeof(conf.fact));
 800d7be:	4a17      	ldr	r2, [pc, #92]	@ (800d81c <RegMap_RestoreFactoryValues+0x78>)
 800d7c0:	4b19      	ldr	r3, [pc, #100]	@ (800d828 <RegMap_RestoreFactoryValues+0x84>)
 800d7c2:	4413      	add	r3, r2
 800d7c4:	2210      	movs	r2, #16
 800d7c6:	4619      	mov	r1, r3
 800d7c8:	4818      	ldr	r0, [pc, #96]	@ (800d82c <RegMap_RestoreFactoryValues+0x88>)
 800d7ca:	f007 fa99 	bl	8014d00 <memcpy>

  CONF_INT(CONF_SYS_UPTIME)              = 0;
 800d7ce:	4b18      	ldr	r3, [pc, #96]	@ (800d830 <RegMap_RestoreFactoryValues+0x8c>)
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	601a      	str	r2, [r3, #0]
  CONF_INT(CONF_SYS_REGMAP_VERSION)      = 1001;
 800d7d4:	4b16      	ldr	r3, [pc, #88]	@ (800d830 <RegMap_RestoreFactoryValues+0x8c>)
 800d7d6:	3304      	adds	r3, #4
 800d7d8:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800d7dc:	601a      	str	r2, [r3, #0]
  CONF_BYTE(CONF_COM_MB_BAUD_RATE)       = 1;
 800d7de:	4b15      	ldr	r3, [pc, #84]	@ (800d834 <RegMap_RestoreFactoryValues+0x90>)
 800d7e0:	2201      	movs	r2, #1
 800d7e2:	701a      	strb	r2, [r3, #0]
  CONF_BYTE(CONF_COM_MB_PARITY)          = 1;
 800d7e4:	4b13      	ldr	r3, [pc, #76]	@ (800d834 <RegMap_RestoreFactoryValues+0x90>)
 800d7e6:	3301      	adds	r3, #1
 800d7e8:	2201      	movs	r2, #1
 800d7ea:	701a      	strb	r2, [r3, #0]
  CONF_BYTE(CONF_COM_MB_STOP_BITS)       = 0;
 800d7ec:	4b11      	ldr	r3, [pc, #68]	@ (800d834 <RegMap_RestoreFactoryValues+0x90>)
 800d7ee:	3302      	adds	r3, #2
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	701a      	strb	r2, [r3, #0]
  CONF_SHORT(CONF_COM_MB_ADDRESS)        = 32;
 800d7f4:	4b0f      	ldr	r3, [pc, #60]	@ (800d834 <RegMap_RestoreFactoryValues+0x90>)
 800d7f6:	3304      	adds	r3, #4
 800d7f8:	2220      	movs	r2, #32
 800d7fa:	801a      	strh	r2, [r3, #0]
  CONF_SHORT(CONF_COM_MB_TIMEOUT)        = 10;
 800d7fc:	4b0d      	ldr	r3, [pc, #52]	@ (800d834 <RegMap_RestoreFactoryValues+0x90>)
 800d7fe:	3308      	adds	r3, #8
 800d800:	220a      	movs	r2, #10
 800d802:	801a      	strh	r2, [r3, #0]
  CONF_SHORT(CONF_STPMEAS_NTC_BETA)      = 3977;
 800d804:	4b0c      	ldr	r3, [pc, #48]	@ (800d838 <RegMap_RestoreFactoryValues+0x94>)
 800d806:	3301      	adds	r3, #1
 800d808:	f640 7289 	movw	r2, #3977	@ 0xf89
 800d80c:	801a      	strh	r2, [r3, #0]


  return ret;
 800d80e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d812:	4618      	mov	r0, r3
 800d814:	3708      	adds	r7, #8
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}
 800d81a:	bf00      	nop
 800d81c:	00000200 	.word	0x00000200
 800d820:	0800c000 	.word	0x0800c000
 800d824:	20000560 	.word	0x20000560
 800d828:	08000000 	.word	0x08000000
 800d82c:	20000550 	.word	0x20000550
 800d830:	20000538 	.word	0x20000538
 800d834:	20000570 	.word	0x20000570
 800d838:	20000580 	.word	0x20000580

0800d83c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800d83c:	b480      	push	{r7}
 800d83e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800d840:	f3bf 8f4f 	dsb	sy
}
 800d844:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800d846:	4b06      	ldr	r3, [pc, #24]	@ (800d860 <__NVIC_SystemReset+0x24>)
 800d848:	68db      	ldr	r3, [r3, #12]
 800d84a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800d84e:	4904      	ldr	r1, [pc, #16]	@ (800d860 <__NVIC_SystemReset+0x24>)
 800d850:	4b04      	ldr	r3, [pc, #16]	@ (800d864 <__NVIC_SystemReset+0x28>)
 800d852:	4313      	orrs	r3, r2
 800d854:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800d856:	f3bf 8f4f 	dsb	sy
}
 800d85a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800d85c:	bf00      	nop
 800d85e:	e7fd      	b.n	800d85c <__NVIC_SystemReset+0x20>
 800d860:	e000ed00 	.word	0xe000ed00
 800d864:	05fa0004 	.word	0x05fa0004

0800d868 <System_CrcInit>:
//
//  /* Freeze IWDG in stop */
//  __HAL_RCC_DBGMCU_CLK_ENABLE();
//  __HAL_DBGMCU_FREEZE_IWDG();
//}
void System_CrcInit(void) {
 800d868:	b580      	push	{r7, lr}
 800d86a:	b082      	sub	sp, #8
 800d86c:	af00      	add	r7, sp, #0
	/* Initialize CRC unit */
	hcrc.Instance = CRC;
 800d86e:	4b12      	ldr	r3, [pc, #72]	@ (800d8b8 <System_CrcInit+0x50>)
 800d870:	4a12      	ldr	r2, [pc, #72]	@ (800d8bc <System_CrcInit+0x54>)
 800d872:	601a      	str	r2, [r3, #0]

	__HAL_RCC_CRC_CLK_ENABLE();
 800d874:	2300      	movs	r3, #0
 800d876:	607b      	str	r3, [r7, #4]
 800d878:	4b11      	ldr	r3, [pc, #68]	@ (800d8c0 <System_CrcInit+0x58>)
 800d87a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d87c:	4a10      	ldr	r2, [pc, #64]	@ (800d8c0 <System_CrcInit+0x58>)
 800d87e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d882:	6313      	str	r3, [r2, #48]	@ 0x30
 800d884:	4b0e      	ldr	r3, [pc, #56]	@ (800d8c0 <System_CrcInit+0x58>)
 800d886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d888:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d88c:	607b      	str	r3, [r7, #4]
 800d88e:	687b      	ldr	r3, [r7, #4]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 800d890:	4809      	ldr	r0, [pc, #36]	@ (800d8b8 <System_CrcInit+0x50>)
 800d892:	f002 ff1e 	bl	80106d2 <HAL_CRC_Init>
 800d896:	4603      	mov	r3, r0
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d001      	beq.n	800d8a0 <System_CrcInit+0x38>
		Error_Handler();
 800d89c:	f001 fded 	bl	800f47a <Error_Handler>
	}

	__HAL_CRC_DR_RESET(&hcrc);
 800d8a0:	4b05      	ldr	r3, [pc, #20]	@ (800d8b8 <System_CrcInit+0x50>)
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	689a      	ldr	r2, [r3, #8]
 800d8a6:	4b04      	ldr	r3, [pc, #16]	@ (800d8b8 <System_CrcInit+0x50>)
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	f042 0201 	orr.w	r2, r2, #1
 800d8ae:	609a      	str	r2, [r3, #8]
}
 800d8b0:	bf00      	nop
 800d8b2:	3708      	adds	r7, #8
 800d8b4:	46bd      	mov	sp, r7
 800d8b6:	bd80      	pop	{r7, pc}
 800d8b8:	200005d4 	.word	0x200005d4
 800d8bc:	40023000 	.word	0x40023000
 800d8c0:	40023800 	.word	0x40023800

0800d8c4 <System_InitWdg>:

uint32_t System_CrcAccumulate(uint32_t *data, uint32_t length) {
	return HAL_CRC_Accumulate(&hcrc, data, length);
}

Status_t System_InitWdg(void) {
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b082      	sub	sp, #8
 800d8c8:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	80fb      	strh	r3, [r7, #6]

	/* 32000 Hz / 32 = 1000 counts per second
	 * 3000 = 3 s */
	hiwdg.Instance = IWDG;
 800d8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800d904 <System_InitWdg+0x40>)
 800d8d0:	4a0d      	ldr	r2, [pc, #52]	@ (800d908 <System_InitWdg+0x44>)
 800d8d2:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800d8d4:	4b0b      	ldr	r3, [pc, #44]	@ (800d904 <System_InitWdg+0x40>)
 800d8d6:	2203      	movs	r2, #3
 800d8d8:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = 3000;
 800d8da:	4b0a      	ldr	r3, [pc, #40]	@ (800d904 <System_InitWdg+0x40>)
 800d8dc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800d8e0:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800d8e2:	4808      	ldr	r0, [pc, #32]	@ (800d904 <System_InitWdg+0x40>)
 800d8e4:	f004 f91c 	bl	8011b20 <HAL_IWDG_Init>
 800d8e8:	4603      	mov	r3, r0
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d001      	beq.n	800d8f2 <System_InitWdg+0x2e>
	{
		Error_Handler();
 800d8ee:	f001 fdc4 	bl	800f47a <Error_Handler>
	}
	System_ReloadWdg();
 800d8f2:	f000 f80b 	bl	800d90c <System_ReloadWdg>

	return ret;
 800d8f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	3708      	adds	r7, #8
 800d8fe:	46bd      	mov	sp, r7
 800d900:	bd80      	pop	{r7, pc}
 800d902:	bf00      	nop
 800d904:	200005dc 	.word	0x200005dc
 800d908:	40003000 	.word	0x40003000

0800d90c <System_ReloadWdg>:

Status_t System_ReloadWdg(void)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b082      	sub	sp, #8
 800d910:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800d912:	2300      	movs	r3, #0
 800d914:	80fb      	strh	r3, [r7, #6]

	HAL_IWDG_Refresh(&hiwdg);
 800d916:	4804      	ldr	r0, [pc, #16]	@ (800d928 <System_ReloadWdg+0x1c>)
 800d918:	f004 f946 	bl	8011ba8 <HAL_IWDG_Refresh>

	return ret;
 800d91c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800d920:	4618      	mov	r0, r3
 800d922:	3708      	adds	r7, #8
 800d924:	46bd      	mov	sp, r7
 800d926:	bd80      	pop	{r7, pc}
 800d928:	200005dc 	.word	0x200005dc

0800d92c <System_Delay>:

uint8_t System_Delay(uint32_t milliseconds) {
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b082      	sub	sp, #8
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
	HAL_Delay(milliseconds);
 800d934:	6878      	ldr	r0, [r7, #4]
 800d936:	f002 f91d 	bl	800fb74 <HAL_Delay>
	return 0;
 800d93a:	2300      	movs	r3, #0
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3708      	adds	r7, #8
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}

0800d944 <System_Reset>:

void System_Reset(void) {
 800d944:	b580      	push	{r7, lr}
 800d946:	af00      	add	r7, sp, #0
	NVIC_SystemReset();
 800d948:	f7ff ff78 	bl	800d83c <__NVIC_SystemReset>

0800d94c <GetSector>:
}

uint32_t GetSector(uint32_t Address) {
 800d94c:	b480      	push	{r7}
 800d94e:	b083      	sub	sp, #12
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]
	if (Address < 0x08004000)
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	4a1b      	ldr	r2, [pc, #108]	@ (800d9c4 <GetSector+0x78>)
 800d958:	4293      	cmp	r3, r2
 800d95a:	d201      	bcs.n	800d960 <GetSector+0x14>
		return FLASH_SECTOR_0;
 800d95c:	2300      	movs	r3, #0
 800d95e:	e02b      	b.n	800d9b8 <GetSector+0x6c>
	else if (Address < 0x08008000)
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	4a19      	ldr	r2, [pc, #100]	@ (800d9c8 <GetSector+0x7c>)
 800d964:	4293      	cmp	r3, r2
 800d966:	d201      	bcs.n	800d96c <GetSector+0x20>
		return FLASH_SECTOR_1;
 800d968:	2301      	movs	r3, #1
 800d96a:	e025      	b.n	800d9b8 <GetSector+0x6c>
	else if (Address < 0x0800C000)
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	4a17      	ldr	r2, [pc, #92]	@ (800d9cc <GetSector+0x80>)
 800d970:	4293      	cmp	r3, r2
 800d972:	d201      	bcs.n	800d978 <GetSector+0x2c>
		return FLASH_SECTOR_2;
 800d974:	2302      	movs	r3, #2
 800d976:	e01f      	b.n	800d9b8 <GetSector+0x6c>
	else if (Address < 0x08010000)
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	4a15      	ldr	r2, [pc, #84]	@ (800d9d0 <GetSector+0x84>)
 800d97c:	4293      	cmp	r3, r2
 800d97e:	d801      	bhi.n	800d984 <GetSector+0x38>
		return FLASH_SECTOR_3;
 800d980:	2303      	movs	r3, #3
 800d982:	e019      	b.n	800d9b8 <GetSector+0x6c>
	else if (Address < 0x08020000)
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	4a13      	ldr	r2, [pc, #76]	@ (800d9d4 <GetSector+0x88>)
 800d988:	4293      	cmp	r3, r2
 800d98a:	d801      	bhi.n	800d990 <GetSector+0x44>
		return FLASH_SECTOR_4;
 800d98c:	2304      	movs	r3, #4
 800d98e:	e013      	b.n	800d9b8 <GetSector+0x6c>
	else if (Address < 0x08040000)
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	4a11      	ldr	r2, [pc, #68]	@ (800d9d8 <GetSector+0x8c>)
 800d994:	4293      	cmp	r3, r2
 800d996:	d801      	bhi.n	800d99c <GetSector+0x50>
		return FLASH_SECTOR_5;
 800d998:	2305      	movs	r3, #5
 800d99a:	e00d      	b.n	800d9b8 <GetSector+0x6c>
	else if (Address < 0x08060000)
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	4a0f      	ldr	r2, [pc, #60]	@ (800d9dc <GetSector+0x90>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d801      	bhi.n	800d9a8 <GetSector+0x5c>
		return FLASH_SECTOR_6;
 800d9a4:	2306      	movs	r3, #6
 800d9a6:	e007      	b.n	800d9b8 <GetSector+0x6c>
	else if (Address < 0x08080000)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	4a0d      	ldr	r2, [pc, #52]	@ (800d9e0 <GetSector+0x94>)
 800d9ac:	4293      	cmp	r3, r2
 800d9ae:	d801      	bhi.n	800d9b4 <GetSector+0x68>
		return FLASH_SECTOR_7;
 800d9b0:	2307      	movs	r3, #7
 800d9b2:	e001      	b.n	800d9b8 <GetSector+0x6c>
	else
		return UINT32_MAX;
 800d9b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	370c      	adds	r7, #12
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr
 800d9c4:	08004000 	.word	0x08004000
 800d9c8:	08008000 	.word	0x08008000
 800d9cc:	0800c000 	.word	0x0800c000
 800d9d0:	0800ffff 	.word	0x0800ffff
 800d9d4:	0801ffff 	.word	0x0801ffff
 800d9d8:	0803ffff 	.word	0x0803ffff
 800d9dc:	0805ffff 	.word	0x0805ffff
 800d9e0:	0807ffff 	.word	0x0807ffff

0800d9e4 <System_FlashErase>:

Status_t System_FlashErase(uint32_t startAddress, uint32_t endAddress)
{
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	b08c      	sub	sp, #48	@ 0x30
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
 800d9ec:	6039      	str	r1, [r7, #0]
	Status_t ret = STATUS_OK;
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	FLASH_EraseInitTypeDef erase;
	uint32_t pageError;
	uint32_t startSector, endSector;

	/* Unlock Flash memory */
	ret = HAL_FLASH_Unlock();
 800d9f2:	f003 fadf 	bl	8010fb4 <HAL_FLASH_Unlock>
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	/* Erase the given flash pages */
	startSector = GetSector(startAddress);
 800d9fa:	6878      	ldr	r0, [r7, #4]
 800d9fc:	f7ff ffa6 	bl	800d94c <GetSector>
 800da00:	62b8      	str	r0, [r7, #40]	@ 0x28
	endSector = GetSector(endAddress);
 800da02:	6838      	ldr	r0, [r7, #0]
 800da04:	f7ff ffa2 	bl	800d94c <GetSector>
 800da08:	6278      	str	r0, [r7, #36]	@ 0x24
	if (startSector >= UINT32_MAX || endSector >= UINT32_MAX)
 800da0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da10:	d003      	beq.n	800da1a <System_FlashErase+0x36>
 800da12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da18:	d103      	bne.n	800da22 <System_FlashErase+0x3e>
	{
		HAL_FLASH_Lock();
 800da1a:	f003 faed 	bl	8010ff8 <HAL_FLASH_Lock>
		return HAL_ERROR;
 800da1e:	2301      	movs	r3, #1
 800da20:	e016      	b.n	800da50 <System_FlashErase+0x6c>
	}

	// Nastaven struktury pro vymazn
	erase.TypeErase = FLASH_TYPEERASE_SECTORS;  // Vymazn sektor
 800da22:	2300      	movs	r3, #0
 800da24:	613b      	str	r3, [r7, #16]
	erase.Sector = startSector;                 // Nastaven potenho sektoru
 800da26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da28:	61bb      	str	r3, [r7, #24]
	erase.NbSectors = (endSector - startSector) + 1; // Poet sektor k vymazn
 800da2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da2e:	1ad3      	subs	r3, r2, r3
 800da30:	3301      	adds	r3, #1
 800da32:	61fb      	str	r3, [r7, #28]

	// Vymazn Flash pamti
	ret = HAL_FLASHEx_Erase(&erase, &pageError);
 800da34:	f107 020c 	add.w	r2, r7, #12
 800da38:	f107 0310 	add.w	r3, r7, #16
 800da3c:	4611      	mov	r1, r2
 800da3e:	4618      	mov	r0, r3
 800da40:	f003 fc2a 	bl	8011298 <HAL_FLASHEx_Erase>
 800da44:	4603      	mov	r3, r0
 800da46:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	// Lock Flash memory po operaci
	HAL_FLASH_Lock();
 800da48:	f003 fad6 	bl	8010ff8 <HAL_FLASH_Lock>

	return ret;
 800da4c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
}
 800da50:	4618      	mov	r0, r3
 800da52:	3730      	adds	r7, #48	@ 0x30
 800da54:	46bd      	mov	sp, r7
 800da56:	bd80      	pop	{r7, pc}

0800da58 <System_FlashProgram>:

Status_t System_FlashProgram(uint32_t addressOffset, uint8_t *data,
		uint32_t length) {
 800da58:	b5b0      	push	{r4, r5, r7, lr}
 800da5a:	b088      	sub	sp, #32
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	60f8      	str	r0, [r7, #12]
 800da60:	60b9      	str	r1, [r7, #8]
 800da62:	607a      	str	r2, [r7, #4]
	Status_t ret = STATUS_OK;
 800da64:	2300      	movs	r3, #0
 800da66:	83fb      	strh	r3, [r7, #30]
	uint32_t bytesWritten = 0;
 800da68:	2300      	movs	r3, #0
 800da6a:	61bb      	str	r3, [r7, #24]
	uint32_t value;

	/* Unlock Flash memory */
	ret = HAL_FLASH_Unlock();
 800da6c:	f003 faa2 	bl	8010fb4 <HAL_FLASH_Unlock>
 800da70:	4603      	mov	r3, r0
 800da72:	83fb      	strh	r3, [r7, #30]

	/* Address and data length must be multiple of 4 */
	if (((uint32_t) addressOffset % 4) || (length % 4)) {
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f003 0303 	and.w	r3, r3, #3
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d104      	bne.n	800da88 <System_FlashProgram+0x30>
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	f003 0303 	and.w	r3, r3, #3
 800da84:	2b00      	cmp	r3, #0
 800da86:	d02a      	beq.n	800dade <System_FlashProgram+0x86>
		ret = STATUS_ERROR;
 800da88:	2301      	movs	r3, #1
 800da8a:	83fb      	strh	r3, [r7, #30]
	}

	while (ret == STATUS_OK && bytesWritten < length) {
 800da8c:	e027      	b.n	800dade <System_FlashProgram+0x86>
		/* Write a single word */
		value = data[0] + ((uint32_t) data[1] << 8) + ((uint32_t) data[2] << 16)
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	781b      	ldrb	r3, [r3, #0]
 800da92:	461a      	mov	r2, r3
 800da94:	68bb      	ldr	r3, [r7, #8]
 800da96:	3301      	adds	r3, #1
 800da98:	781b      	ldrb	r3, [r3, #0]
 800da9a:	021b      	lsls	r3, r3, #8
 800da9c:	441a      	add	r2, r3
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	3302      	adds	r3, #2
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	041b      	lsls	r3, r3, #16
 800daa6:	441a      	add	r2, r3
				+ ((uint32_t) data[3] << 24);
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	3303      	adds	r3, #3
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	061b      	lsls	r3, r3, #24
		value = data[0] + ((uint32_t) data[1] << 8) + ((uint32_t) data[2] << 16)
 800dab0:	4413      	add	r3, r2
 800dab2:	617b      	str	r3, [r7, #20]
		ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	2200      	movs	r2, #0
 800dab8:	461c      	mov	r4, r3
 800daba:	4615      	mov	r5, r2
 800dabc:	4622      	mov	r2, r4
 800dabe:	462b      	mov	r3, r5
 800dac0:	68f9      	ldr	r1, [r7, #12]
 800dac2:	2002      	movs	r0, #2
 800dac4:	f003 fa24 	bl	8010f10 <HAL_FLASH_Program>
 800dac8:	4603      	mov	r3, r0
 800daca:	83fb      	strh	r3, [r7, #30]
				(uint32_t) addressOffset, value);
		bytesWritten += 4;
 800dacc:	69bb      	ldr	r3, [r7, #24]
 800dace:	3304      	adds	r3, #4
 800dad0:	61bb      	str	r3, [r7, #24]
		addressOffset += 4;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	3304      	adds	r3, #4
 800dad6:	60fb      	str	r3, [r7, #12]
		data += 4;
 800dad8:	68bb      	ldr	r3, [r7, #8]
 800dada:	3304      	adds	r3, #4
 800dadc:	60bb      	str	r3, [r7, #8]
	while (ret == STATUS_OK && bytesWritten < length) {
 800dade:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d103      	bne.n	800daee <System_FlashProgram+0x96>
 800dae6:	69ba      	ldr	r2, [r7, #24]
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	429a      	cmp	r2, r3
 800daec:	d3cf      	bcc.n	800da8e <System_FlashProgram+0x36>
	}

	/* Lock Flash memory */
	HAL_FLASH_Lock();
 800daee:	f003 fa83 	bl	8010ff8 <HAL_FLASH_Lock>

	return ret;
 800daf2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3720      	adds	r7, #32
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800db00 <System_RemapApplicationVector>:
	}

	return ret;
}

void System_RemapApplicationVector(void) {
 800db00:	b480      	push	{r7}
 800db02:	b085      	sub	sp, #20
 800db04:	af00      	add	r7, sp, #0
	volatile uint32_t *VectorTable = (volatile uint32_t*) 0x20000000;
 800db06:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800db0a:	60bb      	str	r3, [r7, #8]

	/* Copy reset vector from flash into RAM */
	for (int i = 0; i < 48; i++) {
 800db0c:	2300      	movs	r3, #0
 800db0e:	60fb      	str	r3, [r7, #12]
 800db10:	e00e      	b.n	800db30 <System_RemapApplicationVector+0x30>
		VectorTable[i] =
				*(volatile uint32_t*) ((uint32_t) CONF_C_APPLICATION_OFFSET
						+ (i << 2));
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	009b      	lsls	r3, r3, #2
 800db16:	461a      	mov	r2, r3
				*(volatile uint32_t*) ((uint32_t) CONF_C_APPLICATION_OFFSET
 800db18:	4b3c      	ldr	r3, [pc, #240]	@ (800dc0c <System_RemapApplicationVector+0x10c>)
						+ (i << 2));
 800db1a:	4413      	add	r3, r2
				*(volatile uint32_t*) ((uint32_t) CONF_C_APPLICATION_OFFSET
 800db1c:	4619      	mov	r1, r3
		VectorTable[i] =
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	009b      	lsls	r3, r3, #2
 800db22:	68ba      	ldr	r2, [r7, #8]
 800db24:	4413      	add	r3, r2
				*(volatile uint32_t*) ((uint32_t) CONF_C_APPLICATION_OFFSET
 800db26:	680a      	ldr	r2, [r1, #0]
		VectorTable[i] =
 800db28:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 48; i++) {
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	3301      	adds	r3, #1
 800db2e:	60fb      	str	r3, [r7, #12]
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	2b2f      	cmp	r3, #47	@ 0x2f
 800db34:	dded      	ble.n	800db12 <System_RemapApplicationVector+0x12>
	}

	/* Remap vector from flash into RAM */
	//__HAL_RCC_AHB_FORCE_RESET();
	__HAL_RCC_GPIOA_FORCE_RESET();
 800db36:	4b36      	ldr	r3, [pc, #216]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db38:	691b      	ldr	r3, [r3, #16]
 800db3a:	4a35      	ldr	r2, [pc, #212]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db3c:	f043 0301 	orr.w	r3, r3, #1
 800db40:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOB_FORCE_RESET();
 800db42:	4b33      	ldr	r3, [pc, #204]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db44:	691b      	ldr	r3, [r3, #16]
 800db46:	4a32      	ldr	r2, [pc, #200]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db48:	f043 0302 	orr.w	r3, r3, #2
 800db4c:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOC_FORCE_RESET();
 800db4e:	4b30      	ldr	r3, [pc, #192]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db50:	691b      	ldr	r3, [r3, #16]
 800db52:	4a2f      	ldr	r2, [pc, #188]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db54:	f043 0304 	orr.w	r3, r3, #4
 800db58:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOH_FORCE_RESET();
 800db5a:	4b2d      	ldr	r3, [pc, #180]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db5c:	691b      	ldr	r3, [r3, #16]
 800db5e:	4a2c      	ldr	r2, [pc, #176]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db64:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA1_FORCE_RESET();
 800db66:	4b2a      	ldr	r3, [pc, #168]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db68:	691b      	ldr	r3, [r3, #16]
 800db6a:	4a29      	ldr	r2, [pc, #164]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800db70:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2_FORCE_RESET();
 800db72:	4b27      	ldr	r3, [pc, #156]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db74:	691b      	ldr	r3, [r3, #16]
 800db76:	4a26      	ldr	r2, [pc, #152]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800db7c:	6113      	str	r3, [r2, #16]

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800db7e:	2300      	movs	r3, #0
 800db80:	607b      	str	r3, [r7, #4]
 800db82:	4b23      	ldr	r3, [pc, #140]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db86:	4a22      	ldr	r2, [pc, #136]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800db8c:	6453      	str	r3, [r2, #68]	@ 0x44
 800db8e:	4b20      	ldr	r3, [pc, #128]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800db96:	607b      	str	r3, [r7, #4]
 800db98:	687b      	ldr	r3, [r7, #4]
	//__HAL_RCC_AHB_RELEASE_RESET();
	__HAL_RCC_AHB1_RELEASE_RESET();
 800db9a:	4b1d      	ldr	r3, [pc, #116]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800db9c:	2200      	movs	r2, #0
 800db9e:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOA_RELEASE_RESET();
 800dba0:	4b1b      	ldr	r3, [pc, #108]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dba2:	691b      	ldr	r3, [r3, #16]
 800dba4:	4a1a      	ldr	r2, [pc, #104]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dba6:	f023 0301 	bic.w	r3, r3, #1
 800dbaa:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOB_RELEASE_RESET();
 800dbac:	4b18      	ldr	r3, [pc, #96]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbae:	691b      	ldr	r3, [r3, #16]
 800dbb0:	4a17      	ldr	r2, [pc, #92]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbb2:	f023 0302 	bic.w	r3, r3, #2
 800dbb6:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOC_RELEASE_RESET();
 800dbb8:	4b15      	ldr	r3, [pc, #84]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbba:	691b      	ldr	r3, [r3, #16]
 800dbbc:	4a14      	ldr	r2, [pc, #80]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbbe:	f023 0304 	bic.w	r3, r3, #4
 800dbc2:	6113      	str	r3, [r2, #16]
	__HAL_RCC_GPIOH_RELEASE_RESET();
 800dbc4:	4b12      	ldr	r3, [pc, #72]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbc6:	691b      	ldr	r3, [r3, #16]
 800dbc8:	4a11      	ldr	r2, [pc, #68]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dbce:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA1_RELEASE_RESET();
 800dbd0:	4b0f      	ldr	r3, [pc, #60]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbd2:	691b      	ldr	r3, [r3, #16]
 800dbd4:	4a0e      	ldr	r2, [pc, #56]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbd6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800dbda:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2_RELEASE_RESET();
 800dbdc:	4b0c      	ldr	r3, [pc, #48]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbde:	691b      	ldr	r3, [r3, #16]
 800dbe0:	4a0b      	ldr	r2, [pc, #44]	@ (800dc10 <System_RemapApplicationVector+0x110>)
 800dbe2:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800dbe6:	6113      	str	r3, [r2, #16]

	__HAL_SYSCFG_REMAPMEMORY_SRAM();
 800dbe8:	4b0a      	ldr	r3, [pc, #40]	@ (800dc14 <System_RemapApplicationVector+0x114>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	4a09      	ldr	r2, [pc, #36]	@ (800dc14 <System_RemapApplicationVector+0x114>)
 800dbee:	f023 0307 	bic.w	r3, r3, #7
 800dbf2:	6013      	str	r3, [r2, #0]
 800dbf4:	4b07      	ldr	r3, [pc, #28]	@ (800dc14 <System_RemapApplicationVector+0x114>)
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	4a06      	ldr	r2, [pc, #24]	@ (800dc14 <System_RemapApplicationVector+0x114>)
 800dbfa:	f043 0303 	orr.w	r3, r3, #3
 800dbfe:	6013      	str	r3, [r2, #0]
}
 800dc00:	bf00      	nop
 800dc02:	3714      	adds	r7, #20
 800dc04:	46bd      	mov	sp, r7
 800dc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0a:	4770      	bx	lr
 800dc0c:	0800c000 	.word	0x0800c000
 800dc10:	40023800 	.word	0x40023800
 800dc14:	40013800 	.word	0x40013800

0800dc18 <MbRtu_ReadInputRegCallback>:
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/


Status_t MbRtu_ReadInputRegCallback(uint16_t address, uint16_t *value)
{
 800dc18:	b480      	push	{r7}
 800dc1a:	b087      	sub	sp, #28
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	4603      	mov	r3, r0
 800dc20:	6039      	str	r1, [r7, #0]
 800dc22:	80fb      	strh	r3, [r7, #6]
  Status_t ret = STATUS_OK;
 800dc24:	2300      	movs	r3, #0
 800dc26:	82fb      	strh	r3, [r7, #22]

  UNUSED(mb);

  switch (address)
 800dc28:	88fb      	ldrh	r3, [r7, #6]
 800dc2a:	2b18      	cmp	r3, #24
 800dc2c:	f200 80cb 	bhi.w	800ddc6 <MbRtu_ReadInputRegCallback+0x1ae>
 800dc30:	a201      	add	r2, pc, #4	@ (adr r2, 800dc38 <MbRtu_ReadInputRegCallback+0x20>)
 800dc32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc36:	bf00      	nop
 800dc38:	0800dc9d 	.word	0x0800dc9d
 800dc3c:	0800dca9 	.word	0x0800dca9
 800dc40:	0800dcb5 	.word	0x0800dcb5
 800dc44:	0800dcc1 	.word	0x0800dcc1
 800dc48:	0800dccd 	.word	0x0800dccd
 800dc4c:	0800dcd9 	.word	0x0800dcd9
 800dc50:	0800dce5 	.word	0x0800dce5
 800dc54:	0800dcef 	.word	0x0800dcef
 800dc58:	0800dcfb 	.word	0x0800dcfb
 800dc5c:	0800dd07 	.word	0x0800dd07
 800dc60:	0800dd13 	.word	0x0800dd13
 800dc64:	0800dd1f 	.word	0x0800dd1f
 800dc68:	0800dd2b 	.word	0x0800dd2b
 800dc6c:	0800dd37 	.word	0x0800dd37
 800dc70:	0800dd43 	.word	0x0800dd43
 800dc74:	0800dd4f 	.word	0x0800dd4f
 800dc78:	0800dd5b 	.word	0x0800dd5b
 800dc7c:	0800dd67 	.word	0x0800dd67
 800dc80:	0800dd73 	.word	0x0800dd73
 800dc84:	0800dd7f 	.word	0x0800dd7f
 800dc88:	0800dd8b 	.word	0x0800dd8b
 800dc8c:	0800dd97 	.word	0x0800dd97
 800dc90:	0800dda3 	.word	0x0800dda3
 800dc94:	0800ddaf 	.word	0x0800ddaf
 800dc98:	0800ddbb 	.word	0x0800ddbb
  {

    case MB_INPUT_SYS_UPTIME_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_UPTIME) + 0);
 800dc9c:	4b56      	ldr	r3, [pc, #344]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	881a      	ldrh	r2, [r3, #0]
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	801a      	strh	r2, [r3, #0]
      break;
 800dca6:	e095      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_UPTIME_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_UPTIME) + 1);
 800dca8:	4b53      	ldr	r3, [pc, #332]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	885a      	ldrh	r2, [r3, #2]
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	801a      	strh	r2, [r3, #0]
      break;
 800dcb2:	e08f      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_REGMAP_VERSION_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_REGMAP_VERSION) + 0);
 800dcb4:	4b50      	ldr	r3, [pc, #320]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	889a      	ldrh	r2, [r3, #4]
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	801a      	strh	r2, [r3, #0]
      break;
 800dcbe:	e089      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_REGMAP_VERSION_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_REGMAP_VERSION) + 1);
 800dcc0:	4b4d      	ldr	r3, [pc, #308]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	88da      	ldrh	r2, [r3, #6]
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	801a      	strh	r2, [r3, #0]
      break;
 800dcca:	e083      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_STATUS_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_STATUS) + 0);
 800dccc:	4b4a      	ldr	r3, [pc, #296]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	891a      	ldrh	r2, [r3, #8]
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	801a      	strh	r2, [r3, #0]
      break;
 800dcd6:	e07d      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_STATUS_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_STATUS) + 1);
 800dcd8:	4b47      	ldr	r3, [pc, #284]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	895a      	ldrh	r2, [r3, #10]
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	801a      	strh	r2, [r3, #0]
      break;
 800dce2:	e077      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_SYS_IO_INPUT:
      *value = conf.sys.io_input;
 800dce4:	4b45      	ldr	r3, [pc, #276]	@ (800ddfc <MbRtu_ReadInputRegCallback+0x1e4>)
 800dce6:	8a9a      	ldrh	r2, [r3, #20]
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	801a      	strh	r2, [r3, #0]
      break;
 800dcec:	e072      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_SERIAL_NUMBER_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_SERIAL_NUMBER) + 0);
 800dcee:	4b42      	ldr	r3, [pc, #264]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dcf0:	685b      	ldr	r3, [r3, #4]
 800dcf2:	881a      	ldrh	r2, [r3, #0]
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	801a      	strh	r2, [r3, #0]
      break;
 800dcf8:	e06c      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_SERIAL_NUMBER_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_SERIAL_NUMBER) + 1);
 800dcfa:	4b3f      	ldr	r3, [pc, #252]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dcfc:	685b      	ldr	r3, [r3, #4]
 800dcfe:	885a      	ldrh	r2, [r3, #2]
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	801a      	strh	r2, [r3, #0]
      break;
 800dd04:	e066      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_DEVICE_ID_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_DEVICE_ID) + 0);
 800dd06:	4b3c      	ldr	r3, [pc, #240]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	889a      	ldrh	r2, [r3, #4]
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	801a      	strh	r2, [r3, #0]
      break;
 800dd10:	e060      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_DEVICE_ID_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_DEVICE_ID) + 1);
 800dd12:	4b39      	ldr	r3, [pc, #228]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd14:	685b      	ldr	r3, [r3, #4]
 800dd16:	88da      	ldrh	r2, [r3, #6]
 800dd18:	683b      	ldr	r3, [r7, #0]
 800dd1a:	801a      	strh	r2, [r3, #0]
      break;
 800dd1c:	e05a      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_HW_REVISION_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_HW_REVISION) + 0);
 800dd1e:	4b36      	ldr	r3, [pc, #216]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd20:	685b      	ldr	r3, [r3, #4]
 800dd22:	891a      	ldrh	r2, [r3, #8]
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	801a      	strh	r2, [r3, #0]
      break;
 800dd28:	e054      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_HW_REVISION_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_HW_REVISION) + 1);
 800dd2a:	4b33      	ldr	r3, [pc, #204]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd2c:	685b      	ldr	r3, [r3, #4]
 800dd2e:	895a      	ldrh	r2, [r3, #10]
 800dd30:	683b      	ldr	r3, [r7, #0]
 800dd32:	801a      	strh	r2, [r3, #0]
      break;
 800dd34:	e04e      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_BOOT_REVISION_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_BOOT_REVISION) + 0);
 800dd36:	4b30      	ldr	r3, [pc, #192]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd38:	685b      	ldr	r3, [r3, #4]
 800dd3a:	899a      	ldrh	r2, [r3, #12]
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	801a      	strh	r2, [r3, #0]
      break;
 800dd40:	e048      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FACT_BOOT_REVISION_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FACT_BOOT_REVISION) + 1);
 800dd42:	4b2d      	ldr	r3, [pc, #180]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd44:	685b      	ldr	r3, [r3, #4]
 800dd46:	89da      	ldrh	r2, [r3, #14]
 800dd48:	683b      	ldr	r3, [r7, #0]
 800dd4a:	801a      	strh	r2, [r3, #0]
      break;
 800dd4c:	e042      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_REVISION_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_REVISION) + 0);
 800dd4e:	4b2a      	ldr	r3, [pc, #168]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd50:	689b      	ldr	r3, [r3, #8]
 800dd52:	881a      	ldrh	r2, [r3, #0]
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	801a      	strh	r2, [r3, #0]
      break;
 800dd58:	e03c      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_REVISION_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_REVISION) + 1);
 800dd5a:	4b27      	ldr	r3, [pc, #156]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd5c:	689b      	ldr	r3, [r3, #8]
 800dd5e:	885a      	ldrh	r2, [r3, #2]
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	801a      	strh	r2, [r3, #0]
      break;
 800dd64:	e036      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_ASSEMBLY_INFO_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_ASSEMBLY_INFO) + 0);
 800dd66:	4b24      	ldr	r3, [pc, #144]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd68:	689b      	ldr	r3, [r3, #8]
 800dd6a:	889a      	ldrh	r2, [r3, #4]
 800dd6c:	683b      	ldr	r3, [r7, #0]
 800dd6e:	801a      	strh	r2, [r3, #0]
      break;
 800dd70:	e030      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_ASSEMBLY_INFO_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_ASSEMBLY_INFO) + 1);
 800dd72:	4b21      	ldr	r3, [pc, #132]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd74:	689b      	ldr	r3, [r3, #8]
 800dd76:	88da      	ldrh	r2, [r3, #6]
 800dd78:	683b      	ldr	r3, [r7, #0]
 800dd7a:	801a      	strh	r2, [r3, #0]
      break;
 800dd7c:	e02a      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_APP_CHECKSUM_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_APP_CHECKSUM) + 0);
 800dd7e:	4b1e      	ldr	r3, [pc, #120]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd80:	689b      	ldr	r3, [r3, #8]
 800dd82:	891a      	ldrh	r2, [r3, #8]
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	801a      	strh	r2, [r3, #0]
      break;
 800dd88:	e024      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_APP_CHECKSUM_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_APP_CHECKSUM) + 1);
 800dd8a:	4b1b      	ldr	r3, [pc, #108]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd8c:	689b      	ldr	r3, [r3, #8]
 800dd8e:	895a      	ldrh	r2, [r3, #10]
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	801a      	strh	r2, [r3, #0]
      break;
 800dd94:	e01e      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_APP_SIZE_0:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_APP_SIZE) + 0);
 800dd96:	4b18      	ldr	r3, [pc, #96]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dd98:	689b      	ldr	r3, [r3, #8]
 800dd9a:	899a      	ldrh	r2, [r3, #12]
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	801a      	strh	r2, [r3, #0]
      break;
 800dda0:	e018      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_FIRM_APP_SIZE_1:
      *value = *((uint16_t *)CONF_PTR(CONF_FIRM_APP_SIZE) + 1);
 800dda2:	4b15      	ldr	r3, [pc, #84]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800dda4:	689b      	ldr	r3, [r3, #8]
 800dda6:	89da      	ldrh	r2, [r3, #14]
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	801a      	strh	r2, [r3, #0]
      break;
 800ddac:	e012      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_DBG_WRITES_CONF_0:
      *value = *((uint16_t *)CONF_PTR(CONF_DBG_WRITES_CONF) + 0);
 800ddae:	4b12      	ldr	r3, [pc, #72]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800ddb0:	699b      	ldr	r3, [r3, #24]
 800ddb2:	881a      	ldrh	r2, [r3, #0]
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	801a      	strh	r2, [r3, #0]
      break;
 800ddb8:	e00c      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>
    case MB_INPUT_DBG_WRITES_CONF_1:
      *value = *((uint16_t *)CONF_PTR(CONF_DBG_WRITES_CONF) + 1);
 800ddba:	4b0f      	ldr	r3, [pc, #60]	@ (800ddf8 <MbRtu_ReadInputRegCallback+0x1e0>)
 800ddbc:	699b      	ldr	r3, [r3, #24]
 800ddbe:	885a      	ldrh	r2, [r3, #2]
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	801a      	strh	r2, [r3, #0]
      break;
 800ddc4:	e006      	b.n	800ddd4 <MbRtu_ReadInputRegCallback+0x1bc>


    default:
      *value = MB_READ_NOT_SUPPORTED;
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ddcc:	801a      	strh	r2, [r3, #0]
      ret = STATUS_ERROR;
 800ddce:	2301      	movs	r3, #1
 800ddd0:	82fb      	strh	r3, [r7, #22]
      break;
 800ddd2:	bf00      	nop
  }

  /* Reverse byte order */
  *value = __REV16(*value);
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	881b      	ldrh	r3, [r3, #0]
 800ddd8:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	ba5b      	rev16	r3, r3
 800ddde:	60fb      	str	r3, [r7, #12]
  return result;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	b29a      	uxth	r2, r3
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	801a      	strh	r2, [r3, #0]

  return ret;
 800dde8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800ddec:	4618      	mov	r0, r3
 800ddee:	371c      	adds	r7, #28
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf6:	4770      	bx	lr
 800ddf8:	08015074 	.word	0x08015074
 800ddfc:	20000538 	.word	0x20000538

0800de00 <MbRtu_ReadHoldingRegCallback>:


Status_t MbRtu_ReadHoldingRegCallback(uint16_t address, uint16_t *value)
{
 800de00:	b480      	push	{r7}
 800de02:	b087      	sub	sp, #28
 800de04:	af00      	add	r7, sp, #0
 800de06:	4603      	mov	r3, r0
 800de08:	6039      	str	r1, [r7, #0]
 800de0a:	80fb      	strh	r3, [r7, #6]
  Status_t ret = STATUS_OK;
 800de0c:	2300      	movs	r3, #0
 800de0e:	82fb      	strh	r3, [r7, #22]

  switch (address)
 800de10:	88fb      	ldrh	r3, [r7, #6]
 800de12:	2b65      	cmp	r3, #101	@ 0x65
 800de14:	d05e      	beq.n	800ded4 <MbRtu_ReadHoldingRegCallback+0xd4>
 800de16:	2b65      	cmp	r3, #101	@ 0x65
 800de18:	dc63      	bgt.n	800dee2 <MbRtu_ReadHoldingRegCallback+0xe2>
 800de1a:	2b08      	cmp	r3, #8
 800de1c:	dc18      	bgt.n	800de50 <MbRtu_ReadHoldingRegCallback+0x50>
 800de1e:	2b00      	cmp	r3, #0
 800de20:	db5f      	blt.n	800dee2 <MbRtu_ReadHoldingRegCallback+0xe2>
 800de22:	2b08      	cmp	r3, #8
 800de24:	d85d      	bhi.n	800dee2 <MbRtu_ReadHoldingRegCallback+0xe2>
 800de26:	a201      	add	r2, pc, #4	@ (adr r2, 800de2c <MbRtu_ReadHoldingRegCallback+0x2c>)
 800de28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de2c:	0800de57 	.word	0x0800de57
 800de30:	0800de63 	.word	0x0800de63
 800de34:	0800de6f 	.word	0x0800de6f
 800de38:	0800de7b 	.word	0x0800de7b
 800de3c:	0800de87 	.word	0x0800de87
 800de40:	0800de95 	.word	0x0800de95
 800de44:	0800dea3 	.word	0x0800dea3
 800de48:	0800deb1 	.word	0x0800deb1
 800de4c:	0800debb 	.word	0x0800debb
 800de50:	2b64      	cmp	r3, #100	@ 0x64
 800de52:	d038      	beq.n	800dec6 <MbRtu_ReadHoldingRegCallback+0xc6>
 800de54:	e045      	b.n	800dee2 <MbRtu_ReadHoldingRegCallback+0xe2>
  {

    case MB_HOLD_SYS_COMMAND_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_COMMAND) + 0);
 800de56:	4b2f      	ldr	r3, [pc, #188]	@ (800df14 <MbRtu_ReadHoldingRegCallback+0x114>)
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	899a      	ldrh	r2, [r3, #12]
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	801a      	strh	r2, [r3, #0]
      break;
 800de60:	e046      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_SYS_COMMAND_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_COMMAND) + 1);
 800de62:	4b2c      	ldr	r3, [pc, #176]	@ (800df14 <MbRtu_ReadHoldingRegCallback+0x114>)
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	89da      	ldrh	r2, [r3, #14]
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	801a      	strh	r2, [r3, #0]
      break;
 800de6c:	e040      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_SYS_TEST_0:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_TEST) + 0);
 800de6e:	4b29      	ldr	r3, [pc, #164]	@ (800df14 <MbRtu_ReadHoldingRegCallback+0x114>)
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	8a1a      	ldrh	r2, [r3, #16]
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	801a      	strh	r2, [r3, #0]
      break;
 800de78:	e03a      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_SYS_TEST_1:
      *value = *((uint16_t *)CONF_PTR(CONF_SYS_TEST) + 1);
 800de7a:	4b26      	ldr	r3, [pc, #152]	@ (800df14 <MbRtu_ReadHoldingRegCallback+0x114>)
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	8a5a      	ldrh	r2, [r3, #18]
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	801a      	strh	r2, [r3, #0]
      break;
 800de84:	e034      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_COM_MB_BAUD_RATE:
      *value = conf.com.mb_baud_rate;
 800de86:	4b24      	ldr	r3, [pc, #144]	@ (800df18 <MbRtu_ReadHoldingRegCallback+0x118>)
 800de88:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800de8c:	461a      	mov	r2, r3
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	801a      	strh	r2, [r3, #0]
      break;
 800de92:	e02d      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_COM_MB_PARITY:
      *value = conf.com.mb_parity;
 800de94:	4b20      	ldr	r3, [pc, #128]	@ (800df18 <MbRtu_ReadHoldingRegCallback+0x118>)
 800de96:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800de9a:	461a      	mov	r2, r3
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	801a      	strh	r2, [r3, #0]
      break;
 800dea0:	e026      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_COM_MB_STOP_BITS:
      *value = conf.com.mb_stop_bits;
 800dea2:	4b1d      	ldr	r3, [pc, #116]	@ (800df18 <MbRtu_ReadHoldingRegCallback+0x118>)
 800dea4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800dea8:	461a      	mov	r2, r3
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	801a      	strh	r2, [r3, #0]
      break;
 800deae:	e01f      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_COM_MB_APPLY:
      *value = conf.com.mb_apply;
 800deb0:	4b19      	ldr	r3, [pc, #100]	@ (800df18 <MbRtu_ReadHoldingRegCallback+0x118>)
 800deb2:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	801a      	strh	r2, [r3, #0]
      break;
 800deb8:	e01a      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_COM_MB_TIMEOUT:
      *value = conf.com.mb_timeout;
 800deba:	4b17      	ldr	r3, [pc, #92]	@ (800df18 <MbRtu_ReadHoldingRegCallback+0x118>)
 800debc:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	801a      	strh	r2, [r3, #0]
      break;
 800dec4:	e014      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_STPMEAS_MODE:
      *value = conf.stpmeas.mode;
 800dec6:	4b14      	ldr	r3, [pc, #80]	@ (800df18 <MbRtu_ReadHoldingRegCallback+0x118>)
 800dec8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800decc:	461a      	mov	r2, r3
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	801a      	strh	r2, [r3, #0]
      break;
 800ded2:	e00d      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>
    case MB_HOLD_STPMEAS_NTC_BETA:
      *value = conf.stpmeas.ntc_beta;
 800ded4:	4b10      	ldr	r3, [pc, #64]	@ (800df18 <MbRtu_ReadHoldingRegCallback+0x118>)
 800ded6:	f8b3 3049 	ldrh.w	r3, [r3, #73]	@ 0x49
 800deda:	b29a      	uxth	r2, r3
 800dedc:	683b      	ldr	r3, [r7, #0]
 800dede:	801a      	strh	r2, [r3, #0]
      break;
 800dee0:	e006      	b.n	800def0 <MbRtu_ReadHoldingRegCallback+0xf0>


    default:
      *value = MB_READ_NOT_SUPPORTED;
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800dee8:	801a      	strh	r2, [r3, #0]
      ret = STATUS_ERROR;
 800deea:	2301      	movs	r3, #1
 800deec:	82fb      	strh	r3, [r7, #22]
      break;
 800deee:	bf00      	nop
  }

  /* Reverse byte order */
  *value = __REV16(*value);
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	881b      	ldrh	r3, [r3, #0]
 800def4:	613b      	str	r3, [r7, #16]
  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 800def6:	693b      	ldr	r3, [r7, #16]
 800def8:	ba5b      	rev16	r3, r3
 800defa:	60fb      	str	r3, [r7, #12]
  return result;
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	b29a      	uxth	r2, r3
 800df00:	683b      	ldr	r3, [r7, #0]
 800df02:	801a      	strh	r2, [r3, #0]

  return ret;
 800df04:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800df08:	4618      	mov	r0, r3
 800df0a:	371c      	adds	r7, #28
 800df0c:	46bd      	mov	sp, r7
 800df0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df12:	4770      	bx	lr
 800df14:	08015074 	.word	0x08015074
 800df18:	20000538 	.word	0x20000538

0800df1c <MbRtu_WriteHoldingRegCallback>:




Status_t MbRtu_WriteHoldingRegCallback(uint16_t address, uint16_t value)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b084      	sub	sp, #16
 800df20:	af00      	add	r7, sp, #0
 800df22:	4603      	mov	r3, r0
 800df24:	460a      	mov	r2, r1
 800df26:	80fb      	strh	r3, [r7, #6]
 800df28:	4613      	mov	r3, r2
 800df2a:	80bb      	strh	r3, [r7, #4]
  Status_t ret = STATUS_OK;
 800df2c:	2300      	movs	r3, #0
 800df2e:	81fb      	strh	r3, [r7, #14]
  uint32_t id = 0;
 800df30:	2300      	movs	r3, #0
 800df32:	60bb      	str	r3, [r7, #8]

  switch (address)
 800df34:	88fb      	ldrh	r3, [r7, #6]
 800df36:	2b65      	cmp	r3, #101	@ 0x65
 800df38:	d069      	beq.n	800e00e <MbRtu_WriteHoldingRegCallback+0xf2>
 800df3a:	2b65      	cmp	r3, #101	@ 0x65
 800df3c:	dc6e      	bgt.n	800e01c <MbRtu_WriteHoldingRegCallback+0x100>
 800df3e:	2b08      	cmp	r3, #8
 800df40:	dc18      	bgt.n	800df74 <MbRtu_WriteHoldingRegCallback+0x58>
 800df42:	2b00      	cmp	r3, #0
 800df44:	db6a      	blt.n	800e01c <MbRtu_WriteHoldingRegCallback+0x100>
 800df46:	2b08      	cmp	r3, #8
 800df48:	d868      	bhi.n	800e01c <MbRtu_WriteHoldingRegCallback+0x100>
 800df4a:	a201      	add	r2, pc, #4	@ (adr r2, 800df50 <MbRtu_WriteHoldingRegCallback+0x34>)
 800df4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df50:	0800df7b 	.word	0x0800df7b
 800df54:	0800df87 	.word	0x0800df87
 800df58:	0800df99 	.word	0x0800df99
 800df5c:	0800dfa5 	.word	0x0800dfa5
 800df60:	0800dfb5 	.word	0x0800dfb5
 800df64:	0800dfc5 	.word	0x0800dfc5
 800df68:	0800dfd5 	.word	0x0800dfd5
 800df6c:	0800dfe5 	.word	0x0800dfe5
 800df70:	0800dff1 	.word	0x0800dff1
 800df74:	2b64      	cmp	r3, #100	@ 0x64
 800df76:	d042      	beq.n	800dffe <MbRtu_WriteHoldingRegCallback+0xe2>
 800df78:	e050      	b.n	800e01c <MbRtu_WriteHoldingRegCallback+0x100>
  {

    case MB_HOLD_SYS_COMMAND_0:
      *((uint16_t *)CONF_PTR(CONF_SYS_COMMAND) + 0) = value;
 800df7a:	4b30      	ldr	r3, [pc, #192]	@ (800e03c <MbRtu_WriteHoldingRegCallback+0x120>)
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	330c      	adds	r3, #12
 800df80:	88ba      	ldrh	r2, [r7, #4]
 800df82:	801a      	strh	r2, [r3, #0]
      break;
 800df84:	e04d      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_SYS_COMMAND_1:
      *((uint16_t *)CONF_PTR(CONF_SYS_COMMAND) + 1) = value;
 800df86:	4b2d      	ldr	r3, [pc, #180]	@ (800e03c <MbRtu_WriteHoldingRegCallback+0x120>)
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	330e      	adds	r3, #14
 800df8c:	88ba      	ldrh	r2, [r7, #4]
 800df8e:	801a      	strh	r2, [r3, #0]
      id = CONF_SYS_COMMAND;
 800df90:	f24c 1352 	movw	r3, #49490	@ 0xc152
 800df94:	60bb      	str	r3, [r7, #8]
      break;
 800df96:	e044      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_SYS_TEST_0:
      *((uint16_t *)CONF_PTR(CONF_SYS_TEST) + 0) = value;
 800df98:	4b28      	ldr	r3, [pc, #160]	@ (800e03c <MbRtu_WriteHoldingRegCallback+0x120>)
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	3310      	adds	r3, #16
 800df9e:	88ba      	ldrh	r2, [r7, #4]
 800dfa0:	801a      	strh	r2, [r3, #0]
      break;
 800dfa2:	e03e      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_SYS_TEST_1:
      *((uint16_t *)CONF_PTR(CONF_SYS_TEST) + 1) = value;
 800dfa4:	4b25      	ldr	r3, [pc, #148]	@ (800e03c <MbRtu_WriteHoldingRegCallback+0x120>)
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	3312      	adds	r3, #18
 800dfaa:	88ba      	ldrh	r2, [r7, #4]
 800dfac:	801a      	strh	r2, [r3, #0]
      id = CONF_SYS_TEST;
 800dfae:	4b24      	ldr	r3, [pc, #144]	@ (800e040 <MbRtu_WriteHoldingRegCallback+0x124>)
 800dfb0:	60bb      	str	r3, [r7, #8]
      break;
 800dfb2:	e036      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_COM_MB_BAUD_RATE:
      conf.com.mb_baud_rate = (com_mb_baud_rate_t)value;
 800dfb4:	88bb      	ldrh	r3, [r7, #4]
 800dfb6:	b2da      	uxtb	r2, r3
 800dfb8:	4b22      	ldr	r3, [pc, #136]	@ (800e044 <MbRtu_WriteHoldingRegCallback+0x128>)
 800dfba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      id = CONF_COM_MB_BAUD_RATE;
 800dfbe:	4b22      	ldr	r3, [pc, #136]	@ (800e048 <MbRtu_WriteHoldingRegCallback+0x12c>)
 800dfc0:	60bb      	str	r3, [r7, #8]
      break;
 800dfc2:	e02e      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_COM_MB_PARITY:
      conf.com.mb_parity = (com_mb_parity_t)value;
 800dfc4:	88bb      	ldrh	r3, [r7, #4]
 800dfc6:	b2da      	uxtb	r2, r3
 800dfc8:	4b1e      	ldr	r3, [pc, #120]	@ (800e044 <MbRtu_WriteHoldingRegCallback+0x128>)
 800dfca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
      id = CONF_COM_MB_PARITY;
 800dfce:	4b1f      	ldr	r3, [pc, #124]	@ (800e04c <MbRtu_WriteHoldingRegCallback+0x130>)
 800dfd0:	60bb      	str	r3, [r7, #8]
      break;
 800dfd2:	e026      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_COM_MB_STOP_BITS:
      conf.com.mb_stop_bits = (com_mb_stop_bits_t)value;
 800dfd4:	88bb      	ldrh	r3, [r7, #4]
 800dfd6:	b2da      	uxtb	r2, r3
 800dfd8:	4b1a      	ldr	r3, [pc, #104]	@ (800e044 <MbRtu_WriteHoldingRegCallback+0x128>)
 800dfda:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
      id = CONF_COM_MB_STOP_BITS;
 800dfde:	4b1c      	ldr	r3, [pc, #112]	@ (800e050 <MbRtu_WriteHoldingRegCallback+0x134>)
 800dfe0:	60bb      	str	r3, [r7, #8]
      break;
 800dfe2:	e01e      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_COM_MB_APPLY:
      conf.com.mb_apply = value;
 800dfe4:	4a17      	ldr	r2, [pc, #92]	@ (800e044 <MbRtu_WriteHoldingRegCallback+0x128>)
 800dfe6:	88bb      	ldrh	r3, [r7, #4]
 800dfe8:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      id = CONF_COM_MB_APPLY;
 800dfea:	4b1a      	ldr	r3, [pc, #104]	@ (800e054 <MbRtu_WriteHoldingRegCallback+0x138>)
 800dfec:	60bb      	str	r3, [r7, #8]
      break;
 800dfee:	e018      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_COM_MB_TIMEOUT:
      conf.com.mb_timeout = value;
 800dff0:	4a14      	ldr	r2, [pc, #80]	@ (800e044 <MbRtu_WriteHoldingRegCallback+0x128>)
 800dff2:	88bb      	ldrh	r3, [r7, #4]
 800dff4:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      id = CONF_COM_MB_TIMEOUT;
 800dff8:	4b17      	ldr	r3, [pc, #92]	@ (800e058 <MbRtu_WriteHoldingRegCallback+0x13c>)
 800dffa:	60bb      	str	r3, [r7, #8]
      break;
 800dffc:	e011      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_STPMEAS_MODE:
      conf.stpmeas.mode = (stpmeas_mode_t)value;
 800dffe:	88bb      	ldrh	r3, [r7, #4]
 800e000:	b2da      	uxtb	r2, r3
 800e002:	4b10      	ldr	r3, [pc, #64]	@ (800e044 <MbRtu_WriteHoldingRegCallback+0x128>)
 800e004:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
      id = CONF_STPMEAS_MODE;
 800e008:	4b14      	ldr	r3, [pc, #80]	@ (800e05c <MbRtu_WriteHoldingRegCallback+0x140>)
 800e00a:	60bb      	str	r3, [r7, #8]
      break;
 800e00c:	e009      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>
    case MB_HOLD_STPMEAS_NTC_BETA:
      conf.stpmeas.ntc_beta = value;
 800e00e:	4b0d      	ldr	r3, [pc, #52]	@ (800e044 <MbRtu_WriteHoldingRegCallback+0x128>)
 800e010:	88ba      	ldrh	r2, [r7, #4]
 800e012:	f8a3 2049 	strh.w	r2, [r3, #73]	@ 0x49
      id = CONF_STPMEAS_NTC_BETA;
 800e016:	4b12      	ldr	r3, [pc, #72]	@ (800e060 <MbRtu_WriteHoldingRegCallback+0x144>)
 800e018:	60bb      	str	r3, [r7, #8]
      break;
 800e01a:	e002      	b.n	800e022 <MbRtu_WriteHoldingRegCallback+0x106>


    default:
      ret = STATUS_ERROR;
 800e01c:	2301      	movs	r3, #1
 800e01e:	81fb      	strh	r3, [r7, #14]
      break;
 800e020:	bf00      	nop
  }

  if (id != 0)
 800e022:	68bb      	ldr	r3, [r7, #8]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d002      	beq.n	800e02e <MbRtu_WriteHoldingRegCallback+0x112>
  {
    Config_ApplyConfig(id);
 800e028:	68b8      	ldr	r0, [r7, #8]
 800e02a:	f7fe fed1 	bl	800cdd0 <Config_ApplyConfig>
  }

  return ret;
 800e02e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e032:	4618      	mov	r0, r3
 800e034:	3710      	adds	r7, #16
 800e036:	46bd      	mov	sp, r7
 800e038:	bd80      	pop	{r7, pc}
 800e03a:	bf00      	nop
 800e03c:	08015074 	.word	0x08015074
 800e040:	00010152 	.word	0x00010152
 800e044:	20000538 	.word	0x20000538
 800e048:	03000570 	.word	0x03000570
 800e04c:	03001570 	.word	0x03001570
 800e050:	03002570 	.word	0x03002570
 800e054:	03006151 	.word	0x03006151
 800e058:	03008171 	.word	0x03008171
 800e05c:	05000550 	.word	0x05000550
 800e060:	05001151 	.word	0x05001151

0800e064 <MbUpgr_Init>:
/* Public variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions -----------------------------------------------------------------*/

Status_t MbUpgr_Init(void)
{
 800e064:	b480      	push	{r7}
 800e066:	b083      	sub	sp, #12
 800e068:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800e06a:	2300      	movs	r3, #0
 800e06c:	80fb      	strh	r3, [r7, #6]

  /* Set status ready */
  mbu.status = MB_UPGR_STATUS_BUSY;
 800e06e:	4b08      	ldr	r3, [pc, #32]	@ (800e090 <MbUpgr_Init+0x2c>)
 800e070:	2200      	movs	r2, #0
 800e072:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  mbu.writeDone = 0;
 800e076:	4b06      	ldr	r3, [pc, #24]	@ (800e090 <MbUpgr_Init+0x2c>)
 800e078:	2200      	movs	r2, #0
 800e07a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return ret;
 800e07e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e082:	4618      	mov	r0, r3
 800e084:	370c      	adds	r7, #12
 800e086:	46bd      	mov	sp, r7
 800e088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08c:	4770      	bx	lr
 800e08e:	bf00      	nop
 800e090:	200005e8 	.word	0x200005e8

0800e094 <MbUpgr_Handle>:


Status_t MbUpgr_Handle(void)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b082      	sub	sp, #8
 800e098:	af00      	add	r7, sp, #0
  Status_t ret = STATUS_OK;
 800e09a:	2300      	movs	r3, #0
 800e09c:	80fb      	strh	r3, [r7, #6]

  /* First 4 registers were written? */
  if (mbu.startClb != 0)
 800e09e:	4b35      	ldr	r3, [pc, #212]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0a0:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d020      	beq.n	800e0ea <MbUpgr_Handle+0x56>
  {
    mbu.startClb = 0;
 800e0a8:	4b32      	ldr	r3, [pc, #200]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0aa:	2200      	movs	r2, #0
 800e0ac:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
    /* Start of programming procedure */
    ret = MbUpgr_HeaderClb(mbu.type, mbu.mode, mbu.size);
 800e0b0:	4b30      	ldr	r3, [pc, #192]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0b2:	881b      	ldrh	r3, [r3, #0]
 800e0b4:	4a2f      	ldr	r2, [pc, #188]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0b6:	8851      	ldrh	r1, [r2, #2]
 800e0b8:	4a2e      	ldr	r2, [pc, #184]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0ba:	6852      	ldr	r2, [r2, #4]
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f000 f8e1 	bl	800e284 <MbUpgr_HeaderClb>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	80fb      	strh	r3, [r7, #6]
    if (mbu.writeDone == 0)
 800e0c6:	4b2b      	ldr	r3, [pc, #172]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d10c      	bne.n	800e0ea <MbUpgr_Handle+0x56>
    {
      if (ret == STATUS_OK)
 800e0d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d104      	bne.n	800e0e2 <MbUpgr_Handle+0x4e>
      {
        mbu.status = MB_UPGR_STATUS_READY;
 800e0d8:	4b26      	ldr	r3, [pc, #152]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0da:	2201      	movs	r2, #1
 800e0dc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e0e0:	e003      	b.n	800e0ea <MbUpgr_Handle+0x56>
      }
      else
      {
        mbu.status = MB_UPGR_STATUS_DONE_ERROR;
 800e0e2:	4b24      	ldr	r3, [pc, #144]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0e4:	2203      	movs	r2, #3
 800e0e6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      }
    }
  }
  /* Write done flag is set */
  if (mbu.writeDone != 0)
 800e0ea:	4b22      	ldr	r3, [pc, #136]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d039      	beq.n	800e168 <MbUpgr_Handle+0xd4>
  {
    /* Call function that writes data into flash */
    ret = MbUpgr_WritePageClb(mbu.offset, mbu.data, mbu.page_size);
 800e0f4:	4b1f      	ldr	r3, [pc, #124]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0f6:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800e0fa:	4a1e      	ldr	r2, [pc, #120]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e0fc:	8912      	ldrh	r2, [r2, #8]
 800e0fe:	491e      	ldr	r1, [pc, #120]	@ (800e178 <MbUpgr_Handle+0xe4>)
 800e100:	4618      	mov	r0, r3
 800e102:	f000 f8da 	bl	800e2ba <MbUpgr_WritePageClb>
 800e106:	4603      	mov	r3, r0
 800e108:	80fb      	strh	r3, [r7, #6]
    if (ret == STATUS_OK)
 800e10a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d104      	bne.n	800e11c <MbUpgr_Handle+0x88>
    {
      mbu.status = MB_UPGR_STATUS_READY;
 800e112:	4b18      	ldr	r3, [pc, #96]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e114:	2201      	movs	r2, #1
 800e116:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e11a:	e003      	b.n	800e124 <MbUpgr_Handle+0x90>
    }
    else
    {
      mbu.status = MB_UPGR_STATUS_DONE_ERROR;
 800e11c:	4b15      	ldr	r3, [pc, #84]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e11e:	2203      	movs	r2, #3
 800e120:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    }
    /* Did we receive all data? */
    if (mbu.size - mbu.offset <= mbu.page_size)
 800e124:	4b13      	ldr	r3, [pc, #76]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e126:	685a      	ldr	r2, [r3, #4]
 800e128:	4b12      	ldr	r3, [pc, #72]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e12a:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800e12e:	1ad3      	subs	r3, r2, r3
 800e130:	4a10      	ldr	r2, [pc, #64]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e132:	8912      	ldrh	r2, [r2, #8]
 800e134:	4293      	cmp	r3, r2
 800e136:	d813      	bhi.n	800e160 <MbUpgr_Handle+0xcc>
    {
      /* The whole binary has been received, callback */
      ret = MbUpgr_WriteDoneClb(mbu.size);
 800e138:	4b0e      	ldr	r3, [pc, #56]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e13a:	685b      	ldr	r3, [r3, #4]
 800e13c:	4618      	mov	r0, r3
 800e13e:	f000 f8cd 	bl	800e2dc <MbUpgr_WriteDoneClb>
 800e142:	4603      	mov	r3, r0
 800e144:	80fb      	strh	r3, [r7, #6]
      if (ret == STATUS_OK)
 800e146:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d104      	bne.n	800e158 <MbUpgr_Handle+0xc4>
      {
        mbu.status = MB_UPGR_STATUS_DONE_OK;
 800e14e:	4b09      	ldr	r3, [pc, #36]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e150:	2202      	movs	r2, #2
 800e152:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800e156:	e003      	b.n	800e160 <MbUpgr_Handle+0xcc>
      }
      else
      {
        mbu.status = MB_UPGR_STATUS_DONE_ERROR;
 800e158:	4b06      	ldr	r3, [pc, #24]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e15a:	2203      	movs	r2, #3
 800e15c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      }
    }
    /* Reset flags */
    mbu.writeDone = 0;
 800e160:	4b04      	ldr	r3, [pc, #16]	@ (800e174 <MbUpgr_Handle+0xe0>)
 800e162:	2200      	movs	r2, #0
 800e164:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
  }

  return ret;
 800e168:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e16c:	4618      	mov	r0, r3
 800e16e:	3708      	adds	r7, #8
 800e170:	46bd      	mov	sp, r7
 800e172:	bd80      	pop	{r7, pc}
 800e174:	200005e8 	.word	0x200005e8
 800e178:	200005f6 	.word	0x200005f6

0800e17c <MbUpgr_WriteRegisters>:


Status_t MbUpgr_WriteRegisters(uint16_t offset, uint16_t length, uint8_t* data)
{
 800e17c:	b480      	push	{r7}
 800e17e:	b087      	sub	sp, #28
 800e180:	af00      	add	r7, sp, #0
 800e182:	4603      	mov	r3, r0
 800e184:	603a      	str	r2, [r7, #0]
 800e186:	80fb      	strh	r3, [r7, #6]
 800e188:	460b      	mov	r3, r1
 800e18a:	80bb      	strh	r3, [r7, #4]
  Status_t ret = STATUS_OK;
 800e18c:	2300      	movs	r3, #0
 800e18e:	827b      	strh	r3, [r7, #18]
  uint8_t *storage = (uint8_t*)&mbu + (offset - MB_UPGR_BASE_ADDRESS) * 2;
 800e190:	88fb      	ldrh	r3, [r7, #6]
 800e192:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800e196:	005b      	lsls	r3, r3, #1
 800e198:	461a      	mov	r2, r3
 800e19a:	4b1a      	ldr	r3, [pc, #104]	@ (800e204 <MbUpgr_WriteRegisters+0x88>)
 800e19c:	4413      	add	r3, r2
 800e19e:	60fb      	str	r3, [r7, #12]

  /* Copy and byte reverse */
  for (int i = 0; i < length; i++)
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	617b      	str	r3, [r7, #20]
 800e1a4:	e01a      	b.n	800e1dc <MbUpgr_WriteRegisters+0x60>
  {
    storage[i * 2 + 1] = data[i * 2 + 0];
 800e1a6:	697b      	ldr	r3, [r7, #20]
 800e1a8:	005b      	lsls	r3, r3, #1
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	441a      	add	r2, r3
 800e1b0:	697b      	ldr	r3, [r7, #20]
 800e1b2:	005b      	lsls	r3, r3, #1
 800e1b4:	3301      	adds	r3, #1
 800e1b6:	68f9      	ldr	r1, [r7, #12]
 800e1b8:	440b      	add	r3, r1
 800e1ba:	7812      	ldrb	r2, [r2, #0]
 800e1bc:	701a      	strb	r2, [r3, #0]
    storage[i * 2 + 0] = data[i * 2 + 1];
 800e1be:	697b      	ldr	r3, [r7, #20]
 800e1c0:	005b      	lsls	r3, r3, #1
 800e1c2:	3301      	adds	r3, #1
 800e1c4:	683a      	ldr	r2, [r7, #0]
 800e1c6:	441a      	add	r2, r3
 800e1c8:	697b      	ldr	r3, [r7, #20]
 800e1ca:	005b      	lsls	r3, r3, #1
 800e1cc:	4619      	mov	r1, r3
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	440b      	add	r3, r1
 800e1d2:	7812      	ldrb	r2, [r2, #0]
 800e1d4:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < length; i++)
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	3301      	adds	r3, #1
 800e1da:	617b      	str	r3, [r7, #20]
 800e1dc:	88bb      	ldrh	r3, [r7, #4]
 800e1de:	697a      	ldr	r2, [r7, #20]
 800e1e0:	429a      	cmp	r2, r3
 800e1e2:	dbe0      	blt.n	800e1a6 <MbUpgr_WriteRegisters+0x2a>
  }

  /* Write into starting registers */
  if ((offset - MB_UPGR_BASE_ADDRESS) < 4)
 800e1e4:	88fb      	ldrh	r3, [r7, #6]
 800e1e6:	f5b3 7f7b 	cmp.w	r3, #1004	@ 0x3ec
 800e1ea:	d203      	bcs.n	800e1f4 <MbUpgr_WriteRegisters+0x78>
  {
    mbu.startClb = 1;
 800e1ec:	4b05      	ldr	r3, [pc, #20]	@ (800e204 <MbUpgr_WriteRegisters+0x88>)
 800e1ee:	2201      	movs	r2, #1
 800e1f0:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
  }

  return ret;
 800e1f4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	371c      	adds	r7, #28
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e202:	4770      	bx	lr
 800e204:	200005e8 	.word	0x200005e8

0800e208 <MbUpgr_ReadRegisters>:


Status_t MbUpgr_ReadRegisters(uint16_t offset, uint16_t length, uint8_t* data)
{
 800e208:	b480      	push	{r7}
 800e20a:	b087      	sub	sp, #28
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	4603      	mov	r3, r0
 800e210:	603a      	str	r2, [r7, #0]
 800e212:	80fb      	strh	r3, [r7, #6]
 800e214:	460b      	mov	r3, r1
 800e216:	80bb      	strh	r3, [r7, #4]
  Status_t ret = STATUS_OK;
 800e218:	2300      	movs	r3, #0
 800e21a:	827b      	strh	r3, [r7, #18]
  uint8_t *storage = (uint8_t*)&mbu + (offset - MB_UPGR_BASE_ADDRESS) * 2;
 800e21c:	88fb      	ldrh	r3, [r7, #6]
 800e21e:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800e222:	005b      	lsls	r3, r3, #1
 800e224:	461a      	mov	r2, r3
 800e226:	4b16      	ldr	r3, [pc, #88]	@ (800e280 <MbUpgr_ReadRegisters+0x78>)
 800e228:	4413      	add	r3, r2
 800e22a:	60fb      	str	r3, [r7, #12]

  /* Copy and byte reverse */
  for (int i = 0; i < length; i++)
 800e22c:	2300      	movs	r3, #0
 800e22e:	617b      	str	r3, [r7, #20]
 800e230:	e01a      	b.n	800e268 <MbUpgr_ReadRegisters+0x60>
  {
    data[i * 2 + 1] = storage[i * 2 + 0];
 800e232:	697b      	ldr	r3, [r7, #20]
 800e234:	005b      	lsls	r3, r3, #1
 800e236:	461a      	mov	r2, r3
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	441a      	add	r2, r3
 800e23c:	697b      	ldr	r3, [r7, #20]
 800e23e:	005b      	lsls	r3, r3, #1
 800e240:	3301      	adds	r3, #1
 800e242:	6839      	ldr	r1, [r7, #0]
 800e244:	440b      	add	r3, r1
 800e246:	7812      	ldrb	r2, [r2, #0]
 800e248:	701a      	strb	r2, [r3, #0]
    data[i * 2 + 0] = storage[i * 2 + 1];
 800e24a:	697b      	ldr	r3, [r7, #20]
 800e24c:	005b      	lsls	r3, r3, #1
 800e24e:	3301      	adds	r3, #1
 800e250:	68fa      	ldr	r2, [r7, #12]
 800e252:	441a      	add	r2, r3
 800e254:	697b      	ldr	r3, [r7, #20]
 800e256:	005b      	lsls	r3, r3, #1
 800e258:	4619      	mov	r1, r3
 800e25a:	683b      	ldr	r3, [r7, #0]
 800e25c:	440b      	add	r3, r1
 800e25e:	7812      	ldrb	r2, [r2, #0]
 800e260:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < length; i++)
 800e262:	697b      	ldr	r3, [r7, #20]
 800e264:	3301      	adds	r3, #1
 800e266:	617b      	str	r3, [r7, #20]
 800e268:	88bb      	ldrh	r3, [r7, #4]
 800e26a:	697a      	ldr	r2, [r7, #20]
 800e26c:	429a      	cmp	r2, r3
 800e26e:	dbe0      	blt.n	800e232 <MbUpgr_ReadRegisters+0x2a>
  }

  return ret;
 800e270:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
}
 800e274:	4618      	mov	r0, r3
 800e276:	371c      	adds	r7, #28
 800e278:	46bd      	mov	sp, r7
 800e27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e27e:	4770      	bx	lr
 800e280:	200005e8 	.word	0x200005e8

0800e284 <MbUpgr_HeaderClb>:
}

/* Private Functions ---------------------------------------------------------*/

__weak Status_t MbUpgr_HeaderClb(uint16_t type, uint16_t mode, uint32_t size)
{
 800e284:	b480      	push	{r7}
 800e286:	b085      	sub	sp, #20
 800e288:	af00      	add	r7, sp, #0
 800e28a:	4603      	mov	r3, r0
 800e28c:	603a      	str	r2, [r7, #0]
 800e28e:	80fb      	strh	r3, [r7, #6]
 800e290:	460b      	mov	r3, r1
 800e292:	80bb      	strh	r3, [r7, #4]
  Status_t ret = STATUS_OK;
 800e294:	2300      	movs	r3, #0
 800e296:	81fb      	strh	r3, [r7, #14]

  switch (mode)
 800e298:	88bb      	ldrh	r3, [r7, #4]
 800e29a:	2b01      	cmp	r3, #1
 800e29c:	d002      	beq.n	800e2a4 <MbUpgr_HeaderClb+0x20>
 800e29e:	2b02      	cmp	r3, #2
 800e2a0:	d002      	beq.n	800e2a8 <MbUpgr_HeaderClb+0x24>
      break;
    case MB_UPGR_MODE_APPLY:
//      EventMngr_Event(ATT_SYS_RESTART_REQ, NULL);
      break;
    default:
      break;
 800e2a2:	e002      	b.n	800e2aa <MbUpgr_HeaderClb+0x26>
      break;
 800e2a4:	bf00      	nop
 800e2a6:	e000      	b.n	800e2aa <MbUpgr_HeaderClb+0x26>
      break;
 800e2a8:	bf00      	nop
  }

  return ret;
 800e2aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	3714      	adds	r7, #20
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b8:	4770      	bx	lr

0800e2ba <MbUpgr_WritePageClb>:


__weak Status_t MbUpgr_WritePageClb(uint32_t offset, uint8_t *data, uint16_t length)
{
 800e2ba:	b480      	push	{r7}
 800e2bc:	b087      	sub	sp, #28
 800e2be:	af00      	add	r7, sp, #0
 800e2c0:	60f8      	str	r0, [r7, #12]
 800e2c2:	60b9      	str	r1, [r7, #8]
 800e2c4:	4613      	mov	r3, r2
 800e2c6:	80fb      	strh	r3, [r7, #6]
  Status_t ret = STATUS_OK;
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	82fb      	strh	r3, [r7, #22]

//  ret = System_FlashProgram((uint32_t)CONF_C_APP_BUFFER_OFFSET + offset, data, length);

  return ret;
 800e2cc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	371c      	adds	r7, #28
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2da:	4770      	bx	lr

0800e2dc <MbUpgr_WriteDoneClb>:

__weak Status_t MbUpgr_WriteDoneClb(uint32_t length)
{
 800e2dc:	b480      	push	{r7}
 800e2de:	b085      	sub	sp, #20
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	6078      	str	r0, [r7, #4]
  Status_t ret = STATUS_OK;
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	81fb      	strh	r3, [r7, #14]

  /* The very last packet, verify image */
//  ret = System_VerifyImage((uint32_t*) CONF_C_APP_BUFFER_OFFSET);

  return ret;
 800e2e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	3714      	adds	r7, #20
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f6:	4770      	bx	lr

0800e2f8 <MbSlave_Init>:

static void MbSlave_Rs485DirReceive(void);

/* Functions -----------------------------------------------------------------*/

Status_t MbSlave_Init(void) {
 800e2f8:	b580      	push	{r7, lr}
 800e2fa:	b088      	sub	sp, #32
 800e2fc:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e2fe:	2300      	movs	r3, #0
 800e300:	83fb      	strh	r3, [r7, #30]
	GPIO_InitTypeDef GPIO_InitStruct;

	MODBUS_CLK_ENABLE();
 800e302:	2300      	movs	r3, #0
 800e304:	607b      	str	r3, [r7, #4]
 800e306:	4b25      	ldr	r3, [pc, #148]	@ (800e39c <MbSlave_Init+0xa4>)
 800e308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e30a:	4a24      	ldr	r2, [pc, #144]	@ (800e39c <MbSlave_Init+0xa4>)
 800e30c:	f043 0310 	orr.w	r3, r3, #16
 800e310:	6453      	str	r3, [r2, #68]	@ 0x44
 800e312:	4b22      	ldr	r3, [pc, #136]	@ (800e39c <MbSlave_Init+0xa4>)
 800e314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e316:	f003 0310 	and.w	r3, r3, #16
 800e31a:	607b      	str	r3, [r7, #4]
 800e31c:	687b      	ldr	r3, [r7, #4]
	outFram = 1;
 800e31e:	4b20      	ldr	r3, [pc, #128]	@ (800e3a0 <MbSlave_Init+0xa8>)
 800e320:	2201      	movs	r2, #1
 800e322:	701a      	strb	r2, [r3, #0]

	MbSlave_Rs485DirReceive();
 800e324:	f000 fcc2 	bl	800ecac <MbSlave_Rs485DirReceive>

	/* MODBUS USART DE */
	GPIO_InitStruct.Pin = MODBUS_UART_DE_PIN;
 800e328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e32c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e32e:	2301      	movs	r3, #1
 800e330:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e332:	2300      	movs	r3, #0
 800e334:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e336:	2302      	movs	r3, #2
 800e338:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(MODBUS_UART_DE_PORT, &GPIO_InitStruct);
 800e33a:	f107 0308 	add.w	r3, r7, #8
 800e33e:	4619      	mov	r1, r3
 800e340:	4818      	ldr	r0, [pc, #96]	@ (800e3a4 <MbSlave_Init+0xac>)
 800e342:	f003 f8c9 	bl	80114d8 <HAL_GPIO_Init>

	/* MODBUS USART RX */
	GPIO_InitStruct.Pin = MODBUS_UART_RX_PIN;
 800e346:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e34a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e34c:	2302      	movs	r3, #2
 800e34e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e350:	2301      	movs	r3, #1
 800e352:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e354:	2302      	movs	r3, #2
 800e356:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = MODBUS_UART_ALTERNATE;
 800e358:	2307      	movs	r3, #7
 800e35a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(MODBUS_UART_RX_PORT, &GPIO_InitStruct);
 800e35c:	f107 0308 	add.w	r3, r7, #8
 800e360:	4619      	mov	r1, r3
 800e362:	4810      	ldr	r0, [pc, #64]	@ (800e3a4 <MbSlave_Init+0xac>)
 800e364:	f003 f8b8 	bl	80114d8 <HAL_GPIO_Init>

	/* MODBUS USART TX */
	GPIO_InitStruct.Pin = MODBUS_UART_TX_PIN;
 800e368:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e36c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e36e:	2302      	movs	r3, #2
 800e370:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e372:	2301      	movs	r3, #1
 800e374:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e376:	2302      	movs	r3, #2
 800e378:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = MODBUS_UART_ALTERNATE;
 800e37a:	2307      	movs	r3, #7
 800e37c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(MODBUS_UART_TX_PORT, &GPIO_InitStruct);
 800e37e:	f107 0308 	add.w	r3, r7, #8
 800e382:	4619      	mov	r1, r3
 800e384:	4807      	ldr	r0, [pc, #28]	@ (800e3a4 <MbSlave_Init+0xac>)
 800e386:	f003 f8a7 	bl	80114d8 <HAL_GPIO_Init>

	/* Initial UART settings */
	MbSlave_SettingsChanged();
 800e38a:	f000 f80d 	bl	800e3a8 <MbSlave_SettingsChanged>

	return ret;
 800e38e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800e392:	4618      	mov	r0, r3
 800e394:	3720      	adds	r7, #32
 800e396:	46bd      	mov	sp, r7
 800e398:	bd80      	pop	{r7, pc}
 800e39a:	bf00      	nop
 800e39c:	40023800 	.word	0x40023800
 800e3a0:	200007d6 	.word	0x200007d6
 800e3a4:	40020000 	.word	0x40020000

0800e3a8 <MbSlave_SettingsChanged>:

Status_t MbSlave_SettingsChanged(void) {
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b082      	sub	sp, #8
 800e3ac:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	80fb      	strh	r3, [r7, #6]

	/* Disable interrupt */
	HAL_NVIC_DisableIRQ(MODBUS_UART_IRQ_NUMBER);
 800e3b2:	2025      	movs	r0, #37	@ 0x25
 800e3b4:	f002 f965 	bl	8010682 <HAL_NVIC_DisableIRQ>

	/* Set stop bits, parity, word length from configuration register */
	if (conf.com.mb_baud_rate < sizeof(tableSpeed) / sizeof(uint32_t)) {
 800e3b8:	4b53      	ldr	r3, [pc, #332]	@ (800e508 <MbSlave_SettingsChanged+0x160>)
 800e3ba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e3be:	2b04      	cmp	r3, #4
 800e3c0:	d809      	bhi.n	800e3d6 <MbSlave_SettingsChanged+0x2e>
		mod.huart.Init.BaudRate = tableSpeed[conf.com.mb_baud_rate];
 800e3c2:	4b51      	ldr	r3, [pc, #324]	@ (800e508 <MbSlave_SettingsChanged+0x160>)
 800e3c4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e3c8:	461a      	mov	r2, r3
 800e3ca:	4b50      	ldr	r3, [pc, #320]	@ (800e50c <MbSlave_SettingsChanged+0x164>)
 800e3cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3d0:	4a4f      	ldr	r2, [pc, #316]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e3d2:	6053      	str	r3, [r2, #4]
 800e3d4:	e005      	b.n	800e3e2 <MbSlave_SettingsChanged+0x3a>
	} else {
		mod.huart.Init.BaudRate = conf.com.mb_baud_rate;
 800e3d6:	4b4c      	ldr	r3, [pc, #304]	@ (800e508 <MbSlave_SettingsChanged+0x160>)
 800e3d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e3dc:	461a      	mov	r2, r3
 800e3de:	4b4c      	ldr	r3, [pc, #304]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e3e0:	605a      	str	r2, [r3, #4]
	}
	mod.huart.Init.StopBits = tableStopBits[conf.com.mb_stop_bits];
 800e3e2:	4b49      	ldr	r3, [pc, #292]	@ (800e508 <MbSlave_SettingsChanged+0x160>)
 800e3e4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800e3e8:	461a      	mov	r2, r3
 800e3ea:	4b4a      	ldr	r3, [pc, #296]	@ (800e514 <MbSlave_SettingsChanged+0x16c>)
 800e3ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3f0:	4a47      	ldr	r2, [pc, #284]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e3f2:	60d3      	str	r3, [r2, #12]
	mod.huart.Init.Parity = tableParity[conf.com.mb_parity];
 800e3f4:	4b44      	ldr	r3, [pc, #272]	@ (800e508 <MbSlave_SettingsChanged+0x160>)
 800e3f6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800e3fa:	461a      	mov	r2, r3
 800e3fc:	4b46      	ldr	r3, [pc, #280]	@ (800e518 <MbSlave_SettingsChanged+0x170>)
 800e3fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e402:	4a43      	ldr	r2, [pc, #268]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e404:	6113      	str	r3, [r2, #16]
	mod.huart.Init.WordLength = tableLength[conf.com.mb_parity];
 800e406:	4b40      	ldr	r3, [pc, #256]	@ (800e508 <MbSlave_SettingsChanged+0x160>)
 800e408:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800e40c:	461a      	mov	r2, r3
 800e40e:	4b43      	ldr	r3, [pc, #268]	@ (800e51c <MbSlave_SettingsChanged+0x174>)
 800e410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e414:	4a3e      	ldr	r2, [pc, #248]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e416:	6093      	str	r3, [r2, #8]
	//baud rate change
	//mod.huart.Init.BaudRate = 19200;

	/* MODBUS USART init */
	mod.huart.Instance = MODBUS_UART_INSTANCE;
 800e418:	4b3d      	ldr	r3, [pc, #244]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e41a:	4a41      	ldr	r2, [pc, #260]	@ (800e520 <MbSlave_SettingsChanged+0x178>)
 800e41c:	601a      	str	r2, [r3, #0]
	mod.huart.Init.Mode = UART_MODE_TX_RX;
 800e41e:	4b3c      	ldr	r3, [pc, #240]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e420:	220c      	movs	r2, #12
 800e422:	615a      	str	r2, [r3, #20]
	mod.huart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e424:	4b3a      	ldr	r3, [pc, #232]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e426:	2200      	movs	r2, #0
 800e428:	619a      	str	r2, [r3, #24]
	mod.huart.Init.OverSampling = UART_OVERSAMPLING_16;
 800e42a:	4b39      	ldr	r3, [pc, #228]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e42c:	2200      	movs	r2, #0
 800e42e:	61da      	str	r2, [r3, #28]
	//mod.huart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	//mod.huart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;

	HAL_UART_Init(&mod.huart);
 800e430:	4837      	ldr	r0, [pc, #220]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e432:	f004 fea1 	bl	8013178 <HAL_UART_Init>

	MODBUS_TIM_CLK_ENABLE()
 800e436:	2300      	movs	r3, #0
 800e438:	603b      	str	r3, [r7, #0]
 800e43a:	4b3a      	ldr	r3, [pc, #232]	@ (800e524 <MbSlave_SettingsChanged+0x17c>)
 800e43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e43e:	4a39      	ldr	r2, [pc, #228]	@ (800e524 <MbSlave_SettingsChanged+0x17c>)
 800e440:	f043 0302 	orr.w	r3, r3, #2
 800e444:	6413      	str	r3, [r2, #64]	@ 0x40
 800e446:	4b37      	ldr	r3, [pc, #220]	@ (800e524 <MbSlave_SettingsChanged+0x17c>)
 800e448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e44a:	f003 0302 	and.w	r3, r3, #2
 800e44e:	603b      	str	r3, [r7, #0]
 800e450:	683b      	ldr	r3, [r7, #0]
	;

	/* MODBUS TIM Init */
	mod.htim.Instance = MODBUS_TIM_INSTANCE;
 800e452:	4b2f      	ldr	r3, [pc, #188]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e454:	4a34      	ldr	r2, [pc, #208]	@ (800e528 <MbSlave_SettingsChanged+0x180>)
 800e456:	649a      	str	r2, [r3, #72]	@ 0x48
	mod.htim.Init.Period = 9 * (8 + 2 + 1) * 100000 / 2
			/ mod.huart.Init.BaudRate; /* Timer period in 10 us, considering 8 data, 1 start, 2 stop bits */
 800e458:	4b2d      	ldr	r3, [pc, #180]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e45a:	685b      	ldr	r3, [r3, #4]
 800e45c:	4a33      	ldr	r2, [pc, #204]	@ (800e52c <MbSlave_SettingsChanged+0x184>)
 800e45e:	fbb2 f3f3 	udiv	r3, r2, r3
	mod.htim.Init.Period = 9 * (8 + 2 + 1) * 100000 / 2
 800e462:	4a2b      	ldr	r2, [pc, #172]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e464:	6553      	str	r3, [r2, #84]	@ 0x54
	SAT_DOWN(mod.htim.Init.Period, 175);
 800e466:	4b2a      	ldr	r3, [pc, #168]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e46a:	2baf      	cmp	r3, #175	@ 0xaf
 800e46c:	bf38      	it	cc
 800e46e:	23af      	movcc	r3, #175	@ 0xaf
 800e470:	4a27      	ldr	r2, [pc, #156]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e472:	6553      	str	r3, [r2, #84]	@ 0x54
	mod.htim.Init.Prescaler = (uint32_t) ((HAL_RCC_GetPCLK1Freq()) / 100000)
 800e474:	f003 fcea 	bl	8011e4c <HAL_RCC_GetPCLK1Freq>
 800e478:	4603      	mov	r3, r0
 800e47a:	095b      	lsrs	r3, r3, #5
 800e47c:	4a2c      	ldr	r2, [pc, #176]	@ (800e530 <MbSlave_SettingsChanged+0x188>)
 800e47e:	fba2 2303 	umull	r2, r3, r2, r3
 800e482:	09db      	lsrs	r3, r3, #7
			- 1; /* Timer step 10 us */
 800e484:	3b01      	subs	r3, #1
	mod.htim.Init.Prescaler = (uint32_t) ((HAL_RCC_GetPCLK1Freq()) / 100000)
 800e486:	4a22      	ldr	r2, [pc, #136]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e488:	64d3      	str	r3, [r2, #76]	@ 0x4c
	mod.htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e48a:	4b21      	ldr	r3, [pc, #132]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e48c:	2200      	movs	r2, #0
 800e48e:	651a      	str	r2, [r3, #80]	@ 0x50
	mod.htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e490:	4b1f      	ldr	r3, [pc, #124]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e492:	2200      	movs	r2, #0
 800e494:	659a      	str	r2, [r3, #88]	@ 0x58
	HAL_TIM_Base_Init(&mod.htim);
 800e496:	4827      	ldr	r0, [pc, #156]	@ (800e534 <MbSlave_SettingsChanged+0x18c>)
 800e498:	f004 f9d1 	bl	801283e <HAL_TIM_Base_Init>

	/* MODBUS USART interrupt Init */
	HAL_NVIC_SetPriority(MODBUS_UART_IRQ_NUMBER, PRIO_IRQ_MODBUS, 0);
 800e49c:	2200      	movs	r2, #0
 800e49e:	2103      	movs	r1, #3
 800e4a0:	2025      	movs	r0, #37	@ 0x25
 800e4a2:	f002 f8c4 	bl	801062e <HAL_NVIC_SetPriority>
	HAL_NVIC_ClearPendingIRQ(MODBUS_UART_IRQ_NUMBER);
 800e4a6:	2025      	movs	r0, #37	@ 0x25
 800e4a8:	f002 f905 	bl	80106b6 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(MODBUS_UART_IRQ_NUMBER);
 800e4ac:	2025      	movs	r0, #37	@ 0x25
 800e4ae:	f002 f8da 	bl	8010666 <HAL_NVIC_EnableIRQ>

	/* MODBUS Timer interrupt Init */
	HAL_NVIC_SetPriority(MODBUS_TIM_IRQ_NUMBER, PRIO_IRQ_MODBUS, 0);
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	2103      	movs	r1, #3
 800e4b6:	201d      	movs	r0, #29
 800e4b8:	f002 f8b9 	bl	801062e <HAL_NVIC_SetPriority>
	HAL_NVIC_ClearPendingIRQ(MODBUS_TIM_IRQ_NUMBER);
 800e4bc:	201d      	movs	r0, #29
 800e4be:	f002 f8fa 	bl	80106b6 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(MODBUS_TIM_IRQ_NUMBER);
 800e4c2:	201d      	movs	r0, #29
 800e4c4:	f002 f8cf 	bl	8010666 <HAL_NVIC_EnableIRQ>

	MbSlave_UpdateSlaveAddress();
 800e4c8:	f000 f8cc 	bl	800e664 <MbSlave_UpdateSlaveAddress>

	/* default values */
	mod.frameOk = 0;
 800e4cc:	4b10      	ldr	r3, [pc, #64]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

	/* reset bus and wait for first packet */
	MbSlave_BusReset();
 800e4d4:	f000 f8f4 	bl	800e6c0 <MbSlave_BusReset>

	/* Set initial timeout */
	mod.tick = HAL_GetTick() + conf.com.mb_timeout * 1000;
 800e4d8:	f001 fb40 	bl	800fb5c <HAL_GetTick>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	4a0a      	ldr	r2, [pc, #40]	@ (800e508 <MbSlave_SettingsChanged+0x160>)
 800e4e0:	f8b2 2040 	ldrh.w	r2, [r2, #64]	@ 0x40
 800e4e4:	4611      	mov	r1, r2
 800e4e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e4ea:	fb01 f202 	mul.w	r2, r1, r2
 800e4ee:	4413      	add	r3, r2
 800e4f0:	4a07      	ldr	r2, [pc, #28]	@ (800e510 <MbSlave_SettingsChanged+0x168>)
 800e4f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

#ifdef MODBUS_UPGRADE
	MbUpgr_Init();
 800e4f6:	f7ff fdb5 	bl	800e064 <MbUpgr_Init>
#endif

	return ret;
 800e4fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3708      	adds	r7, #8
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}
 800e506:	bf00      	nop
 800e508:	20000538 	.word	0x20000538
 800e50c:	080151f0 	.word	0x080151f0
 800e510:	2000063c 	.word	0x2000063c
 800e514:	0801521c 	.word	0x0801521c
 800e518:	08015204 	.word	0x08015204
 800e51c:	08015210 	.word	0x08015210
 800e520:	40011000 	.word	0x40011000
 800e524:	40023800 	.word	0x40023800
 800e528:	40000400 	.word	0x40000400
 800e52c:	004b87f0 	.word	0x004b87f0
 800e530:	0a7c5ac5 	.word	0x0a7c5ac5
 800e534:	20000684 	.word	0x20000684

0800e538 <MbSlave_Handle>:

Status_t MbSlave_Handle(void) {
 800e538:	b580      	push	{r7, lr}
 800e53a:	b082      	sub	sp, #8
 800e53c:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e53e:	2300      	movs	r3, #0
 800e540:	80fb      	strh	r3, [r7, #6]

	if (mod.frameOk) {
 800e542:	4b44      	ldr	r3, [pc, #272]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e544:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d050      	beq.n	800e5ee <MbSlave_Handle+0xb6>
		mod.frameOk = 0;
 800e54c:	4b41      	ldr	r3, [pc, #260]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e54e:	2200      	movs	r2, #0
 800e550:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

		/* Process frame */
		MbSlave_ProcessFrame();
 800e554:	f000 f9ce 	bl	800e8f4 <MbSlave_ProcessFrame>

		/* Handle timeout */
		mod.tick = HAL_GetTick() + conf.com.mb_timeout * 1000;
 800e558:	f001 fb00 	bl	800fb5c <HAL_GetTick>
 800e55c:	4603      	mov	r3, r0
 800e55e:	4a3e      	ldr	r2, [pc, #248]	@ (800e658 <MbSlave_Handle+0x120>)
 800e560:	f8b2 2040 	ldrh.w	r2, [r2, #64]	@ 0x40
 800e564:	4611      	mov	r1, r2
 800e566:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e56a:	fb01 f202 	mul.w	r2, r1, r2
 800e56e:	4413      	add	r3, r2
 800e570:	4a38      	ldr	r2, [pc, #224]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e572:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
		CLEAR_BIT(conf.sys.status, STAT_BIT_MB_TIMEOUT);
 800e576:	4b38      	ldr	r3, [pc, #224]	@ (800e658 <MbSlave_Handle+0x120>)
 800e578:	689b      	ldr	r3, [r3, #8]
 800e57a:	f023 0308 	bic.w	r3, r3, #8
 800e57e:	4a36      	ldr	r2, [pc, #216]	@ (800e658 <MbSlave_Handle+0x120>)
 800e580:	6093      	str	r3, [r2, #8]

		/* Prepare and send response for unicast messages */
		if (inFrame.slaveAddr == mod.myAddress) {
 800e582:	4b36      	ldr	r3, [pc, #216]	@ (800e65c <MbSlave_Handle+0x124>)
 800e584:	781a      	ldrb	r2, [r3, #0]
 800e586:	4b33      	ldr	r3, [pc, #204]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e588:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e58c:	429a      	cmp	r2, r3
 800e58e:	d12c      	bne.n	800e5ea <MbSlave_Handle+0xb2>
			/* Compose response and send it */
			outFrame.slaveAddr = mod.myAddress;
 800e590:	4b30      	ldr	r3, [pc, #192]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e592:	f893 2091 	ldrb.w	r2, [r3, #145]	@ 0x91
 800e596:	4b32      	ldr	r3, [pc, #200]	@ (800e660 <MbSlave_Handle+0x128>)
 800e598:	701a      	strb	r2, [r3, #0]
			MbSlave_CRC16(&outFrame);
 800e59a:	4831      	ldr	r0, [pc, #196]	@ (800e660 <MbSlave_Handle+0x128>)
 800e59c:	f000 fb0c 	bl	800ebb8 <MbSlave_CRC16>
			outFrame.data[outFrame.size] = outFrame.crc[0];
 800e5a0:	4b2f      	ldr	r3, [pc, #188]	@ (800e660 <MbSlave_Handle+0x128>)
 800e5a2:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	4b2d      	ldr	r3, [pc, #180]	@ (800e660 <MbSlave_Handle+0x128>)
 800e5aa:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800e5ae:	4b2c      	ldr	r3, [pc, #176]	@ (800e660 <MbSlave_Handle+0x128>)
 800e5b0:	440b      	add	r3, r1
 800e5b2:	709a      	strb	r2, [r3, #2]
			outFrame.data[outFrame.size + 1] = outFrame.crc[1];
 800e5b4:	4b2a      	ldr	r3, [pc, #168]	@ (800e660 <MbSlave_Handle+0x128>)
 800e5b6:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e5ba:	3301      	adds	r3, #1
 800e5bc:	4a28      	ldr	r2, [pc, #160]	@ (800e660 <MbSlave_Handle+0x128>)
 800e5be:	f892 10ff 	ldrb.w	r1, [r2, #255]	@ 0xff
 800e5c2:	4a27      	ldr	r2, [pc, #156]	@ (800e660 <MbSlave_Handle+0x128>)
 800e5c4:	4413      	add	r3, r2
 800e5c6:	460a      	mov	r2, r1
 800e5c8:	709a      	strb	r2, [r3, #2]

			/* send packet response */
			HAL_UART_AbortReceive_IT(&mod.huart);
 800e5ca:	4822      	ldr	r0, [pc, #136]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e5cc:	f004 ff94 	bl	80134f8 <HAL_UART_AbortReceive_IT>
			MbSlave_Rs485DirTransmit();
 800e5d0:	f000 fb60 	bl	800ec94 <MbSlave_Rs485DirTransmit>
			HAL_UART_Transmit_IT(&mod.huart, (uint8_t*) &outFrame,
					outFrame.size + MODBUS_CRC_LENGTH + MODBUS_HEADER_LENGTH);
 800e5d4:	4b22      	ldr	r3, [pc, #136]	@ (800e660 <MbSlave_Handle+0x128>)
 800e5d6:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
			HAL_UART_Transmit_IT(&mod.huart, (uint8_t*) &outFrame,
 800e5da:	3304      	adds	r3, #4
 800e5dc:	b29b      	uxth	r3, r3
 800e5de:	461a      	mov	r2, r3
 800e5e0:	491f      	ldr	r1, [pc, #124]	@ (800e660 <MbSlave_Handle+0x128>)
 800e5e2:	481c      	ldr	r0, [pc, #112]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e5e4:	f004 fe18 	bl	8013218 <HAL_UART_Transmit_IT>
 800e5e8:	e001      	b.n	800e5ee <MbSlave_Handle+0xb6>
		} else {
			/* Prepare for next reception */
			MbSlave_BusReset();
 800e5ea:	f000 f869 	bl	800e6c0 <MbSlave_BusReset>
		}
	}
	/* If apply was set and transmit state is ready, apply settings */
	if (conf.com.mb_apply != 0 && mod.huart.gState == HAL_UART_STATE_READY) {
 800e5ee:	4b1a      	ldr	r3, [pc, #104]	@ (800e658 <MbSlave_Handle+0x120>)
 800e5f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d00a      	beq.n	800e60c <MbSlave_Handle+0xd4>
 800e5f6:	4b17      	ldr	r3, [pc, #92]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e5f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e5fc:	b2db      	uxtb	r3, r3
 800e5fe:	2b20      	cmp	r3, #32
 800e600:	d104      	bne.n	800e60c <MbSlave_Handle+0xd4>
		conf.com.mb_apply = 0;
 800e602:	4b15      	ldr	r3, [pc, #84]	@ (800e658 <MbSlave_Handle+0x120>)
 800e604:	2200      	movs	r2, #0
 800e606:	87da      	strh	r2, [r3, #62]	@ 0x3e
		MbSlave_SettingsChanged();
 800e608:	f7ff fece 	bl	800e3a8 <MbSlave_SettingsChanged>
	}
	/* Timeout management */
	if (conf.com.mb_timeout != 0) {
 800e60c:	4b12      	ldr	r3, [pc, #72]	@ (800e658 <MbSlave_Handle+0x120>)
 800e60e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e612:	2b00      	cmp	r3, #0
 800e614:	d010      	beq.n	800e638 <MbSlave_Handle+0x100>
		/* Tick expired */
		if (TICK_EXPIRED(mod.tick)) {
 800e616:	f001 faa1 	bl	800fb5c <HAL_GetTick>
 800e61a:	4602      	mov	r2, r0
 800e61c:	4b0d      	ldr	r3, [pc, #52]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e61e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e622:	1ad3      	subs	r3, r2, r3
 800e624:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800e628:	4293      	cmp	r3, r2
 800e62a:	d205      	bcs.n	800e638 <MbSlave_Handle+0x100>
		SET_BIT(conf.sys.status, STAT_BIT_MB_TIMEOUT);
 800e62c:	4b0a      	ldr	r3, [pc, #40]	@ (800e658 <MbSlave_Handle+0x120>)
 800e62e:	689b      	ldr	r3, [r3, #8]
 800e630:	f043 0308 	orr.w	r3, r3, #8
 800e634:	4a08      	ldr	r2, [pc, #32]	@ (800e658 <MbSlave_Handle+0x120>)
 800e636:	6093      	str	r3, [r2, #8]
		}
	}

#ifdef MODBUS_UPGRADE
	if (mod.huart.gState == HAL_UART_STATE_READY) {
 800e638:	4b06      	ldr	r3, [pc, #24]	@ (800e654 <MbSlave_Handle+0x11c>)
 800e63a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e63e:	b2db      	uxtb	r3, r3
 800e640:	2b20      	cmp	r3, #32
 800e642:	d101      	bne.n	800e648 <MbSlave_Handle+0x110>
		MbUpgr_Handle();
 800e644:	f7ff fd26 	bl	800e094 <MbUpgr_Handle>
	}
#endif

	return ret;
 800e648:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e64c:	4618      	mov	r0, r3
 800e64e:	3708      	adds	r7, #8
 800e650:	46bd      	mov	sp, r7
 800e652:	bd80      	pop	{r7, pc}
 800e654:	2000063c 	.word	0x2000063c
 800e658:	20000538 	.word	0x20000538
 800e65c:	200006d4 	.word	0x200006d4
 800e660:	200007d8 	.word	0x200007d8

0800e664 <MbSlave_UpdateSlaveAddress>:
	if (huart->Instance == MODBUS_UART_INSTANCE) {
		MbSlave_BusReset();
	}
}

Status_t MbSlave_UpdateSlaveAddress(void) {
 800e664:	b480      	push	{r7}
 800e666:	b083      	sub	sp, #12
 800e668:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e66a:	2300      	movs	r3, #0
 800e66c:	80fb      	strh	r3, [r7, #6]

	mod.myAddress = conf.com.mb_address;
 800e66e:	4b12      	ldr	r3, [pc, #72]	@ (800e6b8 <MbSlave_UpdateSlaveAddress+0x54>)
 800e670:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800e672:	b2da      	uxtb	r2, r3
 800e674:	4b11      	ldr	r3, [pc, #68]	@ (800e6bc <MbSlave_UpdateSlaveAddress+0x58>)
 800e676:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
	SAT_DOWN(mod.myAddress, MODBUS_MIN_SLAVE_ADDR);
 800e67a:	4b10      	ldr	r3, [pc, #64]	@ (800e6bc <MbSlave_UpdateSlaveAddress+0x58>)
 800e67c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e680:	2b00      	cmp	r3, #0
 800e682:	d003      	beq.n	800e68c <MbSlave_UpdateSlaveAddress+0x28>
 800e684:	4b0d      	ldr	r3, [pc, #52]	@ (800e6bc <MbSlave_UpdateSlaveAddress+0x58>)
 800e686:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e68a:	e000      	b.n	800e68e <MbSlave_UpdateSlaveAddress+0x2a>
 800e68c:	2301      	movs	r3, #1
 800e68e:	4a0b      	ldr	r2, [pc, #44]	@ (800e6bc <MbSlave_UpdateSlaveAddress+0x58>)
 800e690:	f882 3091 	strb.w	r3, [r2, #145]	@ 0x91
	SAT_UP(mod.myAddress, MODBUS_MAX_SLAVE_ADDR);
 800e694:	4b09      	ldr	r3, [pc, #36]	@ (800e6bc <MbSlave_UpdateSlaveAddress+0x58>)
 800e696:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800e69a:	2bf7      	cmp	r3, #247	@ 0xf7
 800e69c:	bf28      	it	cs
 800e69e:	23f7      	movcs	r3, #247	@ 0xf7
 800e6a0:	b2da      	uxtb	r2, r3
 800e6a2:	4b06      	ldr	r3, [pc, #24]	@ (800e6bc <MbSlave_UpdateSlaveAddress+0x58>)
 800e6a4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

	return ret;
 800e6a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	370c      	adds	r7, #12
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b6:	4770      	bx	lr
 800e6b8:	20000538 	.word	0x20000538
 800e6bc:	2000063c 	.word	0x2000063c

0800e6c0 <MbSlave_BusReset>:

Status_t MbSlave_BusReset(void) {
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b082      	sub	sp, #8
 800e6c4:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	80fb      	strh	r3, [r7, #6]
	volatile uint16_t outFram;

	/* Stop current transfer */
	HAL_UART_Abort_IT(&mod.huart);
 800e6ca:	480c      	ldr	r0, [pc, #48]	@ (800e6fc <MbSlave_BusReset+0x3c>)
 800e6cc:	f004 fe00 	bl	80132d0 <HAL_UART_Abort_IT>
	/* Read out data register for safety reasons */
	// zmna outFram = mod.huart.Instance->RDR;
	outFram = mod.huart.Instance->DR;
 800e6d0:	4b0a      	ldr	r3, [pc, #40]	@ (800e6fc <MbSlave_BusReset+0x3c>)
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	685b      	ldr	r3, [r3, #4]
 800e6d6:	b29b      	uxth	r3, r3
 800e6d8:	80bb      	strh	r3, [r7, #4]

	UNUSED(outFram);
 800e6da:	88bb      	ldrh	r3, [r7, #4]

	/* wait for next packet */
	MbSlave_Rs485DirReceive();
 800e6dc:	f000 fae6 	bl	800ecac <MbSlave_Rs485DirReceive>
	ret = HAL_UART_Receive_IT(&mod.huart, (uint8_t*) &inFrame,
 800e6e0:	22fe      	movs	r2, #254	@ 0xfe
 800e6e2:	4907      	ldr	r1, [pc, #28]	@ (800e700 <MbSlave_BusReset+0x40>)
 800e6e4:	4805      	ldr	r0, [pc, #20]	@ (800e6fc <MbSlave_BusReset+0x3c>)
 800e6e6:	f004 fdcd 	bl	8013284 <HAL_UART_Receive_IT>
 800e6ea:	4603      	mov	r3, r0
 800e6ec:	80fb      	strh	r3, [r7, #6]
	MODBUS_HEADER_LENGTH + MODBUS_DATA_LENGTH);

	return ret;
 800e6ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	3708      	adds	r7, #8
 800e6f6:	46bd      	mov	sp, r7
 800e6f8:	bd80      	pop	{r7, pc}
 800e6fa:	bf00      	nop
 800e6fc:	2000063c 	.word	0x2000063c
 800e700:	200006d4 	.word	0x200006d4

0800e704 <USART1_IRQHandler>:

void MODBUS_UART_IRQ_HANDLER(void) {
 800e704:	b580      	push	{r7, lr}
 800e706:	af00      	add	r7, sp, #0
	/* If we received byte, restart receive timer */
	if (((mod.huart.Instance->SR & USART_SR_RXNE) != RESET)
 800e708:	4b0f      	ldr	r3, [pc, #60]	@ (800e748 <USART1_IRQHandler+0x44>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	f003 0320 	and.w	r3, r3, #32
 800e712:	2b00      	cmp	r3, #0
 800e714:	d012      	beq.n	800e73c <USART1_IRQHandler+0x38>
			&& ((mod.huart.Instance->CR1 & USART_CR1_RXNEIE) != RESET)) {
 800e716:	4b0c      	ldr	r3, [pc, #48]	@ (800e748 <USART1_IRQHandler+0x44>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	68db      	ldr	r3, [r3, #12]
 800e71c:	f003 0320 	and.w	r3, r3, #32
 800e720:	2b00      	cmp	r3, #0
 800e722:	d00b      	beq.n	800e73c <USART1_IRQHandler+0x38>
		/* clear timer */
		mod.htim.Instance->CNT = 0;
 800e724:	4b08      	ldr	r3, [pc, #32]	@ (800e748 <USART1_IRQHandler+0x44>)
 800e726:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e728:	2200      	movs	r2, #0
 800e72a:	625a      	str	r2, [r3, #36]	@ 0x24
		__HAL_TIM_CLEAR_IT(&mod.htim, TIM_IT_UPDATE);
 800e72c:	4b06      	ldr	r3, [pc, #24]	@ (800e748 <USART1_IRQHandler+0x44>)
 800e72e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e730:	f06f 0201 	mvn.w	r2, #1
 800e734:	611a      	str	r2, [r3, #16]
		/* start timer */
		HAL_TIM_Base_Start_IT(&mod.htim);
 800e736:	4805      	ldr	r0, [pc, #20]	@ (800e74c <USART1_IRQHandler+0x48>)
 800e738:	f004 f8d0 	bl	80128dc <HAL_TIM_Base_Start_IT>
	}
	HAL_UART_IRQHandler(&mod.huart);
 800e73c:	4802      	ldr	r0, [pc, #8]	@ (800e748 <USART1_IRQHandler+0x44>)
 800e73e:	f004 ff8d 	bl	801365c <HAL_UART_IRQHandler>
}
 800e742:	bf00      	nop
 800e744:	bd80      	pop	{r7, pc}
 800e746:	bf00      	nop
 800e748:	2000063c 	.word	0x2000063c
 800e74c:	20000684 	.word	0x20000684

0800e750 <TIM3_IRQHandler>:

void MODBUS_TIM_IRQ_HANDLER(void) {
 800e750:	b580      	push	{r7, lr}
 800e752:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_FLAG(&mod.htim, TIM_FLAG_UPDATE) != RESET) {
 800e754:	4b10      	ldr	r3, [pc, #64]	@ (800e798 <TIM3_IRQHandler+0x48>)
 800e756:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e758:	691b      	ldr	r3, [r3, #16]
 800e75a:	f003 0301 	and.w	r3, r3, #1
 800e75e:	2b01      	cmp	r3, #1
 800e760:	d117      	bne.n	800e792 <TIM3_IRQHandler+0x42>
		if (__HAL_TIM_GET_IT_SOURCE(&mod.htim, TIM_IT_UPDATE) != RESET) {
 800e762:	4b0d      	ldr	r3, [pc, #52]	@ (800e798 <TIM3_IRQHandler+0x48>)
 800e764:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e766:	68db      	ldr	r3, [r3, #12]
 800e768:	f003 0301 	and.w	r3, r3, #1
 800e76c:	2b01      	cmp	r3, #1
 800e76e:	d110      	bne.n	800e792 <TIM3_IRQHandler+0x42>
			/* Update event */
			__HAL_TIM_CLEAR_IT(&mod.htim, TIM_IT_UPDATE);
 800e770:	4b09      	ldr	r3, [pc, #36]	@ (800e798 <TIM3_IRQHandler+0x48>)
 800e772:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e774:	f06f 0201 	mvn.w	r2, #1
 800e778:	611a      	str	r2, [r3, #16]
			/* Stop timer */
			HAL_TIM_Base_Stop_IT(&mod.htim);
 800e77a:	4808      	ldr	r0, [pc, #32]	@ (800e79c <TIM3_IRQHandler+0x4c>)
 800e77c:	f004 f91e 	bl	80129bc <HAL_TIM_Base_Stop_IT>
			/* Check the frame that we need to process it */
			MbSlave_CheckFrame();
 800e780:	f000 f80e 	bl	800e7a0 <MbSlave_CheckFrame>
			if (mod.frameOk == 1) {
 800e784:	4b04      	ldr	r3, [pc, #16]	@ (800e798 <TIM3_IRQHandler+0x48>)
 800e786:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800e78a:	2b01      	cmp	r3, #1
 800e78c:	d001      	beq.n	800e792 <TIM3_IRQHandler+0x42>
				/* Notify the waiting task */
			} else {
				MbSlave_BusReset();
 800e78e:	f7ff ff97 	bl	800e6c0 <MbSlave_BusReset>
			}
		}
	}
}
 800e792:	bf00      	nop
 800e794:	bd80      	pop	{r7, pc}
 800e796:	bf00      	nop
 800e798:	2000063c 	.word	0x2000063c
 800e79c:	20000684 	.word	0x20000684

0800e7a0 <MbSlave_CheckFrame>:

static Status_t MbSlave_CheckFrame(void) {
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b082      	sub	sp, #8
 800e7a4:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	80bb      	strh	r3, [r7, #4]
	uint8_t command;
	uint8_t supported = 0;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	71fb      	strb	r3, [r7, #7]

	/* Check address */
	if (inFrame.slaveAddr
 800e7ae:	4b4f      	ldr	r3, [pc, #316]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e7b0:	781a      	ldrb	r2, [r3, #0]
			== mod.myAddress|| inFrame.slaveAddr == MODBUS_BROADCAST) {
 800e7b2:	4b4f      	ldr	r3, [pc, #316]	@ (800e8f0 <MbSlave_CheckFrame+0x150>)
 800e7b4:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
	if (inFrame.slaveAddr
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d004      	beq.n	800e7c6 <MbSlave_CheckFrame+0x26>
			== mod.myAddress|| inFrame.slaveAddr == MODBUS_BROADCAST) {
 800e7bc:	4b4b      	ldr	r3, [pc, #300]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e7be:	781b      	ldrb	r3, [r3, #0]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	f040 808d 	bne.w	800e8e0 <MbSlave_CheckFrame+0x140>
		command = inFrame.funcCode;
 800e7c6:	4b49      	ldr	r3, [pc, #292]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e7c8:	785b      	ldrb	r3, [r3, #1]
 800e7ca:	70fb      	strb	r3, [r7, #3]
		/* Calculate size of data and check supported operation codes */
		if (command >= MB_READ_COILS && command <= MB_WRITE_SINGLE_REG) {
 800e7cc:	78fb      	ldrb	r3, [r7, #3]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d009      	beq.n	800e7e6 <MbSlave_CheckFrame+0x46>
 800e7d2:	78fb      	ldrb	r3, [r7, #3]
 800e7d4:	2b06      	cmp	r3, #6
 800e7d6:	d806      	bhi.n	800e7e6 <MbSlave_CheckFrame+0x46>
			inFrame.size = 0;
 800e7d8:	4b44      	ldr	r3, [pc, #272]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e7da:	2200      	movs	r2, #0
 800e7dc:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			supported = 1;
 800e7e0:	2301      	movs	r3, #1
 800e7e2:	71fb      	strb	r3, [r7, #7]
 800e7e4:	e04d      	b.n	800e882 <MbSlave_CheckFrame+0xe2>
		} else if (command == MB_WRITE_MULTIPLE_REGS
 800e7e6:	78fb      	ldrb	r3, [r7, #3]
 800e7e8:	2b10      	cmp	r3, #16
 800e7ea:	d002      	beq.n	800e7f2 <MbSlave_CheckFrame+0x52>
				|| command == MB_WRITE_MULTIPLE_COILS) {
 800e7ec:	78fb      	ldrb	r3, [r7, #3]
 800e7ee:	2b0f      	cmp	r3, #15
 800e7f0:	d147      	bne.n	800e882 <MbSlave_CheckFrame+0xe2>
			inFrame.size = inFrame.data[2];
 800e7f2:	4b3e      	ldr	r3, [pc, #248]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e7f4:	791b      	ldrb	r3, [r3, #4]
 800e7f6:	461a      	mov	r2, r3
 800e7f8:	4b3c      	ldr	r3, [pc, #240]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e7fa:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			inFrame.size <<= 8;
 800e7fe:	4b3b      	ldr	r3, [pc, #236]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e800:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e804:	021b      	lsls	r3, r3, #8
 800e806:	b29a      	uxth	r2, r3
 800e808:	4b38      	ldr	r3, [pc, #224]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e80a:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			inFrame.size |= inFrame.data[3];
 800e80e:	4b37      	ldr	r3, [pc, #220]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e810:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e814:	4a35      	ldr	r2, [pc, #212]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e816:	7952      	ldrb	r2, [r2, #5]
 800e818:	4313      	orrs	r3, r2
 800e81a:	b29a      	uxth	r2, r3
 800e81c:	4b33      	ldr	r3, [pc, #204]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e81e:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100

			if (command == MB_WRITE_MULTIPLE_COILS) {
 800e822:	78fb      	ldrb	r3, [r7, #3]
 800e824:	2b0f      	cmp	r3, #15
 800e826:	d11d      	bne.n	800e864 <MbSlave_CheckFrame+0xc4>
				if (inFrame.size % 8) {
 800e828:	4b30      	ldr	r3, [pc, #192]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e82a:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e82e:	f003 0307 	and.w	r3, r3, #7
 800e832:	b29b      	uxth	r3, r3
 800e834:	2b00      	cmp	r3, #0
 800e836:	d00a      	beq.n	800e84e <MbSlave_CheckFrame+0xae>
					inFrame.size = (inFrame.size / 8) + 2; /* 1 extra byte is for unaligned data, 1 byte for size */
 800e838:	4b2c      	ldr	r3, [pc, #176]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e83a:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e83e:	08db      	lsrs	r3, r3, #3
 800e840:	b29b      	uxth	r3, r3
 800e842:	3302      	adds	r3, #2
 800e844:	b29a      	uxth	r2, r3
 800e846:	4b29      	ldr	r3, [pc, #164]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e848:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
 800e84c:	e017      	b.n	800e87e <MbSlave_CheckFrame+0xde>
				} else {
					inFrame.size = (inFrame.size / 8) + 1; /* 1 byte for size */
 800e84e:	4b27      	ldr	r3, [pc, #156]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e850:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e854:	08db      	lsrs	r3, r3, #3
 800e856:	b29b      	uxth	r3, r3
 800e858:	3301      	adds	r3, #1
 800e85a:	b29a      	uxth	r2, r3
 800e85c:	4b23      	ldr	r3, [pc, #140]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e85e:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
 800e862:	e00c      	b.n	800e87e <MbSlave_CheckFrame+0xde>
				}
			} else if (command == MB_WRITE_MULTIPLE_REGS) {
 800e864:	78fb      	ldrb	r3, [r7, #3]
 800e866:	2b10      	cmp	r3, #16
 800e868:	d109      	bne.n	800e87e <MbSlave_CheckFrame+0xde>
				inFrame.size = (inFrame.size * 2) + 1; /* registers are 16b, 1 byte for size */
 800e86a:	4b20      	ldr	r3, [pc, #128]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e86c:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e870:	005b      	lsls	r3, r3, #1
 800e872:	b29b      	uxth	r3, r3
 800e874:	3301      	adds	r3, #1
 800e876:	b29a      	uxth	r2, r3
 800e878:	4b1c      	ldr	r3, [pc, #112]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e87a:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			}
			supported = 1;
 800e87e:	2301      	movs	r3, #1
 800e880:	71fb      	strb	r3, [r7, #7]
		}

		/* Add header of command to size variable */
		inFrame.size += MODBUS_MIN_PAYLOAD_LENGTH;
 800e882:	4b1a      	ldr	r3, [pc, #104]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e884:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e888:	3304      	adds	r3, #4
 800e88a:	b29a      	uxth	r2, r3
 800e88c:	4b17      	ldr	r3, [pc, #92]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e88e:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
		/* Check maximal length of modbus frame */
		if (inFrame.size < MODBUS_DATA_LENGTH - 2) // CRC must fit into received data
 800e892:	4b16      	ldr	r3, [pc, #88]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e894:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e898:	2bf9      	cmp	r3, #249	@ 0xf9
 800e89a:	d821      	bhi.n	800e8e0 <MbSlave_CheckFrame+0x140>
				{
			/* compute CRC16 from received packet */
			MbSlave_CRC16(&inFrame);
 800e89c:	4813      	ldr	r0, [pc, #76]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e89e:	f000 f98b 	bl	800ebb8 <MbSlave_CRC16>
			/* we have original CRC16 in received data */
			if (inFrame.crc[0] == inFrame.data[inFrame.size]
 800e8a2:	4b12      	ldr	r3, [pc, #72]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e8a4:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800e8a8:	4b10      	ldr	r3, [pc, #64]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e8aa:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e8ae:	4619      	mov	r1, r3
 800e8b0:	4b0e      	ldr	r3, [pc, #56]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e8b2:	440b      	add	r3, r1
 800e8b4:	789b      	ldrb	r3, [r3, #2]
 800e8b6:	429a      	cmp	r2, r3
 800e8b8:	d112      	bne.n	800e8e0 <MbSlave_CheckFrame+0x140>
					&& inFrame.crc[1] == inFrame.data[inFrame.size + 1]
 800e8ba:	4b0c      	ldr	r3, [pc, #48]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e8bc:	f893 20ff 	ldrb.w	r2, [r3, #255]	@ 0xff
 800e8c0:	4b0a      	ldr	r3, [pc, #40]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e8c2:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800e8c6:	3301      	adds	r3, #1
 800e8c8:	4908      	ldr	r1, [pc, #32]	@ (800e8ec <MbSlave_CheckFrame+0x14c>)
 800e8ca:	440b      	add	r3, r1
 800e8cc:	789b      	ldrb	r3, [r3, #2]
 800e8ce:	429a      	cmp	r2, r3
 800e8d0:	d106      	bne.n	800e8e0 <MbSlave_CheckFrame+0x140>
					&& supported) {
 800e8d2:	79fb      	ldrb	r3, [r7, #7]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d003      	beq.n	800e8e0 <MbSlave_CheckFrame+0x140>
				/* move to next step */
				mod.frameOk = 1;
 800e8d8:	4b05      	ldr	r3, [pc, #20]	@ (800e8f0 <MbSlave_CheckFrame+0x150>)
 800e8da:	2201      	movs	r2, #1
 800e8dc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
			}
		}
	}

	return ret;
 800e8e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	3708      	adds	r7, #8
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	bd80      	pop	{r7, pc}
 800e8ec:	200006d4 	.word	0x200006d4
 800e8f0:	2000063c 	.word	0x2000063c

0800e8f4 <MbSlave_ProcessFrame>:

static Status_t MbSlave_ProcessFrame(void) {
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b088      	sub	sp, #32
 800e8f8:	af00      	add	r7, sp, #0
	Status_t ret = STATUS_OK;
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	82fb      	strh	r3, [r7, #22]
	uint32_t i;
	uint16_t addr;
	uint16_t count;
	uint16_t size;
	uint16_t offset = 0;
 800e8fe:	2300      	movs	r3, #0
 800e900:	833b      	strh	r3, [r7, #24]
	uint16_t val;

	/* prepare address for outframe */
	outFrame.funcCode = inFrame.funcCode;
 800e902:	4b85      	ldr	r3, [pc, #532]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e904:	785a      	ldrb	r2, [r3, #1]
 800e906:	4b85      	ldr	r3, [pc, #532]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800e908:	705a      	strb	r2, [r3, #1]
	/* default size for error */
	outFrame.size = 1;
 800e90a:	4b84      	ldr	r3, [pc, #528]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800e90c:	2201      	movs	r2, #1
 800e90e:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
	/* parse start address and count */
	addr = inFrame.data[0];
 800e912:	4b81      	ldr	r3, [pc, #516]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e914:	789b      	ldrb	r3, [r3, #2]
 800e916:	82bb      	strh	r3, [r7, #20]
	addr <<= 8;
 800e918:	8abb      	ldrh	r3, [r7, #20]
 800e91a:	021b      	lsls	r3, r3, #8
 800e91c:	82bb      	strh	r3, [r7, #20]
	addr |= inFrame.data[1];
 800e91e:	4b7e      	ldr	r3, [pc, #504]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e920:	78db      	ldrb	r3, [r3, #3]
 800e922:	461a      	mov	r2, r3
 800e924:	8abb      	ldrh	r3, [r7, #20]
 800e926:	4313      	orrs	r3, r2
 800e928:	82bb      	strh	r3, [r7, #20]
	count = inFrame.data[2];
 800e92a:	4b7b      	ldr	r3, [pc, #492]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e92c:	791b      	ldrb	r3, [r3, #4]
 800e92e:	827b      	strh	r3, [r7, #18]
	count <<= 8;
 800e930:	8a7b      	ldrh	r3, [r7, #18]
 800e932:	021b      	lsls	r3, r3, #8
 800e934:	827b      	strh	r3, [r7, #18]
	count |= inFrame.data[3];
 800e936:	4b78      	ldr	r3, [pc, #480]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e938:	795b      	ldrb	r3, [r3, #5]
 800e93a:	461a      	mov	r2, r3
 800e93c:	8a7b      	ldrh	r3, [r7, #18]
 800e93e:	4313      	orrs	r3, r2
 800e940:	827b      	strh	r3, [r7, #18]

	switch (inFrame.funcCode) {
 800e942:	4b75      	ldr	r3, [pc, #468]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e944:	785b      	ldrb	r3, [r3, #1]
 800e946:	2b10      	cmp	r3, #16
 800e948:	d010      	beq.n	800e96c <MbSlave_ProcessFrame+0x78>
 800e94a:	2b10      	cmp	r3, #16
 800e94c:	dc13      	bgt.n	800e976 <MbSlave_ProcessFrame+0x82>
 800e94e:	2b03      	cmp	r3, #3
 800e950:	d002      	beq.n	800e958 <MbSlave_ProcessFrame+0x64>
 800e952:	2b04      	cmp	r3, #4
 800e954:	d005      	beq.n	800e962 <MbSlave_ProcessFrame+0x6e>
 800e956:	e00e      	b.n	800e976 <MbSlave_ProcessFrame+0x82>
	case MB_READ_HOLDING_REGS:
		offset = MODBUS_OFFSET_HOLDING;
 800e958:	2300      	movs	r3, #0
 800e95a:	833b      	strh	r3, [r7, #24]
		size = MB_HOLD_LAST;
 800e95c:	2365      	movs	r3, #101	@ 0x65
 800e95e:	837b      	strh	r3, [r7, #26]
		break;
 800e960:	e015      	b.n	800e98e <MbSlave_ProcessFrame+0x9a>
	case MB_READ_INPUT_REGS:
		offset = MODBUS_OFFSET_INPUT;
 800e962:	2300      	movs	r3, #0
 800e964:	833b      	strh	r3, [r7, #24]
		size = MB_INPUT_LAST;
 800e966:	2318      	movs	r3, #24
 800e968:	837b      	strh	r3, [r7, #26]
		break;
 800e96a:	e010      	b.n	800e98e <MbSlave_ProcessFrame+0x9a>
	case MB_WRITE_MULTIPLE_REGS:
		offset = MODBUS_OFFSET_HOLDING;
 800e96c:	2300      	movs	r3, #0
 800e96e:	833b      	strh	r3, [r7, #24]
		size = MB_HOLD_LAST;
 800e970:	2365      	movs	r3, #101	@ 0x65
 800e972:	837b      	strh	r3, [r7, #26]
		break;
 800e974:	e00b      	b.n	800e98e <MbSlave_ProcessFrame+0x9a>
	default:
		/* prepare exception */
		size = 0;
 800e976:	2300      	movs	r3, #0
 800e978:	837b      	strh	r3, [r7, #26]
		outFrame.funcCode = inFrame.funcCode + MODBUS_EXCEPTION_MASK;
 800e97a:	4b67      	ldr	r3, [pc, #412]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e97c:	785b      	ldrb	r3, [r3, #1]
 800e97e:	3b80      	subs	r3, #128	@ 0x80
 800e980:	b2da      	uxtb	r2, r3
 800e982:	4b66      	ldr	r3, [pc, #408]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800e984:	705a      	strb	r2, [r3, #1]
		outFrame.data[0] = MODBUS_EXCEPT_INVALID_COMMAND; /* invalid function code */
 800e986:	4b65      	ldr	r3, [pc, #404]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800e988:	2201      	movs	r2, #1
 800e98a:	709a      	strb	r2, [r3, #2]
		break;
 800e98c:	bf00      	nop
	}

	/* some value checking */
	if (outFrame.funcCode < MODBUS_EXCEPTION_MASK
 800e98e:	4b63      	ldr	r3, [pc, #396]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800e990:	785b      	ldrb	r3, [r3, #1]
 800e992:	b25b      	sxtb	r3, r3
 800e994:	2b00      	cmp	r3, #0
 800e996:	db0e      	blt.n	800e9b6 <MbSlave_ProcessFrame+0xc2>
			&& (count < 1 || count > 0x7b)) {
 800e998:	8a7b      	ldrh	r3, [r7, #18]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d002      	beq.n	800e9a4 <MbSlave_ProcessFrame+0xb0>
 800e99e:	8a7b      	ldrh	r3, [r7, #18]
 800e9a0:	2b7b      	cmp	r3, #123	@ 0x7b
 800e9a2:	d908      	bls.n	800e9b6 <MbSlave_ProcessFrame+0xc2>
		outFrame.funcCode = inFrame.funcCode + MODBUS_EXCEPTION_MASK;
 800e9a4:	4b5c      	ldr	r3, [pc, #368]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e9a6:	785b      	ldrb	r3, [r3, #1]
 800e9a8:	3b80      	subs	r3, #128	@ 0x80
 800e9aa:	b2da      	uxtb	r2, r3
 800e9ac:	4b5b      	ldr	r3, [pc, #364]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800e9ae:	705a      	strb	r2, [r3, #1]
		outFrame.data[0] = MODBUS_EXCEPT_INVALID_SIZE; /* invalid size/value */
 800e9b0:	4b5a      	ldr	r3, [pc, #360]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800e9b2:	2203      	movs	r2, #3
 800e9b4:	709a      	strb	r2, [r3, #2]
	}

	if (outFrame.funcCode < MODBUS_EXCEPTION_MASK
 800e9b6:	4b59      	ldr	r3, [pc, #356]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800e9b8:	785b      	ldrb	r3, [r3, #1]
 800e9ba:	b25b      	sxtb	r3, r3
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	db26      	blt.n	800ea0e <MbSlave_ProcessFrame+0x11a>
			&& (addr > (offset + size) || (addr) < offset
 800e9c0:	8aba      	ldrh	r2, [r7, #20]
 800e9c2:	8b39      	ldrh	r1, [r7, #24]
 800e9c4:	8b7b      	ldrh	r3, [r7, #26]
 800e9c6:	440b      	add	r3, r1
 800e9c8:	429a      	cmp	r2, r3
 800e9ca:	dc0c      	bgt.n	800e9e6 <MbSlave_ProcessFrame+0xf2>
 800e9cc:	8aba      	ldrh	r2, [r7, #20]
 800e9ce:	8b3b      	ldrh	r3, [r7, #24]
 800e9d0:	429a      	cmp	r2, r3
 800e9d2:	d308      	bcc.n	800e9e6 <MbSlave_ProcessFrame+0xf2>
					|| (addr + count) > (offset + size + 1))) {
 800e9d4:	8aba      	ldrh	r2, [r7, #20]
 800e9d6:	8a7b      	ldrh	r3, [r7, #18]
 800e9d8:	441a      	add	r2, r3
 800e9da:	8b39      	ldrh	r1, [r7, #24]
 800e9dc:	8b7b      	ldrh	r3, [r7, #26]
 800e9de:	440b      	add	r3, r1
 800e9e0:	3301      	adds	r3, #1
 800e9e2:	429a      	cmp	r2, r3
 800e9e4:	dd13      	ble.n	800ea0e <MbSlave_ProcessFrame+0x11a>
#ifdef MODBUS_UPGRADE
		if (addr < MB_UPGR_BASE_ADDRESS
 800e9e6:	8abb      	ldrh	r3, [r7, #20]
 800e9e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e9ec:	d306      	bcc.n	800e9fc <MbSlave_ProcessFrame+0x108>
				|| addr + count > MB_UPGR_END_ADDRESS + 1)
 800e9ee:	8aba      	ldrh	r2, [r7, #20]
 800e9f0:	8a7b      	ldrh	r3, [r7, #18]
 800e9f2:	4413      	add	r3, r2
 800e9f4:	f240 4212 	movw	r2, #1042	@ 0x412
 800e9f8:	4293      	cmp	r3, r2
 800e9fa:	dd08      	ble.n	800ea0e <MbSlave_ProcessFrame+0x11a>
#endif
						{
			outFrame.funcCode = inFrame.funcCode + MODBUS_EXCEPTION_MASK;
 800e9fc:	4b46      	ldr	r3, [pc, #280]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800e9fe:	785b      	ldrb	r3, [r3, #1]
 800ea00:	3b80      	subs	r3, #128	@ 0x80
 800ea02:	b2da      	uxtb	r2, r3
 800ea04:	4b45      	ldr	r3, [pc, #276]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800ea06:	705a      	strb	r2, [r3, #1]
			outFrame.data[0] = MODBUS_EXCEPT_INVALID_ADDRESS; /* invalid address */
 800ea08:	4b44      	ldr	r3, [pc, #272]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800ea0a:	2202      	movs	r2, #2
 800ea0c:	709a      	strb	r2, [r3, #2]
		}
	}

	/* it looks ok so far */
	if (outFrame.funcCode < MODBUS_EXCEPTION_MASK) {
 800ea0e:	4b43      	ldr	r3, [pc, #268]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800ea10:	785b      	ldrb	r3, [r3, #1]
 800ea12:	b25b      	sxtb	r3, r3
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	f2c0 80c5 	blt.w	800eba4 <MbSlave_ProcessFrame+0x2b0>
		/* Subtract offset from address */
		addr -= offset;
 800ea1a:	8aba      	ldrh	r2, [r7, #20]
 800ea1c:	8b3b      	ldrh	r3, [r7, #24]
 800ea1e:	1ad3      	subs	r3, r2, r3
 800ea20:	82bb      	strh	r3, [r7, #20]

		/* do the register stuff */
		switch (inFrame.funcCode) {
 800ea22:	4b3d      	ldr	r3, [pc, #244]	@ (800eb18 <MbSlave_ProcessFrame+0x224>)
 800ea24:	785b      	ldrb	r3, [r3, #1]
 800ea26:	2b10      	cmp	r3, #16
 800ea28:	d064      	beq.n	800eaf4 <MbSlave_ProcessFrame+0x200>
 800ea2a:	2b10      	cmp	r3, #16
 800ea2c:	f300 80ba 	bgt.w	800eba4 <MbSlave_ProcessFrame+0x2b0>
 800ea30:	2b03      	cmp	r3, #3
 800ea32:	d002      	beq.n	800ea3a <MbSlave_ProcessFrame+0x146>
 800ea34:	2b04      	cmp	r3, #4
 800ea36:	d034      	beq.n	800eaa2 <MbSlave_ProcessFrame+0x1ae>
 800ea38:	e0b4      	b.n	800eba4 <MbSlave_ProcessFrame+0x2b0>
		case MB_READ_HOLDING_REGS:
			outFrame.data[0] = count * 2;
 800ea3a:	8a7b      	ldrh	r3, [r7, #18]
 800ea3c:	b2db      	uxtb	r3, r3
 800ea3e:	005b      	lsls	r3, r3, #1
 800ea40:	b2da      	uxtb	r2, r3
 800ea42:	4b36      	ldr	r3, [pc, #216]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800ea44:	709a      	strb	r2, [r3, #2]
			outFrame.size = outFrame.data[0] + 1;
 800ea46:	4b35      	ldr	r3, [pc, #212]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800ea48:	789b      	ldrb	r3, [r3, #2]
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	b29a      	uxth	r2, r3
 800ea4e:	4b33      	ldr	r3, [pc, #204]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800ea50:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
#ifdef MODBUS_UPGRADE
			if (addr >= MB_UPGR_BASE_ADDRESS) {
 800ea54:	8abb      	ldrh	r3, [r7, #20]
 800ea56:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ea5a:	d306      	bcc.n	800ea6a <MbSlave_ProcessFrame+0x176>
				MbUpgr_ReadRegisters(addr, count, outFrame.data + 1);
 800ea5c:	4a30      	ldr	r2, [pc, #192]	@ (800eb20 <MbSlave_ProcessFrame+0x22c>)
 800ea5e:	8a79      	ldrh	r1, [r7, #18]
 800ea60:	8abb      	ldrh	r3, [r7, #20]
 800ea62:	4618      	mov	r0, r3
 800ea64:	f7ff fbd0 	bl	800e208 <MbUpgr_ReadRegisters>
				for (i = 0; i < count; i++) {
					MbRtu_ReadHoldingRegCallback(addr + i, &val);
					memcpy((outFrame.data + i * 2 + 1), &val, 2);
				}
			}
			break;
 800ea68:	e09c      	b.n	800eba4 <MbSlave_ProcessFrame+0x2b0>
				for (i = 0; i < count; i++) {
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	61fb      	str	r3, [r7, #28]
 800ea6e:	e013      	b.n	800ea98 <MbSlave_ProcessFrame+0x1a4>
					MbRtu_ReadHoldingRegCallback(addr + i, &val);
 800ea70:	69fb      	ldr	r3, [r7, #28]
 800ea72:	b29a      	uxth	r2, r3
 800ea74:	8abb      	ldrh	r3, [r7, #20]
 800ea76:	4413      	add	r3, r2
 800ea78:	b29b      	uxth	r3, r3
 800ea7a:	1dba      	adds	r2, r7, #6
 800ea7c:	4611      	mov	r1, r2
 800ea7e:	4618      	mov	r0, r3
 800ea80:	f7ff f9be 	bl	800de00 <MbRtu_ReadHoldingRegCallback>
					memcpy((outFrame.data + i * 2 + 1), &val, 2);
 800ea84:	69fb      	ldr	r3, [r7, #28]
 800ea86:	005b      	lsls	r3, r3, #1
 800ea88:	3301      	adds	r3, #1
 800ea8a:	4a26      	ldr	r2, [pc, #152]	@ (800eb24 <MbSlave_ProcessFrame+0x230>)
 800ea8c:	4413      	add	r3, r2
 800ea8e:	88fa      	ldrh	r2, [r7, #6]
 800ea90:	801a      	strh	r2, [r3, #0]
				for (i = 0; i < count; i++) {
 800ea92:	69fb      	ldr	r3, [r7, #28]
 800ea94:	3301      	adds	r3, #1
 800ea96:	61fb      	str	r3, [r7, #28]
 800ea98:	8a7b      	ldrh	r3, [r7, #18]
 800ea9a:	69fa      	ldr	r2, [r7, #28]
 800ea9c:	429a      	cmp	r2, r3
 800ea9e:	d3e7      	bcc.n	800ea70 <MbSlave_ProcessFrame+0x17c>
			break;
 800eaa0:	e080      	b.n	800eba4 <MbSlave_ProcessFrame+0x2b0>

		case MB_READ_INPUT_REGS:
			outFrame.data[0] = count * 2;
 800eaa2:	8a7b      	ldrh	r3, [r7, #18]
 800eaa4:	b2db      	uxtb	r3, r3
 800eaa6:	005b      	lsls	r3, r3, #1
 800eaa8:	b2da      	uxtb	r2, r3
 800eaaa:	4b1c      	ldr	r3, [pc, #112]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800eaac:	709a      	strb	r2, [r3, #2]
			outFrame.size = outFrame.data[0] + 1;
 800eaae:	4b1b      	ldr	r3, [pc, #108]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800eab0:	789b      	ldrb	r3, [r3, #2]
 800eab2:	3301      	adds	r3, #1
 800eab4:	b29a      	uxth	r2, r3
 800eab6:	4b19      	ldr	r3, [pc, #100]	@ (800eb1c <MbSlave_ProcessFrame+0x228>)
 800eab8:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			for (i = 0; i < count; i++) {
 800eabc:	2300      	movs	r3, #0
 800eabe:	61fb      	str	r3, [r7, #28]
 800eac0:	e013      	b.n	800eaea <MbSlave_ProcessFrame+0x1f6>
				MbRtu_ReadInputRegCallback(addr + i, &val);
 800eac2:	69fb      	ldr	r3, [r7, #28]
 800eac4:	b29a      	uxth	r2, r3
 800eac6:	8abb      	ldrh	r3, [r7, #20]
 800eac8:	4413      	add	r3, r2
 800eaca:	b29b      	uxth	r3, r3
 800eacc:	1dba      	adds	r2, r7, #6
 800eace:	4611      	mov	r1, r2
 800ead0:	4618      	mov	r0, r3
 800ead2:	f7ff f8a1 	bl	800dc18 <MbRtu_ReadInputRegCallback>
				memcpy((outFrame.data + i * 2 + 1), &val, 2);
 800ead6:	69fb      	ldr	r3, [r7, #28]
 800ead8:	005b      	lsls	r3, r3, #1
 800eada:	3301      	adds	r3, #1
 800eadc:	4a11      	ldr	r2, [pc, #68]	@ (800eb24 <MbSlave_ProcessFrame+0x230>)
 800eade:	4413      	add	r3, r2
 800eae0:	88fa      	ldrh	r2, [r7, #6]
 800eae2:	801a      	strh	r2, [r3, #0]
			for (i = 0; i < count; i++) {
 800eae4:	69fb      	ldr	r3, [r7, #28]
 800eae6:	3301      	adds	r3, #1
 800eae8:	61fb      	str	r3, [r7, #28]
 800eaea:	8a7b      	ldrh	r3, [r7, #18]
 800eaec:	69fa      	ldr	r2, [r7, #28]
 800eaee:	429a      	cmp	r2, r3
 800eaf0:	d3e7      	bcc.n	800eac2 <MbSlave_ProcessFrame+0x1ce>
			}

			break;
 800eaf2:	e057      	b.n	800eba4 <MbSlave_ProcessFrame+0x2b0>

		case MB_WRITE_MULTIPLE_REGS:
			size = addr + count;
 800eaf4:	8aba      	ldrh	r2, [r7, #20]
 800eaf6:	8a7b      	ldrh	r3, [r7, #18]
 800eaf8:	4413      	add	r3, r2
 800eafa:	837b      	strh	r3, [r7, #26]
#ifdef MODBUS_UPGRADE
			if (addr >= MB_UPGR_BASE_ADDRESS) {
 800eafc:	8abb      	ldrh	r3, [r7, #20]
 800eafe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eb02:	d306      	bcc.n	800eb12 <MbSlave_ProcessFrame+0x21e>
				MbUpgr_WriteRegisters(addr, count, inFrame.data + 5);
 800eb04:	4a08      	ldr	r2, [pc, #32]	@ (800eb28 <MbSlave_ProcessFrame+0x234>)
 800eb06:	8a79      	ldrh	r1, [r7, #18]
 800eb08:	8abb      	ldrh	r3, [r7, #20]
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	f7ff fb36 	bl	800e17c <MbUpgr_WriteRegisters>
 800eb10:	e02b      	b.n	800eb6a <MbSlave_ProcessFrame+0x276>
			} else
#endif
			{
				for (i = 0; i < count; i++) {
 800eb12:	2300      	movs	r3, #0
 800eb14:	61fb      	str	r3, [r7, #28]
 800eb16:	e024      	b.n	800eb62 <MbSlave_ProcessFrame+0x26e>
 800eb18:	200006d4 	.word	0x200006d4
 800eb1c:	200007d8 	.word	0x200007d8
 800eb20:	200007db 	.word	0x200007db
 800eb24:	200007da 	.word	0x200007da
 800eb28:	200006db 	.word	0x200006db
					memcpy(&val,
							(inFrame.data + i * 2 + 1
 800eb2c:	69fb      	ldr	r3, [r7, #28]
 800eb2e:	005b      	lsls	r3, r3, #1
									+ MODBUS_MIN_PAYLOAD_LENGTH), 2);
 800eb30:	3305      	adds	r3, #5
					memcpy(&val,
 800eb32:	4a1f      	ldr	r2, [pc, #124]	@ (800ebb0 <MbSlave_ProcessFrame+0x2bc>)
 800eb34:	4413      	add	r3, r2
 800eb36:	881b      	ldrh	r3, [r3, #0]
 800eb38:	b29b      	uxth	r3, r3
 800eb3a:	80fb      	strh	r3, [r7, #6]
					MbRtu_WriteHoldingRegCallback(addr + i, __REV16(val));
 800eb3c:	69fb      	ldr	r3, [r7, #28]
 800eb3e:	b29a      	uxth	r2, r3
 800eb40:	8abb      	ldrh	r3, [r7, #20]
 800eb42:	4413      	add	r3, r2
 800eb44:	b29a      	uxth	r2, r3
 800eb46:	88fb      	ldrh	r3, [r7, #6]
 800eb48:	60fb      	str	r3, [r7, #12]
  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	ba5b      	rev16	r3, r3
 800eb4e:	60bb      	str	r3, [r7, #8]
  return result;
 800eb50:	68bb      	ldr	r3, [r7, #8]
 800eb52:	b29b      	uxth	r3, r3
 800eb54:	4619      	mov	r1, r3
 800eb56:	4610      	mov	r0, r2
 800eb58:	f7ff f9e0 	bl	800df1c <MbRtu_WriteHoldingRegCallback>
				for (i = 0; i < count; i++) {
 800eb5c:	69fb      	ldr	r3, [r7, #28]
 800eb5e:	3301      	adds	r3, #1
 800eb60:	61fb      	str	r3, [r7, #28]
 800eb62:	8a7b      	ldrh	r3, [r7, #18]
 800eb64:	69fa      	ldr	r2, [r7, #28]
 800eb66:	429a      	cmp	r2, r3
 800eb68:	d3e0      	bcc.n	800eb2c <MbSlave_ProcessFrame+0x238>
				}
			}

			addr += offset;
 800eb6a:	8aba      	ldrh	r2, [r7, #20]
 800eb6c:	8b3b      	ldrh	r3, [r7, #24]
 800eb6e:	4413      	add	r3, r2
 800eb70:	82bb      	strh	r3, [r7, #20]
			outFrame.data[0] = (addr >> 8) & 0xff;
 800eb72:	8abb      	ldrh	r3, [r7, #20]
 800eb74:	0a1b      	lsrs	r3, r3, #8
 800eb76:	b29b      	uxth	r3, r3
 800eb78:	b2da      	uxtb	r2, r3
 800eb7a:	4b0e      	ldr	r3, [pc, #56]	@ (800ebb4 <MbSlave_ProcessFrame+0x2c0>)
 800eb7c:	709a      	strb	r2, [r3, #2]
			outFrame.data[1] = addr & 0xff;
 800eb7e:	8abb      	ldrh	r3, [r7, #20]
 800eb80:	b2da      	uxtb	r2, r3
 800eb82:	4b0c      	ldr	r3, [pc, #48]	@ (800ebb4 <MbSlave_ProcessFrame+0x2c0>)
 800eb84:	70da      	strb	r2, [r3, #3]
			outFrame.data[2] = (count >> 8) & 0xff;
 800eb86:	8a7b      	ldrh	r3, [r7, #18]
 800eb88:	0a1b      	lsrs	r3, r3, #8
 800eb8a:	b29b      	uxth	r3, r3
 800eb8c:	b2da      	uxtb	r2, r3
 800eb8e:	4b09      	ldr	r3, [pc, #36]	@ (800ebb4 <MbSlave_ProcessFrame+0x2c0>)
 800eb90:	711a      	strb	r2, [r3, #4]
			outFrame.data[3] = count & 0xff;
 800eb92:	8a7b      	ldrh	r3, [r7, #18]
 800eb94:	b2da      	uxtb	r2, r3
 800eb96:	4b07      	ldr	r3, [pc, #28]	@ (800ebb4 <MbSlave_ProcessFrame+0x2c0>)
 800eb98:	715a      	strb	r2, [r3, #5]
			outFrame.size = 4;
 800eb9a:	4b06      	ldr	r3, [pc, #24]	@ (800ebb4 <MbSlave_ProcessFrame+0x2c0>)
 800eb9c:	2204      	movs	r2, #4
 800eb9e:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
			break;
 800eba2:	bf00      	nop
		}
	}

	return ret;
 800eba4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800eba8:	4618      	mov	r0, r3
 800ebaa:	3720      	adds	r7, #32
 800ebac:	46bd      	mov	sp, r7
 800ebae:	bd80      	pop	{r7, pc}
 800ebb0:	200006d6 	.word	0x200006d6
 800ebb4:	200007d8 	.word	0x200007d8

0800ebb8 <MbSlave_CRC16>:
 * Computation of CRC16 using pre-computed tables.
 *
 * @param frame - data frame
 * @return Status - standard status code (0 - OK)
 */
static Status_t MbSlave_CRC16(MbSlave_Frame_t *frame) {
 800ebb8:	b480      	push	{r7}
 800ebba:	b085      	sub	sp, #20
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
	uint8_t index;
	frame->crc[0] = 0xFF;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	22ff      	movs	r2, #255	@ 0xff
 800ebc4:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	frame->crc[1] = 0xFF;
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	22ff      	movs	r2, #255	@ 0xff
 800ebcc:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	uint16_t i;

	/* calculate the CRC */
	index = frame->crc[0] ^ frame->slaveAddr;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	781b      	ldrb	r3, [r3, #0]
 800ebda:	4053      	eors	r3, r2
 800ebdc:	737b      	strb	r3, [r7, #13]
	frame->crc[0] = frame->crc[1] ^ tableCrcHi[index];
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	f893 20ff 	ldrb.w	r2, [r3, #255]	@ 0xff
 800ebe4:	7b7b      	ldrb	r3, [r7, #13]
 800ebe6:	4929      	ldr	r1, [pc, #164]	@ (800ec8c <MbSlave_CRC16+0xd4>)
 800ebe8:	5ccb      	ldrb	r3, [r1, r3]
 800ebea:	4053      	eors	r3, r2
 800ebec:	b2da      	uxtb	r2, r3
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	frame->crc[1] = tableCrcLo[index];
 800ebf4:	7b7b      	ldrb	r3, [r7, #13]
 800ebf6:	4a26      	ldr	r2, [pc, #152]	@ (800ec90 <MbSlave_CRC16+0xd8>)
 800ebf8:	5cd2      	ldrb	r2, [r2, r3]
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	index = frame->crc[0] ^ frame->funcCode;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	785b      	ldrb	r3, [r3, #1]
 800ec0a:	4053      	eors	r3, r2
 800ec0c:	737b      	strb	r3, [r7, #13]
	frame->crc[0] = frame->crc[1] ^ tableCrcHi[index];
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	f893 20ff 	ldrb.w	r2, [r3, #255]	@ 0xff
 800ec14:	7b7b      	ldrb	r3, [r7, #13]
 800ec16:	491d      	ldr	r1, [pc, #116]	@ (800ec8c <MbSlave_CRC16+0xd4>)
 800ec18:	5ccb      	ldrb	r3, [r1, r3]
 800ec1a:	4053      	eors	r3, r2
 800ec1c:	b2da      	uxtb	r2, r3
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	frame->crc[1] = tableCrcLo[index];
 800ec24:	7b7b      	ldrb	r3, [r7, #13]
 800ec26:	4a1a      	ldr	r2, [pc, #104]	@ (800ec90 <MbSlave_CRC16+0xd8>)
 800ec28:	5cd2      	ldrb	r2, [r2, r3]
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

	for (i = 0; i < frame->size; i++) {
 800ec30:	2300      	movs	r3, #0
 800ec32:	81fb      	strh	r3, [r7, #14]
 800ec34:	e01c      	b.n	800ec70 <MbSlave_CRC16+0xb8>
		index = frame->crc[0] ^ frame->data[i];
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	f893 20fe 	ldrb.w	r2, [r3, #254]	@ 0xfe
 800ec3c:	89fb      	ldrh	r3, [r7, #14]
 800ec3e:	6879      	ldr	r1, [r7, #4]
 800ec40:	440b      	add	r3, r1
 800ec42:	789b      	ldrb	r3, [r3, #2]
 800ec44:	4053      	eors	r3, r2
 800ec46:	737b      	strb	r3, [r7, #13]
		frame->crc[0] = frame->crc[1] ^ tableCrcHi[index];
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f893 20ff 	ldrb.w	r2, [r3, #255]	@ 0xff
 800ec4e:	7b7b      	ldrb	r3, [r7, #13]
 800ec50:	490e      	ldr	r1, [pc, #56]	@ (800ec8c <MbSlave_CRC16+0xd4>)
 800ec52:	5ccb      	ldrb	r3, [r1, r3]
 800ec54:	4053      	eors	r3, r2
 800ec56:	b2da      	uxtb	r2, r3
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
		frame->crc[1] = tableCrcLo[index];
 800ec5e:	7b7b      	ldrb	r3, [r7, #13]
 800ec60:	4a0b      	ldr	r2, [pc, #44]	@ (800ec90 <MbSlave_CRC16+0xd8>)
 800ec62:	5cd2      	ldrb	r2, [r2, r3]
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	for (i = 0; i < frame->size; i++) {
 800ec6a:	89fb      	ldrh	r3, [r7, #14]
 800ec6c:	3301      	adds	r3, #1
 800ec6e:	81fb      	strh	r3, [r7, #14]
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800ec76:	89fa      	ldrh	r2, [r7, #14]
 800ec78:	429a      	cmp	r2, r3
 800ec7a:	d3dc      	bcc.n	800ec36 <MbSlave_CRC16+0x7e>
	}

	return STATUS_OK;
 800ec7c:	2300      	movs	r3, #0
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3714      	adds	r7, #20
 800ec82:	46bd      	mov	sp, r7
 800ec84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec88:	4770      	bx	lr
 800ec8a:	bf00      	nop
 800ec8c:	0800c1c4 	.word	0x0800c1c4
 800ec90:	080150f0 	.word	0x080150f0

0800ec94 <MbSlave_Rs485DirTransmit>:

static void MbSlave_Rs485DirTransmit(void) {
 800ec94:	b580      	push	{r7, lr}
 800ec96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MODBUS_UART_DE_PORT, MODBUS_UART_DE_PIN, GPIO_PIN_SET);
 800ec98:	2201      	movs	r2, #1
 800ec9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ec9e:	4802      	ldr	r0, [pc, #8]	@ (800eca8 <MbSlave_Rs485DirTransmit+0x14>)
 800eca0:	f002 fdae 	bl	8011800 <HAL_GPIO_WritePin>
}
 800eca4:	bf00      	nop
 800eca6:	bd80      	pop	{r7, pc}
 800eca8:	40020000 	.word	0x40020000

0800ecac <MbSlave_Rs485DirReceive>:

static void MbSlave_Rs485DirReceive(void) {
 800ecac:	b580      	push	{r7, lr}
 800ecae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MODBUS_UART_DE_PORT, MODBUS_UART_DE_PIN, GPIO_PIN_RESET);
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ecb6:	4802      	ldr	r0, [pc, #8]	@ (800ecc0 <MbSlave_Rs485DirReceive+0x14>)
 800ecb8:	f002 fda2 	bl	8011800 <HAL_GPIO_WritePin>
}
 800ecbc:	bf00      	nop
 800ecbe:	bd80      	pop	{r7, pc}
 800ecc0:	40020000 	.word	0x40020000

0800ecc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b084      	sub	sp, #16
 800ecc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
    Status_t ret = STATUS_OK;
 800ecca:	2300      	movs	r3, #0
 800eccc:	81fb      	strh	r3, [r7, #14]
    uint32_t tick_med = 0;
 800ecce:	2300      	movs	r3, #0
 800ecd0:	60bb      	str	r3, [r7, #8]
    uint32_t tick_slow = 0;
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	607b      	str	r3, [r7, #4]
    uint32_t start = 0;
 800ecd6:	2300      	movs	r3, #0
 800ecd8:	603b      	str	r3, [r7, #0]

    /* Remap reset vector and enable interrupts */
    System_RemapApplicationVector();
 800ecda:	f7fe ff11 	bl	800db00 <System_RemapApplicationVector>
  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800ecde:	b662      	cpsie	i
}
 800ece0:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800ece2:	f000 fed5 	bl	800fa90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800ece6:	f000 f8c5 	bl	800ee74 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
    MX_USART1_UART_Init();
 800ecea:	f000 fabb 	bl	800f264 <MX_USART1_UART_Init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800ecee:	f000 fb03 	bl	800f2f8 <MX_GPIO_Init>
  MX_DMA_Init();
 800ecf2:	f000 fae1 	bl	800f2b8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800ecf6:	f000 fab5 	bl	800f264 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800ecfa:	f000 f9bf 	bl	800f07c <MX_I2C1_Init>
  MX_SPI2_Init();
 800ecfe:	f000 fa05 	bl	800f10c <MX_SPI2_Init>
  MX_UART5_Init();
 800ed02:	f000 fa85 	bl	800f210 <MX_UART5_Init>
  MX_CRC_Init();
 800ed06:	f000 f9a5 	bl	800f054 <MX_CRC_Init>
  MX_TIM2_Init();
 800ed0a:	f000 fa35 	bl	800f178 <MX_TIM2_Init>
  MX_IWDG_Init();
 800ed0e:	f000 f9e3 	bl	800f0d8 <MX_IWDG_Init>
  MX_ADC1_Init();
 800ed12:	f000 f923 	bl	800ef5c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
    //Switch_Init();
    /* Initialize system modules */
    ret |= System_InitWdg();
 800ed16:	f7fe fdd5 	bl	800d8c4 <System_InitWdg>
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	461a      	mov	r2, r3
 800ed1e:	89fb      	ldrh	r3, [r7, #14]
 800ed20:	4313      	orrs	r3, r2
 800ed22:	81fb      	strh	r3, [r7, #14]
    ret |= System_ReloadWdg();
 800ed24:	f7fe fdf2 	bl	800d90c <System_ReloadWdg>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	461a      	mov	r2, r3
 800ed2c:	89fb      	ldrh	r3, [r7, #14]
 800ed2e:	4313      	orrs	r3, r2
 800ed30:	81fb      	strh	r3, [r7, #14]
    System_CrcInit();
 800ed32:	f7fe fd99 	bl	800d868 <System_CrcInit>
    ret |= Config_Init();
 800ed36:	f7fe f83c 	bl	800cdb2 <Config_Init>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	461a      	mov	r2, r3
 800ed3e:	89fb      	ldrh	r3, [r7, #14]
 800ed40:	4313      	orrs	r3, r2
 800ed42:	81fb      	strh	r3, [r7, #14]
    ret |= Control_Init();
 800ed44:	f7fe f91c 	bl	800cf80 <Control_Init>
 800ed48:	4603      	mov	r3, r0
 800ed4a:	461a      	mov	r2, r3
 800ed4c:	89fb      	ldrh	r3, [r7, #14]
 800ed4e:	4313      	orrs	r3, r2
 800ed50:	81fb      	strh	r3, [r7, #14]

    /* Initialize flash memory module */
    ret |= FlashApp_Init();
 800ed52:	f7fe f9d7 	bl	800d104 <FlashApp_Init>
 800ed56:	4603      	mov	r3, r0
 800ed58:	461a      	mov	r2, r3
 800ed5a:	89fb      	ldrh	r3, [r7, #14]
 800ed5c:	4313      	orrs	r3, r2
 800ed5e:	81fb      	strh	r3, [r7, #14]

    /* Initialize communication modules */
    ret |= MbSlave_Init();
 800ed60:	f7ff faca 	bl	800e2f8 <MbSlave_Init>
 800ed64:	4603      	mov	r3, r0
 800ed66:	461a      	mov	r2, r3
 800ed68:	89fb      	ldrh	r3, [r7, #14]
 800ed6a:	4313      	orrs	r3, r2
 800ed6c:	81fb      	strh	r3, [r7, #14]

    /* Initialize test modules */
    /* TODO */
    Probe_Init();
 800ed6e:	f005 fc1d 	bl	80145ac <Probe_Init>
    /* Reload watchdog and check for errors in the initialization process */
    ret |= System_ReloadWdg();
 800ed72:	f7fe fdcb 	bl	800d90c <System_ReloadWdg>
 800ed76:	4603      	mov	r3, r0
 800ed78:	461a      	mov	r2, r3
 800ed7a:	89fb      	ldrh	r3, [r7, #14]
 800ed7c:	4313      	orrs	r3, r2
 800ed7e:	81fb      	strh	r3, [r7, #14]

    // CHECK_ERROR(ret, ERROR_CODE_init);
    tick_med = HAL_GetTick();
 800ed80:	f000 feec 	bl	800fb5c <HAL_GetTick>
 800ed84:	60b8      	str	r0, [r7, #8]
    tick_slow = HAL_GetTick();
 800ed86:	f000 fee9 	bl	800fb5c <HAL_GetTick>
 800ed8a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
        /* High priority - real-time handles */
        MbSlave_Handle();
 800ed8c:	f7ff fbd4 	bl	800e538 <MbSlave_Handle>
        Probe_Handle();
 800ed90:	f005 fc1c 	bl	80145cc <Probe_Handle>

        /* Medium priority - fast handles */
        if (TICK_EXPIRED(tick_med))
 800ed94:	f000 fee2 	bl	800fb5c <HAL_GetTick>
 800ed98:	4602      	mov	r2, r0
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	1ad3      	subs	r3, r2, r3
 800ed9e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800eda2:	4293      	cmp	r3, r2
 800eda4:	d218      	bcs.n	800edd8 <main+0x114>
        {
            tick_med += PERIOD_HANDLE_MED_PRIO;
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	3305      	adds	r3, #5
 800edaa:	60bb      	str	r3, [r7, #8]
            start = HAL_GetTick();
 800edac:	f000 fed6 	bl	800fb5c <HAL_GetTick>
 800edb0:	6038      	str	r0, [r7, #0]

            /* Test modules handles */
            /* TODO */

            /* Medium priority time measurement */
            max_med = MAX(max_med, HAL_GetTick() - start);
 800edb2:	f000 fed3 	bl	800fb5c <HAL_GetTick>
 800edb6:	4602      	mov	r2, r0
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	1ad2      	subs	r2, r2, r3
 800edbc:	4b2a      	ldr	r3, [pc, #168]	@ (800ee68 <main+0x1a4>)
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	429a      	cmp	r2, r3
 800edc2:	d905      	bls.n	800edd0 <main+0x10c>
 800edc4:	f000 feca 	bl	800fb5c <HAL_GetTick>
 800edc8:	4602      	mov	r2, r0
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	1ad3      	subs	r3, r2, r3
 800edce:	e001      	b.n	800edd4 <main+0x110>
 800edd0:	4b25      	ldr	r3, [pc, #148]	@ (800ee68 <main+0x1a4>)
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	4a24      	ldr	r2, [pc, #144]	@ (800ee68 <main+0x1a4>)
 800edd6:	6013      	str	r3, [r2, #0]
        }

        /* Low priority - slow handles */
        if (TICK_EXPIRED(tick_slow))
 800edd8:	f000 fec0 	bl	800fb5c <HAL_GetTick>
 800eddc:	4602      	mov	r2, r0
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	1ad3      	subs	r3, r2, r3
 800ede2:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800ede6:	4293      	cmp	r3, r2
 800ede8:	d2d0      	bcs.n	800ed8c <main+0xc8>
        {

            tick_slow = HAL_GetTick() + PERIOD_HANDLE_LOW_PRIO;
 800edea:	f000 feb7 	bl	800fb5c <HAL_GetTick>
 800edee:	4603      	mov	r3, r0
 800edf0:	3332      	adds	r3, #50	@ 0x32
 800edf2:	607b      	str	r3, [r7, #4]
            start = HAL_GetTick();
 800edf4:	f000 feb2 	bl	800fb5c <HAL_GetTick>
 800edf8:	6038      	str	r0, [r7, #0]

            /* Communication handles */
            ret |= Control_Handle();
 800edfa:	f7fe f8cf 	bl	800cf9c <Control_Handle>
 800edfe:	4603      	mov	r3, r0
 800ee00:	461a      	mov	r2, r3
 800ee02:	89fb      	ldrh	r3, [r7, #14]
 800ee04:	4313      	orrs	r3, r2
 800ee06:	81fb      	strh	r3, [r7, #14]
            ret |= MbSlave_UpdateSlaveAddress();
 800ee08:	f7ff fc2c 	bl	800e664 <MbSlave_UpdateSlaveAddress>
 800ee0c:	4603      	mov	r3, r0
 800ee0e:	461a      	mov	r2, r3
 800ee10:	89fb      	ldrh	r3, [r7, #14]
 800ee12:	4313      	orrs	r3, r2
 800ee14:	81fb      	strh	r3, [r7, #14]

            /* Flash memory handle */
            ret |= FlashApp_Handle();
 800ee16:	f7fe f98f 	bl	800d138 <FlashApp_Handle>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	461a      	mov	r2, r3
 800ee1e:	89fb      	ldrh	r3, [r7, #14]
 800ee20:	4313      	orrs	r3, r2
 800ee22:	81fb      	strh	r3, [r7, #14]

            /* Test modules handles */
            /* TODO */

            /* Low-priority time measurement */
            max_low = MAX(max_low, HAL_GetTick() - start);
 800ee24:	f000 fe9a 	bl	800fb5c <HAL_GetTick>
 800ee28:	4602      	mov	r2, r0
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	1ad2      	subs	r2, r2, r3
 800ee2e:	4b0f      	ldr	r3, [pc, #60]	@ (800ee6c <main+0x1a8>)
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	429a      	cmp	r2, r3
 800ee34:	d905      	bls.n	800ee42 <main+0x17e>
 800ee36:	f000 fe91 	bl	800fb5c <HAL_GetTick>
 800ee3a:	4602      	mov	r2, r0
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	1ad3      	subs	r3, r2, r3
 800ee40:	e001      	b.n	800ee46 <main+0x182>
 800ee42:	4b0a      	ldr	r3, [pc, #40]	@ (800ee6c <main+0x1a8>)
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	4a09      	ldr	r2, [pc, #36]	@ (800ee6c <main+0x1a8>)
 800ee48:	6013      	str	r3, [r2, #0]

            /* Watchdog reload */
            ret |= System_ReloadWdg();
 800ee4a:	f7fe fd5f 	bl	800d90c <System_ReloadWdg>
 800ee4e:	4603      	mov	r3, r0
 800ee50:	461a      	mov	r2, r3
 800ee52:	89fb      	ldrh	r3, [r7, #14]
 800ee54:	4313      	orrs	r3, r2
 800ee56:	81fb      	strh	r3, [r7, #14]
            HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 800ee58:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800ee5c:	4804      	ldr	r0, [pc, #16]	@ (800ee70 <main+0x1ac>)
 800ee5e:	f002 fce8 	bl	8011832 <HAL_GPIO_TogglePin>
           // conf.sys.io_input = Switch_GetAll();
            MbSlave_UpdateSlaveAddress();
 800ee62:	f7ff fbff 	bl	800e664 <MbSlave_UpdateSlaveAddress>
        MbSlave_Handle();
 800ee66:	e791      	b.n	800ed8c <main+0xc8>
 800ee68:	20000b20 	.word	0x20000b20
 800ee6c:	20000b1c 	.word	0x20000b1c
 800ee70:	40020400 	.word	0x40020400

0800ee74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b094      	sub	sp, #80	@ 0x50
 800ee78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800ee7a:	f107 031c 	add.w	r3, r7, #28
 800ee7e:	2234      	movs	r2, #52	@ 0x34
 800ee80:	2100      	movs	r1, #0
 800ee82:	4618      	mov	r0, r3
 800ee84:	f005 ff10 	bl	8014ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800ee88:	f107 0308 	add.w	r3, r7, #8
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	601a      	str	r2, [r3, #0]
 800ee90:	605a      	str	r2, [r3, #4]
 800ee92:	609a      	str	r2, [r3, #8]
 800ee94:	60da      	str	r2, [r3, #12]
 800ee96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800ee98:	2300      	movs	r3, #0
 800ee9a:	607b      	str	r3, [r7, #4]
 800ee9c:	4b2d      	ldr	r3, [pc, #180]	@ (800ef54 <SystemClock_Config+0xe0>)
 800ee9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eea0:	4a2c      	ldr	r2, [pc, #176]	@ (800ef54 <SystemClock_Config+0xe0>)
 800eea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eea6:	6413      	str	r3, [r2, #64]	@ 0x40
 800eea8:	4b2a      	ldr	r3, [pc, #168]	@ (800ef54 <SystemClock_Config+0xe0>)
 800eeaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eeac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800eeb0:	607b      	str	r3, [r7, #4]
 800eeb2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	603b      	str	r3, [r7, #0]
 800eeb8:	4b27      	ldr	r3, [pc, #156]	@ (800ef58 <SystemClock_Config+0xe4>)
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	4a26      	ldr	r2, [pc, #152]	@ (800ef58 <SystemClock_Config+0xe4>)
 800eebe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eec2:	6013      	str	r3, [r2, #0]
 800eec4:	4b24      	ldr	r3, [pc, #144]	@ (800ef58 <SystemClock_Config+0xe4>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800eecc:	603b      	str	r3, [r7, #0]
 800eece:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800eed0:	230a      	movs	r3, #10
 800eed2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800eed4:	2301      	movs	r3, #1
 800eed6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800eed8:	2310      	movs	r3, #16
 800eeda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800eedc:	2301      	movs	r3, #1
 800eede:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800eee0:	2302      	movs	r3, #2
 800eee2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800eee4:	2300      	movs	r3, #0
 800eee6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800eee8:	2308      	movs	r3, #8
 800eeea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800eeec:	23b4      	movs	r3, #180	@ 0xb4
 800eeee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800eef0:	2302      	movs	r3, #2
 800eef2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800eef4:	2302      	movs	r3, #2
 800eef6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800eef8:	2302      	movs	r3, #2
 800eefa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800eefc:	f107 031c 	add.w	r3, r7, #28
 800ef00:	4618      	mov	r0, r3
 800ef02:	f003 f975 	bl	80121f0 <HAL_RCC_OscConfig>
 800ef06:	4603      	mov	r3, r0
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d001      	beq.n	800ef10 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800ef0c:	f000 fab5 	bl	800f47a <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800ef10:	f002 fe5a 	bl	8011bc8 <HAL_PWREx_EnableOverDrive>
 800ef14:	4603      	mov	r3, r0
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d001      	beq.n	800ef1e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800ef1a:	f000 faae 	bl	800f47a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ef1e:	230f      	movs	r3, #15
 800ef20:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ef22:	2302      	movs	r3, #2
 800ef24:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ef26:	2300      	movs	r3, #0
 800ef28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ef2a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800ef2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ef30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ef34:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800ef36:	f107 0308 	add.w	r3, r7, #8
 800ef3a:	2105      	movs	r1, #5
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f002 fe93 	bl	8011c68 <HAL_RCC_ClockConfig>
 800ef42:	4603      	mov	r3, r0
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d001      	beq.n	800ef4c <SystemClock_Config+0xd8>
  {
    Error_Handler();
 800ef48:	f000 fa97 	bl	800f47a <Error_Handler>
  }
}
 800ef4c:	bf00      	nop
 800ef4e:	3750      	adds	r7, #80	@ 0x50
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bd80      	pop	{r7, pc}
 800ef54:	40023800 	.word	0x40023800
 800ef58:	40007000 	.word	0x40007000

0800ef5c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	b084      	sub	sp, #16
 800ef60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800ef62:	463b      	mov	r3, r7
 800ef64:	2200      	movs	r2, #0
 800ef66:	601a      	str	r2, [r3, #0]
 800ef68:	605a      	str	r2, [r3, #4]
 800ef6a:	609a      	str	r2, [r3, #8]
 800ef6c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800ef6e:	4b36      	ldr	r3, [pc, #216]	@ (800f048 <MX_ADC1_Init+0xec>)
 800ef70:	4a36      	ldr	r2, [pc, #216]	@ (800f04c <MX_ADC1_Init+0xf0>)
 800ef72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800ef74:	4b34      	ldr	r3, [pc, #208]	@ (800f048 <MX_ADC1_Init+0xec>)
 800ef76:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800ef7a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800ef7c:	4b32      	ldr	r3, [pc, #200]	@ (800f048 <MX_ADC1_Init+0xec>)
 800ef7e:	2200      	movs	r2, #0
 800ef80:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800ef82:	4b31      	ldr	r3, [pc, #196]	@ (800f048 <MX_ADC1_Init+0xec>)
 800ef84:	2201      	movs	r2, #1
 800ef86:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800ef88:	4b2f      	ldr	r3, [pc, #188]	@ (800f048 <MX_ADC1_Init+0xec>)
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800ef8e:	4b2e      	ldr	r3, [pc, #184]	@ (800f048 <MX_ADC1_Init+0xec>)
 800ef90:	2200      	movs	r2, #0
 800ef92:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ef96:	4b2c      	ldr	r3, [pc, #176]	@ (800f048 <MX_ADC1_Init+0xec>)
 800ef98:	2200      	movs	r2, #0
 800ef9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ef9c:	4b2a      	ldr	r3, [pc, #168]	@ (800f048 <MX_ADC1_Init+0xec>)
 800ef9e:	4a2c      	ldr	r2, [pc, #176]	@ (800f050 <MX_ADC1_Init+0xf4>)
 800efa0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800efa2:	4b29      	ldr	r3, [pc, #164]	@ (800f048 <MX_ADC1_Init+0xec>)
 800efa4:	2200      	movs	r2, #0
 800efa6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800efa8:	4b27      	ldr	r3, [pc, #156]	@ (800f048 <MX_ADC1_Init+0xec>)
 800efaa:	2204      	movs	r2, #4
 800efac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800efae:	4b26      	ldr	r3, [pc, #152]	@ (800f048 <MX_ADC1_Init+0xec>)
 800efb0:	2200      	movs	r2, #0
 800efb2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800efb6:	4b24      	ldr	r3, [pc, #144]	@ (800f048 <MX_ADC1_Init+0xec>)
 800efb8:	2201      	movs	r2, #1
 800efba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800efbc:	4822      	ldr	r0, [pc, #136]	@ (800f048 <MX_ADC1_Init+0xec>)
 800efbe:	f000 fdfd 	bl	800fbbc <HAL_ADC_Init>
 800efc2:	4603      	mov	r3, r0
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d001      	beq.n	800efcc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800efc8:	f000 fa57 	bl	800f47a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800efcc:	2305      	movs	r3, #5
 800efce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800efd0:	2301      	movs	r3, #1
 800efd2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800efd4:	2300      	movs	r3, #0
 800efd6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800efd8:	463b      	mov	r3, r7
 800efda:	4619      	mov	r1, r3
 800efdc:	481a      	ldr	r0, [pc, #104]	@ (800f048 <MX_ADC1_Init+0xec>)
 800efde:	f000 ff59 	bl	800fe94 <HAL_ADC_ConfigChannel>
 800efe2:	4603      	mov	r3, r0
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d001      	beq.n	800efec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800efe8:	f000 fa47 	bl	800f47a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800efec:	2306      	movs	r3, #6
 800efee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800eff0:	2302      	movs	r3, #2
 800eff2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800eff4:	463b      	mov	r3, r7
 800eff6:	4619      	mov	r1, r3
 800eff8:	4813      	ldr	r0, [pc, #76]	@ (800f048 <MX_ADC1_Init+0xec>)
 800effa:	f000 ff4b 	bl	800fe94 <HAL_ADC_ConfigChannel>
 800effe:	4603      	mov	r3, r0
 800f000:	2b00      	cmp	r3, #0
 800f002:	d001      	beq.n	800f008 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800f004:	f000 fa39 	bl	800f47a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800f008:	2307      	movs	r3, #7
 800f00a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800f00c:	2303      	movs	r3, #3
 800f00e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f010:	463b      	mov	r3, r7
 800f012:	4619      	mov	r1, r3
 800f014:	480c      	ldr	r0, [pc, #48]	@ (800f048 <MX_ADC1_Init+0xec>)
 800f016:	f000 ff3d 	bl	800fe94 <HAL_ADC_ConfigChannel>
 800f01a:	4603      	mov	r3, r0
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d001      	beq.n	800f024 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800f020:	f000 fa2b 	bl	800f47a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800f024:	2308      	movs	r3, #8
 800f026:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800f028:	2304      	movs	r3, #4
 800f02a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f02c:	463b      	mov	r3, r7
 800f02e:	4619      	mov	r1, r3
 800f030:	4805      	ldr	r0, [pc, #20]	@ (800f048 <MX_ADC1_Init+0xec>)
 800f032:	f000 ff2f 	bl	800fe94 <HAL_ADC_ConfigChannel>
 800f036:	4603      	mov	r3, r0
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d001      	beq.n	800f040 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800f03c:	f000 fa1d 	bl	800f47a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800f040:	bf00      	nop
 800f042:	3710      	adds	r7, #16
 800f044:	46bd      	mov	sp, r7
 800f046:	bd80      	pop	{r7, pc}
 800f048:	200008dc 	.word	0x200008dc
 800f04c:	40012000 	.word	0x40012000
 800f050:	0f000001 	.word	0x0f000001

0800f054 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800f058:	4b06      	ldr	r3, [pc, #24]	@ (800f074 <MX_CRC_Init+0x20>)
 800f05a:	4a07      	ldr	r2, [pc, #28]	@ (800f078 <MX_CRC_Init+0x24>)
 800f05c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800f05e:	4805      	ldr	r0, [pc, #20]	@ (800f074 <MX_CRC_Init+0x20>)
 800f060:	f001 fb37 	bl	80106d2 <HAL_CRC_Init>
 800f064:	4603      	mov	r3, r0
 800f066:	2b00      	cmp	r3, #0
 800f068:	d001      	beq.n	800f06e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800f06a:	f000 fa06 	bl	800f47a <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800f06e:	bf00      	nop
 800f070:	bd80      	pop	{r7, pc}
 800f072:	bf00      	nop
 800f074:	20000984 	.word	0x20000984
 800f078:	40023000 	.word	0x40023000

0800f07c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800f080:	4b12      	ldr	r3, [pc, #72]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f082:	4a13      	ldr	r2, [pc, #76]	@ (800f0d0 <MX_I2C1_Init+0x54>)
 800f084:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800f086:	4b11      	ldr	r3, [pc, #68]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f088:	4a12      	ldr	r2, [pc, #72]	@ (800f0d4 <MX_I2C1_Init+0x58>)
 800f08a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800f08c:	4b0f      	ldr	r3, [pc, #60]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f08e:	2200      	movs	r2, #0
 800f090:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800f092:	4b0e      	ldr	r3, [pc, #56]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f094:	2200      	movs	r2, #0
 800f096:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f098:	4b0c      	ldr	r3, [pc, #48]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f09a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800f09e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800f0a0:	4b0a      	ldr	r3, [pc, #40]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f0a2:	2200      	movs	r2, #0
 800f0a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800f0a6:	4b09      	ldr	r3, [pc, #36]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800f0ac:	4b07      	ldr	r3, [pc, #28]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800f0b2:	4b06      	ldr	r3, [pc, #24]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800f0b8:	4804      	ldr	r0, [pc, #16]	@ (800f0cc <MX_I2C1_Init+0x50>)
 800f0ba:	f002 fbed 	bl	8011898 <HAL_I2C_Init>
 800f0be:	4603      	mov	r3, r0
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d001      	beq.n	800f0c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800f0c4:	f000 f9d9 	bl	800f47a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800f0c8:	bf00      	nop
 800f0ca:	bd80      	pop	{r7, pc}
 800f0cc:	2000098c 	.word	0x2000098c
 800f0d0:	40005400 	.word	0x40005400
 800f0d4:	000186a0 	.word	0x000186a0

0800f0d8 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800f0dc:	4b09      	ldr	r3, [pc, #36]	@ (800f104 <MX_IWDG_Init+0x2c>)
 800f0de:	4a0a      	ldr	r2, [pc, #40]	@ (800f108 <MX_IWDG_Init+0x30>)
 800f0e0:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800f0e2:	4b08      	ldr	r3, [pc, #32]	@ (800f104 <MX_IWDG_Init+0x2c>)
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 800f0e8:	4b06      	ldr	r3, [pc, #24]	@ (800f104 <MX_IWDG_Init+0x2c>)
 800f0ea:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800f0ee:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800f0f0:	4804      	ldr	r0, [pc, #16]	@ (800f104 <MX_IWDG_Init+0x2c>)
 800f0f2:	f002 fd15 	bl	8011b20 <HAL_IWDG_Init>
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d001      	beq.n	800f100 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800f0fc:	f000 f9bd 	bl	800f47a <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800f100:	bf00      	nop
 800f102:	bd80      	pop	{r7, pc}
 800f104:	200009e0 	.word	0x200009e0
 800f108:	40003000 	.word	0x40003000

0800f10c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800f110:	4b17      	ldr	r3, [pc, #92]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f112:	4a18      	ldr	r2, [pc, #96]	@ (800f174 <MX_SPI2_Init+0x68>)
 800f114:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800f116:	4b16      	ldr	r3, [pc, #88]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f118:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800f11c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800f11e:	4b14      	ldr	r3, [pc, #80]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f120:	2200      	movs	r2, #0
 800f122:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800f124:	4b12      	ldr	r3, [pc, #72]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f126:	2200      	movs	r2, #0
 800f128:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800f12a:	4b11      	ldr	r3, [pc, #68]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f12c:	2200      	movs	r2, #0
 800f12e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800f130:	4b0f      	ldr	r3, [pc, #60]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f132:	2200      	movs	r2, #0
 800f134:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800f136:	4b0e      	ldr	r3, [pc, #56]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f138:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f13c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f13e:	4b0c      	ldr	r3, [pc, #48]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f140:	2200      	movs	r2, #0
 800f142:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800f144:	4b0a      	ldr	r3, [pc, #40]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f146:	2200      	movs	r2, #0
 800f148:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800f14a:	4b09      	ldr	r3, [pc, #36]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f14c:	2200      	movs	r2, #0
 800f14e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f150:	4b07      	ldr	r3, [pc, #28]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f152:	2200      	movs	r2, #0
 800f154:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800f156:	4b06      	ldr	r3, [pc, #24]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f158:	220a      	movs	r2, #10
 800f15a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800f15c:	4804      	ldr	r0, [pc, #16]	@ (800f170 <MX_SPI2_Init+0x64>)
 800f15e:	f003 fae5 	bl	801272c <HAL_SPI_Init>
 800f162:	4603      	mov	r3, r0
 800f164:	2b00      	cmp	r3, #0
 800f166:	d001      	beq.n	800f16c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800f168:	f000 f987 	bl	800f47a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800f16c:	bf00      	nop
 800f16e:	bd80      	pop	{r7, pc}
 800f170:	200009ec 	.word	0x200009ec
 800f174:	40003800 	.word	0x40003800

0800f178 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	b086      	sub	sp, #24
 800f17c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800f17e:	f107 0308 	add.w	r3, r7, #8
 800f182:	2200      	movs	r2, #0
 800f184:	601a      	str	r2, [r3, #0]
 800f186:	605a      	str	r2, [r3, #4]
 800f188:	609a      	str	r2, [r3, #8]
 800f18a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800f18c:	463b      	mov	r3, r7
 800f18e:	2200      	movs	r2, #0
 800f190:	601a      	str	r2, [r3, #0]
 800f192:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800f194:	4b1d      	ldr	r3, [pc, #116]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f196:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800f19a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 45-1;
 800f19c:	4b1b      	ldr	r3, [pc, #108]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f19e:	222c      	movs	r2, #44	@ 0x2c
 800f1a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f1a2:	4b1a      	ldr	r3, [pc, #104]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 800f1a8:	4b18      	ldr	r3, [pc, #96]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f1aa:	2231      	movs	r2, #49	@ 0x31
 800f1ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f1ae:	4b17      	ldr	r3, [pc, #92]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f1b4:	4b15      	ldr	r3, [pc, #84]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800f1ba:	4814      	ldr	r0, [pc, #80]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f1bc:	f003 fb3f 	bl	801283e <HAL_TIM_Base_Init>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d001      	beq.n	800f1ca <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800f1c6:	f000 f958 	bl	800f47a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f1ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f1ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800f1d0:	f107 0308 	add.w	r3, r7, #8
 800f1d4:	4619      	mov	r1, r3
 800f1d6:	480d      	ldr	r0, [pc, #52]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f1d8:	f003 fd0f 	bl	8012bfa <HAL_TIM_ConfigClockSource>
 800f1dc:	4603      	mov	r3, r0
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d001      	beq.n	800f1e6 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800f1e2:	f000 f94a 	bl	800f47a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800f1ee:	463b      	mov	r3, r7
 800f1f0:	4619      	mov	r1, r3
 800f1f2:	4806      	ldr	r0, [pc, #24]	@ (800f20c <MX_TIM2_Init+0x94>)
 800f1f4:	f003 ff30 	bl	8013058 <HAL_TIMEx_MasterConfigSynchronization>
 800f1f8:	4603      	mov	r3, r0
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d001      	beq.n	800f202 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800f1fe:	f000 f93c 	bl	800f47a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800f202:	bf00      	nop
 800f204:	3718      	adds	r7, #24
 800f206:	46bd      	mov	sp, r7
 800f208:	bd80      	pop	{r7, pc}
 800f20a:	bf00      	nop
 800f20c:	20000a44 	.word	0x20000a44

0800f210 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800f210:	b580      	push	{r7, lr}
 800f212:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800f214:	4b11      	ldr	r3, [pc, #68]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f216:	4a12      	ldr	r2, [pc, #72]	@ (800f260 <MX_UART5_Init+0x50>)
 800f218:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800f21a:	4b10      	ldr	r3, [pc, #64]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f21c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800f220:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800f222:	4b0e      	ldr	r3, [pc, #56]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f224:	2200      	movs	r2, #0
 800f226:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800f228:	4b0c      	ldr	r3, [pc, #48]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f22a:	2200      	movs	r2, #0
 800f22c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800f22e:	4b0b      	ldr	r3, [pc, #44]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f230:	2200      	movs	r2, #0
 800f232:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800f234:	4b09      	ldr	r3, [pc, #36]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f236:	220c      	movs	r2, #12
 800f238:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800f23a:	4b08      	ldr	r3, [pc, #32]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f23c:	2200      	movs	r2, #0
 800f23e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800f240:	4b06      	ldr	r3, [pc, #24]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f242:	2200      	movs	r2, #0
 800f244:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800f246:	4805      	ldr	r0, [pc, #20]	@ (800f25c <MX_UART5_Init+0x4c>)
 800f248:	f003 ff96 	bl	8013178 <HAL_UART_Init>
 800f24c:	4603      	mov	r3, r0
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d001      	beq.n	800f256 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800f252:	f000 f912 	bl	800f47a <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800f256:	bf00      	nop
 800f258:	bd80      	pop	{r7, pc}
 800f25a:	bf00      	nop
 800f25c:	20000a8c 	.word	0x20000a8c
 800f260:	40005000 	.word	0x40005000

0800f264 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800f264:	b580      	push	{r7, lr}
 800f266:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800f268:	4b11      	ldr	r3, [pc, #68]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f26a:	4a12      	ldr	r2, [pc, #72]	@ (800f2b4 <MX_USART1_UART_Init+0x50>)
 800f26c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800f26e:	4b10      	ldr	r3, [pc, #64]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f270:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800f274:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800f276:	4b0e      	ldr	r3, [pc, #56]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f278:	2200      	movs	r2, #0
 800f27a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800f27c:	4b0c      	ldr	r3, [pc, #48]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f27e:	2200      	movs	r2, #0
 800f280:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800f282:	4b0b      	ldr	r3, [pc, #44]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f284:	2200      	movs	r2, #0
 800f286:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800f288:	4b09      	ldr	r3, [pc, #36]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f28a:	220c      	movs	r2, #12
 800f28c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800f28e:	4b08      	ldr	r3, [pc, #32]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f290:	2200      	movs	r2, #0
 800f292:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800f294:	4b06      	ldr	r3, [pc, #24]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f296:	2200      	movs	r2, #0
 800f298:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800f29a:	4805      	ldr	r0, [pc, #20]	@ (800f2b0 <MX_USART1_UART_Init+0x4c>)
 800f29c:	f003 ff6c 	bl	8013178 <HAL_UART_Init>
 800f2a0:	4603      	mov	r3, r0
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d001      	beq.n	800f2aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800f2a6:	f000 f8e8 	bl	800f47a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800f2aa:	bf00      	nop
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop
 800f2b0:	20000ad4 	.word	0x20000ad4
 800f2b4:	40011000 	.word	0x40011000

0800f2b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b082      	sub	sp, #8
 800f2bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800f2be:	2300      	movs	r3, #0
 800f2c0:	607b      	str	r3, [r7, #4]
 800f2c2:	4b0c      	ldr	r3, [pc, #48]	@ (800f2f4 <MX_DMA_Init+0x3c>)
 800f2c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2c6:	4a0b      	ldr	r2, [pc, #44]	@ (800f2f4 <MX_DMA_Init+0x3c>)
 800f2c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f2cc:	6313      	str	r3, [r2, #48]	@ 0x30
 800f2ce:	4b09      	ldr	r3, [pc, #36]	@ (800f2f4 <MX_DMA_Init+0x3c>)
 800f2d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f2d6:	607b      	str	r3, [r7, #4]
 800f2d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800f2da:	2200      	movs	r2, #0
 800f2dc:	2100      	movs	r1, #0
 800f2de:	2038      	movs	r0, #56	@ 0x38
 800f2e0:	f001 f9a5 	bl	801062e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800f2e4:	2038      	movs	r0, #56	@ 0x38
 800f2e6:	f001 f9be 	bl	8010666 <HAL_NVIC_EnableIRQ>

}
 800f2ea:	bf00      	nop
 800f2ec:	3708      	adds	r7, #8
 800f2ee:	46bd      	mov	sp, r7
 800f2f0:	bd80      	pop	{r7, pc}
 800f2f2:	bf00      	nop
 800f2f4:	40023800 	.word	0x40023800

0800f2f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b08a      	sub	sp, #40	@ 0x28
 800f2fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f2fe:	f107 0314 	add.w	r3, r7, #20
 800f302:	2200      	movs	r2, #0
 800f304:	601a      	str	r2, [r3, #0]
 800f306:	605a      	str	r2, [r3, #4]
 800f308:	609a      	str	r2, [r3, #8]
 800f30a:	60da      	str	r2, [r3, #12]
 800f30c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800f30e:	2300      	movs	r3, #0
 800f310:	613b      	str	r3, [r7, #16]
 800f312:	4b4e      	ldr	r3, [pc, #312]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f316:	4a4d      	ldr	r2, [pc, #308]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f318:	f043 0304 	orr.w	r3, r3, #4
 800f31c:	6313      	str	r3, [r2, #48]	@ 0x30
 800f31e:	4b4b      	ldr	r3, [pc, #300]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f322:	f003 0304 	and.w	r3, r3, #4
 800f326:	613b      	str	r3, [r7, #16]
 800f328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800f32a:	2300      	movs	r3, #0
 800f32c:	60fb      	str	r3, [r7, #12]
 800f32e:	4b47      	ldr	r3, [pc, #284]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f332:	4a46      	ldr	r2, [pc, #280]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f334:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f338:	6313      	str	r3, [r2, #48]	@ 0x30
 800f33a:	4b44      	ldr	r3, [pc, #272]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f33c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f33e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f342:	60fb      	str	r3, [r7, #12]
 800f344:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800f346:	2300      	movs	r3, #0
 800f348:	60bb      	str	r3, [r7, #8]
 800f34a:	4b40      	ldr	r3, [pc, #256]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f34c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f34e:	4a3f      	ldr	r2, [pc, #252]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f350:	f043 0301 	orr.w	r3, r3, #1
 800f354:	6313      	str	r3, [r2, #48]	@ 0x30
 800f356:	4b3d      	ldr	r3, [pc, #244]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f35a:	f003 0301 	and.w	r3, r3, #1
 800f35e:	60bb      	str	r3, [r7, #8]
 800f360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800f362:	2300      	movs	r3, #0
 800f364:	607b      	str	r3, [r7, #4]
 800f366:	4b39      	ldr	r3, [pc, #228]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f36a:	4a38      	ldr	r2, [pc, #224]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f36c:	f043 0302 	orr.w	r3, r3, #2
 800f370:	6313      	str	r3, [r2, #48]	@ 0x30
 800f372:	4b36      	ldr	r3, [pc, #216]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f376:	f003 0302 	and.w	r3, r3, #2
 800f37a:	607b      	str	r3, [r7, #4]
 800f37c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800f37e:	2300      	movs	r3, #0
 800f380:	603b      	str	r3, [r7, #0]
 800f382:	4b32      	ldr	r3, [pc, #200]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f386:	4a31      	ldr	r2, [pc, #196]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f388:	f043 0308 	orr.w	r3, r3, #8
 800f38c:	6313      	str	r3, [r2, #48]	@ 0x30
 800f38e:	4b2f      	ldr	r3, [pc, #188]	@ (800f44c <MX_GPIO_Init+0x154>)
 800f390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f392:	f003 0308 	and.w	r3, r3, #8
 800f396:	603b      	str	r3, [r7, #0]
 800f398:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800f39a:	2200      	movs	r2, #0
 800f39c:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800f3a0:	482b      	ldr	r0, [pc, #172]	@ (800f450 <MX_GPIO_Init+0x158>)
 800f3a2:	f002 fa2d 	bl	8011800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 800f3a6:	2201      	movs	r2, #1
 800f3a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f3ac:	4829      	ldr	r0, [pc, #164]	@ (800f454 <MX_GPIO_Init+0x15c>)
 800f3ae:	f002 fa27 	bl	8011800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800f3b2:	2200      	movs	r2, #0
 800f3b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800f3b8:	4827      	ldr	r0, [pc, #156]	@ (800f458 <MX_GPIO_Init+0x160>)
 800f3ba:	f002 fa21 	bl	8011800 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800f3be:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800f3c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f3c4:	2301      	movs	r3, #1
 800f3c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f3d0:	f107 0314 	add.w	r3, r7, #20
 800f3d4:	4619      	mov	r1, r3
 800f3d6:	481e      	ldr	r0, [pc, #120]	@ (800f450 <MX_GPIO_Init+0x158>)
 800f3d8:	f002 f87e 	bl	80114d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 800f3dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f3e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 800f3ee:	f107 0314 	add.w	r3, r7, #20
 800f3f2:	4619      	mov	r1, r3
 800f3f4:	4817      	ldr	r0, [pc, #92]	@ (800f454 <MX_GPIO_Init+0x15c>)
 800f3f6:	f002 f86f 	bl	80114d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 800f3fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f3fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800f400:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800f404:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f406:	2300      	movs	r3, #0
 800f408:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 800f40a:	f107 0314 	add.w	r3, r7, #20
 800f40e:	4619      	mov	r1, r3
 800f410:	4810      	ldr	r0, [pc, #64]	@ (800f454 <MX_GPIO_Init+0x15c>)
 800f412:	f002 f861 	bl	80114d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800f416:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f41a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f41c:	2301      	movs	r3, #1
 800f41e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f420:	2301      	movs	r3, #1
 800f422:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f424:	2300      	movs	r3, #0
 800f426:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f428:	f107 0314 	add.w	r3, r7, #20
 800f42c:	4619      	mov	r1, r3
 800f42e:	480a      	ldr	r0, [pc, #40]	@ (800f458 <MX_GPIO_Init+0x160>)
 800f430:	f002 f852 	bl	80114d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800f434:	2200      	movs	r2, #0
 800f436:	2100      	movs	r1, #0
 800f438:	2028      	movs	r0, #40	@ 0x28
 800f43a:	f001 f8f8 	bl	801062e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800f43e:	2028      	movs	r0, #40	@ 0x28
 800f440:	f001 f911 	bl	8010666 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800f444:	bf00      	nop
 800f446:	3728      	adds	r7, #40	@ 0x28
 800f448:	46bd      	mov	sp, r7
 800f44a:	bd80      	pop	{r7, pc}
 800f44c:	40023800 	.word	0x40023800
 800f450:	40020800 	.word	0x40020800
 800f454:	40020400 	.word	0x40020400
 800f458:	40020000 	.word	0x40020000

0800f45c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */
/**
 * @brief  Callback funkce po dokonen ADC konverze (DMA).
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	b082      	sub	sp, #8
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f46c:	d101      	bne.n	800f472 <HAL_TIM_PeriodElapsedCallback+0x16>
    {

        StartAdcMeasurement();
 800f46e:	f005 fa15 	bl	801489c <StartAdcMeasurement>

    }
}
 800f472:	bf00      	nop
 800f474:	3708      	adds	r7, #8
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}

0800f47a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800f47a:	b480      	push	{r7}
 800f47c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800f47e:	b672      	cpsid	i
}
 800f480:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800f482:	bf00      	nop
 800f484:	e7fd      	b.n	800f482 <Error_Handler+0x8>
	...

0800f488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800f488:	b480      	push	{r7}
 800f48a:	b083      	sub	sp, #12
 800f48c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f48e:	2300      	movs	r3, #0
 800f490:	607b      	str	r3, [r7, #4]
 800f492:	4b10      	ldr	r3, [pc, #64]	@ (800f4d4 <HAL_MspInit+0x4c>)
 800f494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f496:	4a0f      	ldr	r2, [pc, #60]	@ (800f4d4 <HAL_MspInit+0x4c>)
 800f498:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f49c:	6453      	str	r3, [r2, #68]	@ 0x44
 800f49e:	4b0d      	ldr	r3, [pc, #52]	@ (800f4d4 <HAL_MspInit+0x4c>)
 800f4a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f4a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f4a6:	607b      	str	r3, [r7, #4]
 800f4a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	603b      	str	r3, [r7, #0]
 800f4ae:	4b09      	ldr	r3, [pc, #36]	@ (800f4d4 <HAL_MspInit+0x4c>)
 800f4b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4b2:	4a08      	ldr	r2, [pc, #32]	@ (800f4d4 <HAL_MspInit+0x4c>)
 800f4b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f4b8:	6413      	str	r3, [r2, #64]	@ 0x40
 800f4ba:	4b06      	ldr	r3, [pc, #24]	@ (800f4d4 <HAL_MspInit+0x4c>)
 800f4bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f4c2:	603b      	str	r3, [r7, #0]
 800f4c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800f4c6:	bf00      	nop
 800f4c8:	370c      	adds	r7, #12
 800f4ca:	46bd      	mov	sp, r7
 800f4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d0:	4770      	bx	lr
 800f4d2:	bf00      	nop
 800f4d4:	40023800 	.word	0x40023800

0800f4d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b08a      	sub	sp, #40	@ 0x28
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f4e0:	f107 0314 	add.w	r3, r7, #20
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	601a      	str	r2, [r3, #0]
 800f4e8:	605a      	str	r2, [r3, #4]
 800f4ea:	609a      	str	r2, [r3, #8]
 800f4ec:	60da      	str	r2, [r3, #12]
 800f4ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	4a3b      	ldr	r2, [pc, #236]	@ (800f5e4 <HAL_ADC_MspInit+0x10c>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d170      	bne.n	800f5dc <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	613b      	str	r3, [r7, #16]
 800f4fe:	4b3a      	ldr	r3, [pc, #232]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f502:	4a39      	ldr	r2, [pc, #228]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f508:	6453      	str	r3, [r2, #68]	@ 0x44
 800f50a:	4b37      	ldr	r3, [pc, #220]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f50c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f50e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f512:	613b      	str	r3, [r7, #16]
 800f514:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f516:	2300      	movs	r3, #0
 800f518:	60fb      	str	r3, [r7, #12]
 800f51a:	4b33      	ldr	r3, [pc, #204]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f51c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f51e:	4a32      	ldr	r2, [pc, #200]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f520:	f043 0301 	orr.w	r3, r3, #1
 800f524:	6313      	str	r3, [r2, #48]	@ 0x30
 800f526:	4b30      	ldr	r3, [pc, #192]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f52a:	f003 0301 	and.w	r3, r3, #1
 800f52e:	60fb      	str	r3, [r7, #12]
 800f530:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f532:	2300      	movs	r3, #0
 800f534:	60bb      	str	r3, [r7, #8]
 800f536:	4b2c      	ldr	r3, [pc, #176]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f53a:	4a2b      	ldr	r2, [pc, #172]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f53c:	f043 0302 	orr.w	r3, r3, #2
 800f540:	6313      	str	r3, [r2, #48]	@ 0x30
 800f542:	4b29      	ldr	r3, [pc, #164]	@ (800f5e8 <HAL_ADC_MspInit+0x110>)
 800f544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f546:	f003 0302 	and.w	r3, r3, #2
 800f54a:	60bb      	str	r3, [r7, #8]
 800f54c:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800f54e:	23fe      	movs	r3, #254	@ 0xfe
 800f550:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f552:	2303      	movs	r3, #3
 800f554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f556:	2300      	movs	r3, #0
 800f558:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f55a:	f107 0314 	add.w	r3, r7, #20
 800f55e:	4619      	mov	r1, r3
 800f560:	4822      	ldr	r0, [pc, #136]	@ (800f5ec <HAL_ADC_MspInit+0x114>)
 800f562:	f001 ffb9 	bl	80114d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f566:	2301      	movs	r3, #1
 800f568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f56a:	2303      	movs	r3, #3
 800f56c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f56e:	2300      	movs	r3, #0
 800f570:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f572:	f107 0314 	add.w	r3, r7, #20
 800f576:	4619      	mov	r1, r3
 800f578:	481d      	ldr	r0, [pc, #116]	@ (800f5f0 <HAL_ADC_MspInit+0x118>)
 800f57a:	f001 ffad 	bl	80114d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800f57e:	4b1d      	ldr	r3, [pc, #116]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f580:	4a1d      	ldr	r2, [pc, #116]	@ (800f5f8 <HAL_ADC_MspInit+0x120>)
 800f582:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800f584:	4b1b      	ldr	r3, [pc, #108]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f586:	2200      	movs	r2, #0
 800f588:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f58a:	4b1a      	ldr	r3, [pc, #104]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f58c:	2200      	movs	r2, #0
 800f58e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800f590:	4b18      	ldr	r3, [pc, #96]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f592:	2200      	movs	r2, #0
 800f594:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800f596:	4b17      	ldr	r3, [pc, #92]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f598:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f59c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800f59e:	4b15      	ldr	r3, [pc, #84]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f5a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f5a4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800f5a6:	4b13      	ldr	r3, [pc, #76]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f5a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800f5ac:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800f5ae:	4b11      	ldr	r3, [pc, #68]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800f5b4:	4b0f      	ldr	r3, [pc, #60]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800f5ba:	4b0e      	ldr	r3, [pc, #56]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f5bc:	2200      	movs	r2, #0
 800f5be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800f5c0:	480c      	ldr	r0, [pc, #48]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f5c2:	f001 f8a3 	bl	801070c <HAL_DMA_Init>
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d001      	beq.n	800f5d0 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 800f5cc:	f7ff ff55 	bl	800f47a <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	4a08      	ldr	r2, [pc, #32]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f5d4:	639a      	str	r2, [r3, #56]	@ 0x38
 800f5d6:	4a07      	ldr	r2, [pc, #28]	@ (800f5f4 <HAL_ADC_MspInit+0x11c>)
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800f5dc:	bf00      	nop
 800f5de:	3728      	adds	r7, #40	@ 0x28
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	bd80      	pop	{r7, pc}
 800f5e4:	40012000 	.word	0x40012000
 800f5e8:	40023800 	.word	0x40023800
 800f5ec:	40020000 	.word	0x40020000
 800f5f0:	40020400 	.word	0x40020400
 800f5f4:	20000924 	.word	0x20000924
 800f5f8:	40026410 	.word	0x40026410

0800f5fc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800f5fc:	b480      	push	{r7}
 800f5fe:	b085      	sub	sp, #20
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	4a0b      	ldr	r2, [pc, #44]	@ (800f638 <HAL_CRC_MspInit+0x3c>)
 800f60a:	4293      	cmp	r3, r2
 800f60c:	d10d      	bne.n	800f62a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800f60e:	2300      	movs	r3, #0
 800f610:	60fb      	str	r3, [r7, #12]
 800f612:	4b0a      	ldr	r3, [pc, #40]	@ (800f63c <HAL_CRC_MspInit+0x40>)
 800f614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f616:	4a09      	ldr	r2, [pc, #36]	@ (800f63c <HAL_CRC_MspInit+0x40>)
 800f618:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800f61c:	6313      	str	r3, [r2, #48]	@ 0x30
 800f61e:	4b07      	ldr	r3, [pc, #28]	@ (800f63c <HAL_CRC_MspInit+0x40>)
 800f620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f622:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f626:	60fb      	str	r3, [r7, #12]
 800f628:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 800f62a:	bf00      	nop
 800f62c:	3714      	adds	r7, #20
 800f62e:	46bd      	mov	sp, r7
 800f630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f634:	4770      	bx	lr
 800f636:	bf00      	nop
 800f638:	40023000 	.word	0x40023000
 800f63c:	40023800 	.word	0x40023800

0800f640 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800f640:	b580      	push	{r7, lr}
 800f642:	b08a      	sub	sp, #40	@ 0x28
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f648:	f107 0314 	add.w	r3, r7, #20
 800f64c:	2200      	movs	r2, #0
 800f64e:	601a      	str	r2, [r3, #0]
 800f650:	605a      	str	r2, [r3, #4]
 800f652:	609a      	str	r2, [r3, #8]
 800f654:	60da      	str	r2, [r3, #12]
 800f656:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	4a19      	ldr	r2, [pc, #100]	@ (800f6c4 <HAL_I2C_MspInit+0x84>)
 800f65e:	4293      	cmp	r3, r2
 800f660:	d12b      	bne.n	800f6ba <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f662:	2300      	movs	r3, #0
 800f664:	613b      	str	r3, [r7, #16]
 800f666:	4b18      	ldr	r3, [pc, #96]	@ (800f6c8 <HAL_I2C_MspInit+0x88>)
 800f668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f66a:	4a17      	ldr	r2, [pc, #92]	@ (800f6c8 <HAL_I2C_MspInit+0x88>)
 800f66c:	f043 0302 	orr.w	r3, r3, #2
 800f670:	6313      	str	r3, [r2, #48]	@ 0x30
 800f672:	4b15      	ldr	r3, [pc, #84]	@ (800f6c8 <HAL_I2C_MspInit+0x88>)
 800f674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f676:	f003 0302 	and.w	r3, r3, #2
 800f67a:	613b      	str	r3, [r7, #16]
 800f67c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800f67e:	23c0      	movs	r3, #192	@ 0xc0
 800f680:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800f682:	2312      	movs	r3, #18
 800f684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f686:	2300      	movs	r3, #0
 800f688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f68a:	2303      	movs	r3, #3
 800f68c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800f68e:	2304      	movs	r3, #4
 800f690:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f692:	f107 0314 	add.w	r3, r7, #20
 800f696:	4619      	mov	r1, r3
 800f698:	480c      	ldr	r0, [pc, #48]	@ (800f6cc <HAL_I2C_MspInit+0x8c>)
 800f69a:	f001 ff1d 	bl	80114d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800f69e:	2300      	movs	r3, #0
 800f6a0:	60fb      	str	r3, [r7, #12]
 800f6a2:	4b09      	ldr	r3, [pc, #36]	@ (800f6c8 <HAL_I2C_MspInit+0x88>)
 800f6a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6a6:	4a08      	ldr	r2, [pc, #32]	@ (800f6c8 <HAL_I2C_MspInit+0x88>)
 800f6a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f6ac:	6413      	str	r3, [r2, #64]	@ 0x40
 800f6ae:	4b06      	ldr	r3, [pc, #24]	@ (800f6c8 <HAL_I2C_MspInit+0x88>)
 800f6b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f6b6:	60fb      	str	r3, [r7, #12]
 800f6b8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800f6ba:	bf00      	nop
 800f6bc:	3728      	adds	r7, #40	@ 0x28
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}
 800f6c2:	bf00      	nop
 800f6c4:	40005400 	.word	0x40005400
 800f6c8:	40023800 	.word	0x40023800
 800f6cc:	40020400 	.word	0x40020400

0800f6d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b08a      	sub	sp, #40	@ 0x28
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f6d8:	f107 0314 	add.w	r3, r7, #20
 800f6dc:	2200      	movs	r2, #0
 800f6de:	601a      	str	r2, [r3, #0]
 800f6e0:	605a      	str	r2, [r3, #4]
 800f6e2:	609a      	str	r2, [r3, #8]
 800f6e4:	60da      	str	r2, [r3, #12]
 800f6e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	4a30      	ldr	r2, [pc, #192]	@ (800f7b0 <HAL_SPI_MspInit+0xe0>)
 800f6ee:	4293      	cmp	r3, r2
 800f6f0:	d15a      	bne.n	800f7a8 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800f6f2:	2300      	movs	r3, #0
 800f6f4:	613b      	str	r3, [r7, #16]
 800f6f6:	4b2f      	ldr	r3, [pc, #188]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f6f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6fa:	4a2e      	ldr	r2, [pc, #184]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f6fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f700:	6413      	str	r3, [r2, #64]	@ 0x40
 800f702:	4b2c      	ldr	r3, [pc, #176]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f706:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f70a:	613b      	str	r3, [r7, #16]
 800f70c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f70e:	2300      	movs	r3, #0
 800f710:	60fb      	str	r3, [r7, #12]
 800f712:	4b28      	ldr	r3, [pc, #160]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f716:	4a27      	ldr	r2, [pc, #156]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f718:	f043 0304 	orr.w	r3, r3, #4
 800f71c:	6313      	str	r3, [r2, #48]	@ 0x30
 800f71e:	4b25      	ldr	r3, [pc, #148]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f722:	f003 0304 	and.w	r3, r3, #4
 800f726:	60fb      	str	r3, [r7, #12]
 800f728:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f72a:	2300      	movs	r3, #0
 800f72c:	60bb      	str	r3, [r7, #8]
 800f72e:	4b21      	ldr	r3, [pc, #132]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f732:	4a20      	ldr	r2, [pc, #128]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f734:	f043 0302 	orr.w	r3, r3, #2
 800f738:	6313      	str	r3, [r2, #48]	@ 0x30
 800f73a:	4b1e      	ldr	r3, [pc, #120]	@ (800f7b4 <HAL_SPI_MspInit+0xe4>)
 800f73c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f73e:	f003 0302 	and.w	r3, r3, #2
 800f742:	60bb      	str	r3, [r7, #8]
 800f744:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800f746:	2302      	movs	r3, #2
 800f748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f74a:	2302      	movs	r3, #2
 800f74c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f74e:	2300      	movs	r3, #0
 800f750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f752:	2303      	movs	r3, #3
 800f754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800f756:	2307      	movs	r3, #7
 800f758:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f75a:	f107 0314 	add.w	r3, r7, #20
 800f75e:	4619      	mov	r1, r3
 800f760:	4815      	ldr	r0, [pc, #84]	@ (800f7b8 <HAL_SPI_MspInit+0xe8>)
 800f762:	f001 feb9 	bl	80114d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800f766:	2304      	movs	r3, #4
 800f768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f76a:	2302      	movs	r3, #2
 800f76c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f76e:	2300      	movs	r3, #0
 800f770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f772:	2303      	movs	r3, #3
 800f774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800f776:	2305      	movs	r3, #5
 800f778:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f77a:	f107 0314 	add.w	r3, r7, #20
 800f77e:	4619      	mov	r1, r3
 800f780:	480d      	ldr	r0, [pc, #52]	@ (800f7b8 <HAL_SPI_MspInit+0xe8>)
 800f782:	f001 fea9 	bl	80114d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800f786:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f78a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f78c:	2302      	movs	r3, #2
 800f78e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f790:	2300      	movs	r3, #0
 800f792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f794:	2303      	movs	r3, #3
 800f796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800f798:	2305      	movs	r3, #5
 800f79a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f79c:	f107 0314 	add.w	r3, r7, #20
 800f7a0:	4619      	mov	r1, r3
 800f7a2:	4806      	ldr	r0, [pc, #24]	@ (800f7bc <HAL_SPI_MspInit+0xec>)
 800f7a4:	f001 fe98 	bl	80114d8 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800f7a8:	bf00      	nop
 800f7aa:	3728      	adds	r7, #40	@ 0x28
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	bd80      	pop	{r7, pc}
 800f7b0:	40003800 	.word	0x40003800
 800f7b4:	40023800 	.word	0x40023800
 800f7b8:	40020800 	.word	0x40020800
 800f7bc:	40020400 	.word	0x40020400

0800f7c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800f7c0:	b580      	push	{r7, lr}
 800f7c2:	b084      	sub	sp, #16
 800f7c4:	af00      	add	r7, sp, #0
 800f7c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f7d0:	d115      	bne.n	800f7fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	60fb      	str	r3, [r7, #12]
 800f7d6:	4b0c      	ldr	r3, [pc, #48]	@ (800f808 <HAL_TIM_Base_MspInit+0x48>)
 800f7d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7da:	4a0b      	ldr	r2, [pc, #44]	@ (800f808 <HAL_TIM_Base_MspInit+0x48>)
 800f7dc:	f043 0301 	orr.w	r3, r3, #1
 800f7e0:	6413      	str	r3, [r2, #64]	@ 0x40
 800f7e2:	4b09      	ldr	r3, [pc, #36]	@ (800f808 <HAL_TIM_Base_MspInit+0x48>)
 800f7e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7e6:	f003 0301 	and.w	r3, r3, #1
 800f7ea:	60fb      	str	r3, [r7, #12]
 800f7ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800f7ee:	2200      	movs	r2, #0
 800f7f0:	2100      	movs	r1, #0
 800f7f2:	201c      	movs	r0, #28
 800f7f4:	f000 ff1b 	bl	801062e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800f7f8:	201c      	movs	r0, #28
 800f7fa:	f000 ff34 	bl	8010666 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800f7fe:	bf00      	nop
 800f800:	3710      	adds	r7, #16
 800f802:	46bd      	mov	sp, r7
 800f804:	bd80      	pop	{r7, pc}
 800f806:	bf00      	nop
 800f808:	40023800 	.word	0x40023800

0800f80c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800f80c:	b580      	push	{r7, lr}
 800f80e:	b08c      	sub	sp, #48	@ 0x30
 800f810:	af00      	add	r7, sp, #0
 800f812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f814:	f107 031c 	add.w	r3, r7, #28
 800f818:	2200      	movs	r2, #0
 800f81a:	601a      	str	r2, [r3, #0]
 800f81c:	605a      	str	r2, [r3, #4]
 800f81e:	609a      	str	r2, [r3, #8]
 800f820:	60da      	str	r2, [r3, #12]
 800f822:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	4a46      	ldr	r2, [pc, #280]	@ (800f944 <HAL_UART_MspInit+0x138>)
 800f82a:	4293      	cmp	r3, r2
 800f82c:	d153      	bne.n	800f8d6 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800f82e:	2300      	movs	r3, #0
 800f830:	61bb      	str	r3, [r7, #24]
 800f832:	4b45      	ldr	r3, [pc, #276]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f836:	4a44      	ldr	r2, [pc, #272]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f838:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f83c:	6413      	str	r3, [r2, #64]	@ 0x40
 800f83e:	4b42      	ldr	r3, [pc, #264]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f842:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f846:	61bb      	str	r3, [r7, #24]
 800f848:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f84a:	2300      	movs	r3, #0
 800f84c:	617b      	str	r3, [r7, #20]
 800f84e:	4b3e      	ldr	r3, [pc, #248]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f852:	4a3d      	ldr	r2, [pc, #244]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f854:	f043 0304 	orr.w	r3, r3, #4
 800f858:	6313      	str	r3, [r2, #48]	@ 0x30
 800f85a:	4b3b      	ldr	r3, [pc, #236]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f85c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f85e:	f003 0304 	and.w	r3, r3, #4
 800f862:	617b      	str	r3, [r7, #20]
 800f864:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f866:	2300      	movs	r3, #0
 800f868:	613b      	str	r3, [r7, #16]
 800f86a:	4b37      	ldr	r3, [pc, #220]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f86c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f86e:	4a36      	ldr	r2, [pc, #216]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f870:	f043 0308 	orr.w	r3, r3, #8
 800f874:	6313      	str	r3, [r2, #48]	@ 0x30
 800f876:	4b34      	ldr	r3, [pc, #208]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f87a:	f003 0308 	and.w	r3, r3, #8
 800f87e:	613b      	str	r3, [r7, #16]
 800f880:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800f882:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f888:	2302      	movs	r3, #2
 800f88a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f88c:	2300      	movs	r3, #0
 800f88e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f890:	2303      	movs	r3, #3
 800f892:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800f894:	2308      	movs	r3, #8
 800f896:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f898:	f107 031c 	add.w	r3, r7, #28
 800f89c:	4619      	mov	r1, r3
 800f89e:	482b      	ldr	r0, [pc, #172]	@ (800f94c <HAL_UART_MspInit+0x140>)
 800f8a0:	f001 fe1a 	bl	80114d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800f8a4:	2304      	movs	r3, #4
 800f8a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f8a8:	2302      	movs	r3, #2
 800f8aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f8b0:	2303      	movs	r3, #3
 800f8b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800f8b4:	2308      	movs	r3, #8
 800f8b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800f8b8:	f107 031c 	add.w	r3, r7, #28
 800f8bc:	4619      	mov	r1, r3
 800f8be:	4824      	ldr	r0, [pc, #144]	@ (800f950 <HAL_UART_MspInit+0x144>)
 800f8c0:	f001 fe0a 	bl	80114d8 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	2100      	movs	r1, #0
 800f8c8:	2035      	movs	r0, #53	@ 0x35
 800f8ca:	f000 feb0 	bl	801062e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800f8ce:	2035      	movs	r0, #53	@ 0x35
 800f8d0:	f000 fec9 	bl	8010666 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800f8d4:	e031      	b.n	800f93a <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART1)
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	4a1e      	ldr	r2, [pc, #120]	@ (800f954 <HAL_UART_MspInit+0x148>)
 800f8dc:	4293      	cmp	r3, r2
 800f8de:	d12c      	bne.n	800f93a <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART1_CLK_ENABLE();
 800f8e0:	2300      	movs	r3, #0
 800f8e2:	60fb      	str	r3, [r7, #12]
 800f8e4:	4b18      	ldr	r3, [pc, #96]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f8e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f8e8:	4a17      	ldr	r2, [pc, #92]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f8ea:	f043 0310 	orr.w	r3, r3, #16
 800f8ee:	6453      	str	r3, [r2, #68]	@ 0x44
 800f8f0:	4b15      	ldr	r3, [pc, #84]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f8f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f8f4:	f003 0310 	and.w	r3, r3, #16
 800f8f8:	60fb      	str	r3, [r7, #12]
 800f8fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	60bb      	str	r3, [r7, #8]
 800f900:	4b11      	ldr	r3, [pc, #68]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f904:	4a10      	ldr	r2, [pc, #64]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f906:	f043 0301 	orr.w	r3, r3, #1
 800f90a:	6313      	str	r3, [r2, #48]	@ 0x30
 800f90c:	4b0e      	ldr	r3, [pc, #56]	@ (800f948 <HAL_UART_MspInit+0x13c>)
 800f90e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f910:	f003 0301 	and.w	r3, r3, #1
 800f914:	60bb      	str	r3, [r7, #8]
 800f916:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800f918:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800f91c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f91e:	2302      	movs	r3, #2
 800f920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f922:	2300      	movs	r3, #0
 800f924:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f926:	2303      	movs	r3, #3
 800f928:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800f92a:	2307      	movs	r3, #7
 800f92c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f92e:	f107 031c 	add.w	r3, r7, #28
 800f932:	4619      	mov	r1, r3
 800f934:	4808      	ldr	r0, [pc, #32]	@ (800f958 <HAL_UART_MspInit+0x14c>)
 800f936:	f001 fdcf 	bl	80114d8 <HAL_GPIO_Init>
}
 800f93a:	bf00      	nop
 800f93c:	3730      	adds	r7, #48	@ 0x30
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}
 800f942:	bf00      	nop
 800f944:	40005000 	.word	0x40005000
 800f948:	40023800 	.word	0x40023800
 800f94c:	40020800 	.word	0x40020800
 800f950:	40020c00 	.word	0x40020c00
 800f954:	40011000 	.word	0x40011000
 800f958:	40020000 	.word	0x40020000

0800f95c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800f95c:	b480      	push	{r7}
 800f95e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) { }
 800f960:	bf00      	nop
 800f962:	e7fd      	b.n	800f960 <NMI_Handler+0x4>

0800f964 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800f964:	bf00      	nop
 800f966:	e7fd      	b.n	800f964 <HardFault_Handler>

0800f968 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  /* Pesmruj do HardFault pro konzistentn log (vtina projekt stejn resetuje). */
  HardFault_Handler();
 800f96c:	f7ff fffa 	bl	800f964 <HardFault_Handler>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800f970:	bf00      	nop
 800f972:	e7fd      	b.n	800f970 <MemManage_Handler+0x8>

0800f974 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800f974:	b580      	push	{r7, lr}
 800f976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  HardFault_Handler();
 800f978:	f7ff fff4 	bl	800f964 <HardFault_Handler>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800f97c:	bf00      	nop
 800f97e:	e7fd      	b.n	800f97c <BusFault_Handler+0x8>

0800f980 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800f980:	b580      	push	{r7, lr}
 800f982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  HardFault_Handler();
 800f984:	f7ff ffee 	bl	800f964 <HardFault_Handler>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800f988:	bf00      	nop
 800f98a:	e7fd      	b.n	800f988 <UsageFault_Handler+0x8>

0800f98c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800f98c:	b480      	push	{r7}
 800f98e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
  /* USER CODE END SVCall_IRQn 1 */
}
 800f990:	bf00      	nop
 800f992:	46bd      	mov	sp, r7
 800f994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f998:	4770      	bx	lr

0800f99a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800f99a:	b480      	push	{r7}
 800f99c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800f99e:	bf00      	nop
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a6:	4770      	bx	lr

0800f9a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800f9a8:	b480      	push	{r7}
 800f9aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */
  /* USER CODE END PendSV_IRQn 1 */
}
 800f9ac:	bf00      	nop
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b4:	4770      	bx	lr

0800f9b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800f9b6:	b580      	push	{r7, lr}
 800f9b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800f9ba:	f000 f8bb 	bl	800fb34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 800f9be:	bf00      	nop
 800f9c0:	bd80      	pop	{r7, pc}
	...

0800f9c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800f9c8:	4802      	ldr	r0, [pc, #8]	@ (800f9d4 <TIM2_IRQHandler+0x10>)
 800f9ca:	f003 f826 	bl	8012a1a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  /* USER CODE END TIM2_IRQn 1 */
}
 800f9ce:	bf00      	nop
 800f9d0:	bd80      	pop	{r7, pc}
 800f9d2:	bf00      	nop
 800f9d4:	20000a44 	.word	0x20000a44

0800f9d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button_Pin);
 800f9dc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800f9e0:	f001 ff42 	bl	8011868 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800f9e4:	bf00      	nop
 800f9e6:	bd80      	pop	{r7, pc}

0800f9e8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800f9ec:	4802      	ldr	r0, [pc, #8]	@ (800f9f8 <UART5_IRQHandler+0x10>)
 800f9ee:	f003 fe35 	bl	801365c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */
  /* USER CODE END UART5_IRQn 1 */
}
 800f9f2:	bf00      	nop
 800f9f4:	bd80      	pop	{r7, pc}
 800f9f6:	bf00      	nop
 800f9f8:	20000a8c 	.word	0x20000a8c

0800f9fc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800fa00:	4802      	ldr	r0, [pc, #8]	@ (800fa0c <DMA2_Stream0_IRQHandler+0x10>)
 800fa02:	f001 f81b 	bl	8010a3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800fa06:	bf00      	nop
 800fa08:	bd80      	pop	{r7, pc}
 800fa0a:	bf00      	nop
 800fa0c:	20000924 	.word	0x20000924

0800fa10 <SystemInit>:
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 800fa10:	b480      	push	{r7}
 800fa12:	af00      	add	r7, sp, #0
    /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 800fa14:	4b07      	ldr	r3, [pc, #28]	@ (800fa34 <SystemInit+0x24>)
 800fa16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa1a:	4a06      	ldr	r2, [pc, #24]	@ (800fa34 <SystemInit+0x24>)
 800fa1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fa20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

    /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
    SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 800fa24:	4b03      	ldr	r3, [pc, #12]	@ (800fa34 <SystemInit+0x24>)
 800fa26:	4a04      	ldr	r2, [pc, #16]	@ (800fa38 <SystemInit+0x28>)
 800fa28:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800fa2a:	bf00      	nop
 800fa2c:	46bd      	mov	sp, r7
 800fa2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa32:	4770      	bx	lr
 800fa34:	e000ed00 	.word	0xe000ed00
 800fa38:	0800c000 	.word	0x0800c000

0800fa3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800fa3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800fa74 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800fa40:	f7ff ffe6 	bl	800fa10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800fa44:	480c      	ldr	r0, [pc, #48]	@ (800fa78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800fa46:	490d      	ldr	r1, [pc, #52]	@ (800fa7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800fa48:	4a0d      	ldr	r2, [pc, #52]	@ (800fa80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800fa4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800fa4c:	e002      	b.n	800fa54 <LoopCopyDataInit>

0800fa4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800fa4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800fa50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800fa52:	3304      	adds	r3, #4

0800fa54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800fa54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800fa56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800fa58:	d3f9      	bcc.n	800fa4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800fa5a:	4a0a      	ldr	r2, [pc, #40]	@ (800fa84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800fa5c:	4c0a      	ldr	r4, [pc, #40]	@ (800fa88 <LoopFillZerobss+0x22>)
  movs r3, #0
 800fa5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800fa60:	e001      	b.n	800fa66 <LoopFillZerobss>

0800fa62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800fa62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800fa64:	3204      	adds	r2, #4

0800fa66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800fa66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800fa68:	d3fb      	bcc.n	800fa62 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800fa6a:	f005 f925 	bl	8014cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800fa6e:	f7ff f929 	bl	800ecc4 <main>
  bx  lr    
 800fa72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800fa74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800fa78:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 800fa7c:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 800fa80:	08015298 	.word	0x08015298
  ldr r2, =_sbss
 800fa84:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 800fa88:	20014440 	.word	0x20014440

0800fa8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800fa8c:	e7fe      	b.n	800fa8c <ADC_IRQHandler>
	...

0800fa90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800fa90:	b580      	push	{r7, lr}
 800fa92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800fa94:	4b0e      	ldr	r3, [pc, #56]	@ (800fad0 <HAL_Init+0x40>)
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	4a0d      	ldr	r2, [pc, #52]	@ (800fad0 <HAL_Init+0x40>)
 800fa9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800fa9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800faa0:	4b0b      	ldr	r3, [pc, #44]	@ (800fad0 <HAL_Init+0x40>)
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	4a0a      	ldr	r2, [pc, #40]	@ (800fad0 <HAL_Init+0x40>)
 800faa6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800faaa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800faac:	4b08      	ldr	r3, [pc, #32]	@ (800fad0 <HAL_Init+0x40>)
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	4a07      	ldr	r2, [pc, #28]	@ (800fad0 <HAL_Init+0x40>)
 800fab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fab6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800fab8:	2003      	movs	r0, #3
 800faba:	f000 fdad 	bl	8010618 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800fabe:	200f      	movs	r0, #15
 800fac0:	f000 f808 	bl	800fad4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800fac4:	f7ff fce0 	bl	800f488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800fac8:	2300      	movs	r3, #0
}
 800faca:	4618      	mov	r0, r3
 800facc:	bd80      	pop	{r7, pc}
 800face:	bf00      	nop
 800fad0:	40023c00 	.word	0x40023c00

0800fad4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b082      	sub	sp, #8
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800fadc:	4b12      	ldr	r3, [pc, #72]	@ (800fb28 <HAL_InitTick+0x54>)
 800fade:	681a      	ldr	r2, [r3, #0]
 800fae0:	4b12      	ldr	r3, [pc, #72]	@ (800fb2c <HAL_InitTick+0x58>)
 800fae2:	781b      	ldrb	r3, [r3, #0]
 800fae4:	4619      	mov	r1, r3
 800fae6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800faea:	fbb3 f3f1 	udiv	r3, r3, r1
 800faee:	fbb2 f3f3 	udiv	r3, r2, r3
 800faf2:	4618      	mov	r0, r3
 800faf4:	f000 fdd3 	bl	801069e <HAL_SYSTICK_Config>
 800faf8:	4603      	mov	r3, r0
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d001      	beq.n	800fb02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800fafe:	2301      	movs	r3, #1
 800fb00:	e00e      	b.n	800fb20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	2b0f      	cmp	r3, #15
 800fb06:	d80a      	bhi.n	800fb1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800fb08:	2200      	movs	r2, #0
 800fb0a:	6879      	ldr	r1, [r7, #4]
 800fb0c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb10:	f000 fd8d 	bl	801062e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800fb14:	4a06      	ldr	r2, [pc, #24]	@ (800fb30 <HAL_InitTick+0x5c>)
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	e000      	b.n	800fb20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800fb1e:	2301      	movs	r3, #1
}
 800fb20:	4618      	mov	r0, r3
 800fb22:	3708      	adds	r7, #8
 800fb24:	46bd      	mov	sp, r7
 800fb26:	bd80      	pop	{r7, pc}
 800fb28:	200000c0 	.word	0x200000c0
 800fb2c:	200000c8 	.word	0x200000c8
 800fb30:	200000c4 	.word	0x200000c4

0800fb34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800fb34:	b480      	push	{r7}
 800fb36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800fb38:	4b06      	ldr	r3, [pc, #24]	@ (800fb54 <HAL_IncTick+0x20>)
 800fb3a:	781b      	ldrb	r3, [r3, #0]
 800fb3c:	461a      	mov	r2, r3
 800fb3e:	4b06      	ldr	r3, [pc, #24]	@ (800fb58 <HAL_IncTick+0x24>)
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	4413      	add	r3, r2
 800fb44:	4a04      	ldr	r2, [pc, #16]	@ (800fb58 <HAL_IncTick+0x24>)
 800fb46:	6013      	str	r3, [r2, #0]
}
 800fb48:	bf00      	nop
 800fb4a:	46bd      	mov	sp, r7
 800fb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb50:	4770      	bx	lr
 800fb52:	bf00      	nop
 800fb54:	200000c8 	.word	0x200000c8
 800fb58:	20000b24 	.word	0x20000b24

0800fb5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800fb5c:	b480      	push	{r7}
 800fb5e:	af00      	add	r7, sp, #0
  return uwTick;
 800fb60:	4b03      	ldr	r3, [pc, #12]	@ (800fb70 <HAL_GetTick+0x14>)
 800fb62:	681b      	ldr	r3, [r3, #0]
}
 800fb64:	4618      	mov	r0, r3
 800fb66:	46bd      	mov	sp, r7
 800fb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6c:	4770      	bx	lr
 800fb6e:	bf00      	nop
 800fb70:	20000b24 	.word	0x20000b24

0800fb74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b084      	sub	sp, #16
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800fb7c:	f7ff ffee 	bl	800fb5c <HAL_GetTick>
 800fb80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb8c:	d005      	beq.n	800fb9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800fb8e:	4b0a      	ldr	r3, [pc, #40]	@ (800fbb8 <HAL_Delay+0x44>)
 800fb90:	781b      	ldrb	r3, [r3, #0]
 800fb92:	461a      	mov	r2, r3
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	4413      	add	r3, r2
 800fb98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800fb9a:	bf00      	nop
 800fb9c:	f7ff ffde 	bl	800fb5c <HAL_GetTick>
 800fba0:	4602      	mov	r2, r0
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	1ad3      	subs	r3, r2, r3
 800fba6:	68fa      	ldr	r2, [r7, #12]
 800fba8:	429a      	cmp	r2, r3
 800fbaa:	d8f7      	bhi.n	800fb9c <HAL_Delay+0x28>
  {
  }
}
 800fbac:	bf00      	nop
 800fbae:	bf00      	nop
 800fbb0:	3710      	adds	r7, #16
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	bd80      	pop	{r7, pc}
 800fbb6:	bf00      	nop
 800fbb8:	200000c8 	.word	0x200000c8

0800fbbc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b084      	sub	sp, #16
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d101      	bne.n	800fbd2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800fbce:	2301      	movs	r3, #1
 800fbd0:	e033      	b.n	800fc3a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d109      	bne.n	800fbee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800fbda:	6878      	ldr	r0, [r7, #4]
 800fbdc:	f7ff fc7c 	bl	800f4d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	2200      	movs	r2, #0
 800fbe4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	2200      	movs	r2, #0
 800fbea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbf2:	f003 0310 	and.w	r3, r3, #16
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d118      	bne.n	800fc2c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbfe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800fc02:	f023 0302 	bic.w	r3, r3, #2
 800fc06:	f043 0202 	orr.w	r2, r3, #2
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800fc0e:	6878      	ldr	r0, [r7, #4]
 800fc10:	f000 fa72 	bl	80100f8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	2200      	movs	r2, #0
 800fc18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc1e:	f023 0303 	bic.w	r3, r3, #3
 800fc22:	f043 0201 	orr.w	r2, r3, #1
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	641a      	str	r2, [r3, #64]	@ 0x40
 800fc2a:	e001      	b.n	800fc30 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800fc2c:	2301      	movs	r3, #1
 800fc2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	2200      	movs	r2, #0
 800fc34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800fc38:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	3710      	adds	r7, #16
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	bd80      	pop	{r7, pc}
	...

0800fc44 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b088      	sub	sp, #32
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	60f8      	str	r0, [r7, #12]
 800fc4c:	60b9      	str	r1, [r7, #8]
 800fc4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800fc50:	2300      	movs	r3, #0
 800fc52:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800fc54:	2300      	movs	r3, #0
 800fc56:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fc5e:	2b01      	cmp	r3, #1
 800fc60:	d101      	bne.n	800fc66 <HAL_ADC_Start_DMA+0x22>
 800fc62:	2302      	movs	r3, #2
 800fc64:	e0eb      	b.n	800fe3e <HAL_ADC_Start_DMA+0x1fa>
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	2201      	movs	r2, #1
 800fc6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800fc6e:	68fb      	ldr	r3, [r7, #12]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	689b      	ldr	r3, [r3, #8]
 800fc74:	f003 0301 	and.w	r3, r3, #1
 800fc78:	2b01      	cmp	r3, #1
 800fc7a:	d018      	beq.n	800fcae <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	689a      	ldr	r2, [r3, #8]
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	f042 0201 	orr.w	r2, r2, #1
 800fc8a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800fc8c:	4b6e      	ldr	r3, [pc, #440]	@ (800fe48 <HAL_ADC_Start_DMA+0x204>)
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	4a6e      	ldr	r2, [pc, #440]	@ (800fe4c <HAL_ADC_Start_DMA+0x208>)
 800fc92:	fba2 2303 	umull	r2, r3, r2, r3
 800fc96:	0c9a      	lsrs	r2, r3, #18
 800fc98:	4613      	mov	r3, r2
 800fc9a:	005b      	lsls	r3, r3, #1
 800fc9c:	4413      	add	r3, r2
 800fc9e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800fca0:	e002      	b.n	800fca8 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800fca2:	697b      	ldr	r3, [r7, #20]
 800fca4:	3b01      	subs	r3, #1
 800fca6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800fca8:	697b      	ldr	r3, [r7, #20]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d1f9      	bne.n	800fca2 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	689b      	ldr	r3, [r3, #8]
 800fcb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fcb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fcbc:	d107      	bne.n	800fcce <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	689a      	ldr	r2, [r3, #8]
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fccc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	689b      	ldr	r3, [r3, #8]
 800fcd4:	f003 0301 	and.w	r3, r3, #1
 800fcd8:	2b01      	cmp	r3, #1
 800fcda:	f040 80a3 	bne.w	800fe24 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fce2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800fce6:	f023 0301 	bic.w	r3, r3, #1
 800fcea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	685b      	ldr	r3, [r3, #4]
 800fcf8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d007      	beq.n	800fd10 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd04:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800fd08:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800fd18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fd1c:	d106      	bne.n	800fd2c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd22:	f023 0206 	bic.w	r2, r3, #6
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	645a      	str	r2, [r3, #68]	@ 0x44
 800fd2a:	e002      	b.n	800fd32 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	2200      	movs	r2, #0
 800fd30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	2200      	movs	r2, #0
 800fd36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800fd3a:	4b45      	ldr	r3, [pc, #276]	@ (800fe50 <HAL_ADC_Start_DMA+0x20c>)
 800fd3c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd42:	4a44      	ldr	r2, [pc, #272]	@ (800fe54 <HAL_ADC_Start_DMA+0x210>)
 800fd44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd4a:	4a43      	ldr	r2, [pc, #268]	@ (800fe58 <HAL_ADC_Start_DMA+0x214>)
 800fd4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd52:	4a42      	ldr	r2, [pc, #264]	@ (800fe5c <HAL_ADC_Start_DMA+0x218>)
 800fd54:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800fd5e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	685a      	ldr	r2, [r3, #4]
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800fd6e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	689a      	ldr	r2, [r3, #8]
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800fd7e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	334c      	adds	r3, #76	@ 0x4c
 800fd8a:	4619      	mov	r1, r3
 800fd8c:	68ba      	ldr	r2, [r7, #8]
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	f000 fd6a 	bl	8010868 <HAL_DMA_Start_IT>
 800fd94:	4603      	mov	r3, r0
 800fd96:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800fd98:	69bb      	ldr	r3, [r7, #24]
 800fd9a:	685b      	ldr	r3, [r3, #4]
 800fd9c:	f003 031f 	and.w	r3, r3, #31
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d12a      	bne.n	800fdfa <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	4a2d      	ldr	r2, [pc, #180]	@ (800fe60 <HAL_ADC_Start_DMA+0x21c>)
 800fdaa:	4293      	cmp	r3, r2
 800fdac:	d015      	beq.n	800fdda <HAL_ADC_Start_DMA+0x196>
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	4a2c      	ldr	r2, [pc, #176]	@ (800fe64 <HAL_ADC_Start_DMA+0x220>)
 800fdb4:	4293      	cmp	r3, r2
 800fdb6:	d105      	bne.n	800fdc4 <HAL_ADC_Start_DMA+0x180>
 800fdb8:	4b25      	ldr	r3, [pc, #148]	@ (800fe50 <HAL_ADC_Start_DMA+0x20c>)
 800fdba:	685b      	ldr	r3, [r3, #4]
 800fdbc:	f003 031f 	and.w	r3, r3, #31
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d00a      	beq.n	800fdda <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	4a27      	ldr	r2, [pc, #156]	@ (800fe68 <HAL_ADC_Start_DMA+0x224>)
 800fdca:	4293      	cmp	r3, r2
 800fdcc:	d136      	bne.n	800fe3c <HAL_ADC_Start_DMA+0x1f8>
 800fdce:	4b20      	ldr	r3, [pc, #128]	@ (800fe50 <HAL_ADC_Start_DMA+0x20c>)
 800fdd0:	685b      	ldr	r3, [r3, #4]
 800fdd2:	f003 0310 	and.w	r3, r3, #16
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d130      	bne.n	800fe3c <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	689b      	ldr	r3, [r3, #8]
 800fde0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d129      	bne.n	800fe3c <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	689a      	ldr	r2, [r3, #8]
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800fdf6:	609a      	str	r2, [r3, #8]
 800fdf8:	e020      	b.n	800fe3c <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	4a18      	ldr	r2, [pc, #96]	@ (800fe60 <HAL_ADC_Start_DMA+0x21c>)
 800fe00:	4293      	cmp	r3, r2
 800fe02:	d11b      	bne.n	800fe3c <HAL_ADC_Start_DMA+0x1f8>
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	689b      	ldr	r3, [r3, #8]
 800fe0a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d114      	bne.n	800fe3c <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800fe12:	68fb      	ldr	r3, [r7, #12]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	689a      	ldr	r2, [r3, #8]
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800fe20:	609a      	str	r2, [r3, #8]
 800fe22:	e00b      	b.n	800fe3c <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe28:	f043 0210 	orr.w	r2, r3, #16
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe34:	f043 0201 	orr.w	r2, r3, #1
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800fe3c:	7ffb      	ldrb	r3, [r7, #31]
}
 800fe3e:	4618      	mov	r0, r3
 800fe40:	3720      	adds	r7, #32
 800fe42:	46bd      	mov	sp, r7
 800fe44:	bd80      	pop	{r7, pc}
 800fe46:	bf00      	nop
 800fe48:	200000c0 	.word	0x200000c0
 800fe4c:	431bde83 	.word	0x431bde83
 800fe50:	40012300 	.word	0x40012300
 800fe54:	080102f1 	.word	0x080102f1
 800fe58:	080103ab 	.word	0x080103ab
 800fe5c:	080103c7 	.word	0x080103c7
 800fe60:	40012000 	.word	0x40012000
 800fe64:	40012100 	.word	0x40012100
 800fe68:	40012200 	.word	0x40012200

0800fe6c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800fe6c:	b480      	push	{r7}
 800fe6e:	b083      	sub	sp, #12
 800fe70:	af00      	add	r7, sp, #0
 800fe72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800fe74:	bf00      	nop
 800fe76:	370c      	adds	r7, #12
 800fe78:	46bd      	mov	sp, r7
 800fe7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7e:	4770      	bx	lr

0800fe80 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800fe80:	b480      	push	{r7}
 800fe82:	b083      	sub	sp, #12
 800fe84:	af00      	add	r7, sp, #0
 800fe86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800fe88:	bf00      	nop
 800fe8a:	370c      	adds	r7, #12
 800fe8c:	46bd      	mov	sp, r7
 800fe8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe92:	4770      	bx	lr

0800fe94 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800fe94:	b480      	push	{r7}
 800fe96:	b085      	sub	sp, #20
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
 800fe9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800fe9e:	2300      	movs	r3, #0
 800fea0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fea8:	2b01      	cmp	r3, #1
 800feaa:	d101      	bne.n	800feb0 <HAL_ADC_ConfigChannel+0x1c>
 800feac:	2302      	movs	r3, #2
 800feae:	e113      	b.n	80100d8 <HAL_ADC_ConfigChannel+0x244>
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	2201      	movs	r2, #1
 800feb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	2b09      	cmp	r3, #9
 800febe:	d925      	bls.n	800ff0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	68d9      	ldr	r1, [r3, #12]
 800fec6:	683b      	ldr	r3, [r7, #0]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	b29b      	uxth	r3, r3
 800fecc:	461a      	mov	r2, r3
 800fece:	4613      	mov	r3, r2
 800fed0:	005b      	lsls	r3, r3, #1
 800fed2:	4413      	add	r3, r2
 800fed4:	3b1e      	subs	r3, #30
 800fed6:	2207      	movs	r2, #7
 800fed8:	fa02 f303 	lsl.w	r3, r2, r3
 800fedc:	43da      	mvns	r2, r3
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	400a      	ands	r2, r1
 800fee4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	68d9      	ldr	r1, [r3, #12]
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	689a      	ldr	r2, [r3, #8]
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	b29b      	uxth	r3, r3
 800fef6:	4618      	mov	r0, r3
 800fef8:	4603      	mov	r3, r0
 800fefa:	005b      	lsls	r3, r3, #1
 800fefc:	4403      	add	r3, r0
 800fefe:	3b1e      	subs	r3, #30
 800ff00:	409a      	lsls	r2, r3
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	430a      	orrs	r2, r1
 800ff08:	60da      	str	r2, [r3, #12]
 800ff0a:	e022      	b.n	800ff52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	6919      	ldr	r1, [r3, #16]
 800ff12:	683b      	ldr	r3, [r7, #0]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	b29b      	uxth	r3, r3
 800ff18:	461a      	mov	r2, r3
 800ff1a:	4613      	mov	r3, r2
 800ff1c:	005b      	lsls	r3, r3, #1
 800ff1e:	4413      	add	r3, r2
 800ff20:	2207      	movs	r2, #7
 800ff22:	fa02 f303 	lsl.w	r3, r2, r3
 800ff26:	43da      	mvns	r2, r3
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	400a      	ands	r2, r1
 800ff2e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	6919      	ldr	r1, [r3, #16]
 800ff36:	683b      	ldr	r3, [r7, #0]
 800ff38:	689a      	ldr	r2, [r3, #8]
 800ff3a:	683b      	ldr	r3, [r7, #0]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	b29b      	uxth	r3, r3
 800ff40:	4618      	mov	r0, r3
 800ff42:	4603      	mov	r3, r0
 800ff44:	005b      	lsls	r3, r3, #1
 800ff46:	4403      	add	r3, r0
 800ff48:	409a      	lsls	r2, r3
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	430a      	orrs	r2, r1
 800ff50:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800ff52:	683b      	ldr	r3, [r7, #0]
 800ff54:	685b      	ldr	r3, [r3, #4]
 800ff56:	2b06      	cmp	r3, #6
 800ff58:	d824      	bhi.n	800ffa4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800ff60:	683b      	ldr	r3, [r7, #0]
 800ff62:	685a      	ldr	r2, [r3, #4]
 800ff64:	4613      	mov	r3, r2
 800ff66:	009b      	lsls	r3, r3, #2
 800ff68:	4413      	add	r3, r2
 800ff6a:	3b05      	subs	r3, #5
 800ff6c:	221f      	movs	r2, #31
 800ff6e:	fa02 f303 	lsl.w	r3, r2, r3
 800ff72:	43da      	mvns	r2, r3
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	400a      	ands	r2, r1
 800ff7a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800ff82:	683b      	ldr	r3, [r7, #0]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	b29b      	uxth	r3, r3
 800ff88:	4618      	mov	r0, r3
 800ff8a:	683b      	ldr	r3, [r7, #0]
 800ff8c:	685a      	ldr	r2, [r3, #4]
 800ff8e:	4613      	mov	r3, r2
 800ff90:	009b      	lsls	r3, r3, #2
 800ff92:	4413      	add	r3, r2
 800ff94:	3b05      	subs	r3, #5
 800ff96:	fa00 f203 	lsl.w	r2, r0, r3
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	430a      	orrs	r2, r1
 800ffa0:	635a      	str	r2, [r3, #52]	@ 0x34
 800ffa2:	e04c      	b.n	801003e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800ffa4:	683b      	ldr	r3, [r7, #0]
 800ffa6:	685b      	ldr	r3, [r3, #4]
 800ffa8:	2b0c      	cmp	r3, #12
 800ffaa:	d824      	bhi.n	800fff6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800ffb2:	683b      	ldr	r3, [r7, #0]
 800ffb4:	685a      	ldr	r2, [r3, #4]
 800ffb6:	4613      	mov	r3, r2
 800ffb8:	009b      	lsls	r3, r3, #2
 800ffba:	4413      	add	r3, r2
 800ffbc:	3b23      	subs	r3, #35	@ 0x23
 800ffbe:	221f      	movs	r2, #31
 800ffc0:	fa02 f303 	lsl.w	r3, r2, r3
 800ffc4:	43da      	mvns	r2, r3
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	400a      	ands	r2, r1
 800ffcc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800ffd4:	683b      	ldr	r3, [r7, #0]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	b29b      	uxth	r3, r3
 800ffda:	4618      	mov	r0, r3
 800ffdc:	683b      	ldr	r3, [r7, #0]
 800ffde:	685a      	ldr	r2, [r3, #4]
 800ffe0:	4613      	mov	r3, r2
 800ffe2:	009b      	lsls	r3, r3, #2
 800ffe4:	4413      	add	r3, r2
 800ffe6:	3b23      	subs	r3, #35	@ 0x23
 800ffe8:	fa00 f203 	lsl.w	r2, r0, r3
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	430a      	orrs	r2, r1
 800fff2:	631a      	str	r2, [r3, #48]	@ 0x30
 800fff4:	e023      	b.n	801003e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800fffc:	683b      	ldr	r3, [r7, #0]
 800fffe:	685a      	ldr	r2, [r3, #4]
 8010000:	4613      	mov	r3, r2
 8010002:	009b      	lsls	r3, r3, #2
 8010004:	4413      	add	r3, r2
 8010006:	3b41      	subs	r3, #65	@ 0x41
 8010008:	221f      	movs	r2, #31
 801000a:	fa02 f303 	lsl.w	r3, r2, r3
 801000e:	43da      	mvns	r2, r3
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	400a      	ands	r2, r1
 8010016:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801001e:	683b      	ldr	r3, [r7, #0]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	b29b      	uxth	r3, r3
 8010024:	4618      	mov	r0, r3
 8010026:	683b      	ldr	r3, [r7, #0]
 8010028:	685a      	ldr	r2, [r3, #4]
 801002a:	4613      	mov	r3, r2
 801002c:	009b      	lsls	r3, r3, #2
 801002e:	4413      	add	r3, r2
 8010030:	3b41      	subs	r3, #65	@ 0x41
 8010032:	fa00 f203 	lsl.w	r2, r0, r3
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	430a      	orrs	r2, r1
 801003c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801003e:	4b29      	ldr	r3, [pc, #164]	@ (80100e4 <HAL_ADC_ConfigChannel+0x250>)
 8010040:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	4a28      	ldr	r2, [pc, #160]	@ (80100e8 <HAL_ADC_ConfigChannel+0x254>)
 8010048:	4293      	cmp	r3, r2
 801004a:	d10f      	bne.n	801006c <HAL_ADC_ConfigChannel+0x1d8>
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	2b12      	cmp	r3, #18
 8010052:	d10b      	bne.n	801006c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	685b      	ldr	r3, [r3, #4]
 8010058:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	4a1d      	ldr	r2, [pc, #116]	@ (80100e8 <HAL_ADC_ConfigChannel+0x254>)
 8010072:	4293      	cmp	r3, r2
 8010074:	d12b      	bne.n	80100ce <HAL_ADC_ConfigChannel+0x23a>
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	4a1c      	ldr	r2, [pc, #112]	@ (80100ec <HAL_ADC_ConfigChannel+0x258>)
 801007c:	4293      	cmp	r3, r2
 801007e:	d003      	beq.n	8010088 <HAL_ADC_ConfigChannel+0x1f4>
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	2b11      	cmp	r3, #17
 8010086:	d122      	bne.n	80100ce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8010088:	68fb      	ldr	r3, [r7, #12]
 801008a:	685b      	ldr	r3, [r3, #4]
 801008c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	685b      	ldr	r3, [r3, #4]
 8010098:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	4a11      	ldr	r2, [pc, #68]	@ (80100ec <HAL_ADC_ConfigChannel+0x258>)
 80100a6:	4293      	cmp	r3, r2
 80100a8:	d111      	bne.n	80100ce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80100aa:	4b11      	ldr	r3, [pc, #68]	@ (80100f0 <HAL_ADC_ConfigChannel+0x25c>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	4a11      	ldr	r2, [pc, #68]	@ (80100f4 <HAL_ADC_ConfigChannel+0x260>)
 80100b0:	fba2 2303 	umull	r2, r3, r2, r3
 80100b4:	0c9a      	lsrs	r2, r3, #18
 80100b6:	4613      	mov	r3, r2
 80100b8:	009b      	lsls	r3, r3, #2
 80100ba:	4413      	add	r3, r2
 80100bc:	005b      	lsls	r3, r3, #1
 80100be:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80100c0:	e002      	b.n	80100c8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80100c2:	68bb      	ldr	r3, [r7, #8]
 80100c4:	3b01      	subs	r3, #1
 80100c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80100c8:	68bb      	ldr	r3, [r7, #8]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d1f9      	bne.n	80100c2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	2200      	movs	r2, #0
 80100d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80100d6:	2300      	movs	r3, #0
}
 80100d8:	4618      	mov	r0, r3
 80100da:	3714      	adds	r7, #20
 80100dc:	46bd      	mov	sp, r7
 80100de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100e2:	4770      	bx	lr
 80100e4:	40012300 	.word	0x40012300
 80100e8:	40012000 	.word	0x40012000
 80100ec:	10000012 	.word	0x10000012
 80100f0:	200000c0 	.word	0x200000c0
 80100f4:	431bde83 	.word	0x431bde83

080100f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80100f8:	b480      	push	{r7}
 80100fa:	b085      	sub	sp, #20
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8010100:	4b79      	ldr	r3, [pc, #484]	@ (80102e8 <ADC_Init+0x1f0>)
 8010102:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	685b      	ldr	r3, [r3, #4]
 8010108:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	685a      	ldr	r2, [r3, #4]
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	685b      	ldr	r3, [r3, #4]
 8010118:	431a      	orrs	r2, r3
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	685a      	ldr	r2, [r3, #4]
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801012c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	6859      	ldr	r1, [r3, #4]
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	691b      	ldr	r3, [r3, #16]
 8010138:	021a      	lsls	r2, r3, #8
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	430a      	orrs	r2, r1
 8010140:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	685a      	ldr	r2, [r3, #4]
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8010150:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	6859      	ldr	r1, [r3, #4]
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	689a      	ldr	r2, [r3, #8]
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	430a      	orrs	r2, r1
 8010162:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	689a      	ldr	r2, [r3, #8]
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8010172:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	6899      	ldr	r1, [r3, #8]
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	68da      	ldr	r2, [r3, #12]
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	430a      	orrs	r2, r1
 8010184:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801018a:	4a58      	ldr	r2, [pc, #352]	@ (80102ec <ADC_Init+0x1f4>)
 801018c:	4293      	cmp	r3, r2
 801018e:	d022      	beq.n	80101d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	689a      	ldr	r2, [r3, #8]
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 801019e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	6899      	ldr	r1, [r3, #8]
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	430a      	orrs	r2, r1
 80101b0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	689a      	ldr	r2, [r3, #8]
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80101c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	6899      	ldr	r1, [r3, #8]
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	430a      	orrs	r2, r1
 80101d2:	609a      	str	r2, [r3, #8]
 80101d4:	e00f      	b.n	80101f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	689a      	ldr	r2, [r3, #8]
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80101e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	689a      	ldr	r2, [r3, #8]
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80101f4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	689a      	ldr	r2, [r3, #8]
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	681b      	ldr	r3, [r3, #0]
 8010200:	f022 0202 	bic.w	r2, r2, #2
 8010204:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	6899      	ldr	r1, [r3, #8]
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	7e1b      	ldrb	r3, [r3, #24]
 8010210:	005a      	lsls	r2, r3, #1
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	681b      	ldr	r3, [r3, #0]
 8010216:	430a      	orrs	r2, r1
 8010218:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8010220:	2b00      	cmp	r3, #0
 8010222:	d01b      	beq.n	801025c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	685a      	ldr	r2, [r3, #4]
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010232:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	685a      	ldr	r2, [r3, #4]
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8010242:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	6859      	ldr	r1, [r3, #4]
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801024e:	3b01      	subs	r3, #1
 8010250:	035a      	lsls	r2, r3, #13
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	430a      	orrs	r2, r1
 8010258:	605a      	str	r2, [r3, #4]
 801025a:	e007      	b.n	801026c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	685a      	ldr	r2, [r3, #4]
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 801026a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 801027a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	69db      	ldr	r3, [r3, #28]
 8010286:	3b01      	subs	r3, #1
 8010288:	051a      	lsls	r2, r3, #20
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	430a      	orrs	r2, r1
 8010290:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	689a      	ldr	r2, [r3, #8]
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80102a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	6899      	ldr	r1, [r3, #8]
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80102ae:	025a      	lsls	r2, r3, #9
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	430a      	orrs	r2, r1
 80102b6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	689a      	ldr	r2, [r3, #8]
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80102c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	6899      	ldr	r1, [r3, #8]
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	695b      	ldr	r3, [r3, #20]
 80102d2:	029a      	lsls	r2, r3, #10
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	430a      	orrs	r2, r1
 80102da:	609a      	str	r2, [r3, #8]
}
 80102dc:	bf00      	nop
 80102de:	3714      	adds	r7, #20
 80102e0:	46bd      	mov	sp, r7
 80102e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e6:	4770      	bx	lr
 80102e8:	40012300 	.word	0x40012300
 80102ec:	0f000001 	.word	0x0f000001

080102f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b084      	sub	sp, #16
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80102fc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010302:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8010306:	2b00      	cmp	r3, #0
 8010308:	d13c      	bne.n	8010384 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801030e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	689b      	ldr	r3, [r3, #8]
 801031c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8010320:	2b00      	cmp	r3, #0
 8010322:	d12b      	bne.n	801037c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8010328:	2b00      	cmp	r3, #0
 801032a:	d127      	bne.n	801037c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 801032c:	68fb      	ldr	r3, [r7, #12]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010332:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8010336:	2b00      	cmp	r3, #0
 8010338:	d006      	beq.n	8010348 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	689b      	ldr	r3, [r3, #8]
 8010340:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8010344:	2b00      	cmp	r3, #0
 8010346:	d119      	bne.n	801037c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8010348:	68fb      	ldr	r3, [r7, #12]
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	685a      	ldr	r2, [r3, #4]
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	f022 0220 	bic.w	r2, r2, #32
 8010356:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801035c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010368:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801036c:	2b00      	cmp	r3, #0
 801036e:	d105      	bne.n	801037c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010374:	f043 0201 	orr.w	r2, r3, #1
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 801037c:	68f8      	ldr	r0, [r7, #12]
 801037e:	f004 fc55 	bl	8014c2c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8010382:	e00e      	b.n	80103a2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010388:	f003 0310 	and.w	r3, r3, #16
 801038c:	2b00      	cmp	r3, #0
 801038e:	d003      	beq.n	8010398 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8010390:	68f8      	ldr	r0, [r7, #12]
 8010392:	f7ff fd75 	bl	800fe80 <HAL_ADC_ErrorCallback>
}
 8010396:	e004      	b.n	80103a2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8010398:	68fb      	ldr	r3, [r7, #12]
 801039a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801039c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801039e:	6878      	ldr	r0, [r7, #4]
 80103a0:	4798      	blx	r3
}
 80103a2:	bf00      	nop
 80103a4:	3710      	adds	r7, #16
 80103a6:	46bd      	mov	sp, r7
 80103a8:	bd80      	pop	{r7, pc}

080103aa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80103aa:	b580      	push	{r7, lr}
 80103ac:	b084      	sub	sp, #16
 80103ae:	af00      	add	r7, sp, #0
 80103b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103b6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80103b8:	68f8      	ldr	r0, [r7, #12]
 80103ba:	f7ff fd57 	bl	800fe6c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80103be:	bf00      	nop
 80103c0:	3710      	adds	r7, #16
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd80      	pop	{r7, pc}

080103c6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80103c6:	b580      	push	{r7, lr}
 80103c8:	b084      	sub	sp, #16
 80103ca:	af00      	add	r7, sp, #0
 80103cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103d2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	2240      	movs	r2, #64	@ 0x40
 80103d8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80103de:	f043 0204 	orr.w	r2, r3, #4
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80103e6:	68f8      	ldr	r0, [r7, #12]
 80103e8:	f7ff fd4a 	bl	800fe80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80103ec:	bf00      	nop
 80103ee:	3710      	adds	r7, #16
 80103f0:	46bd      	mov	sp, r7
 80103f2:	bd80      	pop	{r7, pc}

080103f4 <__NVIC_SetPriorityGrouping>:
{
 80103f4:	b480      	push	{r7}
 80103f6:	b085      	sub	sp, #20
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	f003 0307 	and.w	r3, r3, #7
 8010402:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010404:	4b0c      	ldr	r3, [pc, #48]	@ (8010438 <__NVIC_SetPriorityGrouping+0x44>)
 8010406:	68db      	ldr	r3, [r3, #12]
 8010408:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 801040a:	68ba      	ldr	r2, [r7, #8]
 801040c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8010410:	4013      	ands	r3, r2
 8010412:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010418:	68bb      	ldr	r3, [r7, #8]
 801041a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 801041c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8010420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010424:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010426:	4a04      	ldr	r2, [pc, #16]	@ (8010438 <__NVIC_SetPriorityGrouping+0x44>)
 8010428:	68bb      	ldr	r3, [r7, #8]
 801042a:	60d3      	str	r3, [r2, #12]
}
 801042c:	bf00      	nop
 801042e:	3714      	adds	r7, #20
 8010430:	46bd      	mov	sp, r7
 8010432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010436:	4770      	bx	lr
 8010438:	e000ed00 	.word	0xe000ed00

0801043c <__NVIC_GetPriorityGrouping>:
{
 801043c:	b480      	push	{r7}
 801043e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010440:	4b04      	ldr	r3, [pc, #16]	@ (8010454 <__NVIC_GetPriorityGrouping+0x18>)
 8010442:	68db      	ldr	r3, [r3, #12]
 8010444:	0a1b      	lsrs	r3, r3, #8
 8010446:	f003 0307 	and.w	r3, r3, #7
}
 801044a:	4618      	mov	r0, r3
 801044c:	46bd      	mov	sp, r7
 801044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010452:	4770      	bx	lr
 8010454:	e000ed00 	.word	0xe000ed00

08010458 <__NVIC_EnableIRQ>:
{
 8010458:	b480      	push	{r7}
 801045a:	b083      	sub	sp, #12
 801045c:	af00      	add	r7, sp, #0
 801045e:	4603      	mov	r3, r0
 8010460:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010466:	2b00      	cmp	r3, #0
 8010468:	db0b      	blt.n	8010482 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801046a:	79fb      	ldrb	r3, [r7, #7]
 801046c:	f003 021f 	and.w	r2, r3, #31
 8010470:	4907      	ldr	r1, [pc, #28]	@ (8010490 <__NVIC_EnableIRQ+0x38>)
 8010472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010476:	095b      	lsrs	r3, r3, #5
 8010478:	2001      	movs	r0, #1
 801047a:	fa00 f202 	lsl.w	r2, r0, r2
 801047e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010482:	bf00      	nop
 8010484:	370c      	adds	r7, #12
 8010486:	46bd      	mov	sp, r7
 8010488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801048c:	4770      	bx	lr
 801048e:	bf00      	nop
 8010490:	e000e100 	.word	0xe000e100

08010494 <__NVIC_DisableIRQ>:
{
 8010494:	b480      	push	{r7}
 8010496:	b083      	sub	sp, #12
 8010498:	af00      	add	r7, sp, #0
 801049a:	4603      	mov	r3, r0
 801049c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801049e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	db12      	blt.n	80104cc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80104a6:	79fb      	ldrb	r3, [r7, #7]
 80104a8:	f003 021f 	and.w	r2, r3, #31
 80104ac:	490a      	ldr	r1, [pc, #40]	@ (80104d8 <__NVIC_DisableIRQ+0x44>)
 80104ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104b2:	095b      	lsrs	r3, r3, #5
 80104b4:	2001      	movs	r0, #1
 80104b6:	fa00 f202 	lsl.w	r2, r0, r2
 80104ba:	3320      	adds	r3, #32
 80104bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80104c0:	f3bf 8f4f 	dsb	sy
}
 80104c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80104c6:	f3bf 8f6f 	isb	sy
}
 80104ca:	bf00      	nop
}
 80104cc:	bf00      	nop
 80104ce:	370c      	adds	r7, #12
 80104d0:	46bd      	mov	sp, r7
 80104d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d6:	4770      	bx	lr
 80104d8:	e000e100 	.word	0xe000e100

080104dc <__NVIC_ClearPendingIRQ>:
{
 80104dc:	b480      	push	{r7}
 80104de:	b083      	sub	sp, #12
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	4603      	mov	r3, r0
 80104e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80104e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	db0c      	blt.n	8010508 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80104ee:	79fb      	ldrb	r3, [r7, #7]
 80104f0:	f003 021f 	and.w	r2, r3, #31
 80104f4:	4907      	ldr	r1, [pc, #28]	@ (8010514 <__NVIC_ClearPendingIRQ+0x38>)
 80104f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104fa:	095b      	lsrs	r3, r3, #5
 80104fc:	2001      	movs	r0, #1
 80104fe:	fa00 f202 	lsl.w	r2, r0, r2
 8010502:	3360      	adds	r3, #96	@ 0x60
 8010504:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010508:	bf00      	nop
 801050a:	370c      	adds	r7, #12
 801050c:	46bd      	mov	sp, r7
 801050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010512:	4770      	bx	lr
 8010514:	e000e100 	.word	0xe000e100

08010518 <__NVIC_SetPriority>:
{
 8010518:	b480      	push	{r7}
 801051a:	b083      	sub	sp, #12
 801051c:	af00      	add	r7, sp, #0
 801051e:	4603      	mov	r3, r0
 8010520:	6039      	str	r1, [r7, #0]
 8010522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010528:	2b00      	cmp	r3, #0
 801052a:	db0a      	blt.n	8010542 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	b2da      	uxtb	r2, r3
 8010530:	490c      	ldr	r1, [pc, #48]	@ (8010564 <__NVIC_SetPriority+0x4c>)
 8010532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010536:	0112      	lsls	r2, r2, #4
 8010538:	b2d2      	uxtb	r2, r2
 801053a:	440b      	add	r3, r1
 801053c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010540:	e00a      	b.n	8010558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010542:	683b      	ldr	r3, [r7, #0]
 8010544:	b2da      	uxtb	r2, r3
 8010546:	4908      	ldr	r1, [pc, #32]	@ (8010568 <__NVIC_SetPriority+0x50>)
 8010548:	79fb      	ldrb	r3, [r7, #7]
 801054a:	f003 030f 	and.w	r3, r3, #15
 801054e:	3b04      	subs	r3, #4
 8010550:	0112      	lsls	r2, r2, #4
 8010552:	b2d2      	uxtb	r2, r2
 8010554:	440b      	add	r3, r1
 8010556:	761a      	strb	r2, [r3, #24]
}
 8010558:	bf00      	nop
 801055a:	370c      	adds	r7, #12
 801055c:	46bd      	mov	sp, r7
 801055e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010562:	4770      	bx	lr
 8010564:	e000e100 	.word	0xe000e100
 8010568:	e000ed00 	.word	0xe000ed00

0801056c <NVIC_EncodePriority>:
{
 801056c:	b480      	push	{r7}
 801056e:	b089      	sub	sp, #36	@ 0x24
 8010570:	af00      	add	r7, sp, #0
 8010572:	60f8      	str	r0, [r7, #12]
 8010574:	60b9      	str	r1, [r7, #8]
 8010576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	f003 0307 	and.w	r3, r3, #7
 801057e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010580:	69fb      	ldr	r3, [r7, #28]
 8010582:	f1c3 0307 	rsb	r3, r3, #7
 8010586:	2b04      	cmp	r3, #4
 8010588:	bf28      	it	cs
 801058a:	2304      	movcs	r3, #4
 801058c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801058e:	69fb      	ldr	r3, [r7, #28]
 8010590:	3304      	adds	r3, #4
 8010592:	2b06      	cmp	r3, #6
 8010594:	d902      	bls.n	801059c <NVIC_EncodePriority+0x30>
 8010596:	69fb      	ldr	r3, [r7, #28]
 8010598:	3b03      	subs	r3, #3
 801059a:	e000      	b.n	801059e <NVIC_EncodePriority+0x32>
 801059c:	2300      	movs	r3, #0
 801059e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80105a0:	f04f 32ff 	mov.w	r2, #4294967295
 80105a4:	69bb      	ldr	r3, [r7, #24]
 80105a6:	fa02 f303 	lsl.w	r3, r2, r3
 80105aa:	43da      	mvns	r2, r3
 80105ac:	68bb      	ldr	r3, [r7, #8]
 80105ae:	401a      	ands	r2, r3
 80105b0:	697b      	ldr	r3, [r7, #20]
 80105b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80105b4:	f04f 31ff 	mov.w	r1, #4294967295
 80105b8:	697b      	ldr	r3, [r7, #20]
 80105ba:	fa01 f303 	lsl.w	r3, r1, r3
 80105be:	43d9      	mvns	r1, r3
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80105c4:	4313      	orrs	r3, r2
}
 80105c6:	4618      	mov	r0, r3
 80105c8:	3724      	adds	r7, #36	@ 0x24
 80105ca:	46bd      	mov	sp, r7
 80105cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d0:	4770      	bx	lr
	...

080105d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b082      	sub	sp, #8
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	3b01      	subs	r3, #1
 80105e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80105e4:	d301      	bcc.n	80105ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80105e6:	2301      	movs	r3, #1
 80105e8:	e00f      	b.n	801060a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80105ea:	4a0a      	ldr	r2, [pc, #40]	@ (8010614 <SysTick_Config+0x40>)
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	3b01      	subs	r3, #1
 80105f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80105f2:	210f      	movs	r1, #15
 80105f4:	f04f 30ff 	mov.w	r0, #4294967295
 80105f8:	f7ff ff8e 	bl	8010518 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80105fc:	4b05      	ldr	r3, [pc, #20]	@ (8010614 <SysTick_Config+0x40>)
 80105fe:	2200      	movs	r2, #0
 8010600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010602:	4b04      	ldr	r3, [pc, #16]	@ (8010614 <SysTick_Config+0x40>)
 8010604:	2207      	movs	r2, #7
 8010606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010608:	2300      	movs	r3, #0
}
 801060a:	4618      	mov	r0, r3
 801060c:	3708      	adds	r7, #8
 801060e:	46bd      	mov	sp, r7
 8010610:	bd80      	pop	{r7, pc}
 8010612:	bf00      	nop
 8010614:	e000e010 	.word	0xe000e010

08010618 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b082      	sub	sp, #8
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f7ff fee7 	bl	80103f4 <__NVIC_SetPriorityGrouping>
}
 8010626:	bf00      	nop
 8010628:	3708      	adds	r7, #8
 801062a:	46bd      	mov	sp, r7
 801062c:	bd80      	pop	{r7, pc}

0801062e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 801062e:	b580      	push	{r7, lr}
 8010630:	b086      	sub	sp, #24
 8010632:	af00      	add	r7, sp, #0
 8010634:	4603      	mov	r3, r0
 8010636:	60b9      	str	r1, [r7, #8]
 8010638:	607a      	str	r2, [r7, #4]
 801063a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 801063c:	2300      	movs	r3, #0
 801063e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010640:	f7ff fefc 	bl	801043c <__NVIC_GetPriorityGrouping>
 8010644:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010646:	687a      	ldr	r2, [r7, #4]
 8010648:	68b9      	ldr	r1, [r7, #8]
 801064a:	6978      	ldr	r0, [r7, #20]
 801064c:	f7ff ff8e 	bl	801056c <NVIC_EncodePriority>
 8010650:	4602      	mov	r2, r0
 8010652:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010656:	4611      	mov	r1, r2
 8010658:	4618      	mov	r0, r3
 801065a:	f7ff ff5d 	bl	8010518 <__NVIC_SetPriority>
}
 801065e:	bf00      	nop
 8010660:	3718      	adds	r7, #24
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}

08010666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010666:	b580      	push	{r7, lr}
 8010668:	b082      	sub	sp, #8
 801066a:	af00      	add	r7, sp, #0
 801066c:	4603      	mov	r3, r0
 801066e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010674:	4618      	mov	r0, r3
 8010676:	f7ff feef 	bl	8010458 <__NVIC_EnableIRQ>
}
 801067a:	bf00      	nop
 801067c:	3708      	adds	r7, #8
 801067e:	46bd      	mov	sp, r7
 8010680:	bd80      	pop	{r7, pc}

08010682 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8010682:	b580      	push	{r7, lr}
 8010684:	b082      	sub	sp, #8
 8010686:	af00      	add	r7, sp, #0
 8010688:	4603      	mov	r3, r0
 801068a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 801068c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010690:	4618      	mov	r0, r3
 8010692:	f7ff feff 	bl	8010494 <__NVIC_DisableIRQ>
}
 8010696:	bf00      	nop
 8010698:	3708      	adds	r7, #8
 801069a:	46bd      	mov	sp, r7
 801069c:	bd80      	pop	{r7, pc}

0801069e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 801069e:	b580      	push	{r7, lr}
 80106a0:	b082      	sub	sp, #8
 80106a2:	af00      	add	r7, sp, #0
 80106a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80106a6:	6878      	ldr	r0, [r7, #4]
 80106a8:	f7ff ff94 	bl	80105d4 <SysTick_Config>
 80106ac:	4603      	mov	r3, r0
}
 80106ae:	4618      	mov	r0, r3
 80106b0:	3708      	adds	r7, #8
 80106b2:	46bd      	mov	sp, r7
 80106b4:	bd80      	pop	{r7, pc}

080106b6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80106b6:	b580      	push	{r7, lr}
 80106b8:	b082      	sub	sp, #8
 80106ba:	af00      	add	r7, sp, #0
 80106bc:	4603      	mov	r3, r0
 80106be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80106c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80106c4:	4618      	mov	r0, r3
 80106c6:	f7ff ff09 	bl	80104dc <__NVIC_ClearPendingIRQ>
}
 80106ca:	bf00      	nop
 80106cc:	3708      	adds	r7, #8
 80106ce:	46bd      	mov	sp, r7
 80106d0:	bd80      	pop	{r7, pc}

080106d2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80106d2:	b580      	push	{r7, lr}
 80106d4:	b082      	sub	sp, #8
 80106d6:	af00      	add	r7, sp, #0
 80106d8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d101      	bne.n	80106e4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80106e0:	2301      	movs	r3, #1
 80106e2:	e00e      	b.n	8010702 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	795b      	ldrb	r3, [r3, #5]
 80106e8:	b2db      	uxtb	r3, r3
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d105      	bne.n	80106fa <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	2200      	movs	r2, #0
 80106f2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80106f4:	6878      	ldr	r0, [r7, #4]
 80106f6:	f7fe ff81 	bl	800f5fc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	2201      	movs	r2, #1
 80106fe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8010700:	2300      	movs	r3, #0
}
 8010702:	4618      	mov	r0, r3
 8010704:	3708      	adds	r7, #8
 8010706:	46bd      	mov	sp, r7
 8010708:	bd80      	pop	{r7, pc}
	...

0801070c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b086      	sub	sp, #24
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8010714:	2300      	movs	r3, #0
 8010716:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8010718:	f7ff fa20 	bl	800fb5c <HAL_GetTick>
 801071c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	2b00      	cmp	r3, #0
 8010722:	d101      	bne.n	8010728 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8010724:	2301      	movs	r3, #1
 8010726:	e099      	b.n	801085c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	2202      	movs	r2, #2
 801072c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	2200      	movs	r2, #0
 8010734:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	681a      	ldr	r2, [r3, #0]
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	f022 0201 	bic.w	r2, r2, #1
 8010746:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010748:	e00f      	b.n	801076a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 801074a:	f7ff fa07 	bl	800fb5c <HAL_GetTick>
 801074e:	4602      	mov	r2, r0
 8010750:	693b      	ldr	r3, [r7, #16]
 8010752:	1ad3      	subs	r3, r2, r3
 8010754:	2b05      	cmp	r3, #5
 8010756:	d908      	bls.n	801076a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	2220      	movs	r2, #32
 801075c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	2203      	movs	r2, #3
 8010762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8010766:	2303      	movs	r3, #3
 8010768:	e078      	b.n	801085c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	f003 0301 	and.w	r3, r3, #1
 8010774:	2b00      	cmp	r3, #0
 8010776:	d1e8      	bne.n	801074a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8010780:	697a      	ldr	r2, [r7, #20]
 8010782:	4b38      	ldr	r3, [pc, #224]	@ (8010864 <HAL_DMA_Init+0x158>)
 8010784:	4013      	ands	r3, r2
 8010786:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	685a      	ldr	r2, [r3, #4]
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	689b      	ldr	r3, [r3, #8]
 8010790:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010796:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	691b      	ldr	r3, [r3, #16]
 801079c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80107a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	699b      	ldr	r3, [r3, #24]
 80107a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80107ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	6a1b      	ldr	r3, [r3, #32]
 80107b4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80107b6:	697a      	ldr	r2, [r7, #20]
 80107b8:	4313      	orrs	r3, r2
 80107ba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107c0:	2b04      	cmp	r3, #4
 80107c2:	d107      	bne.n	80107d4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107cc:	4313      	orrs	r3, r2
 80107ce:	697a      	ldr	r2, [r7, #20]
 80107d0:	4313      	orrs	r3, r2
 80107d2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	697a      	ldr	r2, [r7, #20]
 80107da:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	695b      	ldr	r3, [r3, #20]
 80107e2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80107e4:	697b      	ldr	r3, [r7, #20]
 80107e6:	f023 0307 	bic.w	r3, r3, #7
 80107ea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107f0:	697a      	ldr	r2, [r7, #20]
 80107f2:	4313      	orrs	r3, r2
 80107f4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107fa:	2b04      	cmp	r3, #4
 80107fc:	d117      	bne.n	801082e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010802:	697a      	ldr	r2, [r7, #20]
 8010804:	4313      	orrs	r3, r2
 8010806:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801080c:	2b00      	cmp	r3, #0
 801080e:	d00e      	beq.n	801082e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8010810:	6878      	ldr	r0, [r7, #4]
 8010812:	f000 fb01 	bl	8010e18 <DMA_CheckFifoParam>
 8010816:	4603      	mov	r3, r0
 8010818:	2b00      	cmp	r3, #0
 801081a:	d008      	beq.n	801082e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	2240      	movs	r2, #64	@ 0x40
 8010820:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	2201      	movs	r2, #1
 8010826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 801082a:	2301      	movs	r3, #1
 801082c:	e016      	b.n	801085c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	681b      	ldr	r3, [r3, #0]
 8010832:	697a      	ldr	r2, [r7, #20]
 8010834:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8010836:	6878      	ldr	r0, [r7, #4]
 8010838:	f000 fab8 	bl	8010dac <DMA_CalcBaseAndBitshift>
 801083c:	4603      	mov	r3, r0
 801083e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010844:	223f      	movs	r2, #63	@ 0x3f
 8010846:	409a      	lsls	r2, r3
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	2200      	movs	r2, #0
 8010850:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	2201      	movs	r2, #1
 8010856:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 801085a:	2300      	movs	r3, #0
}
 801085c:	4618      	mov	r0, r3
 801085e:	3718      	adds	r7, #24
 8010860:	46bd      	mov	sp, r7
 8010862:	bd80      	pop	{r7, pc}
 8010864:	f010803f 	.word	0xf010803f

08010868 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b086      	sub	sp, #24
 801086c:	af00      	add	r7, sp, #0
 801086e:	60f8      	str	r0, [r7, #12]
 8010870:	60b9      	str	r1, [r7, #8]
 8010872:	607a      	str	r2, [r7, #4]
 8010874:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010876:	2300      	movs	r3, #0
 8010878:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801087e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8010886:	2b01      	cmp	r3, #1
 8010888:	d101      	bne.n	801088e <HAL_DMA_Start_IT+0x26>
 801088a:	2302      	movs	r3, #2
 801088c:	e040      	b.n	8010910 <HAL_DMA_Start_IT+0xa8>
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	2201      	movs	r2, #1
 8010892:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801089c:	b2db      	uxtb	r3, r3
 801089e:	2b01      	cmp	r3, #1
 80108a0:	d12f      	bne.n	8010902 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	2202      	movs	r2, #2
 80108a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	2200      	movs	r2, #0
 80108ae:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80108b0:	683b      	ldr	r3, [r7, #0]
 80108b2:	687a      	ldr	r2, [r7, #4]
 80108b4:	68b9      	ldr	r1, [r7, #8]
 80108b6:	68f8      	ldr	r0, [r7, #12]
 80108b8:	f000 fa4a 	bl	8010d50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108c0:	223f      	movs	r2, #63	@ 0x3f
 80108c2:	409a      	lsls	r2, r3
 80108c4:	693b      	ldr	r3, [r7, #16]
 80108c6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	681a      	ldr	r2, [r3, #0]
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	f042 0216 	orr.w	r2, r2, #22
 80108d6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d007      	beq.n	80108f0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	681a      	ldr	r2, [r3, #0]
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	f042 0208 	orr.w	r2, r2, #8
 80108ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	681a      	ldr	r2, [r3, #0]
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	f042 0201 	orr.w	r2, r2, #1
 80108fe:	601a      	str	r2, [r3, #0]
 8010900:	e005      	b.n	801090e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	2200      	movs	r2, #0
 8010906:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 801090a:	2302      	movs	r3, #2
 801090c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 801090e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010910:	4618      	mov	r0, r3
 8010912:	3718      	adds	r7, #24
 8010914:	46bd      	mov	sp, r7
 8010916:	bd80      	pop	{r7, pc}

08010918 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8010918:	b580      	push	{r7, lr}
 801091a:	b084      	sub	sp, #16
 801091c:	af00      	add	r7, sp, #0
 801091e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010924:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8010926:	f7ff f919 	bl	800fb5c <HAL_GetTick>
 801092a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8010932:	b2db      	uxtb	r3, r3
 8010934:	2b02      	cmp	r3, #2
 8010936:	d008      	beq.n	801094a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	2280      	movs	r2, #128	@ 0x80
 801093c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	2200      	movs	r2, #0
 8010942:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8010946:	2301      	movs	r3, #1
 8010948:	e052      	b.n	80109f0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	681a      	ldr	r2, [r3, #0]
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	f022 0216 	bic.w	r2, r2, #22
 8010958:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	695a      	ldr	r2, [r3, #20]
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010968:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801096e:	2b00      	cmp	r3, #0
 8010970:	d103      	bne.n	801097a <HAL_DMA_Abort+0x62>
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010976:	2b00      	cmp	r3, #0
 8010978:	d007      	beq.n	801098a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	681a      	ldr	r2, [r3, #0]
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	f022 0208 	bic.w	r2, r2, #8
 8010988:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	681a      	ldr	r2, [r3, #0]
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	f022 0201 	bic.w	r2, r2, #1
 8010998:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801099a:	e013      	b.n	80109c4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 801099c:	f7ff f8de 	bl	800fb5c <HAL_GetTick>
 80109a0:	4602      	mov	r2, r0
 80109a2:	68bb      	ldr	r3, [r7, #8]
 80109a4:	1ad3      	subs	r3, r2, r3
 80109a6:	2b05      	cmp	r3, #5
 80109a8:	d90c      	bls.n	80109c4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	2220      	movs	r2, #32
 80109ae:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	2203      	movs	r2, #3
 80109b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	2200      	movs	r2, #0
 80109bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80109c0:	2303      	movs	r3, #3
 80109c2:	e015      	b.n	80109f0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	f003 0301 	and.w	r3, r3, #1
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d1e4      	bne.n	801099c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80109d6:	223f      	movs	r2, #63	@ 0x3f
 80109d8:	409a      	lsls	r2, r3
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	2201      	movs	r2, #1
 80109e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	2200      	movs	r2, #0
 80109ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80109ee:	2300      	movs	r3, #0
}
 80109f0:	4618      	mov	r0, r3
 80109f2:	3710      	adds	r7, #16
 80109f4:	46bd      	mov	sp, r7
 80109f6:	bd80      	pop	{r7, pc}

080109f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80109f8:	b480      	push	{r7}
 80109fa:	b083      	sub	sp, #12
 80109fc:	af00      	add	r7, sp, #0
 80109fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8010a06:	b2db      	uxtb	r3, r3
 8010a08:	2b02      	cmp	r3, #2
 8010a0a:	d004      	beq.n	8010a16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	2280      	movs	r2, #128	@ 0x80
 8010a10:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8010a12:	2301      	movs	r3, #1
 8010a14:	e00c      	b.n	8010a30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	2205      	movs	r2, #5
 8010a1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	681a      	ldr	r2, [r3, #0]
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	f022 0201 	bic.w	r2, r2, #1
 8010a2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8010a2e:	2300      	movs	r3, #0
}
 8010a30:	4618      	mov	r0, r3
 8010a32:	370c      	adds	r7, #12
 8010a34:	46bd      	mov	sp, r7
 8010a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3a:	4770      	bx	lr

08010a3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b086      	sub	sp, #24
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8010a44:	2300      	movs	r3, #0
 8010a46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8010a48:	4b8e      	ldr	r3, [pc, #568]	@ (8010c84 <HAL_DMA_IRQHandler+0x248>)
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	4a8e      	ldr	r2, [pc, #568]	@ (8010c88 <HAL_DMA_IRQHandler+0x24c>)
 8010a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8010a52:	0a9b      	lsrs	r3, r3, #10
 8010a54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8010a5c:	693b      	ldr	r3, [r7, #16]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010a66:	2208      	movs	r2, #8
 8010a68:	409a      	lsls	r2, r3
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	4013      	ands	r3, r2
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d01a      	beq.n	8010aa8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	f003 0304 	and.w	r3, r3, #4
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d013      	beq.n	8010aa8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	681a      	ldr	r2, [r3, #0]
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	f022 0204 	bic.w	r2, r2, #4
 8010a8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010a94:	2208      	movs	r2, #8
 8010a96:	409a      	lsls	r2, r3
 8010a98:	693b      	ldr	r3, [r7, #16]
 8010a9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010aa0:	f043 0201 	orr.w	r2, r3, #1
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010aac:	2201      	movs	r2, #1
 8010aae:	409a      	lsls	r2, r3
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	4013      	ands	r3, r2
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d012      	beq.n	8010ade <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	695b      	ldr	r3, [r3, #20]
 8010abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d00b      	beq.n	8010ade <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010aca:	2201      	movs	r2, #1
 8010acc:	409a      	lsls	r2, r3
 8010ace:	693b      	ldr	r3, [r7, #16]
 8010ad0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ad6:	f043 0202 	orr.w	r2, r3, #2
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010ae2:	2204      	movs	r2, #4
 8010ae4:	409a      	lsls	r2, r3
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	4013      	ands	r3, r2
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d012      	beq.n	8010b14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	f003 0302 	and.w	r3, r3, #2
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d00b      	beq.n	8010b14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010b00:	2204      	movs	r2, #4
 8010b02:	409a      	lsls	r2, r3
 8010b04:	693b      	ldr	r3, [r7, #16]
 8010b06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b0c:	f043 0204 	orr.w	r2, r3, #4
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010b18:	2210      	movs	r2, #16
 8010b1a:	409a      	lsls	r2, r3
 8010b1c:	68fb      	ldr	r3, [r7, #12]
 8010b1e:	4013      	ands	r3, r2
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d043      	beq.n	8010bac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	f003 0308 	and.w	r3, r3, #8
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d03c      	beq.n	8010bac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010b36:	2210      	movs	r2, #16
 8010b38:	409a      	lsls	r2, r3
 8010b3a:	693b      	ldr	r3, [r7, #16]
 8010b3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d018      	beq.n	8010b7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d108      	bne.n	8010b6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d024      	beq.n	8010bac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	4798      	blx	r3
 8010b6a:	e01f      	b.n	8010bac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d01b      	beq.n	8010bac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b78:	6878      	ldr	r0, [r7, #4]
 8010b7a:	4798      	blx	r3
 8010b7c:	e016      	b.n	8010bac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d107      	bne.n	8010b9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	681a      	ldr	r2, [r3, #0]
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	f022 0208 	bic.w	r2, r2, #8
 8010b9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d003      	beq.n	8010bac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ba8:	6878      	ldr	r0, [r7, #4]
 8010baa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010bb0:	2220      	movs	r2, #32
 8010bb2:	409a      	lsls	r2, r3
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	4013      	ands	r3, r2
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	f000 808f 	beq.w	8010cdc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	f003 0310 	and.w	r3, r3, #16
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	f000 8087 	beq.w	8010cdc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010bd2:	2220      	movs	r2, #32
 8010bd4:	409a      	lsls	r2, r3
 8010bd6:	693b      	ldr	r3, [r7, #16]
 8010bd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8010be0:	b2db      	uxtb	r3, r3
 8010be2:	2b05      	cmp	r3, #5
 8010be4:	d136      	bne.n	8010c54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	681a      	ldr	r2, [r3, #0]
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	f022 0216 	bic.w	r2, r2, #22
 8010bf4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	695a      	ldr	r2, [r3, #20]
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010c04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d103      	bne.n	8010c16 <HAL_DMA_IRQHandler+0x1da>
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d007      	beq.n	8010c26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	681a      	ldr	r2, [r3, #0]
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	f022 0208 	bic.w	r2, r2, #8
 8010c24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c2a:	223f      	movs	r2, #63	@ 0x3f
 8010c2c:	409a      	lsls	r2, r3
 8010c2e:	693b      	ldr	r3, [r7, #16]
 8010c30:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	2201      	movs	r2, #1
 8010c36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d07e      	beq.n	8010d48 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c4e:	6878      	ldr	r0, [r7, #4]
 8010c50:	4798      	blx	r3
        }
        return;
 8010c52:	e079      	b.n	8010d48 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d01d      	beq.n	8010c9e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	681b      	ldr	r3, [r3, #0]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d10d      	bne.n	8010c8c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d031      	beq.n	8010cdc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c7c:	6878      	ldr	r0, [r7, #4]
 8010c7e:	4798      	blx	r3
 8010c80:	e02c      	b.n	8010cdc <HAL_DMA_IRQHandler+0x2a0>
 8010c82:	bf00      	nop
 8010c84:	200000c0 	.word	0x200000c0
 8010c88:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d023      	beq.n	8010cdc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c98:	6878      	ldr	r0, [r7, #4]
 8010c9a:	4798      	blx	r3
 8010c9c:	e01e      	b.n	8010cdc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d10f      	bne.n	8010ccc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	681a      	ldr	r2, [r3, #0]
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	f022 0210 	bic.w	r2, r2, #16
 8010cba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	2201      	movs	r2, #1
 8010cc0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	2200      	movs	r2, #0
 8010cc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d003      	beq.n	8010cdc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010cd8:	6878      	ldr	r0, [r7, #4]
 8010cda:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d032      	beq.n	8010d4a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ce8:	f003 0301 	and.w	r3, r3, #1
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d022      	beq.n	8010d36 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	2205      	movs	r2, #5
 8010cf4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	681a      	ldr	r2, [r3, #0]
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	f022 0201 	bic.w	r2, r2, #1
 8010d06:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8010d08:	68bb      	ldr	r3, [r7, #8]
 8010d0a:	3301      	adds	r3, #1
 8010d0c:	60bb      	str	r3, [r7, #8]
 8010d0e:	697a      	ldr	r2, [r7, #20]
 8010d10:	429a      	cmp	r2, r3
 8010d12:	d307      	bcc.n	8010d24 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	f003 0301 	and.w	r3, r3, #1
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d1f2      	bne.n	8010d08 <HAL_DMA_IRQHandler+0x2cc>
 8010d22:	e000      	b.n	8010d26 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8010d24:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	2201      	movs	r2, #1
 8010d2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	2200      	movs	r2, #0
 8010d32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d005      	beq.n	8010d4a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010d42:	6878      	ldr	r0, [r7, #4]
 8010d44:	4798      	blx	r3
 8010d46:	e000      	b.n	8010d4a <HAL_DMA_IRQHandler+0x30e>
        return;
 8010d48:	bf00      	nop
    }
  }
}
 8010d4a:	3718      	adds	r7, #24
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd80      	pop	{r7, pc}

08010d50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010d50:	b480      	push	{r7}
 8010d52:	b085      	sub	sp, #20
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	60f8      	str	r0, [r7, #12]
 8010d58:	60b9      	str	r1, [r7, #8]
 8010d5a:	607a      	str	r2, [r7, #4]
 8010d5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	681a      	ldr	r2, [r3, #0]
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8010d6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	683a      	ldr	r2, [r7, #0]
 8010d74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	689b      	ldr	r3, [r3, #8]
 8010d7a:	2b40      	cmp	r3, #64	@ 0x40
 8010d7c:	d108      	bne.n	8010d90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	687a      	ldr	r2, [r7, #4]
 8010d84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	68ba      	ldr	r2, [r7, #8]
 8010d8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8010d8e:	e007      	b.n	8010da0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	68ba      	ldr	r2, [r7, #8]
 8010d96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8010d98:	68fb      	ldr	r3, [r7, #12]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	687a      	ldr	r2, [r7, #4]
 8010d9e:	60da      	str	r2, [r3, #12]
}
 8010da0:	bf00      	nop
 8010da2:	3714      	adds	r7, #20
 8010da4:	46bd      	mov	sp, r7
 8010da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010daa:	4770      	bx	lr

08010dac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8010dac:	b480      	push	{r7}
 8010dae:	b085      	sub	sp, #20
 8010db0:	af00      	add	r7, sp, #0
 8010db2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	b2db      	uxtb	r3, r3
 8010dba:	3b10      	subs	r3, #16
 8010dbc:	4a14      	ldr	r2, [pc, #80]	@ (8010e10 <DMA_CalcBaseAndBitshift+0x64>)
 8010dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8010dc2:	091b      	lsrs	r3, r3, #4
 8010dc4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8010dc6:	4a13      	ldr	r2, [pc, #76]	@ (8010e14 <DMA_CalcBaseAndBitshift+0x68>)
 8010dc8:	68fb      	ldr	r3, [r7, #12]
 8010dca:	4413      	add	r3, r2
 8010dcc:	781b      	ldrb	r3, [r3, #0]
 8010dce:	461a      	mov	r2, r3
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	2b03      	cmp	r3, #3
 8010dd8:	d909      	bls.n	8010dee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8010de2:	f023 0303 	bic.w	r3, r3, #3
 8010de6:	1d1a      	adds	r2, r3, #4
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	659a      	str	r2, [r3, #88]	@ 0x58
 8010dec:	e007      	b.n	8010dfe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8010df6:	f023 0303 	bic.w	r3, r3, #3
 8010dfa:	687a      	ldr	r2, [r7, #4]
 8010dfc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8010e02:	4618      	mov	r0, r3
 8010e04:	3714      	adds	r7, #20
 8010e06:	46bd      	mov	sp, r7
 8010e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0c:	4770      	bx	lr
 8010e0e:	bf00      	nop
 8010e10:	aaaaaaab 	.word	0xaaaaaaab
 8010e14:	0801523c 	.word	0x0801523c

08010e18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8010e18:	b480      	push	{r7}
 8010e1a:	b085      	sub	sp, #20
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010e20:	2300      	movs	r3, #0
 8010e22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	699b      	ldr	r3, [r3, #24]
 8010e2e:	2b00      	cmp	r3, #0
 8010e30:	d11f      	bne.n	8010e72 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8010e32:	68bb      	ldr	r3, [r7, #8]
 8010e34:	2b03      	cmp	r3, #3
 8010e36:	d856      	bhi.n	8010ee6 <DMA_CheckFifoParam+0xce>
 8010e38:	a201      	add	r2, pc, #4	@ (adr r2, 8010e40 <DMA_CheckFifoParam+0x28>)
 8010e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e3e:	bf00      	nop
 8010e40:	08010e51 	.word	0x08010e51
 8010e44:	08010e63 	.word	0x08010e63
 8010e48:	08010e51 	.word	0x08010e51
 8010e4c:	08010ee7 	.word	0x08010ee7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e54:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d046      	beq.n	8010eea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8010e5c:	2301      	movs	r3, #1
 8010e5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010e60:	e043      	b.n	8010eea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8010e6a:	d140      	bne.n	8010eee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8010e6c:	2301      	movs	r3, #1
 8010e6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010e70:	e03d      	b.n	8010eee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	699b      	ldr	r3, [r3, #24]
 8010e76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010e7a:	d121      	bne.n	8010ec0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8010e7c:	68bb      	ldr	r3, [r7, #8]
 8010e7e:	2b03      	cmp	r3, #3
 8010e80:	d837      	bhi.n	8010ef2 <DMA_CheckFifoParam+0xda>
 8010e82:	a201      	add	r2, pc, #4	@ (adr r2, 8010e88 <DMA_CheckFifoParam+0x70>)
 8010e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e88:	08010e99 	.word	0x08010e99
 8010e8c:	08010e9f 	.word	0x08010e9f
 8010e90:	08010e99 	.word	0x08010e99
 8010e94:	08010eb1 	.word	0x08010eb1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8010e98:	2301      	movs	r3, #1
 8010e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8010e9c:	e030      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ea2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d025      	beq.n	8010ef6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8010eaa:	2301      	movs	r3, #1
 8010eac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010eae:	e022      	b.n	8010ef6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010eb4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8010eb8:	d11f      	bne.n	8010efa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8010eba:	2301      	movs	r3, #1
 8010ebc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8010ebe:	e01c      	b.n	8010efa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8010ec0:	68bb      	ldr	r3, [r7, #8]
 8010ec2:	2b02      	cmp	r3, #2
 8010ec4:	d903      	bls.n	8010ece <DMA_CheckFifoParam+0xb6>
 8010ec6:	68bb      	ldr	r3, [r7, #8]
 8010ec8:	2b03      	cmp	r3, #3
 8010eca:	d003      	beq.n	8010ed4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8010ecc:	e018      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8010ece:	2301      	movs	r3, #1
 8010ed0:	73fb      	strb	r3, [r7, #15]
      break;
 8010ed2:	e015      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ed8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	d00e      	beq.n	8010efe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8010ee0:	2301      	movs	r3, #1
 8010ee2:	73fb      	strb	r3, [r7, #15]
      break;
 8010ee4:	e00b      	b.n	8010efe <DMA_CheckFifoParam+0xe6>
      break;
 8010ee6:	bf00      	nop
 8010ee8:	e00a      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
      break;
 8010eea:	bf00      	nop
 8010eec:	e008      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
      break;
 8010eee:	bf00      	nop
 8010ef0:	e006      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
      break;
 8010ef2:	bf00      	nop
 8010ef4:	e004      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
      break;
 8010ef6:	bf00      	nop
 8010ef8:	e002      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
      break;   
 8010efa:	bf00      	nop
 8010efc:	e000      	b.n	8010f00 <DMA_CheckFifoParam+0xe8>
      break;
 8010efe:	bf00      	nop
    }
  } 
  
  return status; 
 8010f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f02:	4618      	mov	r0, r3
 8010f04:	3714      	adds	r7, #20
 8010f06:	46bd      	mov	sp, r7
 8010f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0c:	4770      	bx	lr
 8010f0e:	bf00      	nop

08010f10 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8010f10:	b580      	push	{r7, lr}
 8010f12:	b086      	sub	sp, #24
 8010f14:	af00      	add	r7, sp, #0
 8010f16:	60f8      	str	r0, [r7, #12]
 8010f18:	60b9      	str	r1, [r7, #8]
 8010f1a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8010f1e:	4b23      	ldr	r3, [pc, #140]	@ (8010fac <HAL_FLASH_Program+0x9c>)
 8010f20:	7e1b      	ldrb	r3, [r3, #24]
 8010f22:	2b01      	cmp	r3, #1
 8010f24:	d101      	bne.n	8010f2a <HAL_FLASH_Program+0x1a>
 8010f26:	2302      	movs	r3, #2
 8010f28:	e03b      	b.n	8010fa2 <HAL_FLASH_Program+0x92>
 8010f2a:	4b20      	ldr	r3, [pc, #128]	@ (8010fac <HAL_FLASH_Program+0x9c>)
 8010f2c:	2201      	movs	r2, #1
 8010f2e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010f30:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8010f34:	f000 f870 	bl	8011018 <FLASH_WaitForLastOperation>
 8010f38:	4603      	mov	r3, r0
 8010f3a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8010f3c:	7dfb      	ldrb	r3, [r7, #23]
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d12b      	bne.n	8010f9a <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d105      	bne.n	8010f54 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8010f48:	783b      	ldrb	r3, [r7, #0]
 8010f4a:	4619      	mov	r1, r3
 8010f4c:	68b8      	ldr	r0, [r7, #8]
 8010f4e:	f000 f91b 	bl	8011188 <FLASH_Program_Byte>
 8010f52:	e016      	b.n	8010f82 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	2b01      	cmp	r3, #1
 8010f58:	d105      	bne.n	8010f66 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8010f5a:	883b      	ldrh	r3, [r7, #0]
 8010f5c:	4619      	mov	r1, r3
 8010f5e:	68b8      	ldr	r0, [r7, #8]
 8010f60:	f000 f8ee 	bl	8011140 <FLASH_Program_HalfWord>
 8010f64:	e00d      	b.n	8010f82 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	2b02      	cmp	r3, #2
 8010f6a:	d105      	bne.n	8010f78 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8010f6c:	683b      	ldr	r3, [r7, #0]
 8010f6e:	4619      	mov	r1, r3
 8010f70:	68b8      	ldr	r0, [r7, #8]
 8010f72:	f000 f8c3 	bl	80110fc <FLASH_Program_Word>
 8010f76:	e004      	b.n	8010f82 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8010f78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f7c:	68b8      	ldr	r0, [r7, #8]
 8010f7e:	f000 f88b 	bl	8011098 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8010f82:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8010f86:	f000 f847 	bl	8011018 <FLASH_WaitForLastOperation>
 8010f8a:	4603      	mov	r3, r0
 8010f8c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8010f8e:	4b08      	ldr	r3, [pc, #32]	@ (8010fb0 <HAL_FLASH_Program+0xa0>)
 8010f90:	691b      	ldr	r3, [r3, #16]
 8010f92:	4a07      	ldr	r2, [pc, #28]	@ (8010fb0 <HAL_FLASH_Program+0xa0>)
 8010f94:	f023 0301 	bic.w	r3, r3, #1
 8010f98:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8010f9a:	4b04      	ldr	r3, [pc, #16]	@ (8010fac <HAL_FLASH_Program+0x9c>)
 8010f9c:	2200      	movs	r2, #0
 8010f9e:	761a      	strb	r2, [r3, #24]

  return status;
 8010fa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8010fa2:	4618      	mov	r0, r3
 8010fa4:	3718      	adds	r7, #24
 8010fa6:	46bd      	mov	sp, r7
 8010fa8:	bd80      	pop	{r7, pc}
 8010faa:	bf00      	nop
 8010fac:	20000b28 	.word	0x20000b28
 8010fb0:	40023c00 	.word	0x40023c00

08010fb4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8010fb4:	b480      	push	{r7}
 8010fb6:	b083      	sub	sp, #12
 8010fb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8010fba:	2300      	movs	r3, #0
 8010fbc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8010fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8010fec <HAL_FLASH_Unlock+0x38>)
 8010fc0:	691b      	ldr	r3, [r3, #16]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	da0b      	bge.n	8010fde <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8010fc6:	4b09      	ldr	r3, [pc, #36]	@ (8010fec <HAL_FLASH_Unlock+0x38>)
 8010fc8:	4a09      	ldr	r2, [pc, #36]	@ (8010ff0 <HAL_FLASH_Unlock+0x3c>)
 8010fca:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8010fcc:	4b07      	ldr	r3, [pc, #28]	@ (8010fec <HAL_FLASH_Unlock+0x38>)
 8010fce:	4a09      	ldr	r2, [pc, #36]	@ (8010ff4 <HAL_FLASH_Unlock+0x40>)
 8010fd0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8010fd2:	4b06      	ldr	r3, [pc, #24]	@ (8010fec <HAL_FLASH_Unlock+0x38>)
 8010fd4:	691b      	ldr	r3, [r3, #16]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	da01      	bge.n	8010fde <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8010fda:	2301      	movs	r3, #1
 8010fdc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8010fde:	79fb      	ldrb	r3, [r7, #7]
}
 8010fe0:	4618      	mov	r0, r3
 8010fe2:	370c      	adds	r7, #12
 8010fe4:	46bd      	mov	sp, r7
 8010fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fea:	4770      	bx	lr
 8010fec:	40023c00 	.word	0x40023c00
 8010ff0:	45670123 	.word	0x45670123
 8010ff4:	cdef89ab 	.word	0xcdef89ab

08010ff8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8010ff8:	b480      	push	{r7}
 8010ffa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8010ffc:	4b05      	ldr	r3, [pc, #20]	@ (8011014 <HAL_FLASH_Lock+0x1c>)
 8010ffe:	691b      	ldr	r3, [r3, #16]
 8011000:	4a04      	ldr	r2, [pc, #16]	@ (8011014 <HAL_FLASH_Lock+0x1c>)
 8011002:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011006:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8011008:	2300      	movs	r3, #0
}
 801100a:	4618      	mov	r0, r3
 801100c:	46bd      	mov	sp, r7
 801100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011012:	4770      	bx	lr
 8011014:	40023c00 	.word	0x40023c00

08011018 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8011018:	b580      	push	{r7, lr}
 801101a:	b084      	sub	sp, #16
 801101c:	af00      	add	r7, sp, #0
 801101e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011020:	2300      	movs	r3, #0
 8011022:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8011024:	4b1a      	ldr	r3, [pc, #104]	@ (8011090 <FLASH_WaitForLastOperation+0x78>)
 8011026:	2200      	movs	r2, #0
 8011028:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 801102a:	f7fe fd97 	bl	800fb5c <HAL_GetTick>
 801102e:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8011030:	e010      	b.n	8011054 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011038:	d00c      	beq.n	8011054 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d007      	beq.n	8011050 <FLASH_WaitForLastOperation+0x38>
 8011040:	f7fe fd8c 	bl	800fb5c <HAL_GetTick>
 8011044:	4602      	mov	r2, r0
 8011046:	68fb      	ldr	r3, [r7, #12]
 8011048:	1ad3      	subs	r3, r2, r3
 801104a:	687a      	ldr	r2, [r7, #4]
 801104c:	429a      	cmp	r2, r3
 801104e:	d201      	bcs.n	8011054 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8011050:	2303      	movs	r3, #3
 8011052:	e019      	b.n	8011088 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8011054:	4b0f      	ldr	r3, [pc, #60]	@ (8011094 <FLASH_WaitForLastOperation+0x7c>)
 8011056:	68db      	ldr	r3, [r3, #12]
 8011058:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801105c:	2b00      	cmp	r3, #0
 801105e:	d1e8      	bne.n	8011032 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8011060:	4b0c      	ldr	r3, [pc, #48]	@ (8011094 <FLASH_WaitForLastOperation+0x7c>)
 8011062:	68db      	ldr	r3, [r3, #12]
 8011064:	f003 0301 	and.w	r3, r3, #1
 8011068:	2b00      	cmp	r3, #0
 801106a:	d002      	beq.n	8011072 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 801106c:	4b09      	ldr	r3, [pc, #36]	@ (8011094 <FLASH_WaitForLastOperation+0x7c>)
 801106e:	2201      	movs	r2, #1
 8011070:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8011072:	4b08      	ldr	r3, [pc, #32]	@ (8011094 <FLASH_WaitForLastOperation+0x7c>)
 8011074:	68db      	ldr	r3, [r3, #12]
 8011076:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 801107a:	2b00      	cmp	r3, #0
 801107c:	d003      	beq.n	8011086 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 801107e:	f000 f8a5 	bl	80111cc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8011082:	2301      	movs	r3, #1
 8011084:	e000      	b.n	8011088 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8011086:	2300      	movs	r3, #0

}
 8011088:	4618      	mov	r0, r3
 801108a:	3710      	adds	r7, #16
 801108c:	46bd      	mov	sp, r7
 801108e:	bd80      	pop	{r7, pc}
 8011090:	20000b28 	.word	0x20000b28
 8011094:	40023c00 	.word	0x40023c00

08011098 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8011098:	b480      	push	{r7}
 801109a:	b085      	sub	sp, #20
 801109c:	af00      	add	r7, sp, #0
 801109e:	60f8      	str	r0, [r7, #12]
 80110a0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80110a4:	4b14      	ldr	r3, [pc, #80]	@ (80110f8 <FLASH_Program_DoubleWord+0x60>)
 80110a6:	691b      	ldr	r3, [r3, #16]
 80110a8:	4a13      	ldr	r2, [pc, #76]	@ (80110f8 <FLASH_Program_DoubleWord+0x60>)
 80110aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80110ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80110b0:	4b11      	ldr	r3, [pc, #68]	@ (80110f8 <FLASH_Program_DoubleWord+0x60>)
 80110b2:	691b      	ldr	r3, [r3, #16]
 80110b4:	4a10      	ldr	r2, [pc, #64]	@ (80110f8 <FLASH_Program_DoubleWord+0x60>)
 80110b6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80110ba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80110bc:	4b0e      	ldr	r3, [pc, #56]	@ (80110f8 <FLASH_Program_DoubleWord+0x60>)
 80110be:	691b      	ldr	r3, [r3, #16]
 80110c0:	4a0d      	ldr	r2, [pc, #52]	@ (80110f8 <FLASH_Program_DoubleWord+0x60>)
 80110c2:	f043 0301 	orr.w	r3, r3, #1
 80110c6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	683a      	ldr	r2, [r7, #0]
 80110cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80110ce:	f3bf 8f6f 	isb	sy
}
 80110d2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80110d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80110d8:	f04f 0200 	mov.w	r2, #0
 80110dc:	f04f 0300 	mov.w	r3, #0
 80110e0:	000a      	movs	r2, r1
 80110e2:	2300      	movs	r3, #0
 80110e4:	68f9      	ldr	r1, [r7, #12]
 80110e6:	3104      	adds	r1, #4
 80110e8:	4613      	mov	r3, r2
 80110ea:	600b      	str	r3, [r1, #0]
}
 80110ec:	bf00      	nop
 80110ee:	3714      	adds	r7, #20
 80110f0:	46bd      	mov	sp, r7
 80110f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f6:	4770      	bx	lr
 80110f8:	40023c00 	.word	0x40023c00

080110fc <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80110fc:	b480      	push	{r7}
 80110fe:	b083      	sub	sp, #12
 8011100:	af00      	add	r7, sp, #0
 8011102:	6078      	str	r0, [r7, #4]
 8011104:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011106:	4b0d      	ldr	r3, [pc, #52]	@ (801113c <FLASH_Program_Word+0x40>)
 8011108:	691b      	ldr	r3, [r3, #16]
 801110a:	4a0c      	ldr	r2, [pc, #48]	@ (801113c <FLASH_Program_Word+0x40>)
 801110c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011110:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8011112:	4b0a      	ldr	r3, [pc, #40]	@ (801113c <FLASH_Program_Word+0x40>)
 8011114:	691b      	ldr	r3, [r3, #16]
 8011116:	4a09      	ldr	r2, [pc, #36]	@ (801113c <FLASH_Program_Word+0x40>)
 8011118:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801111c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801111e:	4b07      	ldr	r3, [pc, #28]	@ (801113c <FLASH_Program_Word+0x40>)
 8011120:	691b      	ldr	r3, [r3, #16]
 8011122:	4a06      	ldr	r2, [pc, #24]	@ (801113c <FLASH_Program_Word+0x40>)
 8011124:	f043 0301 	orr.w	r3, r3, #1
 8011128:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	683a      	ldr	r2, [r7, #0]
 801112e:	601a      	str	r2, [r3, #0]
}
 8011130:	bf00      	nop
 8011132:	370c      	adds	r7, #12
 8011134:	46bd      	mov	sp, r7
 8011136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113a:	4770      	bx	lr
 801113c:	40023c00 	.word	0x40023c00

08011140 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8011140:	b480      	push	{r7}
 8011142:	b083      	sub	sp, #12
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
 8011148:	460b      	mov	r3, r1
 801114a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801114c:	4b0d      	ldr	r3, [pc, #52]	@ (8011184 <FLASH_Program_HalfWord+0x44>)
 801114e:	691b      	ldr	r3, [r3, #16]
 8011150:	4a0c      	ldr	r2, [pc, #48]	@ (8011184 <FLASH_Program_HalfWord+0x44>)
 8011152:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011156:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8011158:	4b0a      	ldr	r3, [pc, #40]	@ (8011184 <FLASH_Program_HalfWord+0x44>)
 801115a:	691b      	ldr	r3, [r3, #16]
 801115c:	4a09      	ldr	r2, [pc, #36]	@ (8011184 <FLASH_Program_HalfWord+0x44>)
 801115e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011162:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8011164:	4b07      	ldr	r3, [pc, #28]	@ (8011184 <FLASH_Program_HalfWord+0x44>)
 8011166:	691b      	ldr	r3, [r3, #16]
 8011168:	4a06      	ldr	r2, [pc, #24]	@ (8011184 <FLASH_Program_HalfWord+0x44>)
 801116a:	f043 0301 	orr.w	r3, r3, #1
 801116e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	887a      	ldrh	r2, [r7, #2]
 8011174:	801a      	strh	r2, [r3, #0]
}
 8011176:	bf00      	nop
 8011178:	370c      	adds	r7, #12
 801117a:	46bd      	mov	sp, r7
 801117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011180:	4770      	bx	lr
 8011182:	bf00      	nop
 8011184:	40023c00 	.word	0x40023c00

08011188 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8011188:	b480      	push	{r7}
 801118a:	b083      	sub	sp, #12
 801118c:	af00      	add	r7, sp, #0
 801118e:	6078      	str	r0, [r7, #4]
 8011190:	460b      	mov	r3, r1
 8011192:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011194:	4b0c      	ldr	r3, [pc, #48]	@ (80111c8 <FLASH_Program_Byte+0x40>)
 8011196:	691b      	ldr	r3, [r3, #16]
 8011198:	4a0b      	ldr	r2, [pc, #44]	@ (80111c8 <FLASH_Program_Byte+0x40>)
 801119a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801119e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80111a0:	4b09      	ldr	r3, [pc, #36]	@ (80111c8 <FLASH_Program_Byte+0x40>)
 80111a2:	4a09      	ldr	r2, [pc, #36]	@ (80111c8 <FLASH_Program_Byte+0x40>)
 80111a4:	691b      	ldr	r3, [r3, #16]
 80111a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80111a8:	4b07      	ldr	r3, [pc, #28]	@ (80111c8 <FLASH_Program_Byte+0x40>)
 80111aa:	691b      	ldr	r3, [r3, #16]
 80111ac:	4a06      	ldr	r2, [pc, #24]	@ (80111c8 <FLASH_Program_Byte+0x40>)
 80111ae:	f043 0301 	orr.w	r3, r3, #1
 80111b2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	78fa      	ldrb	r2, [r7, #3]
 80111b8:	701a      	strb	r2, [r3, #0]
}
 80111ba:	bf00      	nop
 80111bc:	370c      	adds	r7, #12
 80111be:	46bd      	mov	sp, r7
 80111c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c4:	4770      	bx	lr
 80111c6:	bf00      	nop
 80111c8:	40023c00 	.word	0x40023c00

080111cc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80111cc:	b480      	push	{r7}
 80111ce:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80111d0:	4b2f      	ldr	r3, [pc, #188]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 80111d2:	68db      	ldr	r3, [r3, #12]
 80111d4:	f003 0310 	and.w	r3, r3, #16
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d008      	beq.n	80111ee <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80111dc:	4b2d      	ldr	r3, [pc, #180]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 80111de:	69db      	ldr	r3, [r3, #28]
 80111e0:	f043 0310 	orr.w	r3, r3, #16
 80111e4:	4a2b      	ldr	r2, [pc, #172]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 80111e6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80111e8:	4b29      	ldr	r3, [pc, #164]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 80111ea:	2210      	movs	r2, #16
 80111ec:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80111ee:	4b28      	ldr	r3, [pc, #160]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 80111f0:	68db      	ldr	r3, [r3, #12]
 80111f2:	f003 0320 	and.w	r3, r3, #32
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d008      	beq.n	801120c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80111fa:	4b26      	ldr	r3, [pc, #152]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 80111fc:	69db      	ldr	r3, [r3, #28]
 80111fe:	f043 0308 	orr.w	r3, r3, #8
 8011202:	4a24      	ldr	r2, [pc, #144]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 8011204:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8011206:	4b22      	ldr	r3, [pc, #136]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 8011208:	2220      	movs	r2, #32
 801120a:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 801120c:	4b20      	ldr	r3, [pc, #128]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 801120e:	68db      	ldr	r3, [r3, #12]
 8011210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011214:	2b00      	cmp	r3, #0
 8011216:	d008      	beq.n	801122a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8011218:	4b1e      	ldr	r3, [pc, #120]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 801121a:	69db      	ldr	r3, [r3, #28]
 801121c:	f043 0304 	orr.w	r3, r3, #4
 8011220:	4a1c      	ldr	r2, [pc, #112]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 8011222:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8011224:	4b1a      	ldr	r3, [pc, #104]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 8011226:	2240      	movs	r2, #64	@ 0x40
 8011228:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 801122a:	4b19      	ldr	r3, [pc, #100]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 801122c:	68db      	ldr	r3, [r3, #12]
 801122e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011232:	2b00      	cmp	r3, #0
 8011234:	d008      	beq.n	8011248 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8011236:	4b17      	ldr	r3, [pc, #92]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 8011238:	69db      	ldr	r3, [r3, #28]
 801123a:	f043 0302 	orr.w	r3, r3, #2
 801123e:	4a15      	ldr	r2, [pc, #84]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 8011240:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8011242:	4b13      	ldr	r3, [pc, #76]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 8011244:	2280      	movs	r2, #128	@ 0x80
 8011246:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8011248:	4b11      	ldr	r3, [pc, #68]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 801124a:	68db      	ldr	r3, [r3, #12]
 801124c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011250:	2b00      	cmp	r3, #0
 8011252:	d009      	beq.n	8011268 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8011254:	4b0f      	ldr	r3, [pc, #60]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 8011256:	69db      	ldr	r3, [r3, #28]
 8011258:	f043 0301 	orr.w	r3, r3, #1
 801125c:	4a0d      	ldr	r2, [pc, #52]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 801125e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8011260:	4b0b      	ldr	r3, [pc, #44]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 8011262:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8011266:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8011268:	4b09      	ldr	r3, [pc, #36]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 801126a:	68db      	ldr	r3, [r3, #12]
 801126c:	f003 0302 	and.w	r3, r3, #2
 8011270:	2b00      	cmp	r3, #0
 8011272:	d008      	beq.n	8011286 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8011274:	4b07      	ldr	r3, [pc, #28]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 8011276:	69db      	ldr	r3, [r3, #28]
 8011278:	f043 0320 	orr.w	r3, r3, #32
 801127c:	4a05      	ldr	r2, [pc, #20]	@ (8011294 <FLASH_SetErrorCode+0xc8>)
 801127e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8011280:	4b03      	ldr	r3, [pc, #12]	@ (8011290 <FLASH_SetErrorCode+0xc4>)
 8011282:	2202      	movs	r2, #2
 8011284:	60da      	str	r2, [r3, #12]
  }
}
 8011286:	bf00      	nop
 8011288:	46bd      	mov	sp, r7
 801128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801128e:	4770      	bx	lr
 8011290:	40023c00 	.word	0x40023c00
 8011294:	20000b28 	.word	0x20000b28

08011298 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8011298:	b580      	push	{r7, lr}
 801129a:	b084      	sub	sp, #16
 801129c:	af00      	add	r7, sp, #0
 801129e:	6078      	str	r0, [r7, #4]
 80112a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80112a2:	2300      	movs	r3, #0
 80112a4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80112a6:	4b31      	ldr	r3, [pc, #196]	@ (801136c <HAL_FLASHEx_Erase+0xd4>)
 80112a8:	7e1b      	ldrb	r3, [r3, #24]
 80112aa:	2b01      	cmp	r3, #1
 80112ac:	d101      	bne.n	80112b2 <HAL_FLASHEx_Erase+0x1a>
 80112ae:	2302      	movs	r3, #2
 80112b0:	e058      	b.n	8011364 <HAL_FLASHEx_Erase+0xcc>
 80112b2:	4b2e      	ldr	r3, [pc, #184]	@ (801136c <HAL_FLASHEx_Erase+0xd4>)
 80112b4:	2201      	movs	r2, #1
 80112b6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80112b8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80112bc:	f7ff feac 	bl	8011018 <FLASH_WaitForLastOperation>
 80112c0:	4603      	mov	r3, r0
 80112c2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80112c4:	7bfb      	ldrb	r3, [r7, #15]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d148      	bne.n	801135c <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	f04f 32ff 	mov.w	r2, #4294967295
 80112d0:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	2b01      	cmp	r3, #1
 80112d8:	d115      	bne.n	8011306 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	691b      	ldr	r3, [r3, #16]
 80112de:	b2da      	uxtb	r2, r3
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	685b      	ldr	r3, [r3, #4]
 80112e4:	4619      	mov	r1, r3
 80112e6:	4610      	mov	r0, r2
 80112e8:	f000 f844 	bl	8011374 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80112ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80112f0:	f7ff fe92 	bl	8011018 <FLASH_WaitForLastOperation>
 80112f4:	4603      	mov	r3, r0
 80112f6:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80112f8:	4b1d      	ldr	r3, [pc, #116]	@ (8011370 <HAL_FLASHEx_Erase+0xd8>)
 80112fa:	691b      	ldr	r3, [r3, #16]
 80112fc:	4a1c      	ldr	r2, [pc, #112]	@ (8011370 <HAL_FLASHEx_Erase+0xd8>)
 80112fe:	f023 0304 	bic.w	r3, r3, #4
 8011302:	6113      	str	r3, [r2, #16]
 8011304:	e028      	b.n	8011358 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	689b      	ldr	r3, [r3, #8]
 801130a:	60bb      	str	r3, [r7, #8]
 801130c:	e01c      	b.n	8011348 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	691b      	ldr	r3, [r3, #16]
 8011312:	b2db      	uxtb	r3, r3
 8011314:	4619      	mov	r1, r3
 8011316:	68b8      	ldr	r0, [r7, #8]
 8011318:	f000 f850 	bl	80113bc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801131c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8011320:	f7ff fe7a 	bl	8011018 <FLASH_WaitForLastOperation>
 8011324:	4603      	mov	r3, r0
 8011326:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8011328:	4b11      	ldr	r3, [pc, #68]	@ (8011370 <HAL_FLASHEx_Erase+0xd8>)
 801132a:	691b      	ldr	r3, [r3, #16]
 801132c:	4a10      	ldr	r2, [pc, #64]	@ (8011370 <HAL_FLASHEx_Erase+0xd8>)
 801132e:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8011332:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8011334:	7bfb      	ldrb	r3, [r7, #15]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d003      	beq.n	8011342 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 801133a:	683b      	ldr	r3, [r7, #0]
 801133c:	68ba      	ldr	r2, [r7, #8]
 801133e:	601a      	str	r2, [r3, #0]
          break;
 8011340:	e00a      	b.n	8011358 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011342:	68bb      	ldr	r3, [r7, #8]
 8011344:	3301      	adds	r3, #1
 8011346:	60bb      	str	r3, [r7, #8]
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	68da      	ldr	r2, [r3, #12]
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	689b      	ldr	r3, [r3, #8]
 8011350:	4413      	add	r3, r2
 8011352:	68ba      	ldr	r2, [r7, #8]
 8011354:	429a      	cmp	r2, r3
 8011356:	d3da      	bcc.n	801130e <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8011358:	f000 f878 	bl	801144c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801135c:	4b03      	ldr	r3, [pc, #12]	@ (801136c <HAL_FLASHEx_Erase+0xd4>)
 801135e:	2200      	movs	r2, #0
 8011360:	761a      	strb	r2, [r3, #24]

  return status;
 8011362:	7bfb      	ldrb	r3, [r7, #15]
}
 8011364:	4618      	mov	r0, r3
 8011366:	3710      	adds	r7, #16
 8011368:	46bd      	mov	sp, r7
 801136a:	bd80      	pop	{r7, pc}
 801136c:	20000b28 	.word	0x20000b28
 8011370:	40023c00 	.word	0x40023c00

08011374 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8011374:	b480      	push	{r7}
 8011376:	b083      	sub	sp, #12
 8011378:	af00      	add	r7, sp, #0
 801137a:	4603      	mov	r3, r0
 801137c:	6039      	str	r1, [r7, #0]
 801137e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011380:	4b0d      	ldr	r3, [pc, #52]	@ (80113b8 <FLASH_MassErase+0x44>)
 8011382:	691b      	ldr	r3, [r3, #16]
 8011384:	4a0c      	ldr	r2, [pc, #48]	@ (80113b8 <FLASH_MassErase+0x44>)
 8011386:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801138a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 801138c:	4b0a      	ldr	r3, [pc, #40]	@ (80113b8 <FLASH_MassErase+0x44>)
 801138e:	691b      	ldr	r3, [r3, #16]
 8011390:	4a09      	ldr	r2, [pc, #36]	@ (80113b8 <FLASH_MassErase+0x44>)
 8011392:	f043 0304 	orr.w	r3, r3, #4
 8011396:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8011398:	4b07      	ldr	r3, [pc, #28]	@ (80113b8 <FLASH_MassErase+0x44>)
 801139a:	691a      	ldr	r2, [r3, #16]
 801139c:	79fb      	ldrb	r3, [r7, #7]
 801139e:	021b      	lsls	r3, r3, #8
 80113a0:	4313      	orrs	r3, r2
 80113a2:	4a05      	ldr	r2, [pc, #20]	@ (80113b8 <FLASH_MassErase+0x44>)
 80113a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80113a8:	6113      	str	r3, [r2, #16]
}
 80113aa:	bf00      	nop
 80113ac:	370c      	adds	r7, #12
 80113ae:	46bd      	mov	sp, r7
 80113b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b4:	4770      	bx	lr
 80113b6:	bf00      	nop
 80113b8:	40023c00 	.word	0x40023c00

080113bc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80113bc:	b480      	push	{r7}
 80113be:	b085      	sub	sp, #20
 80113c0:	af00      	add	r7, sp, #0
 80113c2:	6078      	str	r0, [r7, #4]
 80113c4:	460b      	mov	r3, r1
 80113c6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80113c8:	2300      	movs	r3, #0
 80113ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80113cc:	78fb      	ldrb	r3, [r7, #3]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d102      	bne.n	80113d8 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80113d2:	2300      	movs	r3, #0
 80113d4:	60fb      	str	r3, [r7, #12]
 80113d6:	e010      	b.n	80113fa <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80113d8:	78fb      	ldrb	r3, [r7, #3]
 80113da:	2b01      	cmp	r3, #1
 80113dc:	d103      	bne.n	80113e6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80113de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80113e2:	60fb      	str	r3, [r7, #12]
 80113e4:	e009      	b.n	80113fa <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80113e6:	78fb      	ldrb	r3, [r7, #3]
 80113e8:	2b02      	cmp	r3, #2
 80113ea:	d103      	bne.n	80113f4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80113ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80113f0:	60fb      	str	r3, [r7, #12]
 80113f2:	e002      	b.n	80113fa <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80113f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80113f8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80113fa:	4b13      	ldr	r3, [pc, #76]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 80113fc:	691b      	ldr	r3, [r3, #16]
 80113fe:	4a12      	ldr	r2, [pc, #72]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 8011400:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011404:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8011406:	4b10      	ldr	r3, [pc, #64]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 8011408:	691a      	ldr	r2, [r3, #16]
 801140a:	490f      	ldr	r1, [pc, #60]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	4313      	orrs	r3, r2
 8011410:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8011412:	4b0d      	ldr	r3, [pc, #52]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 8011414:	691b      	ldr	r3, [r3, #16]
 8011416:	4a0c      	ldr	r2, [pc, #48]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 8011418:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 801141c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801141e:	4b0a      	ldr	r3, [pc, #40]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 8011420:	691a      	ldr	r2, [r3, #16]
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	00db      	lsls	r3, r3, #3
 8011426:	4313      	orrs	r3, r2
 8011428:	4a07      	ldr	r2, [pc, #28]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 801142a:	f043 0302 	orr.w	r3, r3, #2
 801142e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8011430:	4b05      	ldr	r3, [pc, #20]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 8011432:	691b      	ldr	r3, [r3, #16]
 8011434:	4a04      	ldr	r2, [pc, #16]	@ (8011448 <FLASH_Erase_Sector+0x8c>)
 8011436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801143a:	6113      	str	r3, [r2, #16]
}
 801143c:	bf00      	nop
 801143e:	3714      	adds	r7, #20
 8011440:	46bd      	mov	sp, r7
 8011442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011446:	4770      	bx	lr
 8011448:	40023c00 	.word	0x40023c00

0801144c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 801144c:	b480      	push	{r7}
 801144e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8011450:	4b20      	ldr	r3, [pc, #128]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011458:	2b00      	cmp	r3, #0
 801145a:	d017      	beq.n	801148c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 801145c:	4b1d      	ldr	r3, [pc, #116]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	4a1c      	ldr	r2, [pc, #112]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 8011462:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8011466:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8011468:	4b1a      	ldr	r3, [pc, #104]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	4a19      	ldr	r2, [pc, #100]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 801146e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8011472:	6013      	str	r3, [r2, #0]
 8011474:	4b17      	ldr	r3, [pc, #92]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	4a16      	ldr	r2, [pc, #88]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 801147a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801147e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011480:	4b14      	ldr	r3, [pc, #80]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	4a13      	ldr	r2, [pc, #76]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 8011486:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 801148a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 801148c:	4b11      	ldr	r3, [pc, #68]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8011494:	2b00      	cmp	r3, #0
 8011496:	d017      	beq.n	80114c8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8011498:	4b0e      	ldr	r3, [pc, #56]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	4a0d      	ldr	r2, [pc, #52]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 801149e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80114a2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80114a4:	4b0b      	ldr	r3, [pc, #44]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	4a0a      	ldr	r2, [pc, #40]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 80114aa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80114ae:	6013      	str	r3, [r2, #0]
 80114b0:	4b08      	ldr	r3, [pc, #32]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	4a07      	ldr	r2, [pc, #28]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 80114b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80114ba:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80114bc:	4b05      	ldr	r3, [pc, #20]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	4a04      	ldr	r2, [pc, #16]	@ (80114d4 <FLASH_FlushCaches+0x88>)
 80114c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80114c6:	6013      	str	r3, [r2, #0]
  }
}
 80114c8:	bf00      	nop
 80114ca:	46bd      	mov	sp, r7
 80114cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d0:	4770      	bx	lr
 80114d2:	bf00      	nop
 80114d4:	40023c00 	.word	0x40023c00

080114d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80114d8:	b480      	push	{r7}
 80114da:	b089      	sub	sp, #36	@ 0x24
 80114dc:	af00      	add	r7, sp, #0
 80114de:	6078      	str	r0, [r7, #4]
 80114e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80114e2:	2300      	movs	r3, #0
 80114e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80114e6:	2300      	movs	r3, #0
 80114e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80114ea:	2300      	movs	r3, #0
 80114ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80114ee:	2300      	movs	r3, #0
 80114f0:	61fb      	str	r3, [r7, #28]
 80114f2:	e165      	b.n	80117c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80114f4:	2201      	movs	r2, #1
 80114f6:	69fb      	ldr	r3, [r7, #28]
 80114f8:	fa02 f303 	lsl.w	r3, r2, r3
 80114fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80114fe:	683b      	ldr	r3, [r7, #0]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	697a      	ldr	r2, [r7, #20]
 8011504:	4013      	ands	r3, r2
 8011506:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8011508:	693a      	ldr	r2, [r7, #16]
 801150a:	697b      	ldr	r3, [r7, #20]
 801150c:	429a      	cmp	r2, r3
 801150e:	f040 8154 	bne.w	80117ba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8011512:	683b      	ldr	r3, [r7, #0]
 8011514:	685b      	ldr	r3, [r3, #4]
 8011516:	f003 0303 	and.w	r3, r3, #3
 801151a:	2b01      	cmp	r3, #1
 801151c:	d005      	beq.n	801152a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 801151e:	683b      	ldr	r3, [r7, #0]
 8011520:	685b      	ldr	r3, [r3, #4]
 8011522:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8011526:	2b02      	cmp	r3, #2
 8011528:	d130      	bne.n	801158c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	689b      	ldr	r3, [r3, #8]
 801152e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8011530:	69fb      	ldr	r3, [r7, #28]
 8011532:	005b      	lsls	r3, r3, #1
 8011534:	2203      	movs	r2, #3
 8011536:	fa02 f303 	lsl.w	r3, r2, r3
 801153a:	43db      	mvns	r3, r3
 801153c:	69ba      	ldr	r2, [r7, #24]
 801153e:	4013      	ands	r3, r2
 8011540:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8011542:	683b      	ldr	r3, [r7, #0]
 8011544:	68da      	ldr	r2, [r3, #12]
 8011546:	69fb      	ldr	r3, [r7, #28]
 8011548:	005b      	lsls	r3, r3, #1
 801154a:	fa02 f303 	lsl.w	r3, r2, r3
 801154e:	69ba      	ldr	r2, [r7, #24]
 8011550:	4313      	orrs	r3, r2
 8011552:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	69ba      	ldr	r2, [r7, #24]
 8011558:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	685b      	ldr	r3, [r3, #4]
 801155e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011560:	2201      	movs	r2, #1
 8011562:	69fb      	ldr	r3, [r7, #28]
 8011564:	fa02 f303 	lsl.w	r3, r2, r3
 8011568:	43db      	mvns	r3, r3
 801156a:	69ba      	ldr	r2, [r7, #24]
 801156c:	4013      	ands	r3, r2
 801156e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8011570:	683b      	ldr	r3, [r7, #0]
 8011572:	685b      	ldr	r3, [r3, #4]
 8011574:	091b      	lsrs	r3, r3, #4
 8011576:	f003 0201 	and.w	r2, r3, #1
 801157a:	69fb      	ldr	r3, [r7, #28]
 801157c:	fa02 f303 	lsl.w	r3, r2, r3
 8011580:	69ba      	ldr	r2, [r7, #24]
 8011582:	4313      	orrs	r3, r2
 8011584:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	69ba      	ldr	r2, [r7, #24]
 801158a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 801158c:	683b      	ldr	r3, [r7, #0]
 801158e:	685b      	ldr	r3, [r3, #4]
 8011590:	f003 0303 	and.w	r3, r3, #3
 8011594:	2b03      	cmp	r3, #3
 8011596:	d017      	beq.n	80115c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	68db      	ldr	r3, [r3, #12]
 801159c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801159e:	69fb      	ldr	r3, [r7, #28]
 80115a0:	005b      	lsls	r3, r3, #1
 80115a2:	2203      	movs	r2, #3
 80115a4:	fa02 f303 	lsl.w	r3, r2, r3
 80115a8:	43db      	mvns	r3, r3
 80115aa:	69ba      	ldr	r2, [r7, #24]
 80115ac:	4013      	ands	r3, r2
 80115ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80115b0:	683b      	ldr	r3, [r7, #0]
 80115b2:	689a      	ldr	r2, [r3, #8]
 80115b4:	69fb      	ldr	r3, [r7, #28]
 80115b6:	005b      	lsls	r3, r3, #1
 80115b8:	fa02 f303 	lsl.w	r3, r2, r3
 80115bc:	69ba      	ldr	r2, [r7, #24]
 80115be:	4313      	orrs	r3, r2
 80115c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	69ba      	ldr	r2, [r7, #24]
 80115c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80115c8:	683b      	ldr	r3, [r7, #0]
 80115ca:	685b      	ldr	r3, [r3, #4]
 80115cc:	f003 0303 	and.w	r3, r3, #3
 80115d0:	2b02      	cmp	r3, #2
 80115d2:	d123      	bne.n	801161c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80115d4:	69fb      	ldr	r3, [r7, #28]
 80115d6:	08da      	lsrs	r2, r3, #3
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	3208      	adds	r2, #8
 80115dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80115e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80115e2:	69fb      	ldr	r3, [r7, #28]
 80115e4:	f003 0307 	and.w	r3, r3, #7
 80115e8:	009b      	lsls	r3, r3, #2
 80115ea:	220f      	movs	r2, #15
 80115ec:	fa02 f303 	lsl.w	r3, r2, r3
 80115f0:	43db      	mvns	r3, r3
 80115f2:	69ba      	ldr	r2, [r7, #24]
 80115f4:	4013      	ands	r3, r2
 80115f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	691a      	ldr	r2, [r3, #16]
 80115fc:	69fb      	ldr	r3, [r7, #28]
 80115fe:	f003 0307 	and.w	r3, r3, #7
 8011602:	009b      	lsls	r3, r3, #2
 8011604:	fa02 f303 	lsl.w	r3, r2, r3
 8011608:	69ba      	ldr	r2, [r7, #24]
 801160a:	4313      	orrs	r3, r2
 801160c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801160e:	69fb      	ldr	r3, [r7, #28]
 8011610:	08da      	lsrs	r2, r3, #3
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	3208      	adds	r2, #8
 8011616:	69b9      	ldr	r1, [r7, #24]
 8011618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8011622:	69fb      	ldr	r3, [r7, #28]
 8011624:	005b      	lsls	r3, r3, #1
 8011626:	2203      	movs	r2, #3
 8011628:	fa02 f303 	lsl.w	r3, r2, r3
 801162c:	43db      	mvns	r3, r3
 801162e:	69ba      	ldr	r2, [r7, #24]
 8011630:	4013      	ands	r3, r2
 8011632:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8011634:	683b      	ldr	r3, [r7, #0]
 8011636:	685b      	ldr	r3, [r3, #4]
 8011638:	f003 0203 	and.w	r2, r3, #3
 801163c:	69fb      	ldr	r3, [r7, #28]
 801163e:	005b      	lsls	r3, r3, #1
 8011640:	fa02 f303 	lsl.w	r3, r2, r3
 8011644:	69ba      	ldr	r2, [r7, #24]
 8011646:	4313      	orrs	r3, r2
 8011648:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	69ba      	ldr	r2, [r7, #24]
 801164e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8011650:	683b      	ldr	r3, [r7, #0]
 8011652:	685b      	ldr	r3, [r3, #4]
 8011654:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8011658:	2b00      	cmp	r3, #0
 801165a:	f000 80ae 	beq.w	80117ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801165e:	2300      	movs	r3, #0
 8011660:	60fb      	str	r3, [r7, #12]
 8011662:	4b5d      	ldr	r3, [pc, #372]	@ (80117d8 <HAL_GPIO_Init+0x300>)
 8011664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011666:	4a5c      	ldr	r2, [pc, #368]	@ (80117d8 <HAL_GPIO_Init+0x300>)
 8011668:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801166c:	6453      	str	r3, [r2, #68]	@ 0x44
 801166e:	4b5a      	ldr	r3, [pc, #360]	@ (80117d8 <HAL_GPIO_Init+0x300>)
 8011670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011672:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011676:	60fb      	str	r3, [r7, #12]
 8011678:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 801167a:	4a58      	ldr	r2, [pc, #352]	@ (80117dc <HAL_GPIO_Init+0x304>)
 801167c:	69fb      	ldr	r3, [r7, #28]
 801167e:	089b      	lsrs	r3, r3, #2
 8011680:	3302      	adds	r3, #2
 8011682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011686:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011688:	69fb      	ldr	r3, [r7, #28]
 801168a:	f003 0303 	and.w	r3, r3, #3
 801168e:	009b      	lsls	r3, r3, #2
 8011690:	220f      	movs	r2, #15
 8011692:	fa02 f303 	lsl.w	r3, r2, r3
 8011696:	43db      	mvns	r3, r3
 8011698:	69ba      	ldr	r2, [r7, #24]
 801169a:	4013      	ands	r3, r2
 801169c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	4a4f      	ldr	r2, [pc, #316]	@ (80117e0 <HAL_GPIO_Init+0x308>)
 80116a2:	4293      	cmp	r3, r2
 80116a4:	d025      	beq.n	80116f2 <HAL_GPIO_Init+0x21a>
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	4a4e      	ldr	r2, [pc, #312]	@ (80117e4 <HAL_GPIO_Init+0x30c>)
 80116aa:	4293      	cmp	r3, r2
 80116ac:	d01f      	beq.n	80116ee <HAL_GPIO_Init+0x216>
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	4a4d      	ldr	r2, [pc, #308]	@ (80117e8 <HAL_GPIO_Init+0x310>)
 80116b2:	4293      	cmp	r3, r2
 80116b4:	d019      	beq.n	80116ea <HAL_GPIO_Init+0x212>
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	4a4c      	ldr	r2, [pc, #304]	@ (80117ec <HAL_GPIO_Init+0x314>)
 80116ba:	4293      	cmp	r3, r2
 80116bc:	d013      	beq.n	80116e6 <HAL_GPIO_Init+0x20e>
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	4a4b      	ldr	r2, [pc, #300]	@ (80117f0 <HAL_GPIO_Init+0x318>)
 80116c2:	4293      	cmp	r3, r2
 80116c4:	d00d      	beq.n	80116e2 <HAL_GPIO_Init+0x20a>
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	4a4a      	ldr	r2, [pc, #296]	@ (80117f4 <HAL_GPIO_Init+0x31c>)
 80116ca:	4293      	cmp	r3, r2
 80116cc:	d007      	beq.n	80116de <HAL_GPIO_Init+0x206>
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	4a49      	ldr	r2, [pc, #292]	@ (80117f8 <HAL_GPIO_Init+0x320>)
 80116d2:	4293      	cmp	r3, r2
 80116d4:	d101      	bne.n	80116da <HAL_GPIO_Init+0x202>
 80116d6:	2306      	movs	r3, #6
 80116d8:	e00c      	b.n	80116f4 <HAL_GPIO_Init+0x21c>
 80116da:	2307      	movs	r3, #7
 80116dc:	e00a      	b.n	80116f4 <HAL_GPIO_Init+0x21c>
 80116de:	2305      	movs	r3, #5
 80116e0:	e008      	b.n	80116f4 <HAL_GPIO_Init+0x21c>
 80116e2:	2304      	movs	r3, #4
 80116e4:	e006      	b.n	80116f4 <HAL_GPIO_Init+0x21c>
 80116e6:	2303      	movs	r3, #3
 80116e8:	e004      	b.n	80116f4 <HAL_GPIO_Init+0x21c>
 80116ea:	2302      	movs	r3, #2
 80116ec:	e002      	b.n	80116f4 <HAL_GPIO_Init+0x21c>
 80116ee:	2301      	movs	r3, #1
 80116f0:	e000      	b.n	80116f4 <HAL_GPIO_Init+0x21c>
 80116f2:	2300      	movs	r3, #0
 80116f4:	69fa      	ldr	r2, [r7, #28]
 80116f6:	f002 0203 	and.w	r2, r2, #3
 80116fa:	0092      	lsls	r2, r2, #2
 80116fc:	4093      	lsls	r3, r2
 80116fe:	69ba      	ldr	r2, [r7, #24]
 8011700:	4313      	orrs	r3, r2
 8011702:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8011704:	4935      	ldr	r1, [pc, #212]	@ (80117dc <HAL_GPIO_Init+0x304>)
 8011706:	69fb      	ldr	r3, [r7, #28]
 8011708:	089b      	lsrs	r3, r3, #2
 801170a:	3302      	adds	r3, #2
 801170c:	69ba      	ldr	r2, [r7, #24]
 801170e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8011712:	4b3a      	ldr	r3, [pc, #232]	@ (80117fc <HAL_GPIO_Init+0x324>)
 8011714:	689b      	ldr	r3, [r3, #8]
 8011716:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011718:	693b      	ldr	r3, [r7, #16]
 801171a:	43db      	mvns	r3, r3
 801171c:	69ba      	ldr	r2, [r7, #24]
 801171e:	4013      	ands	r3, r2
 8011720:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	685b      	ldr	r3, [r3, #4]
 8011726:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801172a:	2b00      	cmp	r3, #0
 801172c:	d003      	beq.n	8011736 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 801172e:	69ba      	ldr	r2, [r7, #24]
 8011730:	693b      	ldr	r3, [r7, #16]
 8011732:	4313      	orrs	r3, r2
 8011734:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8011736:	4a31      	ldr	r2, [pc, #196]	@ (80117fc <HAL_GPIO_Init+0x324>)
 8011738:	69bb      	ldr	r3, [r7, #24]
 801173a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 801173c:	4b2f      	ldr	r3, [pc, #188]	@ (80117fc <HAL_GPIO_Init+0x324>)
 801173e:	68db      	ldr	r3, [r3, #12]
 8011740:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011742:	693b      	ldr	r3, [r7, #16]
 8011744:	43db      	mvns	r3, r3
 8011746:	69ba      	ldr	r2, [r7, #24]
 8011748:	4013      	ands	r3, r2
 801174a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 801174c:	683b      	ldr	r3, [r7, #0]
 801174e:	685b      	ldr	r3, [r3, #4]
 8011750:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011754:	2b00      	cmp	r3, #0
 8011756:	d003      	beq.n	8011760 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8011758:	69ba      	ldr	r2, [r7, #24]
 801175a:	693b      	ldr	r3, [r7, #16]
 801175c:	4313      	orrs	r3, r2
 801175e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8011760:	4a26      	ldr	r2, [pc, #152]	@ (80117fc <HAL_GPIO_Init+0x324>)
 8011762:	69bb      	ldr	r3, [r7, #24]
 8011764:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8011766:	4b25      	ldr	r3, [pc, #148]	@ (80117fc <HAL_GPIO_Init+0x324>)
 8011768:	685b      	ldr	r3, [r3, #4]
 801176a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801176c:	693b      	ldr	r3, [r7, #16]
 801176e:	43db      	mvns	r3, r3
 8011770:	69ba      	ldr	r2, [r7, #24]
 8011772:	4013      	ands	r3, r2
 8011774:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8011776:	683b      	ldr	r3, [r7, #0]
 8011778:	685b      	ldr	r3, [r3, #4]
 801177a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801177e:	2b00      	cmp	r3, #0
 8011780:	d003      	beq.n	801178a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8011782:	69ba      	ldr	r2, [r7, #24]
 8011784:	693b      	ldr	r3, [r7, #16]
 8011786:	4313      	orrs	r3, r2
 8011788:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 801178a:	4a1c      	ldr	r2, [pc, #112]	@ (80117fc <HAL_GPIO_Init+0x324>)
 801178c:	69bb      	ldr	r3, [r7, #24]
 801178e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8011790:	4b1a      	ldr	r3, [pc, #104]	@ (80117fc <HAL_GPIO_Init+0x324>)
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011796:	693b      	ldr	r3, [r7, #16]
 8011798:	43db      	mvns	r3, r3
 801179a:	69ba      	ldr	r2, [r7, #24]
 801179c:	4013      	ands	r3, r2
 801179e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80117a0:	683b      	ldr	r3, [r7, #0]
 80117a2:	685b      	ldr	r3, [r3, #4]
 80117a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d003      	beq.n	80117b4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80117ac:	69ba      	ldr	r2, [r7, #24]
 80117ae:	693b      	ldr	r3, [r7, #16]
 80117b0:	4313      	orrs	r3, r2
 80117b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80117b4:	4a11      	ldr	r2, [pc, #68]	@ (80117fc <HAL_GPIO_Init+0x324>)
 80117b6:	69bb      	ldr	r3, [r7, #24]
 80117b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80117ba:	69fb      	ldr	r3, [r7, #28]
 80117bc:	3301      	adds	r3, #1
 80117be:	61fb      	str	r3, [r7, #28]
 80117c0:	69fb      	ldr	r3, [r7, #28]
 80117c2:	2b0f      	cmp	r3, #15
 80117c4:	f67f ae96 	bls.w	80114f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80117c8:	bf00      	nop
 80117ca:	bf00      	nop
 80117cc:	3724      	adds	r7, #36	@ 0x24
 80117ce:	46bd      	mov	sp, r7
 80117d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d4:	4770      	bx	lr
 80117d6:	bf00      	nop
 80117d8:	40023800 	.word	0x40023800
 80117dc:	40013800 	.word	0x40013800
 80117e0:	40020000 	.word	0x40020000
 80117e4:	40020400 	.word	0x40020400
 80117e8:	40020800 	.word	0x40020800
 80117ec:	40020c00 	.word	0x40020c00
 80117f0:	40021000 	.word	0x40021000
 80117f4:	40021400 	.word	0x40021400
 80117f8:	40021800 	.word	0x40021800
 80117fc:	40013c00 	.word	0x40013c00

08011800 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011800:	b480      	push	{r7}
 8011802:	b083      	sub	sp, #12
 8011804:	af00      	add	r7, sp, #0
 8011806:	6078      	str	r0, [r7, #4]
 8011808:	460b      	mov	r3, r1
 801180a:	807b      	strh	r3, [r7, #2]
 801180c:	4613      	mov	r3, r2
 801180e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8011810:	787b      	ldrb	r3, [r7, #1]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d003      	beq.n	801181e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8011816:	887a      	ldrh	r2, [r7, #2]
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 801181c:	e003      	b.n	8011826 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 801181e:	887b      	ldrh	r3, [r7, #2]
 8011820:	041a      	lsls	r2, r3, #16
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	619a      	str	r2, [r3, #24]
}
 8011826:	bf00      	nop
 8011828:	370c      	adds	r7, #12
 801182a:	46bd      	mov	sp, r7
 801182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011830:	4770      	bx	lr

08011832 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8011832:	b480      	push	{r7}
 8011834:	b085      	sub	sp, #20
 8011836:	af00      	add	r7, sp, #0
 8011838:	6078      	str	r0, [r7, #4]
 801183a:	460b      	mov	r3, r1
 801183c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	695b      	ldr	r3, [r3, #20]
 8011842:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8011844:	887a      	ldrh	r2, [r7, #2]
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	4013      	ands	r3, r2
 801184a:	041a      	lsls	r2, r3, #16
 801184c:	68fb      	ldr	r3, [r7, #12]
 801184e:	43d9      	mvns	r1, r3
 8011850:	887b      	ldrh	r3, [r7, #2]
 8011852:	400b      	ands	r3, r1
 8011854:	431a      	orrs	r2, r3
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	619a      	str	r2, [r3, #24]
}
 801185a:	bf00      	nop
 801185c:	3714      	adds	r7, #20
 801185e:	46bd      	mov	sp, r7
 8011860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011864:	4770      	bx	lr
	...

08011868 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8011868:	b580      	push	{r7, lr}
 801186a:	b082      	sub	sp, #8
 801186c:	af00      	add	r7, sp, #0
 801186e:	4603      	mov	r3, r0
 8011870:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8011872:	4b08      	ldr	r3, [pc, #32]	@ (8011894 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011874:	695a      	ldr	r2, [r3, #20]
 8011876:	88fb      	ldrh	r3, [r7, #6]
 8011878:	4013      	ands	r3, r2
 801187a:	2b00      	cmp	r3, #0
 801187c:	d006      	beq.n	801188c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 801187e:	4a05      	ldr	r2, [pc, #20]	@ (8011894 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011880:	88fb      	ldrh	r3, [r7, #6]
 8011882:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8011884:	88fb      	ldrh	r3, [r7, #6]
 8011886:	4618      	mov	r0, r3
 8011888:	f003 f9ea 	bl	8014c60 <HAL_GPIO_EXTI_Callback>
  }
}
 801188c:	bf00      	nop
 801188e:	3708      	adds	r7, #8
 8011890:	46bd      	mov	sp, r7
 8011892:	bd80      	pop	{r7, pc}
 8011894:	40013c00 	.word	0x40013c00

08011898 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8011898:	b580      	push	{r7, lr}
 801189a:	b084      	sub	sp, #16
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d101      	bne.n	80118aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80118a6:	2301      	movs	r3, #1
 80118a8:	e12b      	b.n	8011b02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80118b0:	b2db      	uxtb	r3, r3
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d106      	bne.n	80118c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	2200      	movs	r2, #0
 80118ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80118be:	6878      	ldr	r0, [r7, #4]
 80118c0:	f7fd febe 	bl	800f640 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	2224      	movs	r2, #36	@ 0x24
 80118c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	681a      	ldr	r2, [r3, #0]
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	f022 0201 	bic.w	r2, r2, #1
 80118da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	681a      	ldr	r2, [r3, #0]
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80118ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	681a      	ldr	r2, [r3, #0]
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80118fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80118fc:	f000 faa6 	bl	8011e4c <HAL_RCC_GetPCLK1Freq>
 8011900:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	685b      	ldr	r3, [r3, #4]
 8011906:	4a81      	ldr	r2, [pc, #516]	@ (8011b0c <HAL_I2C_Init+0x274>)
 8011908:	4293      	cmp	r3, r2
 801190a:	d807      	bhi.n	801191c <HAL_I2C_Init+0x84>
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	4a80      	ldr	r2, [pc, #512]	@ (8011b10 <HAL_I2C_Init+0x278>)
 8011910:	4293      	cmp	r3, r2
 8011912:	bf94      	ite	ls
 8011914:	2301      	movls	r3, #1
 8011916:	2300      	movhi	r3, #0
 8011918:	b2db      	uxtb	r3, r3
 801191a:	e006      	b.n	801192a <HAL_I2C_Init+0x92>
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	4a7d      	ldr	r2, [pc, #500]	@ (8011b14 <HAL_I2C_Init+0x27c>)
 8011920:	4293      	cmp	r3, r2
 8011922:	bf94      	ite	ls
 8011924:	2301      	movls	r3, #1
 8011926:	2300      	movhi	r3, #0
 8011928:	b2db      	uxtb	r3, r3
 801192a:	2b00      	cmp	r3, #0
 801192c:	d001      	beq.n	8011932 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 801192e:	2301      	movs	r3, #1
 8011930:	e0e7      	b.n	8011b02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	4a78      	ldr	r2, [pc, #480]	@ (8011b18 <HAL_I2C_Init+0x280>)
 8011936:	fba2 2303 	umull	r2, r3, r2, r3
 801193a:	0c9b      	lsrs	r3, r3, #18
 801193c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	685b      	ldr	r3, [r3, #4]
 8011944:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	68ba      	ldr	r2, [r7, #8]
 801194e:	430a      	orrs	r2, r1
 8011950:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	6a1b      	ldr	r3, [r3, #32]
 8011958:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	685b      	ldr	r3, [r3, #4]
 8011960:	4a6a      	ldr	r2, [pc, #424]	@ (8011b0c <HAL_I2C_Init+0x274>)
 8011962:	4293      	cmp	r3, r2
 8011964:	d802      	bhi.n	801196c <HAL_I2C_Init+0xd4>
 8011966:	68bb      	ldr	r3, [r7, #8]
 8011968:	3301      	adds	r3, #1
 801196a:	e009      	b.n	8011980 <HAL_I2C_Init+0xe8>
 801196c:	68bb      	ldr	r3, [r7, #8]
 801196e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8011972:	fb02 f303 	mul.w	r3, r2, r3
 8011976:	4a69      	ldr	r2, [pc, #420]	@ (8011b1c <HAL_I2C_Init+0x284>)
 8011978:	fba2 2303 	umull	r2, r3, r2, r3
 801197c:	099b      	lsrs	r3, r3, #6
 801197e:	3301      	adds	r3, #1
 8011980:	687a      	ldr	r2, [r7, #4]
 8011982:	6812      	ldr	r2, [r2, #0]
 8011984:	430b      	orrs	r3, r1
 8011986:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	69db      	ldr	r3, [r3, #28]
 801198e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8011992:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	685b      	ldr	r3, [r3, #4]
 801199a:	495c      	ldr	r1, [pc, #368]	@ (8011b0c <HAL_I2C_Init+0x274>)
 801199c:	428b      	cmp	r3, r1
 801199e:	d819      	bhi.n	80119d4 <HAL_I2C_Init+0x13c>
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	1e59      	subs	r1, r3, #1
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	685b      	ldr	r3, [r3, #4]
 80119a8:	005b      	lsls	r3, r3, #1
 80119aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80119ae:	1c59      	adds	r1, r3, #1
 80119b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80119b4:	400b      	ands	r3, r1
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d00a      	beq.n	80119d0 <HAL_I2C_Init+0x138>
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	1e59      	subs	r1, r3, #1
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	685b      	ldr	r3, [r3, #4]
 80119c2:	005b      	lsls	r3, r3, #1
 80119c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80119c8:	3301      	adds	r3, #1
 80119ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80119ce:	e051      	b.n	8011a74 <HAL_I2C_Init+0x1dc>
 80119d0:	2304      	movs	r3, #4
 80119d2:	e04f      	b.n	8011a74 <HAL_I2C_Init+0x1dc>
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	689b      	ldr	r3, [r3, #8]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d111      	bne.n	8011a00 <HAL_I2C_Init+0x168>
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	1e58      	subs	r0, r3, #1
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	6859      	ldr	r1, [r3, #4]
 80119e4:	460b      	mov	r3, r1
 80119e6:	005b      	lsls	r3, r3, #1
 80119e8:	440b      	add	r3, r1
 80119ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80119ee:	3301      	adds	r3, #1
 80119f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80119f4:	2b00      	cmp	r3, #0
 80119f6:	bf0c      	ite	eq
 80119f8:	2301      	moveq	r3, #1
 80119fa:	2300      	movne	r3, #0
 80119fc:	b2db      	uxtb	r3, r3
 80119fe:	e012      	b.n	8011a26 <HAL_I2C_Init+0x18e>
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	1e58      	subs	r0, r3, #1
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	6859      	ldr	r1, [r3, #4]
 8011a08:	460b      	mov	r3, r1
 8011a0a:	009b      	lsls	r3, r3, #2
 8011a0c:	440b      	add	r3, r1
 8011a0e:	0099      	lsls	r1, r3, #2
 8011a10:	440b      	add	r3, r1
 8011a12:	fbb0 f3f3 	udiv	r3, r0, r3
 8011a16:	3301      	adds	r3, #1
 8011a18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	bf0c      	ite	eq
 8011a20:	2301      	moveq	r3, #1
 8011a22:	2300      	movne	r3, #0
 8011a24:	b2db      	uxtb	r3, r3
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	d001      	beq.n	8011a2e <HAL_I2C_Init+0x196>
 8011a2a:	2301      	movs	r3, #1
 8011a2c:	e022      	b.n	8011a74 <HAL_I2C_Init+0x1dc>
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	689b      	ldr	r3, [r3, #8]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d10e      	bne.n	8011a54 <HAL_I2C_Init+0x1bc>
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	1e58      	subs	r0, r3, #1
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	6859      	ldr	r1, [r3, #4]
 8011a3e:	460b      	mov	r3, r1
 8011a40:	005b      	lsls	r3, r3, #1
 8011a42:	440b      	add	r3, r1
 8011a44:	fbb0 f3f3 	udiv	r3, r0, r3
 8011a48:	3301      	adds	r3, #1
 8011a4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011a4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a52:	e00f      	b.n	8011a74 <HAL_I2C_Init+0x1dc>
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	1e58      	subs	r0, r3, #1
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	6859      	ldr	r1, [r3, #4]
 8011a5c:	460b      	mov	r3, r1
 8011a5e:	009b      	lsls	r3, r3, #2
 8011a60:	440b      	add	r3, r1
 8011a62:	0099      	lsls	r1, r3, #2
 8011a64:	440b      	add	r3, r1
 8011a66:	fbb0 f3f3 	udiv	r3, r0, r3
 8011a6a:	3301      	adds	r3, #1
 8011a6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011a70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011a74:	6879      	ldr	r1, [r7, #4]
 8011a76:	6809      	ldr	r1, [r1, #0]
 8011a78:	4313      	orrs	r3, r2
 8011a7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	69da      	ldr	r2, [r3, #28]
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	6a1b      	ldr	r3, [r3, #32]
 8011a8e:	431a      	orrs	r2, r3
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	430a      	orrs	r2, r1
 8011a96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	689b      	ldr	r3, [r3, #8]
 8011a9e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8011aa2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8011aa6:	687a      	ldr	r2, [r7, #4]
 8011aa8:	6911      	ldr	r1, [r2, #16]
 8011aaa:	687a      	ldr	r2, [r7, #4]
 8011aac:	68d2      	ldr	r2, [r2, #12]
 8011aae:	4311      	orrs	r1, r2
 8011ab0:	687a      	ldr	r2, [r7, #4]
 8011ab2:	6812      	ldr	r2, [r2, #0]
 8011ab4:	430b      	orrs	r3, r1
 8011ab6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	68db      	ldr	r3, [r3, #12]
 8011abe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	695a      	ldr	r2, [r3, #20]
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	699b      	ldr	r3, [r3, #24]
 8011aca:	431a      	orrs	r2, r3
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	430a      	orrs	r2, r1
 8011ad2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	681a      	ldr	r2, [r3, #0]
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	f042 0201 	orr.w	r2, r2, #1
 8011ae2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	2220      	movs	r2, #32
 8011aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	2200      	movs	r2, #0
 8011af6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	2200      	movs	r2, #0
 8011afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8011b00:	2300      	movs	r3, #0
}
 8011b02:	4618      	mov	r0, r3
 8011b04:	3710      	adds	r7, #16
 8011b06:	46bd      	mov	sp, r7
 8011b08:	bd80      	pop	{r7, pc}
 8011b0a:	bf00      	nop
 8011b0c:	000186a0 	.word	0x000186a0
 8011b10:	001e847f 	.word	0x001e847f
 8011b14:	003d08ff 	.word	0x003d08ff
 8011b18:	431bde83 	.word	0x431bde83
 8011b1c:	10624dd3 	.word	0x10624dd3

08011b20 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8011b20:	b580      	push	{r7, lr}
 8011b22:	b084      	sub	sp, #16
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d101      	bne.n	8011b32 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8011b2e:	2301      	movs	r3, #1
 8011b30:	e036      	b.n	8011ba0 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8011b3a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	681b      	ldr	r3, [r3, #0]
 8011b40:	f245 5255 	movw	r2, #21845	@ 0x5555
 8011b44:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	687a      	ldr	r2, [r7, #4]
 8011b4c:	6852      	ldr	r2, [r2, #4]
 8011b4e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	687a      	ldr	r2, [r7, #4]
 8011b56:	6892      	ldr	r2, [r2, #8]
 8011b58:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8011b5a:	f7fd ffff 	bl	800fb5c <HAL_GetTick>
 8011b5e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8011b60:	e011      	b.n	8011b86 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8011b62:	f7fd fffb 	bl	800fb5c <HAL_GetTick>
 8011b66:	4602      	mov	r2, r0
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	1ad3      	subs	r3, r2, r3
 8011b6c:	f641 0201 	movw	r2, #6145	@ 0x1801
 8011b70:	4293      	cmp	r3, r2
 8011b72:	d908      	bls.n	8011b86 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	68db      	ldr	r3, [r3, #12]
 8011b7a:	f003 0303 	and.w	r3, r3, #3
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d001      	beq.n	8011b86 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8011b82:	2303      	movs	r3, #3
 8011b84:	e00c      	b.n	8011ba0 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	68db      	ldr	r3, [r3, #12]
 8011b8c:	f003 0303 	and.w	r3, r3, #3
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d1e6      	bne.n	8011b62 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8011b9c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011b9e:	2300      	movs	r3, #0
}
 8011ba0:	4618      	mov	r0, r3
 8011ba2:	3710      	adds	r7, #16
 8011ba4:	46bd      	mov	sp, r7
 8011ba6:	bd80      	pop	{r7, pc}

08011ba8 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8011ba8:	b480      	push	{r7}
 8011baa:	b083      	sub	sp, #12
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	681b      	ldr	r3, [r3, #0]
 8011bb4:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8011bb8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8011bba:	2300      	movs	r3, #0
}
 8011bbc:	4618      	mov	r0, r3
 8011bbe:	370c      	adds	r7, #12
 8011bc0:	46bd      	mov	sp, r7
 8011bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc6:	4770      	bx	lr

08011bc8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8011bc8:	b580      	push	{r7, lr}
 8011bca:	b082      	sub	sp, #8
 8011bcc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	603b      	str	r3, [r7, #0]
 8011bd6:	4b20      	ldr	r3, [pc, #128]	@ (8011c58 <HAL_PWREx_EnableOverDrive+0x90>)
 8011bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011bda:	4a1f      	ldr	r2, [pc, #124]	@ (8011c58 <HAL_PWREx_EnableOverDrive+0x90>)
 8011bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8011be2:	4b1d      	ldr	r3, [pc, #116]	@ (8011c58 <HAL_PWREx_EnableOverDrive+0x90>)
 8011be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011bea:	603b      	str	r3, [r7, #0]
 8011bec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8011bee:	4b1b      	ldr	r3, [pc, #108]	@ (8011c5c <HAL_PWREx_EnableOverDrive+0x94>)
 8011bf0:	2201      	movs	r2, #1
 8011bf2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8011bf4:	f7fd ffb2 	bl	800fb5c <HAL_GetTick>
 8011bf8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8011bfa:	e009      	b.n	8011c10 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8011bfc:	f7fd ffae 	bl	800fb5c <HAL_GetTick>
 8011c00:	4602      	mov	r2, r0
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	1ad3      	subs	r3, r2, r3
 8011c06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011c0a:	d901      	bls.n	8011c10 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8011c0c:	2303      	movs	r3, #3
 8011c0e:	e01f      	b.n	8011c50 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8011c10:	4b13      	ldr	r3, [pc, #76]	@ (8011c60 <HAL_PWREx_EnableOverDrive+0x98>)
 8011c12:	685b      	ldr	r3, [r3, #4]
 8011c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011c1c:	d1ee      	bne.n	8011bfc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8011c1e:	4b11      	ldr	r3, [pc, #68]	@ (8011c64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8011c20:	2201      	movs	r2, #1
 8011c22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8011c24:	f7fd ff9a 	bl	800fb5c <HAL_GetTick>
 8011c28:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8011c2a:	e009      	b.n	8011c40 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8011c2c:	f7fd ff96 	bl	800fb5c <HAL_GetTick>
 8011c30:	4602      	mov	r2, r0
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	1ad3      	subs	r3, r2, r3
 8011c36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011c3a:	d901      	bls.n	8011c40 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8011c3c:	2303      	movs	r3, #3
 8011c3e:	e007      	b.n	8011c50 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8011c40:	4b07      	ldr	r3, [pc, #28]	@ (8011c60 <HAL_PWREx_EnableOverDrive+0x98>)
 8011c42:	685b      	ldr	r3, [r3, #4]
 8011c44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011c48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8011c4c:	d1ee      	bne.n	8011c2c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8011c4e:	2300      	movs	r3, #0
}
 8011c50:	4618      	mov	r0, r3
 8011c52:	3708      	adds	r7, #8
 8011c54:	46bd      	mov	sp, r7
 8011c56:	bd80      	pop	{r7, pc}
 8011c58:	40023800 	.word	0x40023800
 8011c5c:	420e0040 	.word	0x420e0040
 8011c60:	40007000 	.word	0x40007000
 8011c64:	420e0044 	.word	0x420e0044

08011c68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	b084      	sub	sp, #16
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	6078      	str	r0, [r7, #4]
 8011c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d101      	bne.n	8011c7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011c78:	2301      	movs	r3, #1
 8011c7a:	e0cc      	b.n	8011e16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8011c7c:	4b68      	ldr	r3, [pc, #416]	@ (8011e20 <HAL_RCC_ClockConfig+0x1b8>)
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	f003 030f 	and.w	r3, r3, #15
 8011c84:	683a      	ldr	r2, [r7, #0]
 8011c86:	429a      	cmp	r2, r3
 8011c88:	d90c      	bls.n	8011ca4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011c8a:	4b65      	ldr	r3, [pc, #404]	@ (8011e20 <HAL_RCC_ClockConfig+0x1b8>)
 8011c8c:	683a      	ldr	r2, [r7, #0]
 8011c8e:	b2d2      	uxtb	r2, r2
 8011c90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011c92:	4b63      	ldr	r3, [pc, #396]	@ (8011e20 <HAL_RCC_ClockConfig+0x1b8>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	f003 030f 	and.w	r3, r3, #15
 8011c9a:	683a      	ldr	r2, [r7, #0]
 8011c9c:	429a      	cmp	r2, r3
 8011c9e:	d001      	beq.n	8011ca4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8011ca0:	2301      	movs	r3, #1
 8011ca2:	e0b8      	b.n	8011e16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	f003 0302 	and.w	r3, r3, #2
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d020      	beq.n	8011cf2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	f003 0304 	and.w	r3, r3, #4
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d005      	beq.n	8011cc8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8011cbc:	4b59      	ldr	r3, [pc, #356]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011cbe:	689b      	ldr	r3, [r3, #8]
 8011cc0:	4a58      	ldr	r2, [pc, #352]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011cc2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8011cc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	f003 0308 	and.w	r3, r3, #8
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d005      	beq.n	8011ce0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8011cd4:	4b53      	ldr	r3, [pc, #332]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011cd6:	689b      	ldr	r3, [r3, #8]
 8011cd8:	4a52      	ldr	r2, [pc, #328]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011cda:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8011cde:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011ce0:	4b50      	ldr	r3, [pc, #320]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011ce2:	689b      	ldr	r3, [r3, #8]
 8011ce4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	689b      	ldr	r3, [r3, #8]
 8011cec:	494d      	ldr	r1, [pc, #308]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011cee:	4313      	orrs	r3, r2
 8011cf0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	f003 0301 	and.w	r3, r3, #1
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d044      	beq.n	8011d88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	685b      	ldr	r3, [r3, #4]
 8011d02:	2b01      	cmp	r3, #1
 8011d04:	d107      	bne.n	8011d16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011d06:	4b47      	ldr	r3, [pc, #284]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d119      	bne.n	8011d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011d12:	2301      	movs	r3, #1
 8011d14:	e07f      	b.n	8011e16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	685b      	ldr	r3, [r3, #4]
 8011d1a:	2b02      	cmp	r3, #2
 8011d1c:	d003      	beq.n	8011d26 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011d22:	2b03      	cmp	r3, #3
 8011d24:	d107      	bne.n	8011d36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011d26:	4b3f      	ldr	r3, [pc, #252]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d109      	bne.n	8011d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011d32:	2301      	movs	r3, #1
 8011d34:	e06f      	b.n	8011e16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011d36:	4b3b      	ldr	r3, [pc, #236]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	f003 0302 	and.w	r3, r3, #2
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d101      	bne.n	8011d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011d42:	2301      	movs	r3, #1
 8011d44:	e067      	b.n	8011e16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8011d46:	4b37      	ldr	r3, [pc, #220]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011d48:	689b      	ldr	r3, [r3, #8]
 8011d4a:	f023 0203 	bic.w	r2, r3, #3
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	685b      	ldr	r3, [r3, #4]
 8011d52:	4934      	ldr	r1, [pc, #208]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011d54:	4313      	orrs	r3, r2
 8011d56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8011d58:	f7fd ff00 	bl	800fb5c <HAL_GetTick>
 8011d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011d5e:	e00a      	b.n	8011d76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011d60:	f7fd fefc 	bl	800fb5c <HAL_GetTick>
 8011d64:	4602      	mov	r2, r0
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	1ad3      	subs	r3, r2, r3
 8011d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011d6e:	4293      	cmp	r3, r2
 8011d70:	d901      	bls.n	8011d76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8011d72:	2303      	movs	r3, #3
 8011d74:	e04f      	b.n	8011e16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011d76:	4b2b      	ldr	r3, [pc, #172]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011d78:	689b      	ldr	r3, [r3, #8]
 8011d7a:	f003 020c 	and.w	r2, r3, #12
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	685b      	ldr	r3, [r3, #4]
 8011d82:	009b      	lsls	r3, r3, #2
 8011d84:	429a      	cmp	r2, r3
 8011d86:	d1eb      	bne.n	8011d60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8011d88:	4b25      	ldr	r3, [pc, #148]	@ (8011e20 <HAL_RCC_ClockConfig+0x1b8>)
 8011d8a:	681b      	ldr	r3, [r3, #0]
 8011d8c:	f003 030f 	and.w	r3, r3, #15
 8011d90:	683a      	ldr	r2, [r7, #0]
 8011d92:	429a      	cmp	r2, r3
 8011d94:	d20c      	bcs.n	8011db0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011d96:	4b22      	ldr	r3, [pc, #136]	@ (8011e20 <HAL_RCC_ClockConfig+0x1b8>)
 8011d98:	683a      	ldr	r2, [r7, #0]
 8011d9a:	b2d2      	uxtb	r2, r2
 8011d9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011d9e:	4b20      	ldr	r3, [pc, #128]	@ (8011e20 <HAL_RCC_ClockConfig+0x1b8>)
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	f003 030f 	and.w	r3, r3, #15
 8011da6:	683a      	ldr	r2, [r7, #0]
 8011da8:	429a      	cmp	r2, r3
 8011daa:	d001      	beq.n	8011db0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8011dac:	2301      	movs	r3, #1
 8011dae:	e032      	b.n	8011e16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	f003 0304 	and.w	r3, r3, #4
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d008      	beq.n	8011dce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011dbc:	4b19      	ldr	r3, [pc, #100]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011dbe:	689b      	ldr	r3, [r3, #8]
 8011dc0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	68db      	ldr	r3, [r3, #12]
 8011dc8:	4916      	ldr	r1, [pc, #88]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011dca:	4313      	orrs	r3, r2
 8011dcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	f003 0308 	and.w	r3, r3, #8
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d009      	beq.n	8011dee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8011dda:	4b12      	ldr	r3, [pc, #72]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011ddc:	689b      	ldr	r3, [r3, #8]
 8011dde:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	691b      	ldr	r3, [r3, #16]
 8011de6:	00db      	lsls	r3, r3, #3
 8011de8:	490e      	ldr	r1, [pc, #56]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011dea:	4313      	orrs	r3, r2
 8011dec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8011dee:	f000 f855 	bl	8011e9c <HAL_RCC_GetSysClockFreq>
 8011df2:	4602      	mov	r2, r0
 8011df4:	4b0b      	ldr	r3, [pc, #44]	@ (8011e24 <HAL_RCC_ClockConfig+0x1bc>)
 8011df6:	689b      	ldr	r3, [r3, #8]
 8011df8:	091b      	lsrs	r3, r3, #4
 8011dfa:	f003 030f 	and.w	r3, r3, #15
 8011dfe:	490a      	ldr	r1, [pc, #40]	@ (8011e28 <HAL_RCC_ClockConfig+0x1c0>)
 8011e00:	5ccb      	ldrb	r3, [r1, r3]
 8011e02:	fa22 f303 	lsr.w	r3, r2, r3
 8011e06:	4a09      	ldr	r2, [pc, #36]	@ (8011e2c <HAL_RCC_ClockConfig+0x1c4>)
 8011e08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8011e0a:	4b09      	ldr	r3, [pc, #36]	@ (8011e30 <HAL_RCC_ClockConfig+0x1c8>)
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	4618      	mov	r0, r3
 8011e10:	f7fd fe60 	bl	800fad4 <HAL_InitTick>

  return HAL_OK;
 8011e14:	2300      	movs	r3, #0
}
 8011e16:	4618      	mov	r0, r3
 8011e18:	3710      	adds	r7, #16
 8011e1a:	46bd      	mov	sp, r7
 8011e1c:	bd80      	pop	{r7, pc}
 8011e1e:	bf00      	nop
 8011e20:	40023c00 	.word	0x40023c00
 8011e24:	40023800 	.word	0x40023800
 8011e28:	08015224 	.word	0x08015224
 8011e2c:	200000c0 	.word	0x200000c0
 8011e30:	200000c4 	.word	0x200000c4

08011e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011e34:	b480      	push	{r7}
 8011e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011e38:	4b03      	ldr	r3, [pc, #12]	@ (8011e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
}
 8011e3c:	4618      	mov	r0, r3
 8011e3e:	46bd      	mov	sp, r7
 8011e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e44:	4770      	bx	lr
 8011e46:	bf00      	nop
 8011e48:	200000c0 	.word	0x200000c0

08011e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011e4c:	b580      	push	{r7, lr}
 8011e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8011e50:	f7ff fff0 	bl	8011e34 <HAL_RCC_GetHCLKFreq>
 8011e54:	4602      	mov	r2, r0
 8011e56:	4b05      	ldr	r3, [pc, #20]	@ (8011e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8011e58:	689b      	ldr	r3, [r3, #8]
 8011e5a:	0a9b      	lsrs	r3, r3, #10
 8011e5c:	f003 0307 	and.w	r3, r3, #7
 8011e60:	4903      	ldr	r1, [pc, #12]	@ (8011e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011e62:	5ccb      	ldrb	r3, [r1, r3]
 8011e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011e68:	4618      	mov	r0, r3
 8011e6a:	bd80      	pop	{r7, pc}
 8011e6c:	40023800 	.word	0x40023800
 8011e70:	08015234 	.word	0x08015234

08011e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8011e78:	f7ff ffdc 	bl	8011e34 <HAL_RCC_GetHCLKFreq>
 8011e7c:	4602      	mov	r2, r0
 8011e7e:	4b05      	ldr	r3, [pc, #20]	@ (8011e94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8011e80:	689b      	ldr	r3, [r3, #8]
 8011e82:	0b5b      	lsrs	r3, r3, #13
 8011e84:	f003 0307 	and.w	r3, r3, #7
 8011e88:	4903      	ldr	r1, [pc, #12]	@ (8011e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011e8a:	5ccb      	ldrb	r3, [r1, r3]
 8011e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011e90:	4618      	mov	r0, r3
 8011e92:	bd80      	pop	{r7, pc}
 8011e94:	40023800 	.word	0x40023800
 8011e98:	08015234 	.word	0x08015234

08011e9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011e9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011ea0:	b0a6      	sub	sp, #152	@ 0x98
 8011ea2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8011eaa:	2300      	movs	r3, #0
 8011eac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8011eb0:	2300      	movs	r3, #0
 8011eb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8011eb6:	2300      	movs	r3, #0
 8011eb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8011ebc:	2300      	movs	r3, #0
 8011ebe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8011ec2:	4bc8      	ldr	r3, [pc, #800]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8011ec4:	689b      	ldr	r3, [r3, #8]
 8011ec6:	f003 030c 	and.w	r3, r3, #12
 8011eca:	2b0c      	cmp	r3, #12
 8011ecc:	f200 817e 	bhi.w	80121cc <HAL_RCC_GetSysClockFreq+0x330>
 8011ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8011ed8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8011ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ed6:	bf00      	nop
 8011ed8:	08011f0d 	.word	0x08011f0d
 8011edc:	080121cd 	.word	0x080121cd
 8011ee0:	080121cd 	.word	0x080121cd
 8011ee4:	080121cd 	.word	0x080121cd
 8011ee8:	08011f15 	.word	0x08011f15
 8011eec:	080121cd 	.word	0x080121cd
 8011ef0:	080121cd 	.word	0x080121cd
 8011ef4:	080121cd 	.word	0x080121cd
 8011ef8:	08011f1d 	.word	0x08011f1d
 8011efc:	080121cd 	.word	0x080121cd
 8011f00:	080121cd 	.word	0x080121cd
 8011f04:	080121cd 	.word	0x080121cd
 8011f08:	08012087 	.word	0x08012087
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8011f0c:	4bb6      	ldr	r3, [pc, #728]	@ (80121e8 <HAL_RCC_GetSysClockFreq+0x34c>)
 8011f0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8011f12:	e15f      	b.n	80121d4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8011f14:	4bb5      	ldr	r3, [pc, #724]	@ (80121ec <HAL_RCC_GetSysClockFreq+0x350>)
 8011f16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8011f1a:	e15b      	b.n	80121d4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8011f1c:	4bb1      	ldr	r3, [pc, #708]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8011f1e:	685b      	ldr	r3, [r3, #4]
 8011f20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011f24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8011f28:	4bae      	ldr	r3, [pc, #696]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8011f2a:	685b      	ldr	r3, [r3, #4]
 8011f2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d031      	beq.n	8011f98 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011f34:	4bab      	ldr	r3, [pc, #684]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8011f36:	685b      	ldr	r3, [r3, #4]
 8011f38:	099b      	lsrs	r3, r3, #6
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011f3e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011f40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011f46:	663b      	str	r3, [r7, #96]	@ 0x60
 8011f48:	2300      	movs	r3, #0
 8011f4a:	667b      	str	r3, [r7, #100]	@ 0x64
 8011f4c:	4ba7      	ldr	r3, [pc, #668]	@ (80121ec <HAL_RCC_GetSysClockFreq+0x350>)
 8011f4e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8011f52:	462a      	mov	r2, r5
 8011f54:	fb03 f202 	mul.w	r2, r3, r2
 8011f58:	2300      	movs	r3, #0
 8011f5a:	4621      	mov	r1, r4
 8011f5c:	fb01 f303 	mul.w	r3, r1, r3
 8011f60:	4413      	add	r3, r2
 8011f62:	4aa2      	ldr	r2, [pc, #648]	@ (80121ec <HAL_RCC_GetSysClockFreq+0x350>)
 8011f64:	4621      	mov	r1, r4
 8011f66:	fba1 1202 	umull	r1, r2, r1, r2
 8011f6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8011f6c:	460a      	mov	r2, r1
 8011f6e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8011f70:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011f72:	4413      	add	r3, r2
 8011f74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011f76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011f7a:	2200      	movs	r2, #0
 8011f7c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f7e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8011f80:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8011f84:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8011f88:	f7fa fd7c 	bl	800ca84 <__aeabi_uldivmod>
 8011f8c:	4602      	mov	r2, r0
 8011f8e:	460b      	mov	r3, r1
 8011f90:	4613      	mov	r3, r2
 8011f92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011f96:	e064      	b.n	8012062 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011f98:	4b92      	ldr	r3, [pc, #584]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8011f9a:	685b      	ldr	r3, [r3, #4]
 8011f9c:	099b      	lsrs	r3, r3, #6
 8011f9e:	2200      	movs	r2, #0
 8011fa0:	653b      	str	r3, [r7, #80]	@ 0x50
 8011fa2:	657a      	str	r2, [r7, #84]	@ 0x54
 8011fa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011faa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011fac:	2300      	movs	r3, #0
 8011fae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011fb0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8011fb4:	4622      	mov	r2, r4
 8011fb6:	462b      	mov	r3, r5
 8011fb8:	f04f 0000 	mov.w	r0, #0
 8011fbc:	f04f 0100 	mov.w	r1, #0
 8011fc0:	0159      	lsls	r1, r3, #5
 8011fc2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8011fc6:	0150      	lsls	r0, r2, #5
 8011fc8:	4602      	mov	r2, r0
 8011fca:	460b      	mov	r3, r1
 8011fcc:	4621      	mov	r1, r4
 8011fce:	1a51      	subs	r1, r2, r1
 8011fd0:	6139      	str	r1, [r7, #16]
 8011fd2:	4629      	mov	r1, r5
 8011fd4:	eb63 0301 	sbc.w	r3, r3, r1
 8011fd8:	617b      	str	r3, [r7, #20]
 8011fda:	f04f 0200 	mov.w	r2, #0
 8011fde:	f04f 0300 	mov.w	r3, #0
 8011fe2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011fe6:	4659      	mov	r1, fp
 8011fe8:	018b      	lsls	r3, r1, #6
 8011fea:	4651      	mov	r1, sl
 8011fec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8011ff0:	4651      	mov	r1, sl
 8011ff2:	018a      	lsls	r2, r1, #6
 8011ff4:	4651      	mov	r1, sl
 8011ff6:	ebb2 0801 	subs.w	r8, r2, r1
 8011ffa:	4659      	mov	r1, fp
 8011ffc:	eb63 0901 	sbc.w	r9, r3, r1
 8012000:	f04f 0200 	mov.w	r2, #0
 8012004:	f04f 0300 	mov.w	r3, #0
 8012008:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801200c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8012010:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8012014:	4690      	mov	r8, r2
 8012016:	4699      	mov	r9, r3
 8012018:	4623      	mov	r3, r4
 801201a:	eb18 0303 	adds.w	r3, r8, r3
 801201e:	60bb      	str	r3, [r7, #8]
 8012020:	462b      	mov	r3, r5
 8012022:	eb49 0303 	adc.w	r3, r9, r3
 8012026:	60fb      	str	r3, [r7, #12]
 8012028:	f04f 0200 	mov.w	r2, #0
 801202c:	f04f 0300 	mov.w	r3, #0
 8012030:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8012034:	4629      	mov	r1, r5
 8012036:	028b      	lsls	r3, r1, #10
 8012038:	4621      	mov	r1, r4
 801203a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 801203e:	4621      	mov	r1, r4
 8012040:	028a      	lsls	r2, r1, #10
 8012042:	4610      	mov	r0, r2
 8012044:	4619      	mov	r1, r3
 8012046:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801204a:	2200      	movs	r2, #0
 801204c:	643b      	str	r3, [r7, #64]	@ 0x40
 801204e:	647a      	str	r2, [r7, #68]	@ 0x44
 8012050:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8012054:	f7fa fd16 	bl	800ca84 <__aeabi_uldivmod>
 8012058:	4602      	mov	r2, r0
 801205a:	460b      	mov	r3, r1
 801205c:	4613      	mov	r3, r2
 801205e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8012062:	4b60      	ldr	r3, [pc, #384]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8012064:	685b      	ldr	r3, [r3, #4]
 8012066:	0c1b      	lsrs	r3, r3, #16
 8012068:	f003 0303 	and.w	r3, r3, #3
 801206c:	3301      	adds	r3, #1
 801206e:	005b      	lsls	r3, r3, #1
 8012070:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8012074:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8012078:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801207c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012080:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8012084:	e0a6      	b.n	80121d4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012086:	4b57      	ldr	r3, [pc, #348]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8012088:	685b      	ldr	r3, [r3, #4]
 801208a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801208e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8012092:	4b54      	ldr	r3, [pc, #336]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 8012094:	685b      	ldr	r3, [r3, #4]
 8012096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801209a:	2b00      	cmp	r3, #0
 801209c:	d02a      	beq.n	80120f4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801209e:	4b51      	ldr	r3, [pc, #324]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 80120a0:	685b      	ldr	r3, [r3, #4]
 80120a2:	099b      	lsrs	r3, r3, #6
 80120a4:	2200      	movs	r2, #0
 80120a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80120a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80120aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80120ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80120b0:	2100      	movs	r1, #0
 80120b2:	4b4e      	ldr	r3, [pc, #312]	@ (80121ec <HAL_RCC_GetSysClockFreq+0x350>)
 80120b4:	fb03 f201 	mul.w	r2, r3, r1
 80120b8:	2300      	movs	r3, #0
 80120ba:	fb00 f303 	mul.w	r3, r0, r3
 80120be:	4413      	add	r3, r2
 80120c0:	4a4a      	ldr	r2, [pc, #296]	@ (80121ec <HAL_RCC_GetSysClockFreq+0x350>)
 80120c2:	fba0 1202 	umull	r1, r2, r0, r2
 80120c6:	677a      	str	r2, [r7, #116]	@ 0x74
 80120c8:	460a      	mov	r2, r1
 80120ca:	673a      	str	r2, [r7, #112]	@ 0x70
 80120cc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80120ce:	4413      	add	r3, r2
 80120d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80120d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80120d6:	2200      	movs	r2, #0
 80120d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80120da:	637a      	str	r2, [r7, #52]	@ 0x34
 80120dc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80120e0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80120e4:	f7fa fcce 	bl	800ca84 <__aeabi_uldivmod>
 80120e8:	4602      	mov	r2, r0
 80120ea:	460b      	mov	r3, r1
 80120ec:	4613      	mov	r3, r2
 80120ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80120f2:	e05b      	b.n	80121ac <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80120f4:	4b3b      	ldr	r3, [pc, #236]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 80120f6:	685b      	ldr	r3, [r3, #4]
 80120f8:	099b      	lsrs	r3, r3, #6
 80120fa:	2200      	movs	r2, #0
 80120fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80120fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8012100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012106:	623b      	str	r3, [r7, #32]
 8012108:	2300      	movs	r3, #0
 801210a:	627b      	str	r3, [r7, #36]	@ 0x24
 801210c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8012110:	4642      	mov	r2, r8
 8012112:	464b      	mov	r3, r9
 8012114:	f04f 0000 	mov.w	r0, #0
 8012118:	f04f 0100 	mov.w	r1, #0
 801211c:	0159      	lsls	r1, r3, #5
 801211e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8012122:	0150      	lsls	r0, r2, #5
 8012124:	4602      	mov	r2, r0
 8012126:	460b      	mov	r3, r1
 8012128:	4641      	mov	r1, r8
 801212a:	ebb2 0a01 	subs.w	sl, r2, r1
 801212e:	4649      	mov	r1, r9
 8012130:	eb63 0b01 	sbc.w	fp, r3, r1
 8012134:	f04f 0200 	mov.w	r2, #0
 8012138:	f04f 0300 	mov.w	r3, #0
 801213c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8012140:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8012144:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8012148:	ebb2 040a 	subs.w	r4, r2, sl
 801214c:	eb63 050b 	sbc.w	r5, r3, fp
 8012150:	f04f 0200 	mov.w	r2, #0
 8012154:	f04f 0300 	mov.w	r3, #0
 8012158:	00eb      	lsls	r3, r5, #3
 801215a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801215e:	00e2      	lsls	r2, r4, #3
 8012160:	4614      	mov	r4, r2
 8012162:	461d      	mov	r5, r3
 8012164:	4643      	mov	r3, r8
 8012166:	18e3      	adds	r3, r4, r3
 8012168:	603b      	str	r3, [r7, #0]
 801216a:	464b      	mov	r3, r9
 801216c:	eb45 0303 	adc.w	r3, r5, r3
 8012170:	607b      	str	r3, [r7, #4]
 8012172:	f04f 0200 	mov.w	r2, #0
 8012176:	f04f 0300 	mov.w	r3, #0
 801217a:	e9d7 4500 	ldrd	r4, r5, [r7]
 801217e:	4629      	mov	r1, r5
 8012180:	028b      	lsls	r3, r1, #10
 8012182:	4621      	mov	r1, r4
 8012184:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8012188:	4621      	mov	r1, r4
 801218a:	028a      	lsls	r2, r1, #10
 801218c:	4610      	mov	r0, r2
 801218e:	4619      	mov	r1, r3
 8012190:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012194:	2200      	movs	r2, #0
 8012196:	61bb      	str	r3, [r7, #24]
 8012198:	61fa      	str	r2, [r7, #28]
 801219a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801219e:	f7fa fc71 	bl	800ca84 <__aeabi_uldivmod>
 80121a2:	4602      	mov	r2, r0
 80121a4:	460b      	mov	r3, r1
 80121a6:	4613      	mov	r3, r2
 80121a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80121ac:	4b0d      	ldr	r3, [pc, #52]	@ (80121e4 <HAL_RCC_GetSysClockFreq+0x348>)
 80121ae:	685b      	ldr	r3, [r3, #4]
 80121b0:	0f1b      	lsrs	r3, r3, #28
 80121b2:	f003 0307 	and.w	r3, r3, #7
 80121b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80121ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80121be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80121c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80121c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80121ca:	e003      	b.n	80121d4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80121cc:	4b06      	ldr	r3, [pc, #24]	@ (80121e8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80121ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80121d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80121d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80121d8:	4618      	mov	r0, r3
 80121da:	3798      	adds	r7, #152	@ 0x98
 80121dc:	46bd      	mov	sp, r7
 80121de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80121e2:	bf00      	nop
 80121e4:	40023800 	.word	0x40023800
 80121e8:	00f42400 	.word	0x00f42400
 80121ec:	017d7840 	.word	0x017d7840

080121f0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	b086      	sub	sp, #24
 80121f4:	af00      	add	r7, sp, #0
 80121f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d101      	bne.n	8012202 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80121fe:	2301      	movs	r3, #1
 8012200:	e28d      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	f003 0301 	and.w	r3, r3, #1
 801220a:	2b00      	cmp	r3, #0
 801220c:	f000 8083 	beq.w	8012316 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8012210:	4b94      	ldr	r3, [pc, #592]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012212:	689b      	ldr	r3, [r3, #8]
 8012214:	f003 030c 	and.w	r3, r3, #12
 8012218:	2b04      	cmp	r3, #4
 801221a:	d019      	beq.n	8012250 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 801221c:	4b91      	ldr	r3, [pc, #580]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 801221e:	689b      	ldr	r3, [r3, #8]
 8012220:	f003 030c 	and.w	r3, r3, #12
        || \
 8012224:	2b08      	cmp	r3, #8
 8012226:	d106      	bne.n	8012236 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8012228:	4b8e      	ldr	r3, [pc, #568]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 801222a:	685b      	ldr	r3, [r3, #4]
 801222c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012230:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8012234:	d00c      	beq.n	8012250 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8012236:	4b8b      	ldr	r3, [pc, #556]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012238:	689b      	ldr	r3, [r3, #8]
 801223a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 801223e:	2b0c      	cmp	r3, #12
 8012240:	d112      	bne.n	8012268 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8012242:	4b88      	ldr	r3, [pc, #544]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012244:	685b      	ldr	r3, [r3, #4]
 8012246:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801224a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801224e:	d10b      	bne.n	8012268 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012250:	4b84      	ldr	r3, [pc, #528]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012258:	2b00      	cmp	r3, #0
 801225a:	d05b      	beq.n	8012314 <HAL_RCC_OscConfig+0x124>
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	685b      	ldr	r3, [r3, #4]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d157      	bne.n	8012314 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8012264:	2301      	movs	r3, #1
 8012266:	e25a      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	685b      	ldr	r3, [r3, #4]
 801226c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012270:	d106      	bne.n	8012280 <HAL_RCC_OscConfig+0x90>
 8012272:	4b7c      	ldr	r3, [pc, #496]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	4a7b      	ldr	r2, [pc, #492]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801227c:	6013      	str	r3, [r2, #0]
 801227e:	e01d      	b.n	80122bc <HAL_RCC_OscConfig+0xcc>
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	685b      	ldr	r3, [r3, #4]
 8012284:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8012288:	d10c      	bne.n	80122a4 <HAL_RCC_OscConfig+0xb4>
 801228a:	4b76      	ldr	r3, [pc, #472]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	4a75      	ldr	r2, [pc, #468]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8012294:	6013      	str	r3, [r2, #0]
 8012296:	4b73      	ldr	r3, [pc, #460]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012298:	681b      	ldr	r3, [r3, #0]
 801229a:	4a72      	ldr	r2, [pc, #456]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 801229c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80122a0:	6013      	str	r3, [r2, #0]
 80122a2:	e00b      	b.n	80122bc <HAL_RCC_OscConfig+0xcc>
 80122a4:	4b6f      	ldr	r3, [pc, #444]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	4a6e      	ldr	r2, [pc, #440]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80122aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80122ae:	6013      	str	r3, [r2, #0]
 80122b0:	4b6c      	ldr	r3, [pc, #432]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	4a6b      	ldr	r2, [pc, #428]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80122b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80122ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	685b      	ldr	r3, [r3, #4]
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d013      	beq.n	80122ec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80122c4:	f7fd fc4a 	bl	800fb5c <HAL_GetTick>
 80122c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80122ca:	e008      	b.n	80122de <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80122cc:	f7fd fc46 	bl	800fb5c <HAL_GetTick>
 80122d0:	4602      	mov	r2, r0
 80122d2:	693b      	ldr	r3, [r7, #16]
 80122d4:	1ad3      	subs	r3, r2, r3
 80122d6:	2b64      	cmp	r3, #100	@ 0x64
 80122d8:	d901      	bls.n	80122de <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80122da:	2303      	movs	r3, #3
 80122dc:	e21f      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80122de:	4b61      	ldr	r3, [pc, #388]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d0f0      	beq.n	80122cc <HAL_RCC_OscConfig+0xdc>
 80122ea:	e014      	b.n	8012316 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80122ec:	f7fd fc36 	bl	800fb5c <HAL_GetTick>
 80122f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80122f2:	e008      	b.n	8012306 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80122f4:	f7fd fc32 	bl	800fb5c <HAL_GetTick>
 80122f8:	4602      	mov	r2, r0
 80122fa:	693b      	ldr	r3, [r7, #16]
 80122fc:	1ad3      	subs	r3, r2, r3
 80122fe:	2b64      	cmp	r3, #100	@ 0x64
 8012300:	d901      	bls.n	8012306 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8012302:	2303      	movs	r3, #3
 8012304:	e20b      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8012306:	4b57      	ldr	r3, [pc, #348]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801230e:	2b00      	cmp	r3, #0
 8012310:	d1f0      	bne.n	80122f4 <HAL_RCC_OscConfig+0x104>
 8012312:	e000      	b.n	8012316 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681b      	ldr	r3, [r3, #0]
 801231a:	f003 0302 	and.w	r3, r3, #2
 801231e:	2b00      	cmp	r3, #0
 8012320:	d06f      	beq.n	8012402 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8012322:	4b50      	ldr	r3, [pc, #320]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012324:	689b      	ldr	r3, [r3, #8]
 8012326:	f003 030c 	and.w	r3, r3, #12
 801232a:	2b00      	cmp	r3, #0
 801232c:	d017      	beq.n	801235e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 801232e:	4b4d      	ldr	r3, [pc, #308]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012330:	689b      	ldr	r3, [r3, #8]
 8012332:	f003 030c 	and.w	r3, r3, #12
        || \
 8012336:	2b08      	cmp	r3, #8
 8012338:	d105      	bne.n	8012346 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 801233a:	4b4a      	ldr	r3, [pc, #296]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 801233c:	685b      	ldr	r3, [r3, #4]
 801233e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012342:	2b00      	cmp	r3, #0
 8012344:	d00b      	beq.n	801235e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8012346:	4b47      	ldr	r3, [pc, #284]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012348:	689b      	ldr	r3, [r3, #8]
 801234a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 801234e:	2b0c      	cmp	r3, #12
 8012350:	d11c      	bne.n	801238c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8012352:	4b44      	ldr	r3, [pc, #272]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012354:	685b      	ldr	r3, [r3, #4]
 8012356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801235a:	2b00      	cmp	r3, #0
 801235c:	d116      	bne.n	801238c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801235e:	4b41      	ldr	r3, [pc, #260]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	f003 0302 	and.w	r3, r3, #2
 8012366:	2b00      	cmp	r3, #0
 8012368:	d005      	beq.n	8012376 <HAL_RCC_OscConfig+0x186>
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	68db      	ldr	r3, [r3, #12]
 801236e:	2b01      	cmp	r3, #1
 8012370:	d001      	beq.n	8012376 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8012372:	2301      	movs	r3, #1
 8012374:	e1d3      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012376:	4b3b      	ldr	r3, [pc, #236]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012378:	681b      	ldr	r3, [r3, #0]
 801237a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	691b      	ldr	r3, [r3, #16]
 8012382:	00db      	lsls	r3, r3, #3
 8012384:	4937      	ldr	r1, [pc, #220]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012386:	4313      	orrs	r3, r2
 8012388:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801238a:	e03a      	b.n	8012402 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	68db      	ldr	r3, [r3, #12]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d020      	beq.n	80123d6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8012394:	4b34      	ldr	r3, [pc, #208]	@ (8012468 <HAL_RCC_OscConfig+0x278>)
 8012396:	2201      	movs	r2, #1
 8012398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801239a:	f7fd fbdf 	bl	800fb5c <HAL_GetTick>
 801239e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80123a0:	e008      	b.n	80123b4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80123a2:	f7fd fbdb 	bl	800fb5c <HAL_GetTick>
 80123a6:	4602      	mov	r2, r0
 80123a8:	693b      	ldr	r3, [r7, #16]
 80123aa:	1ad3      	subs	r3, r2, r3
 80123ac:	2b02      	cmp	r3, #2
 80123ae:	d901      	bls.n	80123b4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80123b0:	2303      	movs	r3, #3
 80123b2:	e1b4      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80123b4:	4b2b      	ldr	r3, [pc, #172]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80123b6:	681b      	ldr	r3, [r3, #0]
 80123b8:	f003 0302 	and.w	r3, r3, #2
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d0f0      	beq.n	80123a2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80123c0:	4b28      	ldr	r3, [pc, #160]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	691b      	ldr	r3, [r3, #16]
 80123cc:	00db      	lsls	r3, r3, #3
 80123ce:	4925      	ldr	r1, [pc, #148]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80123d0:	4313      	orrs	r3, r2
 80123d2:	600b      	str	r3, [r1, #0]
 80123d4:	e015      	b.n	8012402 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80123d6:	4b24      	ldr	r3, [pc, #144]	@ (8012468 <HAL_RCC_OscConfig+0x278>)
 80123d8:	2200      	movs	r2, #0
 80123da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80123dc:	f7fd fbbe 	bl	800fb5c <HAL_GetTick>
 80123e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80123e2:	e008      	b.n	80123f6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80123e4:	f7fd fbba 	bl	800fb5c <HAL_GetTick>
 80123e8:	4602      	mov	r2, r0
 80123ea:	693b      	ldr	r3, [r7, #16]
 80123ec:	1ad3      	subs	r3, r2, r3
 80123ee:	2b02      	cmp	r3, #2
 80123f0:	d901      	bls.n	80123f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80123f2:	2303      	movs	r3, #3
 80123f4:	e193      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80123f6:	4b1b      	ldr	r3, [pc, #108]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	f003 0302 	and.w	r3, r3, #2
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d1f0      	bne.n	80123e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	f003 0308 	and.w	r3, r3, #8
 801240a:	2b00      	cmp	r3, #0
 801240c:	d036      	beq.n	801247c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	695b      	ldr	r3, [r3, #20]
 8012412:	2b00      	cmp	r3, #0
 8012414:	d016      	beq.n	8012444 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8012416:	4b15      	ldr	r3, [pc, #84]	@ (801246c <HAL_RCC_OscConfig+0x27c>)
 8012418:	2201      	movs	r2, #1
 801241a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801241c:	f7fd fb9e 	bl	800fb5c <HAL_GetTick>
 8012420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8012422:	e008      	b.n	8012436 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012424:	f7fd fb9a 	bl	800fb5c <HAL_GetTick>
 8012428:	4602      	mov	r2, r0
 801242a:	693b      	ldr	r3, [r7, #16]
 801242c:	1ad3      	subs	r3, r2, r3
 801242e:	2b02      	cmp	r3, #2
 8012430:	d901      	bls.n	8012436 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8012432:	2303      	movs	r3, #3
 8012434:	e173      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8012436:	4b0b      	ldr	r3, [pc, #44]	@ (8012464 <HAL_RCC_OscConfig+0x274>)
 8012438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801243a:	f003 0302 	and.w	r3, r3, #2
 801243e:	2b00      	cmp	r3, #0
 8012440:	d0f0      	beq.n	8012424 <HAL_RCC_OscConfig+0x234>
 8012442:	e01b      	b.n	801247c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8012444:	4b09      	ldr	r3, [pc, #36]	@ (801246c <HAL_RCC_OscConfig+0x27c>)
 8012446:	2200      	movs	r2, #0
 8012448:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801244a:	f7fd fb87 	bl	800fb5c <HAL_GetTick>
 801244e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012450:	e00e      	b.n	8012470 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012452:	f7fd fb83 	bl	800fb5c <HAL_GetTick>
 8012456:	4602      	mov	r2, r0
 8012458:	693b      	ldr	r3, [r7, #16]
 801245a:	1ad3      	subs	r3, r2, r3
 801245c:	2b02      	cmp	r3, #2
 801245e:	d907      	bls.n	8012470 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8012460:	2303      	movs	r3, #3
 8012462:	e15c      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
 8012464:	40023800 	.word	0x40023800
 8012468:	42470000 	.word	0x42470000
 801246c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012470:	4b8a      	ldr	r3, [pc, #552]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012474:	f003 0302 	and.w	r3, r3, #2
 8012478:	2b00      	cmp	r3, #0
 801247a:	d1ea      	bne.n	8012452 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801247c:	687b      	ldr	r3, [r7, #4]
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	f003 0304 	and.w	r3, r3, #4
 8012484:	2b00      	cmp	r3, #0
 8012486:	f000 8097 	beq.w	80125b8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 801248a:	2300      	movs	r3, #0
 801248c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801248e:	4b83      	ldr	r3, [pc, #524]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8012496:	2b00      	cmp	r3, #0
 8012498:	d10f      	bne.n	80124ba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801249a:	2300      	movs	r3, #0
 801249c:	60bb      	str	r3, [r7, #8]
 801249e:	4b7f      	ldr	r3, [pc, #508]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 80124a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80124a2:	4a7e      	ldr	r2, [pc, #504]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 80124a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80124a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80124aa:	4b7c      	ldr	r3, [pc, #496]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 80124ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80124ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80124b2:	60bb      	str	r3, [r7, #8]
 80124b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80124b6:	2301      	movs	r3, #1
 80124b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80124ba:	4b79      	ldr	r3, [pc, #484]	@ (80126a0 <HAL_RCC_OscConfig+0x4b0>)
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d118      	bne.n	80124f8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80124c6:	4b76      	ldr	r3, [pc, #472]	@ (80126a0 <HAL_RCC_OscConfig+0x4b0>)
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	4a75      	ldr	r2, [pc, #468]	@ (80126a0 <HAL_RCC_OscConfig+0x4b0>)
 80124cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80124d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80124d2:	f7fd fb43 	bl	800fb5c <HAL_GetTick>
 80124d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80124d8:	e008      	b.n	80124ec <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80124da:	f7fd fb3f 	bl	800fb5c <HAL_GetTick>
 80124de:	4602      	mov	r2, r0
 80124e0:	693b      	ldr	r3, [r7, #16]
 80124e2:	1ad3      	subs	r3, r2, r3
 80124e4:	2b02      	cmp	r3, #2
 80124e6:	d901      	bls.n	80124ec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80124e8:	2303      	movs	r3, #3
 80124ea:	e118      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80124ec:	4b6c      	ldr	r3, [pc, #432]	@ (80126a0 <HAL_RCC_OscConfig+0x4b0>)
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d0f0      	beq.n	80124da <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	689b      	ldr	r3, [r3, #8]
 80124fc:	2b01      	cmp	r3, #1
 80124fe:	d106      	bne.n	801250e <HAL_RCC_OscConfig+0x31e>
 8012500:	4b66      	ldr	r3, [pc, #408]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012504:	4a65      	ldr	r2, [pc, #404]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012506:	f043 0301 	orr.w	r3, r3, #1
 801250a:	6713      	str	r3, [r2, #112]	@ 0x70
 801250c:	e01c      	b.n	8012548 <HAL_RCC_OscConfig+0x358>
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	689b      	ldr	r3, [r3, #8]
 8012512:	2b05      	cmp	r3, #5
 8012514:	d10c      	bne.n	8012530 <HAL_RCC_OscConfig+0x340>
 8012516:	4b61      	ldr	r3, [pc, #388]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801251a:	4a60      	ldr	r2, [pc, #384]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 801251c:	f043 0304 	orr.w	r3, r3, #4
 8012520:	6713      	str	r3, [r2, #112]	@ 0x70
 8012522:	4b5e      	ldr	r3, [pc, #376]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012526:	4a5d      	ldr	r2, [pc, #372]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012528:	f043 0301 	orr.w	r3, r3, #1
 801252c:	6713      	str	r3, [r2, #112]	@ 0x70
 801252e:	e00b      	b.n	8012548 <HAL_RCC_OscConfig+0x358>
 8012530:	4b5a      	ldr	r3, [pc, #360]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012534:	4a59      	ldr	r2, [pc, #356]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012536:	f023 0301 	bic.w	r3, r3, #1
 801253a:	6713      	str	r3, [r2, #112]	@ 0x70
 801253c:	4b57      	ldr	r3, [pc, #348]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 801253e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012540:	4a56      	ldr	r2, [pc, #344]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012542:	f023 0304 	bic.w	r3, r3, #4
 8012546:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	689b      	ldr	r3, [r3, #8]
 801254c:	2b00      	cmp	r3, #0
 801254e:	d015      	beq.n	801257c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012550:	f7fd fb04 	bl	800fb5c <HAL_GetTick>
 8012554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012556:	e00a      	b.n	801256e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012558:	f7fd fb00 	bl	800fb5c <HAL_GetTick>
 801255c:	4602      	mov	r2, r0
 801255e:	693b      	ldr	r3, [r7, #16]
 8012560:	1ad3      	subs	r3, r2, r3
 8012562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012566:	4293      	cmp	r3, r2
 8012568:	d901      	bls.n	801256e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 801256a:	2303      	movs	r3, #3
 801256c:	e0d7      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801256e:	4b4b      	ldr	r3, [pc, #300]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012572:	f003 0302 	and.w	r3, r3, #2
 8012576:	2b00      	cmp	r3, #0
 8012578:	d0ee      	beq.n	8012558 <HAL_RCC_OscConfig+0x368>
 801257a:	e014      	b.n	80125a6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801257c:	f7fd faee 	bl	800fb5c <HAL_GetTick>
 8012580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8012582:	e00a      	b.n	801259a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012584:	f7fd faea 	bl	800fb5c <HAL_GetTick>
 8012588:	4602      	mov	r2, r0
 801258a:	693b      	ldr	r3, [r7, #16]
 801258c:	1ad3      	subs	r3, r2, r3
 801258e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012592:	4293      	cmp	r3, r2
 8012594:	d901      	bls.n	801259a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8012596:	2303      	movs	r3, #3
 8012598:	e0c1      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801259a:	4b40      	ldr	r3, [pc, #256]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 801259c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801259e:	f003 0302 	and.w	r3, r3, #2
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d1ee      	bne.n	8012584 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80125a6:	7dfb      	ldrb	r3, [r7, #23]
 80125a8:	2b01      	cmp	r3, #1
 80125aa:	d105      	bne.n	80125b8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80125ac:	4b3b      	ldr	r3, [pc, #236]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 80125ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80125b0:	4a3a      	ldr	r2, [pc, #232]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 80125b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80125b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	699b      	ldr	r3, [r3, #24]
 80125bc:	2b00      	cmp	r3, #0
 80125be:	f000 80ad 	beq.w	801271c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80125c2:	4b36      	ldr	r3, [pc, #216]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 80125c4:	689b      	ldr	r3, [r3, #8]
 80125c6:	f003 030c 	and.w	r3, r3, #12
 80125ca:	2b08      	cmp	r3, #8
 80125cc:	d060      	beq.n	8012690 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	699b      	ldr	r3, [r3, #24]
 80125d2:	2b02      	cmp	r3, #2
 80125d4:	d145      	bne.n	8012662 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80125d6:	4b33      	ldr	r3, [pc, #204]	@ (80126a4 <HAL_RCC_OscConfig+0x4b4>)
 80125d8:	2200      	movs	r2, #0
 80125da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80125dc:	f7fd fabe 	bl	800fb5c <HAL_GetTick>
 80125e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80125e2:	e008      	b.n	80125f6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80125e4:	f7fd faba 	bl	800fb5c <HAL_GetTick>
 80125e8:	4602      	mov	r2, r0
 80125ea:	693b      	ldr	r3, [r7, #16]
 80125ec:	1ad3      	subs	r3, r2, r3
 80125ee:	2b02      	cmp	r3, #2
 80125f0:	d901      	bls.n	80125f6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80125f2:	2303      	movs	r3, #3
 80125f4:	e093      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80125f6:	4b29      	ldr	r3, [pc, #164]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d1f0      	bne.n	80125e4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	69da      	ldr	r2, [r3, #28]
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	6a1b      	ldr	r3, [r3, #32]
 801260a:	431a      	orrs	r2, r3
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012610:	019b      	lsls	r3, r3, #6
 8012612:	431a      	orrs	r2, r3
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012618:	085b      	lsrs	r3, r3, #1
 801261a:	3b01      	subs	r3, #1
 801261c:	041b      	lsls	r3, r3, #16
 801261e:	431a      	orrs	r2, r3
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012624:	061b      	lsls	r3, r3, #24
 8012626:	431a      	orrs	r2, r3
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801262c:	071b      	lsls	r3, r3, #28
 801262e:	491b      	ldr	r1, [pc, #108]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012630:	4313      	orrs	r3, r2
 8012632:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8012634:	4b1b      	ldr	r3, [pc, #108]	@ (80126a4 <HAL_RCC_OscConfig+0x4b4>)
 8012636:	2201      	movs	r2, #1
 8012638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801263a:	f7fd fa8f 	bl	800fb5c <HAL_GetTick>
 801263e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012640:	e008      	b.n	8012654 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012642:	f7fd fa8b 	bl	800fb5c <HAL_GetTick>
 8012646:	4602      	mov	r2, r0
 8012648:	693b      	ldr	r3, [r7, #16]
 801264a:	1ad3      	subs	r3, r2, r3
 801264c:	2b02      	cmp	r3, #2
 801264e:	d901      	bls.n	8012654 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8012650:	2303      	movs	r3, #3
 8012652:	e064      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012654:	4b11      	ldr	r3, [pc, #68]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801265c:	2b00      	cmp	r3, #0
 801265e:	d0f0      	beq.n	8012642 <HAL_RCC_OscConfig+0x452>
 8012660:	e05c      	b.n	801271c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012662:	4b10      	ldr	r3, [pc, #64]	@ (80126a4 <HAL_RCC_OscConfig+0x4b4>)
 8012664:	2200      	movs	r2, #0
 8012666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012668:	f7fd fa78 	bl	800fb5c <HAL_GetTick>
 801266c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801266e:	e008      	b.n	8012682 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012670:	f7fd fa74 	bl	800fb5c <HAL_GetTick>
 8012674:	4602      	mov	r2, r0
 8012676:	693b      	ldr	r3, [r7, #16]
 8012678:	1ad3      	subs	r3, r2, r3
 801267a:	2b02      	cmp	r3, #2
 801267c:	d901      	bls.n	8012682 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 801267e:	2303      	movs	r3, #3
 8012680:	e04d      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012682:	4b06      	ldr	r3, [pc, #24]	@ (801269c <HAL_RCC_OscConfig+0x4ac>)
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801268a:	2b00      	cmp	r3, #0
 801268c:	d1f0      	bne.n	8012670 <HAL_RCC_OscConfig+0x480>
 801268e:	e045      	b.n	801271c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	699b      	ldr	r3, [r3, #24]
 8012694:	2b01      	cmp	r3, #1
 8012696:	d107      	bne.n	80126a8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8012698:	2301      	movs	r3, #1
 801269a:	e040      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
 801269c:	40023800 	.word	0x40023800
 80126a0:	40007000 	.word	0x40007000
 80126a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80126a8:	4b1f      	ldr	r3, [pc, #124]	@ (8012728 <HAL_RCC_OscConfig+0x538>)
 80126aa:	685b      	ldr	r3, [r3, #4]
 80126ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	699b      	ldr	r3, [r3, #24]
 80126b2:	2b01      	cmp	r3, #1
 80126b4:	d030      	beq.n	8012718 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80126b6:	68fb      	ldr	r3, [r7, #12]
 80126b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80126c0:	429a      	cmp	r2, r3
 80126c2:	d129      	bne.n	8012718 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80126ce:	429a      	cmp	r2, r3
 80126d0:	d122      	bne.n	8012718 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80126d2:	68fa      	ldr	r2, [r7, #12]
 80126d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80126d8:	4013      	ands	r3, r2
 80126da:	687a      	ldr	r2, [r7, #4]
 80126dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80126de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80126e0:	4293      	cmp	r3, r2
 80126e2:	d119      	bne.n	8012718 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80126e4:	68fb      	ldr	r3, [r7, #12]
 80126e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80126ee:	085b      	lsrs	r3, r3, #1
 80126f0:	3b01      	subs	r3, #1
 80126f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80126f4:	429a      	cmp	r2, r3
 80126f6:	d10f      	bne.n	8012718 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012702:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8012704:	429a      	cmp	r2, r3
 8012706:	d107      	bne.n	8012718 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8012708:	68fb      	ldr	r3, [r7, #12]
 801270a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012712:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8012714:	429a      	cmp	r2, r3
 8012716:	d001      	beq.n	801271c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8012718:	2301      	movs	r3, #1
 801271a:	e000      	b.n	801271e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 801271c:	2300      	movs	r3, #0
}
 801271e:	4618      	mov	r0, r3
 8012720:	3718      	adds	r7, #24
 8012722:	46bd      	mov	sp, r7
 8012724:	bd80      	pop	{r7, pc}
 8012726:	bf00      	nop
 8012728:	40023800 	.word	0x40023800

0801272c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b082      	sub	sp, #8
 8012730:	af00      	add	r7, sp, #0
 8012732:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	2b00      	cmp	r3, #0
 8012738:	d101      	bne.n	801273e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801273a:	2301      	movs	r3, #1
 801273c:	e07b      	b.n	8012836 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012742:	2b00      	cmp	r3, #0
 8012744:	d108      	bne.n	8012758 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	685b      	ldr	r3, [r3, #4]
 801274a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801274e:	d009      	beq.n	8012764 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	2200      	movs	r2, #0
 8012754:	61da      	str	r2, [r3, #28]
 8012756:	e005      	b.n	8012764 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	2200      	movs	r2, #0
 801275c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	2200      	movs	r2, #0
 8012762:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	2200      	movs	r2, #0
 8012768:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8012770:	b2db      	uxtb	r3, r3
 8012772:	2b00      	cmp	r3, #0
 8012774:	d106      	bne.n	8012784 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	2200      	movs	r2, #0
 801277a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801277e:	6878      	ldr	r0, [r7, #4]
 8012780:	f7fc ffa6 	bl	800f6d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	2202      	movs	r2, #2
 8012788:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	681a      	ldr	r2, [r3, #0]
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801279a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	685b      	ldr	r3, [r3, #4]
 80127a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	689b      	ldr	r3, [r3, #8]
 80127a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80127ac:	431a      	orrs	r2, r3
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	68db      	ldr	r3, [r3, #12]
 80127b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80127b6:	431a      	orrs	r2, r3
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	691b      	ldr	r3, [r3, #16]
 80127bc:	f003 0302 	and.w	r3, r3, #2
 80127c0:	431a      	orrs	r2, r3
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	695b      	ldr	r3, [r3, #20]
 80127c6:	f003 0301 	and.w	r3, r3, #1
 80127ca:	431a      	orrs	r2, r3
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	699b      	ldr	r3, [r3, #24]
 80127d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80127d4:	431a      	orrs	r2, r3
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	69db      	ldr	r3, [r3, #28]
 80127da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80127de:	431a      	orrs	r2, r3
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	6a1b      	ldr	r3, [r3, #32]
 80127e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80127e8:	ea42 0103 	orr.w	r1, r2, r3
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	430a      	orrs	r2, r1
 80127fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	699b      	ldr	r3, [r3, #24]
 8012800:	0c1b      	lsrs	r3, r3, #16
 8012802:	f003 0104 	and.w	r1, r3, #4
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801280a:	f003 0210 	and.w	r2, r3, #16
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	430a      	orrs	r2, r1
 8012814:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	69da      	ldr	r2, [r3, #28]
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8012824:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	2200      	movs	r2, #0
 801282a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	2201      	movs	r2, #1
 8012830:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8012834:	2300      	movs	r3, #0
}
 8012836:	4618      	mov	r0, r3
 8012838:	3708      	adds	r7, #8
 801283a:	46bd      	mov	sp, r7
 801283c:	bd80      	pop	{r7, pc}

0801283e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801283e:	b580      	push	{r7, lr}
 8012840:	b082      	sub	sp, #8
 8012842:	af00      	add	r7, sp, #0
 8012844:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012846:	687b      	ldr	r3, [r7, #4]
 8012848:	2b00      	cmp	r3, #0
 801284a:	d101      	bne.n	8012850 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801284c:	2301      	movs	r3, #1
 801284e:	e041      	b.n	80128d4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012856:	b2db      	uxtb	r3, r3
 8012858:	2b00      	cmp	r3, #0
 801285a:	d106      	bne.n	801286a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	2200      	movs	r2, #0
 8012860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012864:	6878      	ldr	r0, [r7, #4]
 8012866:	f7fc ffab 	bl	800f7c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	2202      	movs	r2, #2
 801286e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	681a      	ldr	r2, [r3, #0]
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	3304      	adds	r3, #4
 801287a:	4619      	mov	r1, r3
 801287c:	4610      	mov	r0, r2
 801287e:	f000 faab 	bl	8012dd8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	2201      	movs	r2, #1
 8012886:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	2201      	movs	r2, #1
 801288e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	2201      	movs	r2, #1
 8012896:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	2201      	movs	r2, #1
 801289e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	2201      	movs	r2, #1
 80128a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	2201      	movs	r2, #1
 80128ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	2201      	movs	r2, #1
 80128b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	2201      	movs	r2, #1
 80128be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	2201      	movs	r2, #1
 80128c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	2201      	movs	r2, #1
 80128ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80128d2:	2300      	movs	r3, #0
}
 80128d4:	4618      	mov	r0, r3
 80128d6:	3708      	adds	r7, #8
 80128d8:	46bd      	mov	sp, r7
 80128da:	bd80      	pop	{r7, pc}

080128dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80128dc:	b480      	push	{r7}
 80128de:	b085      	sub	sp, #20
 80128e0:	af00      	add	r7, sp, #0
 80128e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80128ea:	b2db      	uxtb	r3, r3
 80128ec:	2b01      	cmp	r3, #1
 80128ee:	d001      	beq.n	80128f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80128f0:	2301      	movs	r3, #1
 80128f2:	e04e      	b.n	8012992 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2202      	movs	r2, #2
 80128f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	681b      	ldr	r3, [r3, #0]
 8012900:	68da      	ldr	r2, [r3, #12]
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	f042 0201 	orr.w	r2, r2, #1
 801290a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	681b      	ldr	r3, [r3, #0]
 8012910:	4a23      	ldr	r2, [pc, #140]	@ (80129a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8012912:	4293      	cmp	r3, r2
 8012914:	d022      	beq.n	801295c <HAL_TIM_Base_Start_IT+0x80>
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801291e:	d01d      	beq.n	801295c <HAL_TIM_Base_Start_IT+0x80>
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	4a1f      	ldr	r2, [pc, #124]	@ (80129a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8012926:	4293      	cmp	r3, r2
 8012928:	d018      	beq.n	801295c <HAL_TIM_Base_Start_IT+0x80>
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	681b      	ldr	r3, [r3, #0]
 801292e:	4a1e      	ldr	r2, [pc, #120]	@ (80129a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8012930:	4293      	cmp	r3, r2
 8012932:	d013      	beq.n	801295c <HAL_TIM_Base_Start_IT+0x80>
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	4a1c      	ldr	r2, [pc, #112]	@ (80129ac <HAL_TIM_Base_Start_IT+0xd0>)
 801293a:	4293      	cmp	r3, r2
 801293c:	d00e      	beq.n	801295c <HAL_TIM_Base_Start_IT+0x80>
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	681b      	ldr	r3, [r3, #0]
 8012942:	4a1b      	ldr	r2, [pc, #108]	@ (80129b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8012944:	4293      	cmp	r3, r2
 8012946:	d009      	beq.n	801295c <HAL_TIM_Base_Start_IT+0x80>
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	681b      	ldr	r3, [r3, #0]
 801294c:	4a19      	ldr	r2, [pc, #100]	@ (80129b4 <HAL_TIM_Base_Start_IT+0xd8>)
 801294e:	4293      	cmp	r3, r2
 8012950:	d004      	beq.n	801295c <HAL_TIM_Base_Start_IT+0x80>
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	4a18      	ldr	r2, [pc, #96]	@ (80129b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8012958:	4293      	cmp	r3, r2
 801295a:	d111      	bne.n	8012980 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801295c:	687b      	ldr	r3, [r7, #4]
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	689b      	ldr	r3, [r3, #8]
 8012962:	f003 0307 	and.w	r3, r3, #7
 8012966:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	2b06      	cmp	r3, #6
 801296c:	d010      	beq.n	8012990 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 801296e:	687b      	ldr	r3, [r7, #4]
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	681a      	ldr	r2, [r3, #0]
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	681b      	ldr	r3, [r3, #0]
 8012978:	f042 0201 	orr.w	r2, r2, #1
 801297c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801297e:	e007      	b.n	8012990 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	681b      	ldr	r3, [r3, #0]
 8012984:	681a      	ldr	r2, [r3, #0]
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	f042 0201 	orr.w	r2, r2, #1
 801298e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012990:	2300      	movs	r3, #0
}
 8012992:	4618      	mov	r0, r3
 8012994:	3714      	adds	r7, #20
 8012996:	46bd      	mov	sp, r7
 8012998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801299c:	4770      	bx	lr
 801299e:	bf00      	nop
 80129a0:	40010000 	.word	0x40010000
 80129a4:	40000400 	.word	0x40000400
 80129a8:	40000800 	.word	0x40000800
 80129ac:	40000c00 	.word	0x40000c00
 80129b0:	40010400 	.word	0x40010400
 80129b4:	40014000 	.word	0x40014000
 80129b8:	40001800 	.word	0x40001800

080129bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80129bc:	b480      	push	{r7}
 80129be:	b083      	sub	sp, #12
 80129c0:	af00      	add	r7, sp, #0
 80129c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	68da      	ldr	r2, [r3, #12]
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	f022 0201 	bic.w	r2, r2, #1
 80129d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	6a1a      	ldr	r2, [r3, #32]
 80129da:	f241 1311 	movw	r3, #4369	@ 0x1111
 80129de:	4013      	ands	r3, r2
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d10f      	bne.n	8012a04 <HAL_TIM_Base_Stop_IT+0x48>
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	6a1a      	ldr	r2, [r3, #32]
 80129ea:	f240 4344 	movw	r3, #1092	@ 0x444
 80129ee:	4013      	ands	r3, r2
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d107      	bne.n	8012a04 <HAL_TIM_Base_Stop_IT+0x48>
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	681a      	ldr	r2, [r3, #0]
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	681b      	ldr	r3, [r3, #0]
 80129fe:	f022 0201 	bic.w	r2, r2, #1
 8012a02:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	2201      	movs	r2, #1
 8012a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8012a0c:	2300      	movs	r3, #0
}
 8012a0e:	4618      	mov	r0, r3
 8012a10:	370c      	adds	r7, #12
 8012a12:	46bd      	mov	sp, r7
 8012a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a18:	4770      	bx	lr

08012a1a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012a1a:	b580      	push	{r7, lr}
 8012a1c:	b084      	sub	sp, #16
 8012a1e:	af00      	add	r7, sp, #0
 8012a20:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	681b      	ldr	r3, [r3, #0]
 8012a26:	68db      	ldr	r3, [r3, #12]
 8012a28:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	681b      	ldr	r3, [r3, #0]
 8012a2e:	691b      	ldr	r3, [r3, #16]
 8012a30:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8012a32:	68bb      	ldr	r3, [r7, #8]
 8012a34:	f003 0302 	and.w	r3, r3, #2
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d020      	beq.n	8012a7e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	f003 0302 	and.w	r3, r3, #2
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d01b      	beq.n	8012a7e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	f06f 0202 	mvn.w	r2, #2
 8012a4e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	2201      	movs	r2, #1
 8012a54:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	699b      	ldr	r3, [r3, #24]
 8012a5c:	f003 0303 	and.w	r3, r3, #3
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d003      	beq.n	8012a6c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012a64:	6878      	ldr	r0, [r7, #4]
 8012a66:	f000 f999 	bl	8012d9c <HAL_TIM_IC_CaptureCallback>
 8012a6a:	e005      	b.n	8012a78 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8012a6c:	6878      	ldr	r0, [r7, #4]
 8012a6e:	f000 f98b 	bl	8012d88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012a72:	6878      	ldr	r0, [r7, #4]
 8012a74:	f000 f99c 	bl	8012db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	2200      	movs	r2, #0
 8012a7c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012a7e:	68bb      	ldr	r3, [r7, #8]
 8012a80:	f003 0304 	and.w	r3, r3, #4
 8012a84:	2b00      	cmp	r3, #0
 8012a86:	d020      	beq.n	8012aca <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8012a88:	68fb      	ldr	r3, [r7, #12]
 8012a8a:	f003 0304 	and.w	r3, r3, #4
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d01b      	beq.n	8012aca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	f06f 0204 	mvn.w	r2, #4
 8012a9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	2202      	movs	r2, #2
 8012aa0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	699b      	ldr	r3, [r3, #24]
 8012aa8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d003      	beq.n	8012ab8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012ab0:	6878      	ldr	r0, [r7, #4]
 8012ab2:	f000 f973 	bl	8012d9c <HAL_TIM_IC_CaptureCallback>
 8012ab6:	e005      	b.n	8012ac4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012ab8:	6878      	ldr	r0, [r7, #4]
 8012aba:	f000 f965 	bl	8012d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012abe:	6878      	ldr	r0, [r7, #4]
 8012ac0:	f000 f976 	bl	8012db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	2200      	movs	r2, #0
 8012ac8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012aca:	68bb      	ldr	r3, [r7, #8]
 8012acc:	f003 0308 	and.w	r3, r3, #8
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d020      	beq.n	8012b16 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	f003 0308 	and.w	r3, r3, #8
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d01b      	beq.n	8012b16 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012ade:	687b      	ldr	r3, [r7, #4]
 8012ae0:	681b      	ldr	r3, [r3, #0]
 8012ae2:	f06f 0208 	mvn.w	r2, #8
 8012ae6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	2204      	movs	r2, #4
 8012aec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	69db      	ldr	r3, [r3, #28]
 8012af4:	f003 0303 	and.w	r3, r3, #3
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	d003      	beq.n	8012b04 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012afc:	6878      	ldr	r0, [r7, #4]
 8012afe:	f000 f94d 	bl	8012d9c <HAL_TIM_IC_CaptureCallback>
 8012b02:	e005      	b.n	8012b10 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012b04:	6878      	ldr	r0, [r7, #4]
 8012b06:	f000 f93f 	bl	8012d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012b0a:	6878      	ldr	r0, [r7, #4]
 8012b0c:	f000 f950 	bl	8012db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	2200      	movs	r2, #0
 8012b14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8012b16:	68bb      	ldr	r3, [r7, #8]
 8012b18:	f003 0310 	and.w	r3, r3, #16
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d020      	beq.n	8012b62 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	f003 0310 	and.w	r3, r3, #16
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d01b      	beq.n	8012b62 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	f06f 0210 	mvn.w	r2, #16
 8012b32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	2208      	movs	r2, #8
 8012b38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	69db      	ldr	r3, [r3, #28]
 8012b40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d003      	beq.n	8012b50 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012b48:	6878      	ldr	r0, [r7, #4]
 8012b4a:	f000 f927 	bl	8012d9c <HAL_TIM_IC_CaptureCallback>
 8012b4e:	e005      	b.n	8012b5c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012b50:	6878      	ldr	r0, [r7, #4]
 8012b52:	f000 f919 	bl	8012d88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012b56:	6878      	ldr	r0, [r7, #4]
 8012b58:	f000 f92a 	bl	8012db0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	2200      	movs	r2, #0
 8012b60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8012b62:	68bb      	ldr	r3, [r7, #8]
 8012b64:	f003 0301 	and.w	r3, r3, #1
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d00c      	beq.n	8012b86 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	f003 0301 	and.w	r3, r3, #1
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d007      	beq.n	8012b86 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	f06f 0201 	mvn.w	r2, #1
 8012b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012b80:	6878      	ldr	r0, [r7, #4]
 8012b82:	f7fc fc6b 	bl	800f45c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8012b86:	68bb      	ldr	r3, [r7, #8]
 8012b88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d00c      	beq.n	8012baa <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d007      	beq.n	8012baa <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8012ba2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012ba4:	6878      	ldr	r0, [r7, #4]
 8012ba6:	f000 fadd 	bl	8013164 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8012baa:	68bb      	ldr	r3, [r7, #8]
 8012bac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d00c      	beq.n	8012bce <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	d007      	beq.n	8012bce <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8012bc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8012bc8:	6878      	ldr	r0, [r7, #4]
 8012bca:	f000 f8fb 	bl	8012dc4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8012bce:	68bb      	ldr	r3, [r7, #8]
 8012bd0:	f003 0320 	and.w	r3, r3, #32
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d00c      	beq.n	8012bf2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	f003 0320 	and.w	r3, r3, #32
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d007      	beq.n	8012bf2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	681b      	ldr	r3, [r3, #0]
 8012be6:	f06f 0220 	mvn.w	r2, #32
 8012bea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012bec:	6878      	ldr	r0, [r7, #4]
 8012bee:	f000 faaf 	bl	8013150 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012bf2:	bf00      	nop
 8012bf4:	3710      	adds	r7, #16
 8012bf6:	46bd      	mov	sp, r7
 8012bf8:	bd80      	pop	{r7, pc}

08012bfa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012bfa:	b580      	push	{r7, lr}
 8012bfc:	b084      	sub	sp, #16
 8012bfe:	af00      	add	r7, sp, #0
 8012c00:	6078      	str	r0, [r7, #4]
 8012c02:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012c04:	2300      	movs	r3, #0
 8012c06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012c0e:	2b01      	cmp	r3, #1
 8012c10:	d101      	bne.n	8012c16 <HAL_TIM_ConfigClockSource+0x1c>
 8012c12:	2302      	movs	r3, #2
 8012c14:	e0b4      	b.n	8012d80 <HAL_TIM_ConfigClockSource+0x186>
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	2201      	movs	r2, #1
 8012c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	2202      	movs	r2, #2
 8012c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	689b      	ldr	r3, [r3, #8]
 8012c2c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012c2e:	68bb      	ldr	r3, [r7, #8]
 8012c30:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8012c34:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012c36:	68bb      	ldr	r3, [r7, #8]
 8012c38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012c3c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	68ba      	ldr	r2, [r7, #8]
 8012c44:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012c46:	683b      	ldr	r3, [r7, #0]
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012c4e:	d03e      	beq.n	8012cce <HAL_TIM_ConfigClockSource+0xd4>
 8012c50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012c54:	f200 8087 	bhi.w	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
 8012c58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012c5c:	f000 8086 	beq.w	8012d6c <HAL_TIM_ConfigClockSource+0x172>
 8012c60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012c64:	d87f      	bhi.n	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
 8012c66:	2b70      	cmp	r3, #112	@ 0x70
 8012c68:	d01a      	beq.n	8012ca0 <HAL_TIM_ConfigClockSource+0xa6>
 8012c6a:	2b70      	cmp	r3, #112	@ 0x70
 8012c6c:	d87b      	bhi.n	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
 8012c6e:	2b60      	cmp	r3, #96	@ 0x60
 8012c70:	d050      	beq.n	8012d14 <HAL_TIM_ConfigClockSource+0x11a>
 8012c72:	2b60      	cmp	r3, #96	@ 0x60
 8012c74:	d877      	bhi.n	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
 8012c76:	2b50      	cmp	r3, #80	@ 0x50
 8012c78:	d03c      	beq.n	8012cf4 <HAL_TIM_ConfigClockSource+0xfa>
 8012c7a:	2b50      	cmp	r3, #80	@ 0x50
 8012c7c:	d873      	bhi.n	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
 8012c7e:	2b40      	cmp	r3, #64	@ 0x40
 8012c80:	d058      	beq.n	8012d34 <HAL_TIM_ConfigClockSource+0x13a>
 8012c82:	2b40      	cmp	r3, #64	@ 0x40
 8012c84:	d86f      	bhi.n	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
 8012c86:	2b30      	cmp	r3, #48	@ 0x30
 8012c88:	d064      	beq.n	8012d54 <HAL_TIM_ConfigClockSource+0x15a>
 8012c8a:	2b30      	cmp	r3, #48	@ 0x30
 8012c8c:	d86b      	bhi.n	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
 8012c8e:	2b20      	cmp	r3, #32
 8012c90:	d060      	beq.n	8012d54 <HAL_TIM_ConfigClockSource+0x15a>
 8012c92:	2b20      	cmp	r3, #32
 8012c94:	d867      	bhi.n	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d05c      	beq.n	8012d54 <HAL_TIM_ConfigClockSource+0x15a>
 8012c9a:	2b10      	cmp	r3, #16
 8012c9c:	d05a      	beq.n	8012d54 <HAL_TIM_ConfigClockSource+0x15a>
 8012c9e:	e062      	b.n	8012d66 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012ca4:	683b      	ldr	r3, [r7, #0]
 8012ca6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012ca8:	683b      	ldr	r3, [r7, #0]
 8012caa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012cac:	683b      	ldr	r3, [r7, #0]
 8012cae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012cb0:	f000 f9b2 	bl	8013018 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8012cb4:	687b      	ldr	r3, [r7, #4]
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	689b      	ldr	r3, [r3, #8]
 8012cba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8012cbc:	68bb      	ldr	r3, [r7, #8]
 8012cbe:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8012cc2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	681b      	ldr	r3, [r3, #0]
 8012cc8:	68ba      	ldr	r2, [r7, #8]
 8012cca:	609a      	str	r2, [r3, #8]
      break;
 8012ccc:	e04f      	b.n	8012d6e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012cd2:	683b      	ldr	r3, [r7, #0]
 8012cd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012cd6:	683b      	ldr	r3, [r7, #0]
 8012cd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012cda:	683b      	ldr	r3, [r7, #0]
 8012cdc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012cde:	f000 f99b 	bl	8013018 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	689a      	ldr	r2, [r3, #8]
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	681b      	ldr	r3, [r3, #0]
 8012cec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8012cf0:	609a      	str	r2, [r3, #8]
      break;
 8012cf2:	e03c      	b.n	8012d6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012cf8:	683b      	ldr	r3, [r7, #0]
 8012cfa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012cfc:	683b      	ldr	r3, [r7, #0]
 8012cfe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012d00:	461a      	mov	r2, r3
 8012d02:	f000 f90f 	bl	8012f24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	2150      	movs	r1, #80	@ 0x50
 8012d0c:	4618      	mov	r0, r3
 8012d0e:	f000 f968 	bl	8012fe2 <TIM_ITRx_SetConfig>
      break;
 8012d12:	e02c      	b.n	8012d6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012d18:	683b      	ldr	r3, [r7, #0]
 8012d1a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012d1c:	683b      	ldr	r3, [r7, #0]
 8012d1e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012d20:	461a      	mov	r2, r3
 8012d22:	f000 f92e 	bl	8012f82 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	681b      	ldr	r3, [r3, #0]
 8012d2a:	2160      	movs	r1, #96	@ 0x60
 8012d2c:	4618      	mov	r0, r3
 8012d2e:	f000 f958 	bl	8012fe2 <TIM_ITRx_SetConfig>
      break;
 8012d32:	e01c      	b.n	8012d6e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012d38:	683b      	ldr	r3, [r7, #0]
 8012d3a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8012d3c:	683b      	ldr	r3, [r7, #0]
 8012d3e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012d40:	461a      	mov	r2, r3
 8012d42:	f000 f8ef 	bl	8012f24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	2140      	movs	r1, #64	@ 0x40
 8012d4c:	4618      	mov	r0, r3
 8012d4e:	f000 f948 	bl	8012fe2 <TIM_ITRx_SetConfig>
      break;
 8012d52:	e00c      	b.n	8012d6e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	681a      	ldr	r2, [r3, #0]
 8012d58:	683b      	ldr	r3, [r7, #0]
 8012d5a:	681b      	ldr	r3, [r3, #0]
 8012d5c:	4619      	mov	r1, r3
 8012d5e:	4610      	mov	r0, r2
 8012d60:	f000 f93f 	bl	8012fe2 <TIM_ITRx_SetConfig>
      break;
 8012d64:	e003      	b.n	8012d6e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8012d66:	2301      	movs	r3, #1
 8012d68:	73fb      	strb	r3, [r7, #15]
      break;
 8012d6a:	e000      	b.n	8012d6e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8012d6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	2201      	movs	r2, #1
 8012d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	2200      	movs	r2, #0
 8012d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8012d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d80:	4618      	mov	r0, r3
 8012d82:	3710      	adds	r7, #16
 8012d84:	46bd      	mov	sp, r7
 8012d86:	bd80      	pop	{r7, pc}

08012d88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012d88:	b480      	push	{r7}
 8012d8a:	b083      	sub	sp, #12
 8012d8c:	af00      	add	r7, sp, #0
 8012d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012d90:	bf00      	nop
 8012d92:	370c      	adds	r7, #12
 8012d94:	46bd      	mov	sp, r7
 8012d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d9a:	4770      	bx	lr

08012d9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8012d9c:	b480      	push	{r7}
 8012d9e:	b083      	sub	sp, #12
 8012da0:	af00      	add	r7, sp, #0
 8012da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012da4:	bf00      	nop
 8012da6:	370c      	adds	r7, #12
 8012da8:	46bd      	mov	sp, r7
 8012daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dae:	4770      	bx	lr

08012db0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012db0:	b480      	push	{r7}
 8012db2:	b083      	sub	sp, #12
 8012db4:	af00      	add	r7, sp, #0
 8012db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012db8:	bf00      	nop
 8012dba:	370c      	adds	r7, #12
 8012dbc:	46bd      	mov	sp, r7
 8012dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dc2:	4770      	bx	lr

08012dc4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8012dc4:	b480      	push	{r7}
 8012dc6:	b083      	sub	sp, #12
 8012dc8:	af00      	add	r7, sp, #0
 8012dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012dcc:	bf00      	nop
 8012dce:	370c      	adds	r7, #12
 8012dd0:	46bd      	mov	sp, r7
 8012dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dd6:	4770      	bx	lr

08012dd8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8012dd8:	b480      	push	{r7}
 8012dda:	b085      	sub	sp, #20
 8012ddc:	af00      	add	r7, sp, #0
 8012dde:	6078      	str	r0, [r7, #4]
 8012de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	4a43      	ldr	r2, [pc, #268]	@ (8012ef8 <TIM_Base_SetConfig+0x120>)
 8012dec:	4293      	cmp	r3, r2
 8012dee:	d013      	beq.n	8012e18 <TIM_Base_SetConfig+0x40>
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012df6:	d00f      	beq.n	8012e18 <TIM_Base_SetConfig+0x40>
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	4a40      	ldr	r2, [pc, #256]	@ (8012efc <TIM_Base_SetConfig+0x124>)
 8012dfc:	4293      	cmp	r3, r2
 8012dfe:	d00b      	beq.n	8012e18 <TIM_Base_SetConfig+0x40>
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	4a3f      	ldr	r2, [pc, #252]	@ (8012f00 <TIM_Base_SetConfig+0x128>)
 8012e04:	4293      	cmp	r3, r2
 8012e06:	d007      	beq.n	8012e18 <TIM_Base_SetConfig+0x40>
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	4a3e      	ldr	r2, [pc, #248]	@ (8012f04 <TIM_Base_SetConfig+0x12c>)
 8012e0c:	4293      	cmp	r3, r2
 8012e0e:	d003      	beq.n	8012e18 <TIM_Base_SetConfig+0x40>
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	4a3d      	ldr	r2, [pc, #244]	@ (8012f08 <TIM_Base_SetConfig+0x130>)
 8012e14:	4293      	cmp	r3, r2
 8012e16:	d108      	bne.n	8012e2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012e18:	68fb      	ldr	r3, [r7, #12]
 8012e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012e1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012e20:	683b      	ldr	r3, [r7, #0]
 8012e22:	685b      	ldr	r3, [r3, #4]
 8012e24:	68fa      	ldr	r2, [r7, #12]
 8012e26:	4313      	orrs	r3, r2
 8012e28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	4a32      	ldr	r2, [pc, #200]	@ (8012ef8 <TIM_Base_SetConfig+0x120>)
 8012e2e:	4293      	cmp	r3, r2
 8012e30:	d02b      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012e38:	d027      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	4a2f      	ldr	r2, [pc, #188]	@ (8012efc <TIM_Base_SetConfig+0x124>)
 8012e3e:	4293      	cmp	r3, r2
 8012e40:	d023      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	4a2e      	ldr	r2, [pc, #184]	@ (8012f00 <TIM_Base_SetConfig+0x128>)
 8012e46:	4293      	cmp	r3, r2
 8012e48:	d01f      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	4a2d      	ldr	r2, [pc, #180]	@ (8012f04 <TIM_Base_SetConfig+0x12c>)
 8012e4e:	4293      	cmp	r3, r2
 8012e50:	d01b      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	4a2c      	ldr	r2, [pc, #176]	@ (8012f08 <TIM_Base_SetConfig+0x130>)
 8012e56:	4293      	cmp	r3, r2
 8012e58:	d017      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8012f0c <TIM_Base_SetConfig+0x134>)
 8012e5e:	4293      	cmp	r3, r2
 8012e60:	d013      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	4a2a      	ldr	r2, [pc, #168]	@ (8012f10 <TIM_Base_SetConfig+0x138>)
 8012e66:	4293      	cmp	r3, r2
 8012e68:	d00f      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	4a29      	ldr	r2, [pc, #164]	@ (8012f14 <TIM_Base_SetConfig+0x13c>)
 8012e6e:	4293      	cmp	r3, r2
 8012e70:	d00b      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	4a28      	ldr	r2, [pc, #160]	@ (8012f18 <TIM_Base_SetConfig+0x140>)
 8012e76:	4293      	cmp	r3, r2
 8012e78:	d007      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	4a27      	ldr	r2, [pc, #156]	@ (8012f1c <TIM_Base_SetConfig+0x144>)
 8012e7e:	4293      	cmp	r3, r2
 8012e80:	d003      	beq.n	8012e8a <TIM_Base_SetConfig+0xb2>
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	4a26      	ldr	r2, [pc, #152]	@ (8012f20 <TIM_Base_SetConfig+0x148>)
 8012e86:	4293      	cmp	r3, r2
 8012e88:	d108      	bne.n	8012e9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012e8a:	68fb      	ldr	r3, [r7, #12]
 8012e8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012e90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012e92:	683b      	ldr	r3, [r7, #0]
 8012e94:	68db      	ldr	r3, [r3, #12]
 8012e96:	68fa      	ldr	r2, [r7, #12]
 8012e98:	4313      	orrs	r3, r2
 8012e9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012e9c:	68fb      	ldr	r3, [r7, #12]
 8012e9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012ea2:	683b      	ldr	r3, [r7, #0]
 8012ea4:	695b      	ldr	r3, [r3, #20]
 8012ea6:	4313      	orrs	r3, r2
 8012ea8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012eaa:	683b      	ldr	r3, [r7, #0]
 8012eac:	689a      	ldr	r2, [r3, #8]
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012eb2:	683b      	ldr	r3, [r7, #0]
 8012eb4:	681a      	ldr	r2, [r3, #0]
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	4a0e      	ldr	r2, [pc, #56]	@ (8012ef8 <TIM_Base_SetConfig+0x120>)
 8012ebe:	4293      	cmp	r3, r2
 8012ec0:	d003      	beq.n	8012eca <TIM_Base_SetConfig+0xf2>
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	4a10      	ldr	r2, [pc, #64]	@ (8012f08 <TIM_Base_SetConfig+0x130>)
 8012ec6:	4293      	cmp	r3, r2
 8012ec8:	d103      	bne.n	8012ed2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012eca:	683b      	ldr	r3, [r7, #0]
 8012ecc:	691a      	ldr	r2, [r3, #16]
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	681b      	ldr	r3, [r3, #0]
 8012ed6:	f043 0204 	orr.w	r2, r3, #4
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	2201      	movs	r2, #1
 8012ee2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	68fa      	ldr	r2, [r7, #12]
 8012ee8:	601a      	str	r2, [r3, #0]
}
 8012eea:	bf00      	nop
 8012eec:	3714      	adds	r7, #20
 8012eee:	46bd      	mov	sp, r7
 8012ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef4:	4770      	bx	lr
 8012ef6:	bf00      	nop
 8012ef8:	40010000 	.word	0x40010000
 8012efc:	40000400 	.word	0x40000400
 8012f00:	40000800 	.word	0x40000800
 8012f04:	40000c00 	.word	0x40000c00
 8012f08:	40010400 	.word	0x40010400
 8012f0c:	40014000 	.word	0x40014000
 8012f10:	40014400 	.word	0x40014400
 8012f14:	40014800 	.word	0x40014800
 8012f18:	40001800 	.word	0x40001800
 8012f1c:	40001c00 	.word	0x40001c00
 8012f20:	40002000 	.word	0x40002000

08012f24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012f24:	b480      	push	{r7}
 8012f26:	b087      	sub	sp, #28
 8012f28:	af00      	add	r7, sp, #0
 8012f2a:	60f8      	str	r0, [r7, #12]
 8012f2c:	60b9      	str	r1, [r7, #8]
 8012f2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012f30:	68fb      	ldr	r3, [r7, #12]
 8012f32:	6a1b      	ldr	r3, [r3, #32]
 8012f34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	6a1b      	ldr	r3, [r3, #32]
 8012f3a:	f023 0201 	bic.w	r2, r3, #1
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	699b      	ldr	r3, [r3, #24]
 8012f46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012f48:	693b      	ldr	r3, [r7, #16]
 8012f4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012f4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	011b      	lsls	r3, r3, #4
 8012f54:	693a      	ldr	r2, [r7, #16]
 8012f56:	4313      	orrs	r3, r2
 8012f58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012f5a:	697b      	ldr	r3, [r7, #20]
 8012f5c:	f023 030a 	bic.w	r3, r3, #10
 8012f60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8012f62:	697a      	ldr	r2, [r7, #20]
 8012f64:	68bb      	ldr	r3, [r7, #8]
 8012f66:	4313      	orrs	r3, r2
 8012f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	693a      	ldr	r2, [r7, #16]
 8012f6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	697a      	ldr	r2, [r7, #20]
 8012f74:	621a      	str	r2, [r3, #32]
}
 8012f76:	bf00      	nop
 8012f78:	371c      	adds	r7, #28
 8012f7a:	46bd      	mov	sp, r7
 8012f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f80:	4770      	bx	lr

08012f82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8012f82:	b480      	push	{r7}
 8012f84:	b087      	sub	sp, #28
 8012f86:	af00      	add	r7, sp, #0
 8012f88:	60f8      	str	r0, [r7, #12]
 8012f8a:	60b9      	str	r1, [r7, #8]
 8012f8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	6a1b      	ldr	r3, [r3, #32]
 8012f92:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	6a1b      	ldr	r3, [r3, #32]
 8012f98:	f023 0210 	bic.w	r2, r3, #16
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	699b      	ldr	r3, [r3, #24]
 8012fa4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8012fa6:	693b      	ldr	r3, [r7, #16]
 8012fa8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8012fac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	031b      	lsls	r3, r3, #12
 8012fb2:	693a      	ldr	r2, [r7, #16]
 8012fb4:	4313      	orrs	r3, r2
 8012fb6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8012fb8:	697b      	ldr	r3, [r7, #20]
 8012fba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8012fbe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8012fc0:	68bb      	ldr	r3, [r7, #8]
 8012fc2:	011b      	lsls	r3, r3, #4
 8012fc4:	697a      	ldr	r2, [r7, #20]
 8012fc6:	4313      	orrs	r3, r2
 8012fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8012fca:	68fb      	ldr	r3, [r7, #12]
 8012fcc:	693a      	ldr	r2, [r7, #16]
 8012fce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	697a      	ldr	r2, [r7, #20]
 8012fd4:	621a      	str	r2, [r3, #32]
}
 8012fd6:	bf00      	nop
 8012fd8:	371c      	adds	r7, #28
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe0:	4770      	bx	lr

08012fe2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012fe2:	b480      	push	{r7}
 8012fe4:	b085      	sub	sp, #20
 8012fe6:	af00      	add	r7, sp, #0
 8012fe8:	6078      	str	r0, [r7, #4]
 8012fea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	689b      	ldr	r3, [r3, #8]
 8012ff0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012ff8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012ffa:	683a      	ldr	r2, [r7, #0]
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	4313      	orrs	r3, r2
 8013000:	f043 0307 	orr.w	r3, r3, #7
 8013004:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	68fa      	ldr	r2, [r7, #12]
 801300a:	609a      	str	r2, [r3, #8]
}
 801300c:	bf00      	nop
 801300e:	3714      	adds	r7, #20
 8013010:	46bd      	mov	sp, r7
 8013012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013016:	4770      	bx	lr

08013018 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013018:	b480      	push	{r7}
 801301a:	b087      	sub	sp, #28
 801301c:	af00      	add	r7, sp, #0
 801301e:	60f8      	str	r0, [r7, #12]
 8013020:	60b9      	str	r1, [r7, #8]
 8013022:	607a      	str	r2, [r7, #4]
 8013024:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	689b      	ldr	r3, [r3, #8]
 801302a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801302c:	697b      	ldr	r3, [r7, #20]
 801302e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8013032:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8013034:	683b      	ldr	r3, [r7, #0]
 8013036:	021a      	lsls	r2, r3, #8
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	431a      	orrs	r2, r3
 801303c:	68bb      	ldr	r3, [r7, #8]
 801303e:	4313      	orrs	r3, r2
 8013040:	697a      	ldr	r2, [r7, #20]
 8013042:	4313      	orrs	r3, r2
 8013044:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	697a      	ldr	r2, [r7, #20]
 801304a:	609a      	str	r2, [r3, #8]
}
 801304c:	bf00      	nop
 801304e:	371c      	adds	r7, #28
 8013050:	46bd      	mov	sp, r7
 8013052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013056:	4770      	bx	lr

08013058 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013058:	b480      	push	{r7}
 801305a:	b085      	sub	sp, #20
 801305c:	af00      	add	r7, sp, #0
 801305e:	6078      	str	r0, [r7, #4]
 8013060:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8013068:	2b01      	cmp	r3, #1
 801306a:	d101      	bne.n	8013070 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801306c:	2302      	movs	r3, #2
 801306e:	e05a      	b.n	8013126 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	2201      	movs	r2, #1
 8013074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	2202      	movs	r2, #2
 801307c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	685b      	ldr	r3, [r3, #4]
 8013086:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	689b      	ldr	r3, [r3, #8]
 801308e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013096:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013098:	683b      	ldr	r3, [r7, #0]
 801309a:	681b      	ldr	r3, [r3, #0]
 801309c:	68fa      	ldr	r2, [r7, #12]
 801309e:	4313      	orrs	r3, r2
 80130a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	681b      	ldr	r3, [r3, #0]
 80130a6:	68fa      	ldr	r2, [r7, #12]
 80130a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	4a21      	ldr	r2, [pc, #132]	@ (8013134 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80130b0:	4293      	cmp	r3, r2
 80130b2:	d022      	beq.n	80130fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80130bc:	d01d      	beq.n	80130fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	681b      	ldr	r3, [r3, #0]
 80130c2:	4a1d      	ldr	r2, [pc, #116]	@ (8013138 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80130c4:	4293      	cmp	r3, r2
 80130c6:	d018      	beq.n	80130fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	4a1b      	ldr	r2, [pc, #108]	@ (801313c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80130ce:	4293      	cmp	r3, r2
 80130d0:	d013      	beq.n	80130fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	4a1a      	ldr	r2, [pc, #104]	@ (8013140 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80130d8:	4293      	cmp	r3, r2
 80130da:	d00e      	beq.n	80130fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	4a18      	ldr	r2, [pc, #96]	@ (8013144 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80130e2:	4293      	cmp	r3, r2
 80130e4:	d009      	beq.n	80130fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	681b      	ldr	r3, [r3, #0]
 80130ea:	4a17      	ldr	r2, [pc, #92]	@ (8013148 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80130ec:	4293      	cmp	r3, r2
 80130ee:	d004      	beq.n	80130fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	4a15      	ldr	r2, [pc, #84]	@ (801314c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80130f6:	4293      	cmp	r3, r2
 80130f8:	d10c      	bne.n	8013114 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80130fa:	68bb      	ldr	r3, [r7, #8]
 80130fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013100:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013102:	683b      	ldr	r3, [r7, #0]
 8013104:	685b      	ldr	r3, [r3, #4]
 8013106:	68ba      	ldr	r2, [r7, #8]
 8013108:	4313      	orrs	r3, r2
 801310a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801310c:	687b      	ldr	r3, [r7, #4]
 801310e:	681b      	ldr	r3, [r3, #0]
 8013110:	68ba      	ldr	r2, [r7, #8]
 8013112:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	2201      	movs	r2, #1
 8013118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	2200      	movs	r2, #0
 8013120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013124:	2300      	movs	r3, #0
}
 8013126:	4618      	mov	r0, r3
 8013128:	3714      	adds	r7, #20
 801312a:	46bd      	mov	sp, r7
 801312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013130:	4770      	bx	lr
 8013132:	bf00      	nop
 8013134:	40010000 	.word	0x40010000
 8013138:	40000400 	.word	0x40000400
 801313c:	40000800 	.word	0x40000800
 8013140:	40000c00 	.word	0x40000c00
 8013144:	40010400 	.word	0x40010400
 8013148:	40014000 	.word	0x40014000
 801314c:	40001800 	.word	0x40001800

08013150 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013150:	b480      	push	{r7}
 8013152:	b083      	sub	sp, #12
 8013154:	af00      	add	r7, sp, #0
 8013156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8013158:	bf00      	nop
 801315a:	370c      	adds	r7, #12
 801315c:	46bd      	mov	sp, r7
 801315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013162:	4770      	bx	lr

08013164 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013164:	b480      	push	{r7}
 8013166:	b083      	sub	sp, #12
 8013168:	af00      	add	r7, sp, #0
 801316a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801316c:	bf00      	nop
 801316e:	370c      	adds	r7, #12
 8013170:	46bd      	mov	sp, r7
 8013172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013176:	4770      	bx	lr

08013178 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013178:	b580      	push	{r7, lr}
 801317a:	b082      	sub	sp, #8
 801317c:	af00      	add	r7, sp, #0
 801317e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	2b00      	cmp	r3, #0
 8013184:	d101      	bne.n	801318a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013186:	2301      	movs	r3, #1
 8013188:	e042      	b.n	8013210 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013190:	b2db      	uxtb	r3, r3
 8013192:	2b00      	cmp	r3, #0
 8013194:	d106      	bne.n	80131a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	2200      	movs	r2, #0
 801319a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801319e:	6878      	ldr	r0, [r7, #4]
 80131a0:	f7fc fb34 	bl	800f80c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2224      	movs	r2, #36	@ 0x24
 80131a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	681b      	ldr	r3, [r3, #0]
 80131b0:	68da      	ldr	r2, [r3, #12]
 80131b2:	687b      	ldr	r3, [r7, #4]
 80131b4:	681b      	ldr	r3, [r3, #0]
 80131b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80131ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80131bc:	6878      	ldr	r0, [r7, #4]
 80131be:	f000 ff81 	bl	80140c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	691a      	ldr	r2, [r3, #16]
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	681b      	ldr	r3, [r3, #0]
 80131cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80131d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	695a      	ldr	r2, [r3, #20]
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80131e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	68da      	ldr	r2, [r3, #12]
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	681b      	ldr	r3, [r3, #0]
 80131ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80131f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	2200      	movs	r2, #0
 80131f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	2220      	movs	r2, #32
 80131fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	2220      	movs	r2, #32
 8013204:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	2200      	movs	r2, #0
 801320c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 801320e:	2300      	movs	r3, #0
}
 8013210:	4618      	mov	r0, r3
 8013212:	3708      	adds	r7, #8
 8013214:	46bd      	mov	sp, r7
 8013216:	bd80      	pop	{r7, pc}

08013218 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8013218:	b480      	push	{r7}
 801321a:	b085      	sub	sp, #20
 801321c:	af00      	add	r7, sp, #0
 801321e:	60f8      	str	r0, [r7, #12]
 8013220:	60b9      	str	r1, [r7, #8]
 8013222:	4613      	mov	r3, r2
 8013224:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013226:	68fb      	ldr	r3, [r7, #12]
 8013228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801322c:	b2db      	uxtb	r3, r3
 801322e:	2b20      	cmp	r3, #32
 8013230:	d121      	bne.n	8013276 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8013232:	68bb      	ldr	r3, [r7, #8]
 8013234:	2b00      	cmp	r3, #0
 8013236:	d002      	beq.n	801323e <HAL_UART_Transmit_IT+0x26>
 8013238:	88fb      	ldrh	r3, [r7, #6]
 801323a:	2b00      	cmp	r3, #0
 801323c:	d101      	bne.n	8013242 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 801323e:	2301      	movs	r3, #1
 8013240:	e01a      	b.n	8013278 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8013242:	68fb      	ldr	r3, [r7, #12]
 8013244:	68ba      	ldr	r2, [r7, #8]
 8013246:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8013248:	68fb      	ldr	r3, [r7, #12]
 801324a:	88fa      	ldrh	r2, [r7, #6]
 801324c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 801324e:	68fb      	ldr	r3, [r7, #12]
 8013250:	88fa      	ldrh	r2, [r7, #6]
 8013252:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	2200      	movs	r2, #0
 8013258:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	2221      	movs	r2, #33	@ 0x21
 801325e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8013262:	68fb      	ldr	r3, [r7, #12]
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	68da      	ldr	r2, [r3, #12]
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	681b      	ldr	r3, [r3, #0]
 801326c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8013270:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8013272:	2300      	movs	r3, #0
 8013274:	e000      	b.n	8013278 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8013276:	2302      	movs	r3, #2
  }
}
 8013278:	4618      	mov	r0, r3
 801327a:	3714      	adds	r7, #20
 801327c:	46bd      	mov	sp, r7
 801327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013282:	4770      	bx	lr

08013284 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013284:	b580      	push	{r7, lr}
 8013286:	b084      	sub	sp, #16
 8013288:	af00      	add	r7, sp, #0
 801328a:	60f8      	str	r0, [r7, #12]
 801328c:	60b9      	str	r1, [r7, #8]
 801328e:	4613      	mov	r3, r2
 8013290:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013298:	b2db      	uxtb	r3, r3
 801329a:	2b20      	cmp	r3, #32
 801329c:	d112      	bne.n	80132c4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 801329e:	68bb      	ldr	r3, [r7, #8]
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d002      	beq.n	80132aa <HAL_UART_Receive_IT+0x26>
 80132a4:	88fb      	ldrh	r3, [r7, #6]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d101      	bne.n	80132ae <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80132aa:	2301      	movs	r3, #1
 80132ac:	e00b      	b.n	80132c6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	2200      	movs	r2, #0
 80132b2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80132b4:	88fb      	ldrh	r3, [r7, #6]
 80132b6:	461a      	mov	r2, r3
 80132b8:	68b9      	ldr	r1, [r7, #8]
 80132ba:	68f8      	ldr	r0, [r7, #12]
 80132bc:	f000 fcb6 	bl	8013c2c <UART_Start_Receive_IT>
 80132c0:	4603      	mov	r3, r0
 80132c2:	e000      	b.n	80132c6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80132c4:	2302      	movs	r3, #2
  }
}
 80132c6:	4618      	mov	r0, r3
 80132c8:	3710      	adds	r7, #16
 80132ca:	46bd      	mov	sp, r7
 80132cc:	bd80      	pop	{r7, pc}
	...

080132d0 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 80132d0:	b580      	push	{r7, lr}
 80132d2:	b0a2      	sub	sp, #136	@ 0x88
 80132d4:	af00      	add	r7, sp, #0
 80132d6:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 80132d8:	2301      	movs	r3, #1
 80132da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	681b      	ldr	r3, [r3, #0]
 80132e2:	330c      	adds	r3, #12
 80132e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80132e8:	e853 3f00 	ldrex	r3, [r3]
 80132ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80132ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80132f0:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 80132f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	330c      	adds	r3, #12
 80132fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013302:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013304:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013306:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013308:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801330a:	e841 2300 	strex	r3, r2, [r1]
 801330e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013310:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013312:	2b00      	cmp	r3, #0
 8013314:	d1e3      	bne.n	80132de <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	681b      	ldr	r3, [r3, #0]
 801331a:	3314      	adds	r3, #20
 801331c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801331e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013320:	e853 3f00 	ldrex	r3, [r3]
 8013324:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013326:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013328:	f023 0301 	bic.w	r3, r3, #1
 801332c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801332e:	687b      	ldr	r3, [r7, #4]
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	3314      	adds	r3, #20
 8013334:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013336:	65ba      	str	r2, [r7, #88]	@ 0x58
 8013338:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801333a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801333c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801333e:	e841 2300 	strex	r3, r2, [r1]
 8013342:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013344:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013346:	2b00      	cmp	r3, #0
 8013348:	d1e5      	bne.n	8013316 <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801334e:	2b01      	cmp	r3, #1
 8013350:	d119      	bne.n	8013386 <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	681b      	ldr	r3, [r3, #0]
 8013356:	330c      	adds	r3, #12
 8013358:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801335a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801335c:	e853 3f00 	ldrex	r3, [r3]
 8013360:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013364:	f023 0310 	bic.w	r3, r3, #16
 8013368:	67bb      	str	r3, [r7, #120]	@ 0x78
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	330c      	adds	r3, #12
 8013370:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8013372:	647a      	str	r2, [r7, #68]	@ 0x44
 8013374:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013376:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013378:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801337a:	e841 2300 	strex	r3, r2, [r1]
 801337e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013382:	2b00      	cmp	r3, #0
 8013384:	d1e5      	bne.n	8013352 <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801338a:	2b00      	cmp	r3, #0
 801338c:	d00f      	beq.n	80133ae <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	695b      	ldr	r3, [r3, #20]
 8013394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013398:	2b80      	cmp	r3, #128	@ 0x80
 801339a:	d104      	bne.n	80133a6 <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133a0:	4a53      	ldr	r2, [pc, #332]	@ (80134f0 <HAL_UART_Abort_IT+0x220>)
 80133a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80133a4:	e003      	b.n	80133ae <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133aa:	2200      	movs	r2, #0
 80133ac:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d00f      	beq.n	80133d6 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	695b      	ldr	r3, [r3, #20]
 80133bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80133c0:	2b40      	cmp	r3, #64	@ 0x40
 80133c2:	d104      	bne.n	80133ce <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80133c8:	4a4a      	ldr	r2, [pc, #296]	@ (80134f4 <HAL_UART_Abort_IT+0x224>)
 80133ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80133cc:	e003      	b.n	80133d6 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80133d2:	2200      	movs	r2, #0
 80133d4:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	681b      	ldr	r3, [r3, #0]
 80133da:	695b      	ldr	r3, [r3, #20]
 80133dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80133e0:	2b80      	cmp	r3, #128	@ 0x80
 80133e2:	d12d      	bne.n	8013440 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	3314      	adds	r3, #20
 80133ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133ee:	e853 3f00 	ldrex	r3, [r3]
 80133f2:	623b      	str	r3, [r7, #32]
   return(result);
 80133f4:	6a3b      	ldr	r3, [r7, #32]
 80133f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80133fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	3314      	adds	r3, #20
 8013402:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8013404:	633a      	str	r2, [r7, #48]	@ 0x30
 8013406:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013408:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801340a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801340c:	e841 2300 	strex	r3, r2, [r1]
 8013410:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013414:	2b00      	cmp	r3, #0
 8013416:	d1e5      	bne.n	80133e4 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801341c:	2b00      	cmp	r3, #0
 801341e:	d00f      	beq.n	8013440 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013424:	4618      	mov	r0, r3
 8013426:	f7fd fae7 	bl	80109f8 <HAL_DMA_Abort_IT>
 801342a:	4603      	mov	r3, r0
 801342c:	2b00      	cmp	r3, #0
 801342e:	d004      	beq.n	801343a <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013434:	2200      	movs	r2, #0
 8013436:	651a      	str	r2, [r3, #80]	@ 0x50
 8013438:	e002      	b.n	8013440 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 801343a:	2300      	movs	r3, #0
 801343c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	695b      	ldr	r3, [r3, #20]
 8013446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801344a:	2b40      	cmp	r3, #64	@ 0x40
 801344c:	d130      	bne.n	80134b0 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	681b      	ldr	r3, [r3, #0]
 8013452:	3314      	adds	r3, #20
 8013454:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013456:	693b      	ldr	r3, [r7, #16]
 8013458:	e853 3f00 	ldrex	r3, [r3]
 801345c:	60fb      	str	r3, [r7, #12]
   return(result);
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013464:	673b      	str	r3, [r7, #112]	@ 0x70
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	3314      	adds	r3, #20
 801346c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801346e:	61fa      	str	r2, [r7, #28]
 8013470:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013472:	69b9      	ldr	r1, [r7, #24]
 8013474:	69fa      	ldr	r2, [r7, #28]
 8013476:	e841 2300 	strex	r3, r2, [r1]
 801347a:	617b      	str	r3, [r7, #20]
   return(result);
 801347c:	697b      	ldr	r3, [r7, #20]
 801347e:	2b00      	cmp	r3, #0
 8013480:	d1e5      	bne.n	801344e <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013486:	2b00      	cmp	r3, #0
 8013488:	d012      	beq.n	80134b0 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801348e:	4618      	mov	r0, r3
 8013490:	f7fd fab2 	bl	80109f8 <HAL_DMA_Abort_IT>
 8013494:	4603      	mov	r3, r0
 8013496:	2b00      	cmp	r3, #0
 8013498:	d007      	beq.n	80134aa <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801349e:	2200      	movs	r2, #0
 80134a0:	651a      	str	r2, [r3, #80]	@ 0x50
        AbortCplt = 0x01U;
 80134a2:	2301      	movs	r3, #1
 80134a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80134a8:	e002      	b.n	80134b0 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 80134aa:	2300      	movs	r3, #0
 80134ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 80134b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80134b4:	2b01      	cmp	r3, #1
 80134b6:	d116      	bne.n	80134e6 <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	2200      	movs	r2, #0
 80134bc:	84da      	strh	r2, [r3, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	2200      	movs	r2, #0
 80134c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	2200      	movs	r2, #0
 80134c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	2220      	movs	r2, #32
 80134ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	2220      	movs	r2, #32
 80134d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	2200      	movs	r2, #0
 80134de:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 80134e0:	6878      	ldr	r0, [r7, #4]
 80134e2:	f000 fb83 	bl	8013bec <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80134e6:	2300      	movs	r3, #0
}
 80134e8:	4618      	mov	r0, r3
 80134ea:	3788      	adds	r7, #136	@ 0x88
 80134ec:	46bd      	mov	sp, r7
 80134ee:	bd80      	pop	{r7, pc}
 80134f0:	08013d89 	.word	0x08013d89
 80134f4:	08013de9 	.word	0x08013de9

080134f8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80134f8:	b580      	push	{r7, lr}
 80134fa:	b09a      	sub	sp, #104	@ 0x68
 80134fc:	af00      	add	r7, sp, #0
 80134fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	330c      	adds	r3, #12
 8013506:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013508:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801350a:	e853 3f00 	ldrex	r3, [r3]
 801350e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013512:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013516:	667b      	str	r3, [r7, #100]	@ 0x64
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	330c      	adds	r3, #12
 801351e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013520:	657a      	str	r2, [r7, #84]	@ 0x54
 8013522:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013524:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013526:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013528:	e841 2300 	strex	r3, r2, [r1]
 801352c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801352e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013530:	2b00      	cmp	r3, #0
 8013532:	d1e5      	bne.n	8013500 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	3314      	adds	r3, #20
 801353a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801353c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801353e:	e853 3f00 	ldrex	r3, [r3]
 8013542:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013546:	f023 0301 	bic.w	r3, r3, #1
 801354a:	663b      	str	r3, [r7, #96]	@ 0x60
 801354c:	687b      	ldr	r3, [r7, #4]
 801354e:	681b      	ldr	r3, [r3, #0]
 8013550:	3314      	adds	r3, #20
 8013552:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013554:	643a      	str	r2, [r7, #64]	@ 0x40
 8013556:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013558:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801355a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801355c:	e841 2300 	strex	r3, r2, [r1]
 8013560:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013564:	2b00      	cmp	r3, #0
 8013566:	d1e5      	bne.n	8013534 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801356c:	2b01      	cmp	r3, #1
 801356e:	d119      	bne.n	80135a4 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	681b      	ldr	r3, [r3, #0]
 8013574:	330c      	adds	r3, #12
 8013576:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013578:	6a3b      	ldr	r3, [r7, #32]
 801357a:	e853 3f00 	ldrex	r3, [r3]
 801357e:	61fb      	str	r3, [r7, #28]
   return(result);
 8013580:	69fb      	ldr	r3, [r7, #28]
 8013582:	f023 0310 	bic.w	r3, r3, #16
 8013586:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	330c      	adds	r3, #12
 801358e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013590:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013592:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013594:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013598:	e841 2300 	strex	r3, r2, [r1]
 801359c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801359e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d1e5      	bne.n	8013570 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	695b      	ldr	r3, [r3, #20]
 80135aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80135ae:	2b40      	cmp	r3, #64	@ 0x40
 80135b0:	d13f      	bne.n	8013632 <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80135b2:	687b      	ldr	r3, [r7, #4]
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	3314      	adds	r3, #20
 80135b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	e853 3f00 	ldrex	r3, [r3]
 80135c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80135c2:	68bb      	ldr	r3, [r7, #8]
 80135c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80135c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	681b      	ldr	r3, [r3, #0]
 80135ce:	3314      	adds	r3, #20
 80135d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80135d2:	61ba      	str	r2, [r7, #24]
 80135d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135d6:	6979      	ldr	r1, [r7, #20]
 80135d8:	69ba      	ldr	r2, [r7, #24]
 80135da:	e841 2300 	strex	r3, r2, [r1]
 80135de:	613b      	str	r3, [r7, #16]
   return(result);
 80135e0:	693b      	ldr	r3, [r7, #16]
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d1e5      	bne.n	80135b2 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d013      	beq.n	8013616 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80135f2:	4a19      	ldr	r2, [pc, #100]	@ (8013658 <HAL_UART_AbortReceive_IT+0x160>)
 80135f4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80135fa:	4618      	mov	r0, r3
 80135fc:	f7fd f9fc 	bl	80109f8 <HAL_DMA_Abort_IT>
 8013600:	4603      	mov	r3, r0
 8013602:	2b00      	cmp	r3, #0
 8013604:	d022      	beq.n	801364c <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801360a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801360c:	687a      	ldr	r2, [r7, #4]
 801360e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8013610:	4610      	mov	r0, r2
 8013612:	4798      	blx	r3
 8013614:	e01a      	b.n	801364c <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	2200      	movs	r2, #0
 801361a:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	2220      	movs	r2, #32
 8013620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	2200      	movs	r2, #0
 8013628:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 801362a:	6878      	ldr	r0, [r7, #4]
 801362c:	f000 fae8 	bl	8013c00 <HAL_UART_AbortReceiveCpltCallback>
 8013630:	e00c      	b.n	801364c <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	2200      	movs	r2, #0
 8013636:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	2220      	movs	r2, #32
 801363c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	2200      	movs	r2, #0
 8013644:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8013646:	6878      	ldr	r0, [r7, #4]
 8013648:	f000 fada 	bl	8013c00 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 801364c:	2300      	movs	r3, #0
}
 801364e:	4618      	mov	r0, r3
 8013650:	3768      	adds	r7, #104	@ 0x68
 8013652:	46bd      	mov	sp, r7
 8013654:	bd80      	pop	{r7, pc}
 8013656:	bf00      	nop
 8013658:	08013e49 	.word	0x08013e49

0801365c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801365c:	b580      	push	{r7, lr}
 801365e:	b0ba      	sub	sp, #232	@ 0xe8
 8013660:	af00      	add	r7, sp, #0
 8013662:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	681b      	ldr	r3, [r3, #0]
 8013668:	681b      	ldr	r3, [r3, #0]
 801366a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	68db      	ldr	r3, [r3, #12]
 8013674:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	695b      	ldr	r3, [r3, #20]
 801367e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8013682:	2300      	movs	r3, #0
 8013684:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8013688:	2300      	movs	r3, #0
 801368a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 801368e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013692:	f003 030f 	and.w	r3, r3, #15
 8013696:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 801369a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d10f      	bne.n	80136c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80136a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80136a6:	f003 0320 	and.w	r3, r3, #32
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d009      	beq.n	80136c2 <HAL_UART_IRQHandler+0x66>
 80136ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80136b2:	f003 0320 	and.w	r3, r3, #32
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d003      	beq.n	80136c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80136ba:	6878      	ldr	r0, [r7, #4]
 80136bc:	f000 fc44 	bl	8013f48 <UART_Receive_IT>
      return;
 80136c0:	e273      	b.n	8013baa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80136c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	f000 80de 	beq.w	8013888 <HAL_UART_IRQHandler+0x22c>
 80136cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80136d0:	f003 0301 	and.w	r3, r3, #1
 80136d4:	2b00      	cmp	r3, #0
 80136d6:	d106      	bne.n	80136e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80136d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80136dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	f000 80d1 	beq.w	8013888 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80136e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80136ea:	f003 0301 	and.w	r3, r3, #1
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d00b      	beq.n	801370a <HAL_UART_IRQHandler+0xae>
 80136f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80136f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	d005      	beq.n	801370a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80136fe:	687b      	ldr	r3, [r7, #4]
 8013700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013702:	f043 0201 	orr.w	r2, r3, #1
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801370a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801370e:	f003 0304 	and.w	r3, r3, #4
 8013712:	2b00      	cmp	r3, #0
 8013714:	d00b      	beq.n	801372e <HAL_UART_IRQHandler+0xd2>
 8013716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801371a:	f003 0301 	and.w	r3, r3, #1
 801371e:	2b00      	cmp	r3, #0
 8013720:	d005      	beq.n	801372e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013726:	f043 0202 	orr.w	r2, r3, #2
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801372e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013732:	f003 0302 	and.w	r3, r3, #2
 8013736:	2b00      	cmp	r3, #0
 8013738:	d00b      	beq.n	8013752 <HAL_UART_IRQHandler+0xf6>
 801373a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801373e:	f003 0301 	and.w	r3, r3, #1
 8013742:	2b00      	cmp	r3, #0
 8013744:	d005      	beq.n	8013752 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801374a:	f043 0204 	orr.w	r2, r3, #4
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8013752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013756:	f003 0308 	and.w	r3, r3, #8
 801375a:	2b00      	cmp	r3, #0
 801375c:	d011      	beq.n	8013782 <HAL_UART_IRQHandler+0x126>
 801375e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013762:	f003 0320 	and.w	r3, r3, #32
 8013766:	2b00      	cmp	r3, #0
 8013768:	d105      	bne.n	8013776 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 801376a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801376e:	f003 0301 	and.w	r3, r3, #1
 8013772:	2b00      	cmp	r3, #0
 8013774:	d005      	beq.n	8013782 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801377a:	f043 0208 	orr.w	r2, r3, #8
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013786:	2b00      	cmp	r3, #0
 8013788:	f000 820a 	beq.w	8013ba0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801378c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013790:	f003 0320 	and.w	r3, r3, #32
 8013794:	2b00      	cmp	r3, #0
 8013796:	d008      	beq.n	80137aa <HAL_UART_IRQHandler+0x14e>
 8013798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801379c:	f003 0320 	and.w	r3, r3, #32
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d002      	beq.n	80137aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80137a4:	6878      	ldr	r0, [r7, #4]
 80137a6:	f000 fbcf 	bl	8013f48 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	695b      	ldr	r3, [r3, #20]
 80137b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80137b4:	2b40      	cmp	r3, #64	@ 0x40
 80137b6:	bf0c      	ite	eq
 80137b8:	2301      	moveq	r3, #1
 80137ba:	2300      	movne	r3, #0
 80137bc:	b2db      	uxtb	r3, r3
 80137be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80137c6:	f003 0308 	and.w	r3, r3, #8
 80137ca:	2b00      	cmp	r3, #0
 80137cc:	d103      	bne.n	80137d6 <HAL_UART_IRQHandler+0x17a>
 80137ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d04f      	beq.n	8013876 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80137d6:	6878      	ldr	r0, [r7, #4]
 80137d8:	f000 fa62 	bl	8013ca0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	695b      	ldr	r3, [r3, #20]
 80137e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80137e6:	2b40      	cmp	r3, #64	@ 0x40
 80137e8:	d141      	bne.n	801386e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	3314      	adds	r3, #20
 80137f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80137f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80137f8:	e853 3f00 	ldrex	r3, [r3]
 80137fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8013800:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013804:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013808:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	3314      	adds	r3, #20
 8013812:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8013816:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801381a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801381e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8013822:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013826:	e841 2300 	strex	r3, r2, [r1]
 801382a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801382e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013832:	2b00      	cmp	r3, #0
 8013834:	d1d9      	bne.n	80137ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801383a:	2b00      	cmp	r3, #0
 801383c:	d013      	beq.n	8013866 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013842:	4a8a      	ldr	r2, [pc, #552]	@ (8013a6c <HAL_UART_IRQHandler+0x410>)
 8013844:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801384a:	4618      	mov	r0, r3
 801384c:	f7fd f8d4 	bl	80109f8 <HAL_DMA_Abort_IT>
 8013850:	4603      	mov	r3, r0
 8013852:	2b00      	cmp	r3, #0
 8013854:	d016      	beq.n	8013884 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801385a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801385c:	687a      	ldr	r2, [r7, #4]
 801385e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8013860:	4610      	mov	r0, r2
 8013862:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013864:	e00e      	b.n	8013884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013866:	6878      	ldr	r0, [r7, #4]
 8013868:	f000 f9b6 	bl	8013bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801386c:	e00a      	b.n	8013884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801386e:	6878      	ldr	r0, [r7, #4]
 8013870:	f000 f9b2 	bl	8013bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013874:	e006      	b.n	8013884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013876:	6878      	ldr	r0, [r7, #4]
 8013878:	f000 f9ae 	bl	8013bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	2200      	movs	r2, #0
 8013880:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8013882:	e18d      	b.n	8013ba0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013884:	bf00      	nop
    return;
 8013886:	e18b      	b.n	8013ba0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801388c:	2b01      	cmp	r3, #1
 801388e:	f040 8167 	bne.w	8013b60 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8013892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013896:	f003 0310 	and.w	r3, r3, #16
 801389a:	2b00      	cmp	r3, #0
 801389c:	f000 8160 	beq.w	8013b60 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80138a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80138a4:	f003 0310 	and.w	r3, r3, #16
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	f000 8159 	beq.w	8013b60 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80138ae:	2300      	movs	r3, #0
 80138b0:	60bb      	str	r3, [r7, #8]
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	60bb      	str	r3, [r7, #8]
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	681b      	ldr	r3, [r3, #0]
 80138be:	685b      	ldr	r3, [r3, #4]
 80138c0:	60bb      	str	r3, [r7, #8]
 80138c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	681b      	ldr	r3, [r3, #0]
 80138c8:	695b      	ldr	r3, [r3, #20]
 80138ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80138ce:	2b40      	cmp	r3, #64	@ 0x40
 80138d0:	f040 80ce 	bne.w	8013a70 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	685b      	ldr	r3, [r3, #4]
 80138dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80138e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	f000 80a9 	beq.w	8013a3c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80138ea:	687b      	ldr	r3, [r7, #4]
 80138ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80138ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80138f2:	429a      	cmp	r2, r3
 80138f4:	f080 80a2 	bcs.w	8013a3c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80138fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013904:	69db      	ldr	r3, [r3, #28]
 8013906:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801390a:	f000 8088 	beq.w	8013a1e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	681b      	ldr	r3, [r3, #0]
 8013912:	330c      	adds	r3, #12
 8013914:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013918:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801391c:	e853 3f00 	ldrex	r3, [r3]
 8013920:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8013924:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013928:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801392c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	330c      	adds	r3, #12
 8013936:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801393a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 801393e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013942:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8013946:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801394a:	e841 2300 	strex	r3, r2, [r1]
 801394e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8013952:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013956:	2b00      	cmp	r3, #0
 8013958:	d1d9      	bne.n	801390e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	3314      	adds	r3, #20
 8013960:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013962:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013964:	e853 3f00 	ldrex	r3, [r3]
 8013968:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801396a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801396c:	f023 0301 	bic.w	r3, r3, #1
 8013970:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	3314      	adds	r3, #20
 801397a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801397e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8013982:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013984:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013986:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801398a:	e841 2300 	strex	r3, r2, [r1]
 801398e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013990:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013992:	2b00      	cmp	r3, #0
 8013994:	d1e1      	bne.n	801395a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	3314      	adds	r3, #20
 801399c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801399e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80139a0:	e853 3f00 	ldrex	r3, [r3]
 80139a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80139a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80139a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80139ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	3314      	adds	r3, #20
 80139b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80139ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80139bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80139be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80139c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80139c2:	e841 2300 	strex	r3, r2, [r1]
 80139c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80139c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d1e3      	bne.n	8013996 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	2220      	movs	r2, #32
 80139d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	2200      	movs	r2, #0
 80139da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	330c      	adds	r3, #12
 80139e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80139e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80139e6:	e853 3f00 	ldrex	r3, [r3]
 80139ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80139ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80139ee:	f023 0310 	bic.w	r3, r3, #16
 80139f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	330c      	adds	r3, #12
 80139fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8013a00:	65ba      	str	r2, [r7, #88]	@ 0x58
 8013a02:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013a06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013a08:	e841 2300 	strex	r3, r2, [r1]
 8013a0c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013a0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d1e3      	bne.n	80139dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013a18:	4618      	mov	r0, r3
 8013a1a:	f7fc ff7d 	bl	8010918 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	2202      	movs	r2, #2
 8013a22:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8013a2c:	b29b      	uxth	r3, r3
 8013a2e:	1ad3      	subs	r3, r2, r3
 8013a30:	b29b      	uxth	r3, r3
 8013a32:	4619      	mov	r1, r3
 8013a34:	6878      	ldr	r0, [r7, #4]
 8013a36:	f000 f8ed 	bl	8013c14 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013a3a:	e0b3      	b.n	8013ba4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8013a40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013a44:	429a      	cmp	r2, r3
 8013a46:	f040 80ad 	bne.w	8013ba4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013a4e:	69db      	ldr	r3, [r3, #28]
 8013a50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013a54:	f040 80a6 	bne.w	8013ba4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	2202      	movs	r2, #2
 8013a5c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8013a62:	4619      	mov	r1, r3
 8013a64:	6878      	ldr	r0, [r7, #4]
 8013a66:	f000 f8d5 	bl	8013c14 <HAL_UARTEx_RxEventCallback>
      return;
 8013a6a:	e09b      	b.n	8013ba4 <HAL_UART_IRQHandler+0x548>
 8013a6c:	08013d67 	.word	0x08013d67
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8013a78:	b29b      	uxth	r3, r3
 8013a7a:	1ad3      	subs	r3, r2, r3
 8013a7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8013a84:	b29b      	uxth	r3, r3
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	f000 808e 	beq.w	8013ba8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8013a8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	f000 8089 	beq.w	8013ba8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	681b      	ldr	r3, [r3, #0]
 8013a9a:	330c      	adds	r3, #12
 8013a9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013aa0:	e853 3f00 	ldrex	r3, [r3]
 8013aa4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013aa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013aac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	330c      	adds	r3, #12
 8013ab6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8013aba:	647a      	str	r2, [r7, #68]	@ 0x44
 8013abc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013abe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013ac0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013ac2:	e841 2300 	strex	r3, r2, [r1]
 8013ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013ac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	d1e3      	bne.n	8013a96 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	681b      	ldr	r3, [r3, #0]
 8013ad2:	3314      	adds	r3, #20
 8013ad4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ad8:	e853 3f00 	ldrex	r3, [r3]
 8013adc:	623b      	str	r3, [r7, #32]
   return(result);
 8013ade:	6a3b      	ldr	r3, [r7, #32]
 8013ae0:	f023 0301 	bic.w	r3, r3, #1
 8013ae4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	681b      	ldr	r3, [r3, #0]
 8013aec:	3314      	adds	r3, #20
 8013aee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013af2:	633a      	str	r2, [r7, #48]	@ 0x30
 8013af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013af6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013af8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013afa:	e841 2300 	strex	r3, r2, [r1]
 8013afe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d1e3      	bne.n	8013ace <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	2220      	movs	r2, #32
 8013b0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	2200      	movs	r2, #0
 8013b12:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013b14:	687b      	ldr	r3, [r7, #4]
 8013b16:	681b      	ldr	r3, [r3, #0]
 8013b18:	330c      	adds	r3, #12
 8013b1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b1c:	693b      	ldr	r3, [r7, #16]
 8013b1e:	e853 3f00 	ldrex	r3, [r3]
 8013b22:	60fb      	str	r3, [r7, #12]
   return(result);
 8013b24:	68fb      	ldr	r3, [r7, #12]
 8013b26:	f023 0310 	bic.w	r3, r3, #16
 8013b2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	681b      	ldr	r3, [r3, #0]
 8013b32:	330c      	adds	r3, #12
 8013b34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8013b38:	61fa      	str	r2, [r7, #28]
 8013b3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b3c:	69b9      	ldr	r1, [r7, #24]
 8013b3e:	69fa      	ldr	r2, [r7, #28]
 8013b40:	e841 2300 	strex	r3, r2, [r1]
 8013b44:	617b      	str	r3, [r7, #20]
   return(result);
 8013b46:	697b      	ldr	r3, [r7, #20]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d1e3      	bne.n	8013b14 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	2202      	movs	r2, #2
 8013b50:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8013b52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8013b56:	4619      	mov	r1, r3
 8013b58:	6878      	ldr	r0, [r7, #4]
 8013b5a:	f000 f85b 	bl	8013c14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8013b5e:	e023      	b.n	8013ba8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8013b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013b64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013b68:	2b00      	cmp	r3, #0
 8013b6a:	d009      	beq.n	8013b80 <HAL_UART_IRQHandler+0x524>
 8013b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d003      	beq.n	8013b80 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8013b78:	6878      	ldr	r0, [r7, #4]
 8013b7a:	f000 f97d 	bl	8013e78 <UART_Transmit_IT>
    return;
 8013b7e:	e014      	b.n	8013baa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8013b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013b84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d00e      	beq.n	8013baa <HAL_UART_IRQHandler+0x54e>
 8013b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d008      	beq.n	8013baa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8013b98:	6878      	ldr	r0, [r7, #4]
 8013b9a:	f000 f9bd 	bl	8013f18 <UART_EndTransmit_IT>
    return;
 8013b9e:	e004      	b.n	8013baa <HAL_UART_IRQHandler+0x54e>
    return;
 8013ba0:	bf00      	nop
 8013ba2:	e002      	b.n	8013baa <HAL_UART_IRQHandler+0x54e>
      return;
 8013ba4:	bf00      	nop
 8013ba6:	e000      	b.n	8013baa <HAL_UART_IRQHandler+0x54e>
      return;
 8013ba8:	bf00      	nop
  }
}
 8013baa:	37e8      	adds	r7, #232	@ 0xe8
 8013bac:	46bd      	mov	sp, r7
 8013bae:	bd80      	pop	{r7, pc}

08013bb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8013bb0:	b480      	push	{r7}
 8013bb2:	b083      	sub	sp, #12
 8013bb4:	af00      	add	r7, sp, #0
 8013bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8013bb8:	bf00      	nop
 8013bba:	370c      	adds	r7, #12
 8013bbc:	46bd      	mov	sp, r7
 8013bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc2:	4770      	bx	lr

08013bc4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8013bc4:	b480      	push	{r7}
 8013bc6:	b083      	sub	sp, #12
 8013bc8:	af00      	add	r7, sp, #0
 8013bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8013bcc:	bf00      	nop
 8013bce:	370c      	adds	r7, #12
 8013bd0:	46bd      	mov	sp, r7
 8013bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bd6:	4770      	bx	lr

08013bd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8013bd8:	b480      	push	{r7}
 8013bda:	b083      	sub	sp, #12
 8013bdc:	af00      	add	r7, sp, #0
 8013bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8013be0:	bf00      	nop
 8013be2:	370c      	adds	r7, #12
 8013be4:	46bd      	mov	sp, r7
 8013be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bea:	4770      	bx	lr

08013bec <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8013bec:	b480      	push	{r7}
 8013bee:	b083      	sub	sp, #12
 8013bf0:	af00      	add	r7, sp, #0
 8013bf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8013bf4:	bf00      	nop
 8013bf6:	370c      	adds	r7, #12
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bfe:	4770      	bx	lr

08013c00 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8013c00:	b480      	push	{r7}
 8013c02:	b083      	sub	sp, #12
 8013c04:	af00      	add	r7, sp, #0
 8013c06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8013c08:	bf00      	nop
 8013c0a:	370c      	adds	r7, #12
 8013c0c:	46bd      	mov	sp, r7
 8013c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c12:	4770      	bx	lr

08013c14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013c14:	b480      	push	{r7}
 8013c16:	b083      	sub	sp, #12
 8013c18:	af00      	add	r7, sp, #0
 8013c1a:	6078      	str	r0, [r7, #4]
 8013c1c:	460b      	mov	r3, r1
 8013c1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013c20:	bf00      	nop
 8013c22:	370c      	adds	r7, #12
 8013c24:	46bd      	mov	sp, r7
 8013c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c2a:	4770      	bx	lr

08013c2c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013c2c:	b480      	push	{r7}
 8013c2e:	b085      	sub	sp, #20
 8013c30:	af00      	add	r7, sp, #0
 8013c32:	60f8      	str	r0, [r7, #12]
 8013c34:	60b9      	str	r1, [r7, #8]
 8013c36:	4613      	mov	r3, r2
 8013c38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	68ba      	ldr	r2, [r7, #8]
 8013c3e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8013c40:	68fb      	ldr	r3, [r7, #12]
 8013c42:	88fa      	ldrh	r2, [r7, #6]
 8013c44:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8013c46:	68fb      	ldr	r3, [r7, #12]
 8013c48:	88fa      	ldrh	r2, [r7, #6]
 8013c4a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	2200      	movs	r2, #0
 8013c50:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	2222      	movs	r2, #34	@ 0x22
 8013c56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	691b      	ldr	r3, [r3, #16]
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d007      	beq.n	8013c72 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	68da      	ldr	r2, [r3, #12]
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8013c70:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8013c72:	68fb      	ldr	r3, [r7, #12]
 8013c74:	681b      	ldr	r3, [r3, #0]
 8013c76:	695a      	ldr	r2, [r3, #20]
 8013c78:	68fb      	ldr	r3, [r7, #12]
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	f042 0201 	orr.w	r2, r2, #1
 8013c80:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	68da      	ldr	r2, [r3, #12]
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	681b      	ldr	r3, [r3, #0]
 8013c8c:	f042 0220 	orr.w	r2, r2, #32
 8013c90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013c92:	2300      	movs	r3, #0
}
 8013c94:	4618      	mov	r0, r3
 8013c96:	3714      	adds	r7, #20
 8013c98:	46bd      	mov	sp, r7
 8013c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c9e:	4770      	bx	lr

08013ca0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8013ca0:	b480      	push	{r7}
 8013ca2:	b095      	sub	sp, #84	@ 0x54
 8013ca4:	af00      	add	r7, sp, #0
 8013ca6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	330c      	adds	r3, #12
 8013cae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013cb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013cb2:	e853 3f00 	ldrex	r3, [r3]
 8013cb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013cba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013cbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	681b      	ldr	r3, [r3, #0]
 8013cc4:	330c      	adds	r3, #12
 8013cc6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8013cc8:	643a      	str	r2, [r7, #64]	@ 0x40
 8013cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ccc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013cce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013cd0:	e841 2300 	strex	r3, r2, [r1]
 8013cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d1e5      	bne.n	8013ca8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	3314      	adds	r3, #20
 8013ce2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ce4:	6a3b      	ldr	r3, [r7, #32]
 8013ce6:	e853 3f00 	ldrex	r3, [r3]
 8013cea:	61fb      	str	r3, [r7, #28]
   return(result);
 8013cec:	69fb      	ldr	r3, [r7, #28]
 8013cee:	f023 0301 	bic.w	r3, r3, #1
 8013cf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	3314      	adds	r3, #20
 8013cfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013cfc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013d02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013d04:	e841 2300 	strex	r3, r2, [r1]
 8013d08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d0c:	2b00      	cmp	r3, #0
 8013d0e:	d1e5      	bne.n	8013cdc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013d14:	2b01      	cmp	r3, #1
 8013d16:	d119      	bne.n	8013d4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	681b      	ldr	r3, [r3, #0]
 8013d1c:	330c      	adds	r3, #12
 8013d1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d20:	68fb      	ldr	r3, [r7, #12]
 8013d22:	e853 3f00 	ldrex	r3, [r3]
 8013d26:	60bb      	str	r3, [r7, #8]
   return(result);
 8013d28:	68bb      	ldr	r3, [r7, #8]
 8013d2a:	f023 0310 	bic.w	r3, r3, #16
 8013d2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	330c      	adds	r3, #12
 8013d36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013d38:	61ba      	str	r2, [r7, #24]
 8013d3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d3c:	6979      	ldr	r1, [r7, #20]
 8013d3e:	69ba      	ldr	r2, [r7, #24]
 8013d40:	e841 2300 	strex	r3, r2, [r1]
 8013d44:	613b      	str	r3, [r7, #16]
   return(result);
 8013d46:	693b      	ldr	r3, [r7, #16]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d1e5      	bne.n	8013d18 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	2220      	movs	r2, #32
 8013d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	2200      	movs	r2, #0
 8013d58:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8013d5a:	bf00      	nop
 8013d5c:	3754      	adds	r7, #84	@ 0x54
 8013d5e:	46bd      	mov	sp, r7
 8013d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d64:	4770      	bx	lr

08013d66 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013d66:	b580      	push	{r7, lr}
 8013d68:	b084      	sub	sp, #16
 8013d6a:	af00      	add	r7, sp, #0
 8013d6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d72:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8013d74:	68fb      	ldr	r3, [r7, #12]
 8013d76:	2200      	movs	r2, #0
 8013d78:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013d7a:	68f8      	ldr	r0, [r7, #12]
 8013d7c:	f7ff ff2c 	bl	8013bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013d80:	bf00      	nop
 8013d82:	3710      	adds	r7, #16
 8013d84:	46bd      	mov	sp, r7
 8013d86:	bd80      	pop	{r7, pc}

08013d88 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8013d88:	b580      	push	{r7, lr}
 8013d8a:	b084      	sub	sp, #16
 8013d8c:	af00      	add	r7, sp, #0
 8013d8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d94:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8013d96:	68fb      	ldr	r3, [r7, #12]
 8013d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d9a:	2200      	movs	r2, #0
 8013d9c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8013d9e:	68fb      	ldr	r3, [r7, #12]
 8013da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d004      	beq.n	8013db0 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8013da6:	68fb      	ldr	r3, [r7, #12]
 8013da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013daa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d117      	bne.n	8013de0 <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8013db0:	68fb      	ldr	r3, [r7, #12]
 8013db2:	2200      	movs	r2, #0
 8013db4:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8013db6:	68fb      	ldr	r3, [r7, #12]
 8013db8:	2200      	movs	r2, #0
 8013dba:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	2200      	movs	r2, #0
 8013dc0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8013dc2:	68fb      	ldr	r3, [r7, #12]
 8013dc4:	2220      	movs	r2, #32
 8013dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8013dca:	68fb      	ldr	r3, [r7, #12]
 8013dcc:	2220      	movs	r2, #32
 8013dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	2200      	movs	r2, #0
 8013dd6:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8013dd8:	68f8      	ldr	r0, [r7, #12]
 8013dda:	f7ff ff07 	bl	8013bec <HAL_UART_AbortCpltCallback>
 8013dde:	e000      	b.n	8013de2 <UART_DMATxAbortCallback+0x5a>
      return;
 8013de0:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013de2:	3710      	adds	r7, #16
 8013de4:	46bd      	mov	sp, r7
 8013de6:	bd80      	pop	{r7, pc}

08013de8 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8013de8:	b580      	push	{r7, lr}
 8013dea:	b084      	sub	sp, #16
 8013dec:	af00      	add	r7, sp, #0
 8013dee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013df4:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8013df6:	68fb      	ldr	r3, [r7, #12]
 8013df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013dfa:	2200      	movs	r2, #0
 8013dfc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8013dfe:	68fb      	ldr	r3, [r7, #12]
 8013e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d004      	beq.n	8013e10 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d117      	bne.n	8013e40 <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	2200      	movs	r2, #0
 8013e14:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	2200      	movs	r2, #0
 8013e1a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	2200      	movs	r2, #0
 8013e20:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	2220      	movs	r2, #32
 8013e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	2220      	movs	r2, #32
 8013e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	2200      	movs	r2, #0
 8013e36:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8013e38:	68f8      	ldr	r0, [r7, #12]
 8013e3a:	f7ff fed7 	bl	8013bec <HAL_UART_AbortCpltCallback>
 8013e3e:	e000      	b.n	8013e42 <UART_DMARxAbortCallback+0x5a>
      return;
 8013e40:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013e42:	3710      	adds	r7, #16
 8013e44:	46bd      	mov	sp, r7
 8013e46:	bd80      	pop	{r7, pc}

08013e48 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8013e48:	b580      	push	{r7, lr}
 8013e4a:	b084      	sub	sp, #16
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e54:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	2200      	movs	r2, #0
 8013e5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013e5c:	68fb      	ldr	r3, [r7, #12]
 8013e5e:	2220      	movs	r2, #32
 8013e60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	2200      	movs	r2, #0
 8013e68:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8013e6a:	68f8      	ldr	r0, [r7, #12]
 8013e6c:	f7ff fec8 	bl	8013c00 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013e70:	bf00      	nop
 8013e72:	3710      	adds	r7, #16
 8013e74:	46bd      	mov	sp, r7
 8013e76:	bd80      	pop	{r7, pc}

08013e78 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8013e78:	b480      	push	{r7}
 8013e7a:	b085      	sub	sp, #20
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013e86:	b2db      	uxtb	r3, r3
 8013e88:	2b21      	cmp	r3, #33	@ 0x21
 8013e8a:	d13e      	bne.n	8013f0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	689b      	ldr	r3, [r3, #8]
 8013e90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013e94:	d114      	bne.n	8013ec0 <UART_Transmit_IT+0x48>
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	691b      	ldr	r3, [r3, #16]
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d110      	bne.n	8013ec0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	6a1b      	ldr	r3, [r3, #32]
 8013ea2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	881b      	ldrh	r3, [r3, #0]
 8013ea8:	461a      	mov	r2, r3
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013eb2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	6a1b      	ldr	r3, [r3, #32]
 8013eb8:	1c9a      	adds	r2, r3, #2
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	621a      	str	r2, [r3, #32]
 8013ebe:	e008      	b.n	8013ed2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	6a1b      	ldr	r3, [r3, #32]
 8013ec4:	1c59      	adds	r1, r3, #1
 8013ec6:	687a      	ldr	r2, [r7, #4]
 8013ec8:	6211      	str	r1, [r2, #32]
 8013eca:	781a      	ldrb	r2, [r3, #0]
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	681b      	ldr	r3, [r3, #0]
 8013ed0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8013ed6:	b29b      	uxth	r3, r3
 8013ed8:	3b01      	subs	r3, #1
 8013eda:	b29b      	uxth	r3, r3
 8013edc:	687a      	ldr	r2, [r7, #4]
 8013ede:	4619      	mov	r1, r3
 8013ee0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8013ee2:	2b00      	cmp	r3, #0
 8013ee4:	d10f      	bne.n	8013f06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	68da      	ldr	r2, [r3, #12]
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	681b      	ldr	r3, [r3, #0]
 8013ef0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8013ef4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	68da      	ldr	r2, [r3, #12]
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	681b      	ldr	r3, [r3, #0]
 8013f00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8013f04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8013f06:	2300      	movs	r3, #0
 8013f08:	e000      	b.n	8013f0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8013f0a:	2302      	movs	r3, #2
  }
}
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	3714      	adds	r7, #20
 8013f10:	46bd      	mov	sp, r7
 8013f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f16:	4770      	bx	lr

08013f18 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013f18:	b580      	push	{r7, lr}
 8013f1a:	b082      	sub	sp, #8
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	68da      	ldr	r2, [r3, #12]
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8013f2e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	2220      	movs	r2, #32
 8013f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8013f38:	6878      	ldr	r0, [r7, #4]
 8013f3a:	f7ff fe39 	bl	8013bb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8013f3e:	2300      	movs	r3, #0
}
 8013f40:	4618      	mov	r0, r3
 8013f42:	3708      	adds	r7, #8
 8013f44:	46bd      	mov	sp, r7
 8013f46:	bd80      	pop	{r7, pc}

08013f48 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8013f48:	b580      	push	{r7, lr}
 8013f4a:	b08c      	sub	sp, #48	@ 0x30
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8013f50:	2300      	movs	r3, #0
 8013f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8013f54:	2300      	movs	r3, #0
 8013f56:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8013f5e:	b2db      	uxtb	r3, r3
 8013f60:	2b22      	cmp	r3, #34	@ 0x22
 8013f62:	f040 80aa 	bne.w	80140ba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	689b      	ldr	r3, [r3, #8]
 8013f6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013f6e:	d115      	bne.n	8013f9c <UART_Receive_IT+0x54>
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	691b      	ldr	r3, [r3, #16]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d111      	bne.n	8013f9c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	685b      	ldr	r3, [r3, #4]
 8013f84:	b29b      	uxth	r3, r3
 8013f86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013f8a:	b29a      	uxth	r2, r3
 8013f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f8e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f94:	1c9a      	adds	r2, r3, #2
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	629a      	str	r2, [r3, #40]	@ 0x28
 8013f9a:	e024      	b.n	8013fe6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	689b      	ldr	r3, [r3, #8]
 8013fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013faa:	d007      	beq.n	8013fbc <UART_Receive_IT+0x74>
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	689b      	ldr	r3, [r3, #8]
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d10a      	bne.n	8013fca <UART_Receive_IT+0x82>
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	691b      	ldr	r3, [r3, #16]
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d106      	bne.n	8013fca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	681b      	ldr	r3, [r3, #0]
 8013fc0:	685b      	ldr	r3, [r3, #4]
 8013fc2:	b2da      	uxtb	r2, r3
 8013fc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fc6:	701a      	strb	r2, [r3, #0]
 8013fc8:	e008      	b.n	8013fdc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	685b      	ldr	r3, [r3, #4]
 8013fd0:	b2db      	uxtb	r3, r3
 8013fd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013fd6:	b2da      	uxtb	r2, r3
 8013fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fda:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013fe0:	1c5a      	adds	r2, r3, #1
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8013fea:	b29b      	uxth	r3, r3
 8013fec:	3b01      	subs	r3, #1
 8013fee:	b29b      	uxth	r3, r3
 8013ff0:	687a      	ldr	r2, [r7, #4]
 8013ff2:	4619      	mov	r1, r3
 8013ff4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d15d      	bne.n	80140b6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	681b      	ldr	r3, [r3, #0]
 8013ffe:	68da      	ldr	r2, [r3, #12]
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	681b      	ldr	r3, [r3, #0]
 8014004:	f022 0220 	bic.w	r2, r2, #32
 8014008:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	681b      	ldr	r3, [r3, #0]
 801400e:	68da      	ldr	r2, [r3, #12]
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	681b      	ldr	r3, [r3, #0]
 8014014:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8014018:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	695a      	ldr	r2, [r3, #20]
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	681b      	ldr	r3, [r3, #0]
 8014024:	f022 0201 	bic.w	r2, r2, #1
 8014028:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	2220      	movs	r2, #32
 801402e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	2200      	movs	r2, #0
 8014036:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801403c:	2b01      	cmp	r3, #1
 801403e:	d135      	bne.n	80140ac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	2200      	movs	r2, #0
 8014044:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	681b      	ldr	r3, [r3, #0]
 801404a:	330c      	adds	r3, #12
 801404c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801404e:	697b      	ldr	r3, [r7, #20]
 8014050:	e853 3f00 	ldrex	r3, [r3]
 8014054:	613b      	str	r3, [r7, #16]
   return(result);
 8014056:	693b      	ldr	r3, [r7, #16]
 8014058:	f023 0310 	bic.w	r3, r3, #16
 801405c:	627b      	str	r3, [r7, #36]	@ 0x24
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	681b      	ldr	r3, [r3, #0]
 8014062:	330c      	adds	r3, #12
 8014064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014066:	623a      	str	r2, [r7, #32]
 8014068:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801406a:	69f9      	ldr	r1, [r7, #28]
 801406c:	6a3a      	ldr	r2, [r7, #32]
 801406e:	e841 2300 	strex	r3, r2, [r1]
 8014072:	61bb      	str	r3, [r7, #24]
   return(result);
 8014074:	69bb      	ldr	r3, [r7, #24]
 8014076:	2b00      	cmp	r3, #0
 8014078:	d1e5      	bne.n	8014046 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	681b      	ldr	r3, [r3, #0]
 801407e:	681b      	ldr	r3, [r3, #0]
 8014080:	f003 0310 	and.w	r3, r3, #16
 8014084:	2b10      	cmp	r3, #16
 8014086:	d10a      	bne.n	801409e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8014088:	2300      	movs	r3, #0
 801408a:	60fb      	str	r3, [r7, #12]
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	681b      	ldr	r3, [r3, #0]
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	60fb      	str	r3, [r7, #12]
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	681b      	ldr	r3, [r3, #0]
 8014098:	685b      	ldr	r3, [r3, #4]
 801409a:	60fb      	str	r3, [r7, #12]
 801409c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80140a2:	4619      	mov	r1, r3
 80140a4:	6878      	ldr	r0, [r7, #4]
 80140a6:	f7ff fdb5 	bl	8013c14 <HAL_UARTEx_RxEventCallback>
 80140aa:	e002      	b.n	80140b2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80140ac:	6878      	ldr	r0, [r7, #4]
 80140ae:	f7ff fd89 	bl	8013bc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80140b2:	2300      	movs	r3, #0
 80140b4:	e002      	b.n	80140bc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80140b6:	2300      	movs	r3, #0
 80140b8:	e000      	b.n	80140bc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80140ba:	2302      	movs	r3, #2
  }
}
 80140bc:	4618      	mov	r0, r3
 80140be:	3730      	adds	r7, #48	@ 0x30
 80140c0:	46bd      	mov	sp, r7
 80140c2:	bd80      	pop	{r7, pc}

080140c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80140c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80140c8:	b0c0      	sub	sp, #256	@ 0x100
 80140ca:	af00      	add	r7, sp, #0
 80140cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80140d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80140d4:	681b      	ldr	r3, [r3, #0]
 80140d6:	691b      	ldr	r3, [r3, #16]
 80140d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80140dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80140e0:	68d9      	ldr	r1, [r3, #12]
 80140e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80140e6:	681a      	ldr	r2, [r3, #0]
 80140e8:	ea40 0301 	orr.w	r3, r0, r1
 80140ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80140ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80140f2:	689a      	ldr	r2, [r3, #8]
 80140f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80140f8:	691b      	ldr	r3, [r3, #16]
 80140fa:	431a      	orrs	r2, r3
 80140fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014100:	695b      	ldr	r3, [r3, #20]
 8014102:	431a      	orrs	r2, r3
 8014104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014108:	69db      	ldr	r3, [r3, #28]
 801410a:	4313      	orrs	r3, r2
 801410c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8014110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	68db      	ldr	r3, [r3, #12]
 8014118:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 801411c:	f021 010c 	bic.w	r1, r1, #12
 8014120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014124:	681a      	ldr	r2, [r3, #0]
 8014126:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 801412a:	430b      	orrs	r3, r1
 801412c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801412e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014132:	681b      	ldr	r3, [r3, #0]
 8014134:	695b      	ldr	r3, [r3, #20]
 8014136:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 801413a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801413e:	6999      	ldr	r1, [r3, #24]
 8014140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014144:	681a      	ldr	r2, [r3, #0]
 8014146:	ea40 0301 	orr.w	r3, r0, r1
 801414a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801414c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014150:	681a      	ldr	r2, [r3, #0]
 8014152:	4b8f      	ldr	r3, [pc, #572]	@ (8014390 <UART_SetConfig+0x2cc>)
 8014154:	429a      	cmp	r2, r3
 8014156:	d005      	beq.n	8014164 <UART_SetConfig+0xa0>
 8014158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801415c:	681a      	ldr	r2, [r3, #0]
 801415e:	4b8d      	ldr	r3, [pc, #564]	@ (8014394 <UART_SetConfig+0x2d0>)
 8014160:	429a      	cmp	r2, r3
 8014162:	d104      	bne.n	801416e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8014164:	f7fd fe86 	bl	8011e74 <HAL_RCC_GetPCLK2Freq>
 8014168:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 801416c:	e003      	b.n	8014176 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801416e:	f7fd fe6d 	bl	8011e4c <HAL_RCC_GetPCLK1Freq>
 8014172:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801417a:	69db      	ldr	r3, [r3, #28]
 801417c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8014180:	f040 810c 	bne.w	801439c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014184:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8014188:	2200      	movs	r2, #0
 801418a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 801418e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8014192:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8014196:	4622      	mov	r2, r4
 8014198:	462b      	mov	r3, r5
 801419a:	1891      	adds	r1, r2, r2
 801419c:	65b9      	str	r1, [r7, #88]	@ 0x58
 801419e:	415b      	adcs	r3, r3
 80141a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80141a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80141a6:	4621      	mov	r1, r4
 80141a8:	eb12 0801 	adds.w	r8, r2, r1
 80141ac:	4629      	mov	r1, r5
 80141ae:	eb43 0901 	adc.w	r9, r3, r1
 80141b2:	f04f 0200 	mov.w	r2, #0
 80141b6:	f04f 0300 	mov.w	r3, #0
 80141ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80141be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80141c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80141c6:	4690      	mov	r8, r2
 80141c8:	4699      	mov	r9, r3
 80141ca:	4623      	mov	r3, r4
 80141cc:	eb18 0303 	adds.w	r3, r8, r3
 80141d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80141d4:	462b      	mov	r3, r5
 80141d6:	eb49 0303 	adc.w	r3, r9, r3
 80141da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80141de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80141e2:	685b      	ldr	r3, [r3, #4]
 80141e4:	2200      	movs	r2, #0
 80141e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80141ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80141ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80141f2:	460b      	mov	r3, r1
 80141f4:	18db      	adds	r3, r3, r3
 80141f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80141f8:	4613      	mov	r3, r2
 80141fa:	eb42 0303 	adc.w	r3, r2, r3
 80141fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8014200:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8014204:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8014208:	f7f8 fc3c 	bl	800ca84 <__aeabi_uldivmod>
 801420c:	4602      	mov	r2, r0
 801420e:	460b      	mov	r3, r1
 8014210:	4b61      	ldr	r3, [pc, #388]	@ (8014398 <UART_SetConfig+0x2d4>)
 8014212:	fba3 2302 	umull	r2, r3, r3, r2
 8014216:	095b      	lsrs	r3, r3, #5
 8014218:	011c      	lsls	r4, r3, #4
 801421a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801421e:	2200      	movs	r2, #0
 8014220:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8014224:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8014228:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 801422c:	4642      	mov	r2, r8
 801422e:	464b      	mov	r3, r9
 8014230:	1891      	adds	r1, r2, r2
 8014232:	64b9      	str	r1, [r7, #72]	@ 0x48
 8014234:	415b      	adcs	r3, r3
 8014236:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014238:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 801423c:	4641      	mov	r1, r8
 801423e:	eb12 0a01 	adds.w	sl, r2, r1
 8014242:	4649      	mov	r1, r9
 8014244:	eb43 0b01 	adc.w	fp, r3, r1
 8014248:	f04f 0200 	mov.w	r2, #0
 801424c:	f04f 0300 	mov.w	r3, #0
 8014250:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8014254:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8014258:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801425c:	4692      	mov	sl, r2
 801425e:	469b      	mov	fp, r3
 8014260:	4643      	mov	r3, r8
 8014262:	eb1a 0303 	adds.w	r3, sl, r3
 8014266:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801426a:	464b      	mov	r3, r9
 801426c:	eb4b 0303 	adc.w	r3, fp, r3
 8014270:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8014274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014278:	685b      	ldr	r3, [r3, #4]
 801427a:	2200      	movs	r2, #0
 801427c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8014280:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8014284:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8014288:	460b      	mov	r3, r1
 801428a:	18db      	adds	r3, r3, r3
 801428c:	643b      	str	r3, [r7, #64]	@ 0x40
 801428e:	4613      	mov	r3, r2
 8014290:	eb42 0303 	adc.w	r3, r2, r3
 8014294:	647b      	str	r3, [r7, #68]	@ 0x44
 8014296:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801429a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 801429e:	f7f8 fbf1 	bl	800ca84 <__aeabi_uldivmod>
 80142a2:	4602      	mov	r2, r0
 80142a4:	460b      	mov	r3, r1
 80142a6:	4611      	mov	r1, r2
 80142a8:	4b3b      	ldr	r3, [pc, #236]	@ (8014398 <UART_SetConfig+0x2d4>)
 80142aa:	fba3 2301 	umull	r2, r3, r3, r1
 80142ae:	095b      	lsrs	r3, r3, #5
 80142b0:	2264      	movs	r2, #100	@ 0x64
 80142b2:	fb02 f303 	mul.w	r3, r2, r3
 80142b6:	1acb      	subs	r3, r1, r3
 80142b8:	00db      	lsls	r3, r3, #3
 80142ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80142be:	4b36      	ldr	r3, [pc, #216]	@ (8014398 <UART_SetConfig+0x2d4>)
 80142c0:	fba3 2302 	umull	r2, r3, r3, r2
 80142c4:	095b      	lsrs	r3, r3, #5
 80142c6:	005b      	lsls	r3, r3, #1
 80142c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80142cc:	441c      	add	r4, r3
 80142ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80142d2:	2200      	movs	r2, #0
 80142d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80142d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80142dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80142e0:	4642      	mov	r2, r8
 80142e2:	464b      	mov	r3, r9
 80142e4:	1891      	adds	r1, r2, r2
 80142e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80142e8:	415b      	adcs	r3, r3
 80142ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80142ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80142f0:	4641      	mov	r1, r8
 80142f2:	1851      	adds	r1, r2, r1
 80142f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80142f6:	4649      	mov	r1, r9
 80142f8:	414b      	adcs	r3, r1
 80142fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80142fc:	f04f 0200 	mov.w	r2, #0
 8014300:	f04f 0300 	mov.w	r3, #0
 8014304:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8014308:	4659      	mov	r1, fp
 801430a:	00cb      	lsls	r3, r1, #3
 801430c:	4651      	mov	r1, sl
 801430e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8014312:	4651      	mov	r1, sl
 8014314:	00ca      	lsls	r2, r1, #3
 8014316:	4610      	mov	r0, r2
 8014318:	4619      	mov	r1, r3
 801431a:	4603      	mov	r3, r0
 801431c:	4642      	mov	r2, r8
 801431e:	189b      	adds	r3, r3, r2
 8014320:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8014324:	464b      	mov	r3, r9
 8014326:	460a      	mov	r2, r1
 8014328:	eb42 0303 	adc.w	r3, r2, r3
 801432c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8014330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014334:	685b      	ldr	r3, [r3, #4]
 8014336:	2200      	movs	r2, #0
 8014338:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801433c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8014340:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8014344:	460b      	mov	r3, r1
 8014346:	18db      	adds	r3, r3, r3
 8014348:	62bb      	str	r3, [r7, #40]	@ 0x28
 801434a:	4613      	mov	r3, r2
 801434c:	eb42 0303 	adc.w	r3, r2, r3
 8014350:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014352:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8014356:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 801435a:	f7f8 fb93 	bl	800ca84 <__aeabi_uldivmod>
 801435e:	4602      	mov	r2, r0
 8014360:	460b      	mov	r3, r1
 8014362:	4b0d      	ldr	r3, [pc, #52]	@ (8014398 <UART_SetConfig+0x2d4>)
 8014364:	fba3 1302 	umull	r1, r3, r3, r2
 8014368:	095b      	lsrs	r3, r3, #5
 801436a:	2164      	movs	r1, #100	@ 0x64
 801436c:	fb01 f303 	mul.w	r3, r1, r3
 8014370:	1ad3      	subs	r3, r2, r3
 8014372:	00db      	lsls	r3, r3, #3
 8014374:	3332      	adds	r3, #50	@ 0x32
 8014376:	4a08      	ldr	r2, [pc, #32]	@ (8014398 <UART_SetConfig+0x2d4>)
 8014378:	fba2 2303 	umull	r2, r3, r2, r3
 801437c:	095b      	lsrs	r3, r3, #5
 801437e:	f003 0207 	and.w	r2, r3, #7
 8014382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014386:	681b      	ldr	r3, [r3, #0]
 8014388:	4422      	add	r2, r4
 801438a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 801438c:	e106      	b.n	801459c <UART_SetConfig+0x4d8>
 801438e:	bf00      	nop
 8014390:	40011000 	.word	0x40011000
 8014394:	40011400 	.word	0x40011400
 8014398:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801439c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80143a0:	2200      	movs	r2, #0
 80143a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80143a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80143aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80143ae:	4642      	mov	r2, r8
 80143b0:	464b      	mov	r3, r9
 80143b2:	1891      	adds	r1, r2, r2
 80143b4:	6239      	str	r1, [r7, #32]
 80143b6:	415b      	adcs	r3, r3
 80143b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80143ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80143be:	4641      	mov	r1, r8
 80143c0:	1854      	adds	r4, r2, r1
 80143c2:	4649      	mov	r1, r9
 80143c4:	eb43 0501 	adc.w	r5, r3, r1
 80143c8:	f04f 0200 	mov.w	r2, #0
 80143cc:	f04f 0300 	mov.w	r3, #0
 80143d0:	00eb      	lsls	r3, r5, #3
 80143d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80143d6:	00e2      	lsls	r2, r4, #3
 80143d8:	4614      	mov	r4, r2
 80143da:	461d      	mov	r5, r3
 80143dc:	4643      	mov	r3, r8
 80143de:	18e3      	adds	r3, r4, r3
 80143e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80143e4:	464b      	mov	r3, r9
 80143e6:	eb45 0303 	adc.w	r3, r5, r3
 80143ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80143ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80143f2:	685b      	ldr	r3, [r3, #4]
 80143f4:	2200      	movs	r2, #0
 80143f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80143fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80143fe:	f04f 0200 	mov.w	r2, #0
 8014402:	f04f 0300 	mov.w	r3, #0
 8014406:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801440a:	4629      	mov	r1, r5
 801440c:	008b      	lsls	r3, r1, #2
 801440e:	4621      	mov	r1, r4
 8014410:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8014414:	4621      	mov	r1, r4
 8014416:	008a      	lsls	r2, r1, #2
 8014418:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 801441c:	f7f8 fb32 	bl	800ca84 <__aeabi_uldivmod>
 8014420:	4602      	mov	r2, r0
 8014422:	460b      	mov	r3, r1
 8014424:	4b60      	ldr	r3, [pc, #384]	@ (80145a8 <UART_SetConfig+0x4e4>)
 8014426:	fba3 2302 	umull	r2, r3, r3, r2
 801442a:	095b      	lsrs	r3, r3, #5
 801442c:	011c      	lsls	r4, r3, #4
 801442e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8014432:	2200      	movs	r2, #0
 8014434:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8014438:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 801443c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8014440:	4642      	mov	r2, r8
 8014442:	464b      	mov	r3, r9
 8014444:	1891      	adds	r1, r2, r2
 8014446:	61b9      	str	r1, [r7, #24]
 8014448:	415b      	adcs	r3, r3
 801444a:	61fb      	str	r3, [r7, #28]
 801444c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8014450:	4641      	mov	r1, r8
 8014452:	1851      	adds	r1, r2, r1
 8014454:	6139      	str	r1, [r7, #16]
 8014456:	4649      	mov	r1, r9
 8014458:	414b      	adcs	r3, r1
 801445a:	617b      	str	r3, [r7, #20]
 801445c:	f04f 0200 	mov.w	r2, #0
 8014460:	f04f 0300 	mov.w	r3, #0
 8014464:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8014468:	4659      	mov	r1, fp
 801446a:	00cb      	lsls	r3, r1, #3
 801446c:	4651      	mov	r1, sl
 801446e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8014472:	4651      	mov	r1, sl
 8014474:	00ca      	lsls	r2, r1, #3
 8014476:	4610      	mov	r0, r2
 8014478:	4619      	mov	r1, r3
 801447a:	4603      	mov	r3, r0
 801447c:	4642      	mov	r2, r8
 801447e:	189b      	adds	r3, r3, r2
 8014480:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014484:	464b      	mov	r3, r9
 8014486:	460a      	mov	r2, r1
 8014488:	eb42 0303 	adc.w	r3, r2, r3
 801448c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014494:	685b      	ldr	r3, [r3, #4]
 8014496:	2200      	movs	r2, #0
 8014498:	67bb      	str	r3, [r7, #120]	@ 0x78
 801449a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 801449c:	f04f 0200 	mov.w	r2, #0
 80144a0:	f04f 0300 	mov.w	r3, #0
 80144a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80144a8:	4649      	mov	r1, r9
 80144aa:	008b      	lsls	r3, r1, #2
 80144ac:	4641      	mov	r1, r8
 80144ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80144b2:	4641      	mov	r1, r8
 80144b4:	008a      	lsls	r2, r1, #2
 80144b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80144ba:	f7f8 fae3 	bl	800ca84 <__aeabi_uldivmod>
 80144be:	4602      	mov	r2, r0
 80144c0:	460b      	mov	r3, r1
 80144c2:	4611      	mov	r1, r2
 80144c4:	4b38      	ldr	r3, [pc, #224]	@ (80145a8 <UART_SetConfig+0x4e4>)
 80144c6:	fba3 2301 	umull	r2, r3, r3, r1
 80144ca:	095b      	lsrs	r3, r3, #5
 80144cc:	2264      	movs	r2, #100	@ 0x64
 80144ce:	fb02 f303 	mul.w	r3, r2, r3
 80144d2:	1acb      	subs	r3, r1, r3
 80144d4:	011b      	lsls	r3, r3, #4
 80144d6:	3332      	adds	r3, #50	@ 0x32
 80144d8:	4a33      	ldr	r2, [pc, #204]	@ (80145a8 <UART_SetConfig+0x4e4>)
 80144da:	fba2 2303 	umull	r2, r3, r2, r3
 80144de:	095b      	lsrs	r3, r3, #5
 80144e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80144e4:	441c      	add	r4, r3
 80144e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80144ea:	2200      	movs	r2, #0
 80144ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80144ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80144f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80144f4:	4642      	mov	r2, r8
 80144f6:	464b      	mov	r3, r9
 80144f8:	1891      	adds	r1, r2, r2
 80144fa:	60b9      	str	r1, [r7, #8]
 80144fc:	415b      	adcs	r3, r3
 80144fe:	60fb      	str	r3, [r7, #12]
 8014500:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8014504:	4641      	mov	r1, r8
 8014506:	1851      	adds	r1, r2, r1
 8014508:	6039      	str	r1, [r7, #0]
 801450a:	4649      	mov	r1, r9
 801450c:	414b      	adcs	r3, r1
 801450e:	607b      	str	r3, [r7, #4]
 8014510:	f04f 0200 	mov.w	r2, #0
 8014514:	f04f 0300 	mov.w	r3, #0
 8014518:	e9d7 ab00 	ldrd	sl, fp, [r7]
 801451c:	4659      	mov	r1, fp
 801451e:	00cb      	lsls	r3, r1, #3
 8014520:	4651      	mov	r1, sl
 8014522:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8014526:	4651      	mov	r1, sl
 8014528:	00ca      	lsls	r2, r1, #3
 801452a:	4610      	mov	r0, r2
 801452c:	4619      	mov	r1, r3
 801452e:	4603      	mov	r3, r0
 8014530:	4642      	mov	r2, r8
 8014532:	189b      	adds	r3, r3, r2
 8014534:	66bb      	str	r3, [r7, #104]	@ 0x68
 8014536:	464b      	mov	r3, r9
 8014538:	460a      	mov	r2, r1
 801453a:	eb42 0303 	adc.w	r3, r2, r3
 801453e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8014540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014544:	685b      	ldr	r3, [r3, #4]
 8014546:	2200      	movs	r2, #0
 8014548:	663b      	str	r3, [r7, #96]	@ 0x60
 801454a:	667a      	str	r2, [r7, #100]	@ 0x64
 801454c:	f04f 0200 	mov.w	r2, #0
 8014550:	f04f 0300 	mov.w	r3, #0
 8014554:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8014558:	4649      	mov	r1, r9
 801455a:	008b      	lsls	r3, r1, #2
 801455c:	4641      	mov	r1, r8
 801455e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8014562:	4641      	mov	r1, r8
 8014564:	008a      	lsls	r2, r1, #2
 8014566:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 801456a:	f7f8 fa8b 	bl	800ca84 <__aeabi_uldivmod>
 801456e:	4602      	mov	r2, r0
 8014570:	460b      	mov	r3, r1
 8014572:	4b0d      	ldr	r3, [pc, #52]	@ (80145a8 <UART_SetConfig+0x4e4>)
 8014574:	fba3 1302 	umull	r1, r3, r3, r2
 8014578:	095b      	lsrs	r3, r3, #5
 801457a:	2164      	movs	r1, #100	@ 0x64
 801457c:	fb01 f303 	mul.w	r3, r1, r3
 8014580:	1ad3      	subs	r3, r2, r3
 8014582:	011b      	lsls	r3, r3, #4
 8014584:	3332      	adds	r3, #50	@ 0x32
 8014586:	4a08      	ldr	r2, [pc, #32]	@ (80145a8 <UART_SetConfig+0x4e4>)
 8014588:	fba2 2303 	umull	r2, r3, r2, r3
 801458c:	095b      	lsrs	r3, r3, #5
 801458e:	f003 020f 	and.w	r2, r3, #15
 8014592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8014596:	681b      	ldr	r3, [r3, #0]
 8014598:	4422      	add	r2, r4
 801459a:	609a      	str	r2, [r3, #8]
}
 801459c:	bf00      	nop
 801459e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80145a2:	46bd      	mov	sp, r7
 80145a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80145a8:	51eb851f 	.word	0x51eb851f

080145ac <Probe_Init>:
static inline void Filter_Reset(Filter_t *f);
static inline uint16_t Filter_Step(Filter_t *f, uint16_t x);

/* Public functions ----------------------------------------------------------*/
void Probe_Init(void)
{
 80145ac:	b580      	push	{r7, lr}
 80145ae:	af00      	add	r7, sp, #0
    Probe_InitHAL();
 80145b0:	f000 f814 	bl	80145dc <Probe_InitHAL>
    Filter_Reset(&filter_main);
 80145b4:	4803      	ldr	r0, [pc, #12]	@ (80145c4 <Probe_Init+0x18>)
 80145b6:	f000 f89c 	bl	80146f2 <Filter_Reset>
    Filter_Reset(&filter_extra);
 80145ba:	4803      	ldr	r0, [pc, #12]	@ (80145c8 <Probe_Init+0x1c>)
 80145bc:	f000 f899 	bl	80146f2 <Filter_Reset>
}
 80145c0:	bf00      	nop
 80145c2:	bd80      	pop	{r7, pc}
 80145c4:	200143d4 	.word	0x200143d4
 80145c8:	200143ec 	.word	0x200143ec

080145cc <Probe_Handle>:

void Probe_Handle(void)
{
 80145cc:	b480      	push	{r7}
 80145ce:	af00      	add	r7, sp, #0

}
 80145d0:	bf00      	nop
 80145d2:	46bd      	mov	sp, r7
 80145d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145d8:	4770      	bx	lr
	...

080145dc <Probe_InitHAL>:

/* Callback functions --------------------------------------------------------*/

/* Private functions ---------------------------------------------------------*/
void Probe_InitHAL(void)
{
 80145dc:	b580      	push	{r7, lr}
 80145de:	af00      	add	r7, sp, #0
    if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 80145e0:	4802      	ldr	r0, [pc, #8]	@ (80145ec <Probe_InitHAL+0x10>)
 80145e2:	f7fe f97b 	bl	80128dc <HAL_TIM_Base_Start_IT>
    {
        // error handler
    }
}
 80145e6:	bf00      	nop
 80145e8:	bd80      	pop	{r7, pc}
 80145ea:	bf00      	nop
 80145ec:	20000a44 	.word	0x20000a44

080145f0 <AngleBufferFIFO_Reset>:

static inline void AngleBufferFIFO_Reset(AngleBufferFIFO_t *ab)
{
 80145f0:	b480      	push	{r7}
 80145f2:	b083      	sub	sp, #12
 80145f4:	af00      	add	r7, sp, #0
 80145f6:	6078      	str	r0, [r7, #4]
    ab->count = 0;
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	2200      	movs	r2, #0
 80145fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 8014600:	bf00      	nop
 8014602:	370c      	adds	r7, #12
 8014604:	46bd      	mov	sp, r7
 8014606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801460a:	4770      	bx	lr

0801460c <AngleBufferFIFO_Add>:

/* Pidn nov hodnoty */
static inline void AngleBufferFIFO_Add(AngleBufferFIFO_t *ab, int16_t angle)
{
 801460c:	b580      	push	{r7, lr}
 801460e:	b084      	sub	sp, #16
 8014610:	af00      	add	r7, sp, #0
 8014612:	6078      	str	r0, [r7, #4]
 8014614:	460b      	mov	r3, r1
 8014616:	807b      	strh	r3, [r7, #2]
    // pokud se hel dostane na hranici, resetujeme
    if (angle > 178 || angle < -178)
 8014618:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801461c:	2bb2      	cmp	r3, #178	@ 0xb2
 801461e:	dc04      	bgt.n	801462a <AngleBufferFIFO_Add+0x1e>
 8014620:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014624:	f113 0fb2 	cmn.w	r3, #178	@ 0xb2
 8014628:	da0a      	bge.n	8014640 <AngleBufferFIFO_Add+0x34>
    {
        AngleBufferFIFO_Reset(ab);
 801462a:	6878      	ldr	r0, [r7, #4]
 801462c:	f7ff ffe0 	bl	80145f0 <AngleBufferFIFO_Reset>
        ab->buf[0] = angle;
 8014630:	687b      	ldr	r3, [r7, #4]
 8014632:	887a      	ldrh	r2, [r7, #2]
 8014634:	801a      	strh	r2, [r3, #0]
        ab->count = 1;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	2201      	movs	r2, #1
 801463a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        return;
 801463e:	e027      	b.n	8014690 <AngleBufferFIFO_Add+0x84>
    }

    if (ab->count < ANGLE_BUFFER_LEN)
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014646:	2b13      	cmp	r3, #19
 8014648:	d80d      	bhi.n	8014666 <AngleBufferFIFO_Add+0x5a>
    {
        ab->buf[ab->count++] = angle;
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014650:	1c5a      	adds	r2, r3, #1
 8014652:	b2d1      	uxtb	r1, r2
 8014654:	687a      	ldr	r2, [r7, #4]
 8014656:	f882 1028 	strb.w	r1, [r2, #40]	@ 0x28
 801465a:	4619      	mov	r1, r3
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	887a      	ldrh	r2, [r7, #2]
 8014660:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
 8014664:	e014      	b.n	8014690 <AngleBufferFIFO_Add+0x84>
    }
    else
    {
        for (uint8_t i = 0; i < ANGLE_BUFFER_LEN - 1; i++)
 8014666:	2300      	movs	r3, #0
 8014668:	73fb      	strb	r3, [r7, #15]
 801466a:	e00b      	b.n	8014684 <AngleBufferFIFO_Add+0x78>
            ab->buf[i] = ab->buf[i + 1];
 801466c:	7bfb      	ldrb	r3, [r7, #15]
 801466e:	1c59      	adds	r1, r3, #1
 8014670:	7bfa      	ldrb	r2, [r7, #15]
 8014672:	687b      	ldr	r3, [r7, #4]
 8014674:	f933 1011 	ldrsh.w	r1, [r3, r1, lsl #1]
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        for (uint8_t i = 0; i < ANGLE_BUFFER_LEN - 1; i++)
 801467e:	7bfb      	ldrb	r3, [r7, #15]
 8014680:	3301      	adds	r3, #1
 8014682:	73fb      	strb	r3, [r7, #15]
 8014684:	7bfb      	ldrb	r3, [r7, #15]
 8014686:	2b12      	cmp	r3, #18
 8014688:	d9f0      	bls.n	801466c <AngleBufferFIFO_Add+0x60>

        ab->buf[ANGLE_BUFFER_LEN - 1] = angle;
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	887a      	ldrh	r2, [r7, #2]
 801468e:	84da      	strh	r2, [r3, #38]	@ 0x26
    }
}
 8014690:	3710      	adds	r7, #16
 8014692:	46bd      	mov	sp, r7
 8014694:	bd80      	pop	{r7, pc}

08014696 <Detect_RotationDirection>:

/* Detekce smru  porovnn prvn a posledn hodnoty */
static rotation_dir_t Detect_RotationDirection(AngleBufferFIFO_t *ab)
{
 8014696:	b480      	push	{r7}
 8014698:	b085      	sub	sp, #20
 801469a:	af00      	add	r7, sp, #0
 801469c:	6078      	str	r0, [r7, #4]
    if (ab->count < ANGLE_BUFFER_LEN)
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80146a4:	2b13      	cmp	r3, #19
 80146a6:	d801      	bhi.n	80146ac <Detect_RotationDirection+0x16>
        return DIR_NONE;
 80146a8:	2300      	movs	r3, #0
 80146aa:	e01c      	b.n	80146e6 <Detect_RotationDirection+0x50>

    int16_t first = ab->buf[0];
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	881b      	ldrh	r3, [r3, #0]
 80146b0:	81fb      	strh	r3, [r7, #14]
    int16_t last = ab->buf[ab->count - 1];
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80146b8:	1e5a      	subs	r2, r3, #1
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80146c0:	81bb      	strh	r3, [r7, #12]

    int16_t diff = last - first;
 80146c2:	89ba      	ldrh	r2, [r7, #12]
 80146c4:	89fb      	ldrh	r3, [r7, #14]
 80146c6:	1ad3      	subs	r3, r2, r3
 80146c8:	b29b      	uxth	r3, r3
 80146ca:	817b      	strh	r3, [r7, #10]

    if (diff > 0)
 80146cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	dd01      	ble.n	80146d8 <Detect_RotationDirection+0x42>
        return DIR_CW;   // rostouc
 80146d4:	2301      	movs	r3, #1
 80146d6:	e006      	b.n	80146e6 <Detect_RotationDirection+0x50>
    if (diff < 0)
 80146d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80146dc:	2b00      	cmp	r3, #0
 80146de:	da01      	bge.n	80146e4 <Detect_RotationDirection+0x4e>
        return DIR_CCW;  // klesajc
 80146e0:	2302      	movs	r3, #2
 80146e2:	e000      	b.n	80146e6 <Detect_RotationDirection+0x50>
    return DIR_NONE;
 80146e4:	2300      	movs	r3, #0
}
 80146e6:	4618      	mov	r0, r3
 80146e8:	3714      	adds	r7, #20
 80146ea:	46bd      	mov	sp, r7
 80146ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146f0:	4770      	bx	lr

080146f2 <Filter_Reset>:

/* Obecn funkce pro filtr */
static inline void Filter_Reset(Filter_t *f)
{
 80146f2:	b480      	push	{r7}
 80146f4:	b083      	sub	sp, #12
 80146f6:	af00      	add	r7, sp, #0
 80146f8:	6078      	str	r0, [r7, #4]
    f->exp_avg = 0.0f;
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	f04f 0200 	mov.w	r2, #0
 8014700:	601a      	str	r2, [r3, #0]
    f->movavg_index = 0;
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	2200      	movs	r2, #0
 8014706:	741a      	strb	r2, [r3, #16]
    f->movavg_count = 0;
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	2200      	movs	r2, #0
 801470c:	745a      	strb	r2, [r3, #17]
    f->initialized = 0;
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	2200      	movs	r2, #0
 8014712:	749a      	strb	r2, [r3, #18]
    f->last_value = 0.0f;
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	f04f 0200 	mov.w	r2, #0
 801471a:	615a      	str	r2, [r3, #20]
}
 801471c:	bf00      	nop
 801471e:	370c      	adds	r7, #12
 8014720:	46bd      	mov	sp, r7
 8014722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014726:	4770      	bx	lr

08014728 <Filter_Step>:

static inline uint16_t Filter_Step(Filter_t *f, uint16_t x)
{
 8014728:	b480      	push	{r7}
 801472a:	b087      	sub	sp, #28
 801472c:	af00      	add	r7, sp, #0
 801472e:	6078      	str	r0, [r7, #4]
 8014730:	460b      	mov	r3, r1
 8014732:	807b      	strh	r3, [r7, #2]
    if (!f->initialized)
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	7c9b      	ldrb	r3, [r3, #18]
 8014738:	2b00      	cmp	r3, #0
 801473a:	d121      	bne.n	8014780 <Filter_Step+0x58>
    {
        f->exp_avg = (float) x;
 801473c:	887b      	ldrh	r3, [r7, #2]
 801473e:	ee07 3a90 	vmov	s15, r3
 8014742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	edc3 7a00 	vstr	s15, [r3]
        f->last_value = f->exp_avg;
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	681a      	ldr	r2, [r3, #0]
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	615a      	str	r2, [r3, #20]
        f->initialized = 1;
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	2201      	movs	r2, #1
 8014758:	749a      	strb	r2, [r3, #18]
        f->movavg_buf[0] = f->exp_avg;
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	681a      	ldr	r2, [r3, #0]
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	605a      	str	r2, [r3, #4]
        f->movavg_index = 1;
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	2201      	movs	r2, #1
 8014766:	741a      	strb	r2, [r3, #16]
        f->movavg_count = 1;
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	2201      	movs	r2, #1
 801476c:	745a      	strb	r2, [r3, #17]
        return (uint16_t) f->exp_avg;
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	edd3 7a00 	vldr	s15, [r3]
 8014774:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014778:	ee17 3a90 	vmov	r3, s15
 801477c:	b29b      	uxth	r3, r3
 801477e:	e081      	b.n	8014884 <Filter_Step+0x15c>
    }
    else
    {
        f->exp_avg = (0.9f * f->exp_avg) + (0.1f * (float) x);
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	edd3 7a00 	vldr	s15, [r3]
 8014786:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8014890 <Filter_Step+0x168>
 801478a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801478e:	887b      	ldrh	r3, [r7, #2]
 8014790:	ee07 3a90 	vmov	s15, r3
 8014794:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014798:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8014894 <Filter_Step+0x16c>
 801479c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80147a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	edc3 7a00 	vstr	s15, [r3]
    }

    float diff = fabsf(f->exp_avg - f->last_value);
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	ed93 7a00 	vldr	s14, [r3]
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	edd3 7a05 	vldr	s15, [r3, #20]
 80147b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80147ba:	eef0 7ae7 	vabs.f32	s15, s15
 80147be:	edc7 7a03 	vstr	s15, [r7, #12]

    if (diff <= 25.0f)
 80147c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80147c6:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80147ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80147ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147d2:	d84b      	bhi.n	801486c <Filter_Step+0x144>
    {
        f->movavg_buf[f->movavg_index] = f->exp_avg;
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	7c1b      	ldrb	r3, [r3, #16]
 80147d8:	4618      	mov	r0, r3
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	681a      	ldr	r2, [r3, #0]
 80147de:	6879      	ldr	r1, [r7, #4]
 80147e0:	0083      	lsls	r3, r0, #2
 80147e2:	440b      	add	r3, r1
 80147e4:	3304      	adds	r3, #4
 80147e6:	601a      	str	r2, [r3, #0]
        f->movavg_index = (f->movavg_index + 1) % MOVAVG_LEN;
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	7c1b      	ldrb	r3, [r3, #16]
 80147ec:	1c5a      	adds	r2, r3, #1
 80147ee:	4b2a      	ldr	r3, [pc, #168]	@ (8014898 <Filter_Step+0x170>)
 80147f0:	fb83 3102 	smull	r3, r1, r3, r2
 80147f4:	17d3      	asrs	r3, r2, #31
 80147f6:	1ac9      	subs	r1, r1, r3
 80147f8:	460b      	mov	r3, r1
 80147fa:	005b      	lsls	r3, r3, #1
 80147fc:	440b      	add	r3, r1
 80147fe:	1ad1      	subs	r1, r2, r3
 8014800:	b2ca      	uxtb	r2, r1
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	741a      	strb	r2, [r3, #16]
        if (f->movavg_count < MOVAVG_LEN)
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	7c5b      	ldrb	r3, [r3, #17]
 801480a:	2b02      	cmp	r3, #2
 801480c:	d805      	bhi.n	801481a <Filter_Step+0xf2>
            f->movavg_count++;
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	7c5b      	ldrb	r3, [r3, #17]
 8014812:	3301      	adds	r3, #1
 8014814:	b2da      	uxtb	r2, r3
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	745a      	strb	r2, [r3, #17]

        float sum = 0.0f;
 801481a:	f04f 0300 	mov.w	r3, #0
 801481e:	617b      	str	r3, [r7, #20]
        for (uint8_t i = 0; i < f->movavg_count; i++)
 8014820:	2300      	movs	r3, #0
 8014822:	74fb      	strb	r3, [r7, #19]
 8014824:	e00f      	b.n	8014846 <Filter_Step+0x11e>
            sum += f->movavg_buf[i];
 8014826:	7cfb      	ldrb	r3, [r7, #19]
 8014828:	687a      	ldr	r2, [r7, #4]
 801482a:	009b      	lsls	r3, r3, #2
 801482c:	4413      	add	r3, r2
 801482e:	3304      	adds	r3, #4
 8014830:	edd3 7a00 	vldr	s15, [r3]
 8014834:	ed97 7a05 	vldr	s14, [r7, #20]
 8014838:	ee77 7a27 	vadd.f32	s15, s14, s15
 801483c:	edc7 7a05 	vstr	s15, [r7, #20]
        for (uint8_t i = 0; i < f->movavg_count; i++)
 8014840:	7cfb      	ldrb	r3, [r7, #19]
 8014842:	3301      	adds	r3, #1
 8014844:	74fb      	strb	r3, [r7, #19]
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	7c5b      	ldrb	r3, [r3, #17]
 801484a:	7cfa      	ldrb	r2, [r7, #19]
 801484c:	429a      	cmp	r2, r3
 801484e:	d3ea      	bcc.n	8014826 <Filter_Step+0xfe>

        f->last_value = sum / f->movavg_count;
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	7c5b      	ldrb	r3, [r3, #17]
 8014854:	ee07 3a90 	vmov	s15, r3
 8014858:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801485c:	edd7 6a05 	vldr	s13, [r7, #20]
 8014860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	edc3 7a05 	vstr	s15, [r3, #20]
 801486a:	e003      	b.n	8014874 <Filter_Step+0x14c>
    }
    else
    {
        f->last_value = f->exp_avg;
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	681a      	ldr	r2, [r3, #0]
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	615a      	str	r2, [r3, #20]
    }

    return (uint16_t) f->last_value;
 8014874:	687b      	ldr	r3, [r7, #4]
 8014876:	edd3 7a05 	vldr	s15, [r3, #20]
 801487a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801487e:	ee17 3a90 	vmov	r3, s15
 8014882:	b29b      	uxth	r3, r3
}
 8014884:	4618      	mov	r0, r3
 8014886:	371c      	adds	r7, #28
 8014888:	46bd      	mov	sp, r7
 801488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801488e:	4770      	bx	lr
 8014890:	3f666666 	.word	0x3f666666
 8014894:	3dcccccd 	.word	0x3dcccccd
 8014898:	55555556 	.word	0x55555556

0801489c <StartAdcMeasurement>:

/* ADC measurement start -----------------------------------------------------*/
void StartAdcMeasurement(void)
{
 801489c:	b580      	push	{r7, lr}
 801489e:	af00      	add	r7, sp, #0
    if (adc_ready)
 80148a0:	4b0a      	ldr	r3, [pc, #40]	@ (80148cc <StartAdcMeasurement+0x30>)
 80148a2:	781b      	ldrb	r3, [r3, #0]
 80148a4:	b2db      	uxtb	r3, r3
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	d008      	beq.n	80148bc <StartAdcMeasurement+0x20>
    {
        adc_ready = 0;
 80148aa:	4b08      	ldr	r3, [pc, #32]	@ (80148cc <StartAdcMeasurement+0x30>)
 80148ac:	2200      	movs	r2, #0
 80148ae:	701a      	strb	r2, [r3, #0]
        if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_values, ADC_CHANNEL_COUNT) != HAL_OK)
 80148b0:	2204      	movs	r2, #4
 80148b2:	4907      	ldr	r1, [pc, #28]	@ (80148d0 <StartAdcMeasurement+0x34>)
 80148b4:	4807      	ldr	r0, [pc, #28]	@ (80148d4 <StartAdcMeasurement+0x38>)
 80148b6:	f7fb f9c5 	bl	800fc44 <HAL_ADC_Start_DMA>
    }
    else
    {
        adc_ready_counter++;
    }
}
 80148ba:	e005      	b.n	80148c8 <StartAdcMeasurement+0x2c>
        adc_ready_counter++;
 80148bc:	4b06      	ldr	r3, [pc, #24]	@ (80148d8 <StartAdcMeasurement+0x3c>)
 80148be:	881b      	ldrh	r3, [r3, #0]
 80148c0:	3301      	adds	r3, #1
 80148c2:	b29a      	uxth	r2, r3
 80148c4:	4b04      	ldr	r3, [pc, #16]	@ (80148d8 <StartAdcMeasurement+0x3c>)
 80148c6:	801a      	strh	r2, [r3, #0]
}
 80148c8:	bf00      	nop
 80148ca:	bd80      	pop	{r7, pc}
 80148cc:	200000c9 	.word	0x200000c9
 80148d0:	20014430 	.word	0x20014430
 80148d4:	200008dc 	.word	0x200008dc
 80148d8:	20014438 	.word	0x20014438

080148dc <Detect_Step>:

static inline uint8_t Detect_Step(uint16_t main_val, uint16_t extra_val,
                                  int16_t angle)
{
 80148dc:	b480      	push	{r7}
 80148de:	b085      	sub	sp, #20
 80148e0:	af00      	add	r7, sp, #0
 80148e2:	4603      	mov	r3, r0
 80148e4:	80fb      	strh	r3, [r7, #6]
 80148e6:	460b      	mov	r3, r1
 80148e8:	80bb      	strh	r3, [r7, #4]
 80148ea:	4613      	mov	r3, r2
 80148ec:	807b      	strh	r3, [r7, #2]
    const int16_t hysteresis = 30;
 80148ee:	231e      	movs	r3, #30
 80148f0:	81fb      	strh	r3, [r7, #14]

    /* podmnka: oba kanly kolem stedu */
    if (abs((int16_t) main_val - MIDDLE_VALUE) > hysteresis && abs(
 80148f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80148f6:	f2a3 73fd 	subw	r3, r3, #2045	@ 0x7fd
 80148fa:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80148fe:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8014902:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014906:	429a      	cmp	r2, r3
 8014908:	dd10      	ble.n	801492c <Detect_Step+0x50>
            (int16_t) extra_val - MIDDLE_VALUE)
 801490a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801490e:	f2a3 73fd 	subw	r3, r3, #2045	@ 0x7fd
    if (abs((int16_t) main_val - MIDDLE_VALUE) > hysteresis && abs(
 8014912:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8014916:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
                                                               > hysteresis)
 801491a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    if (abs((int16_t) main_val - MIDDLE_VALUE) > hysteresis && abs(
 801491e:	429a      	cmp	r2, r3
 8014920:	dd04      	ble.n	801492c <Detect_Step+0x50>
    {

        step_state = STEP_ACTIVE;
 8014922:	4b07      	ldr	r3, [pc, #28]	@ (8014940 <Detect_Step+0x64>)
 8014924:	2201      	movs	r2, #1
 8014926:	701a      	strb	r2, [r3, #0]
        return 1;
 8014928:	2301      	movs	r3, #1
 801492a:	e003      	b.n	8014934 <Detect_Step+0x58>

    }
    else
    {

        step_state = STEP_IDLE;
 801492c:	4b04      	ldr	r3, [pc, #16]	@ (8014940 <Detect_Step+0x64>)
 801492e:	2200      	movs	r2, #0
 8014930:	701a      	strb	r2, [r3, #0]
    }

    return 0;
 8014932:	2300      	movs	r3, #0
}
 8014934:	4618      	mov	r0, r3
 8014936:	3714      	adds	r7, #20
 8014938:	46bd      	mov	sp, r7
 801493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801493e:	4770      	bx	lr
 8014940:	2001442e 	.word	0x2001442e

08014944 <StepCounter_Update>:
static void StepCounter_Update(rotation_dir_t dir, int16_t angle)
{
 8014944:	b480      	push	{r7}
 8014946:	b085      	sub	sp, #20
 8014948:	af00      	add	r7, sp, #0
 801494a:	4603      	mov	r3, r0
 801494c:	460a      	mov	r2, r1
 801494e:	71fb      	strb	r3, [r7, #7]
 8014950:	4613      	mov	r3, r2
 8014952:	80bb      	strh	r3, [r7, #4]
    for (uint8_t i = 0; i < STEP_ANGLES_COUNT; i++)
 8014954:	2300      	movs	r3, #0
 8014956:	73fb      	strb	r3, [r7, #15]
 8014958:	e046      	b.n	80149e8 <StepCounter_Update+0xa4>
    {
        if (abs(angle - step_angles[i]) <= STEP_TOLERANCE)
 801495a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801495e:	7bfa      	ldrb	r2, [r7, #15]
 8014960:	4926      	ldr	r1, [pc, #152]	@ (80149fc <StepCounter_Update+0xb8>)
 8014962:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8014966:	1a9b      	subs	r3, r3, r2
 8014968:	f113 0f04 	cmn.w	r3, #4
 801496c:	db39      	blt.n	80149e2 <StepCounter_Update+0x9e>
 801496e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8014972:	7bfa      	ldrb	r2, [r7, #15]
 8014974:	4921      	ldr	r1, [pc, #132]	@ (80149fc <StepCounter_Update+0xb8>)
 8014976:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 801497a:	1a9b      	subs	r3, r3, r2
 801497c:	2b04      	cmp	r3, #4
 801497e:	dc30      	bgt.n	80149e2 <StepCounter_Update+0x9e>
        {
            // u jsme krok na tomhle hlu potali  pesko
            if (abs(last_step_angle) == abs(step_angles[i]))
 8014980:	4b1f      	ldr	r3, [pc, #124]	@ (8014a00 <StepCounter_Update+0xbc>)
 8014982:	881b      	ldrh	r3, [r3, #0]
 8014984:	b21b      	sxth	r3, r3
 8014986:	2b00      	cmp	r3, #0
 8014988:	bfb8      	it	lt
 801498a:	425b      	neglt	r3, r3
 801498c:	b29a      	uxth	r2, r3
 801498e:	7bfb      	ldrb	r3, [r7, #15]
 8014990:	491a      	ldr	r1, [pc, #104]	@ (80149fc <StepCounter_Update+0xb8>)
 8014992:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8014996:	2b00      	cmp	r3, #0
 8014998:	bfb8      	it	lt
 801499a:	425b      	neglt	r3, r3
 801499c:	b29b      	uxth	r3, r3
 801499e:	429a      	cmp	r2, r3
 80149a0:	d026      	beq.n	80149f0 <StepCounter_Update+0xac>
                return;

            // nov krok  piti/odeti
            if (dir == DIR_CW)
 80149a2:	79fb      	ldrb	r3, [r7, #7]
 80149a4:	2b01      	cmp	r3, #1
 80149a6:	d109      	bne.n	80149bc <StepCounter_Update+0x78>
                step_count++;
 80149a8:	4b16      	ldr	r3, [pc, #88]	@ (8014a04 <StepCounter_Update+0xc0>)
 80149aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80149ae:	b29b      	uxth	r3, r3
 80149b0:	3301      	adds	r3, #1
 80149b2:	b29b      	uxth	r3, r3
 80149b4:	b21a      	sxth	r2, r3
 80149b6:	4b13      	ldr	r3, [pc, #76]	@ (8014a04 <StepCounter_Update+0xc0>)
 80149b8:	801a      	strh	r2, [r3, #0]
 80149ba:	e00b      	b.n	80149d4 <StepCounter_Update+0x90>
            else if (dir == DIR_CCW)
 80149bc:	79fb      	ldrb	r3, [r7, #7]
 80149be:	2b02      	cmp	r3, #2
 80149c0:	d108      	bne.n	80149d4 <StepCounter_Update+0x90>
                step_count--;
 80149c2:	4b10      	ldr	r3, [pc, #64]	@ (8014a04 <StepCounter_Update+0xc0>)
 80149c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80149c8:	b29b      	uxth	r3, r3
 80149ca:	3b01      	subs	r3, #1
 80149cc:	b29b      	uxth	r3, r3
 80149ce:	b21a      	sxth	r2, r3
 80149d0:	4b0c      	ldr	r3, [pc, #48]	@ (8014a04 <StepCounter_Update+0xc0>)
 80149d2:	801a      	strh	r2, [r3, #0]

            last_step_angle = step_angles[i];  // zapamatuj si hel
 80149d4:	7bfb      	ldrb	r3, [r7, #15]
 80149d6:	4a09      	ldr	r2, [pc, #36]	@ (80149fc <StepCounter_Update+0xb8>)
 80149d8:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 80149dc:	4b08      	ldr	r3, [pc, #32]	@ (8014a00 <StepCounter_Update+0xbc>)
 80149de:	801a      	strh	r2, [r3, #0]
            return;
 80149e0:	e007      	b.n	80149f2 <StepCounter_Update+0xae>
    for (uint8_t i = 0; i < STEP_ANGLES_COUNT; i++)
 80149e2:	7bfb      	ldrb	r3, [r7, #15]
 80149e4:	3301      	adds	r3, #1
 80149e6:	73fb      	strb	r3, [r7, #15]
 80149e8:	7bfb      	ldrb	r3, [r7, #15]
 80149ea:	2b04      	cmp	r3, #4
 80149ec:	d9b5      	bls.n	801495a <StepCounter_Update+0x16>
 80149ee:	e000      	b.n	80149f2 <StepCounter_Update+0xae>
                return;
 80149f0:	bf00      	nop
        }
    }

}
 80149f2:	3714      	adds	r7, #20
 80149f4:	46bd      	mov	sp, r7
 80149f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149fa:	4770      	bx	lr
 80149fc:	08015244 	.word	0x08015244
 8014a00:	200000ca 	.word	0x200000ca
 8014a04:	2001443a 	.word	0x2001443a

08014a08 <Capture_HandleSample>:

/* Capture handler -----------------------------------------------------------*/
static inline void Capture_HandleSample(uint16_t adc_sample[])
{
 8014a08:	b580      	push	{r7, lr}
 8014a0a:	b086      	sub	sp, #24
 8014a0c:	af00      	add	r7, sp, #0
 8014a0e:	6078      	str	r0, [r7, #4]
    uint16_t raw_main = adc_sample[MONITOR_CHANNEL];
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	885b      	ldrh	r3, [r3, #2]
 8014a14:	82fb      	strh	r3, [r7, #22]
    uint16_t raw_extra = adc_sample[EXTRA_CHANNEL];
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	881b      	ldrh	r3, [r3, #0]
 8014a1a:	82bb      	strh	r3, [r7, #20]

    uint16_t filt_main = Filter_Step(&filter_main, raw_main);
 8014a1c:	8afb      	ldrh	r3, [r7, #22]
 8014a1e:	4619      	mov	r1, r3
 8014a20:	4875      	ldr	r0, [pc, #468]	@ (8014bf8 <Capture_HandleSample+0x1f0>)
 8014a22:	f7ff fe81 	bl	8014728 <Filter_Step>
 8014a26:	4603      	mov	r3, r0
 8014a28:	827b      	strh	r3, [r7, #18]
    uint16_t filt_extra = Filter_Step(&filter_extra, raw_extra);
 8014a2a:	8abb      	ldrh	r3, [r7, #20]
 8014a2c:	4619      	mov	r1, r3
 8014a2e:	4873      	ldr	r0, [pc, #460]	@ (8014bfc <Capture_HandleSample+0x1f4>)
 8014a30:	f7ff fe7a 	bl	8014728 <Filter_Step>
 8014a34:	4603      	mov	r3, r0
 8014a36:	823b      	strh	r3, [r7, #16]

    float angle_rad = atan2f((float) raw_main - MIDDLE_VALUE,
 8014a38:	8afb      	ldrh	r3, [r7, #22]
 8014a3a:	ee07 3a90 	vmov	s15, r3
 8014a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014a42:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8014c00 <Capture_HandleSample+0x1f8>
 8014a46:	ee37 7ac7 	vsub.f32	s14, s15, s14
                             (float) raw_extra - MIDDLE_VALUE);
 8014a4a:	8abb      	ldrh	r3, [r7, #20]
 8014a4c:	ee07 3a90 	vmov	s15, r3
 8014a50:	eef8 7a67 	vcvt.f32.u32	s15, s15
    float angle_rad = atan2f((float) raw_main - MIDDLE_VALUE,
 8014a54:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8014c00 <Capture_HandleSample+0x1f8>
 8014a58:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014a5c:	eef0 0a67 	vmov.f32	s1, s15
 8014a60:	eeb0 0a47 	vmov.f32	s0, s14
 8014a64:	f000 f95a 	bl	8014d1c <atan2f>
 8014a68:	ed87 0a03 	vstr	s0, [r7, #12]
    angle_deg = (int16_t) (angle_rad * (180.0f / M_PI));
 8014a6c:	68f8      	ldr	r0, [r7, #12]
 8014a6e:	f7f7 ff89 	bl	800c984 <__aeabi_f2d>
 8014a72:	a35f      	add	r3, pc, #380	@ (adr r3, 8014bf0 <Capture_HandleSample+0x1e8>)
 8014a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a78:	f7f7 fcf6 	bl	800c468 <__aeabi_dmul>
 8014a7c:	4602      	mov	r2, r0
 8014a7e:	460b      	mov	r3, r1
 8014a80:	4610      	mov	r0, r2
 8014a82:	4619      	mov	r1, r3
 8014a84:	f7f7 ffd6 	bl	800ca34 <__aeabi_d2iz>
 8014a88:	4603      	mov	r3, r0
 8014a8a:	b21a      	sxth	r2, r3
 8014a8c:	4b5d      	ldr	r3, [pc, #372]	@ (8014c04 <Capture_HandleSample+0x1fc>)
 8014a8e:	801a      	strh	r2, [r3, #0]

    switch (capture_state)
 8014a90:	4b5d      	ldr	r3, [pc, #372]	@ (8014c08 <Capture_HandleSample+0x200>)
 8014a92:	781b      	ldrb	r3, [r3, #0]
 8014a94:	b2db      	uxtb	r3, r3
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d002      	beq.n	8014aa0 <Capture_HandleSample+0x98>
 8014a9a:	2b01      	cmp	r3, #1
 8014a9c:	d034      	beq.n	8014b08 <Capture_HandleSample+0x100>
            }
            break;

        case CAPT_DONE:
        default:
            break;
 8014a9e:	e075      	b.n	8014b8c <Capture_HandleSample+0x184>
            if (abs(raw_main - TRIGGER_THRESHOLD) > 50)
 8014aa0:	8afb      	ldrh	r3, [r7, #22]
 8014aa2:	f6a3 0302 	subw	r3, r3, #2050	@ 0x802
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	bfb8      	it	lt
 8014aaa:	425b      	neglt	r3, r3
 8014aac:	2b32      	cmp	r3, #50	@ 0x32
 8014aae:	dd6a      	ble.n	8014b86 <Capture_HandleSample+0x17e>
                capture_state = CAPT_CAPTURING;
 8014ab0:	4b55      	ldr	r3, [pc, #340]	@ (8014c08 <Capture_HandleSample+0x200>)
 8014ab2:	2201      	movs	r2, #1
 8014ab4:	701a      	strb	r2, [r3, #0]
                capture_count = 0;
 8014ab6:	4b55      	ldr	r3, [pc, #340]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014ab8:	2200      	movs	r2, #0
 8014aba:	601a      	str	r2, [r3, #0]
                Filter_Reset(&filter_main);
 8014abc:	484e      	ldr	r0, [pc, #312]	@ (8014bf8 <Capture_HandleSample+0x1f0>)
 8014abe:	f7ff fe18 	bl	80146f2 <Filter_Reset>
                Filter_Reset(&filter_extra);
 8014ac2:	484e      	ldr	r0, [pc, #312]	@ (8014bfc <Capture_HandleSample+0x1f4>)
 8014ac4:	f7ff fe15 	bl	80146f2 <Filter_Reset>
                capture_buffer[capture_count] = filt_main;
 8014ac8:	4b50      	ldr	r3, [pc, #320]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014aca:	681b      	ldr	r3, [r3, #0]
 8014acc:	4950      	ldr	r1, [pc, #320]	@ (8014c10 <Capture_HandleSample+0x208>)
 8014ace:	8a7a      	ldrh	r2, [r7, #18]
 8014ad0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
                capture_buffer_ch2[capture_count] = filt_extra;
 8014ad4:	4b4d      	ldr	r3, [pc, #308]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014ad6:	681b      	ldr	r3, [r3, #0]
 8014ad8:	494e      	ldr	r1, [pc, #312]	@ (8014c14 <Capture_HandleSample+0x20c>)
 8014ada:	8a3a      	ldrh	r2, [r7, #16]
 8014adc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
                capture_buffer_angle[capture_count] = angle_deg;
 8014ae0:	4b48      	ldr	r3, [pc, #288]	@ (8014c04 <Capture_HandleSample+0x1fc>)
 8014ae2:	881b      	ldrh	r3, [r3, #0]
 8014ae4:	b21a      	sxth	r2, r3
 8014ae6:	4b49      	ldr	r3, [pc, #292]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014ae8:	681b      	ldr	r3, [r3, #0]
 8014aea:	ee07 2a90 	vmov	s15, r2
 8014aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014af2:	4a49      	ldr	r2, [pc, #292]	@ (8014c18 <Capture_HandleSample+0x210>)
 8014af4:	009b      	lsls	r3, r3, #2
 8014af6:	4413      	add	r3, r2
 8014af8:	edc3 7a00 	vstr	s15, [r3]
                capture_count++;
 8014afc:	4b43      	ldr	r3, [pc, #268]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	3301      	adds	r3, #1
 8014b02:	4a42      	ldr	r2, [pc, #264]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014b04:	6013      	str	r3, [r2, #0]
            break;
 8014b06:	e03e      	b.n	8014b86 <Capture_HandleSample+0x17e>
            if (capture_count < CAPTURE_SAMPLES)
 8014b08:	4b40      	ldr	r3, [pc, #256]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014b0a:	681b      	ldr	r3, [r3, #0]
 8014b0c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8014b10:	4293      	cmp	r3, r2
 8014b12:	d83a      	bhi.n	8014b8a <Capture_HandleSample+0x182>
                sample_divider++;
 8014b14:	4b41      	ldr	r3, [pc, #260]	@ (8014c1c <Capture_HandleSample+0x214>)
 8014b16:	781b      	ldrb	r3, [r3, #0]
 8014b18:	3301      	adds	r3, #1
 8014b1a:	b2da      	uxtb	r2, r3
 8014b1c:	4b3f      	ldr	r3, [pc, #252]	@ (8014c1c <Capture_HandleSample+0x214>)
 8014b1e:	701a      	strb	r2, [r3, #0]
                if (sample_divider >= 15)
 8014b20:	4b3e      	ldr	r3, [pc, #248]	@ (8014c1c <Capture_HandleSample+0x214>)
 8014b22:	781b      	ldrb	r3, [r3, #0]
 8014b24:	2b0e      	cmp	r3, #14
 8014b26:	d930      	bls.n	8014b8a <Capture_HandleSample+0x182>
                    sample_divider = 0;
 8014b28:	4b3c      	ldr	r3, [pc, #240]	@ (8014c1c <Capture_HandleSample+0x214>)
 8014b2a:	2200      	movs	r2, #0
 8014b2c:	701a      	strb	r2, [r3, #0]
                    capture_buffer[capture_count] = filt_main;
 8014b2e:	4b37      	ldr	r3, [pc, #220]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014b30:	681b      	ldr	r3, [r3, #0]
 8014b32:	4937      	ldr	r1, [pc, #220]	@ (8014c10 <Capture_HandleSample+0x208>)
 8014b34:	8a7a      	ldrh	r2, [r7, #18]
 8014b36:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
                    capture_buffer_ch2[capture_count] = filt_extra;
 8014b3a:	4b34      	ldr	r3, [pc, #208]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014b3c:	681b      	ldr	r3, [r3, #0]
 8014b3e:	4935      	ldr	r1, [pc, #212]	@ (8014c14 <Capture_HandleSample+0x20c>)
 8014b40:	8a3a      	ldrh	r2, [r7, #16]
 8014b42:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
                    capture_buffer_angle[capture_count] = angle_deg;
 8014b46:	4b2f      	ldr	r3, [pc, #188]	@ (8014c04 <Capture_HandleSample+0x1fc>)
 8014b48:	881b      	ldrh	r3, [r3, #0]
 8014b4a:	b21a      	sxth	r2, r3
 8014b4c:	4b2f      	ldr	r3, [pc, #188]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014b4e:	681b      	ldr	r3, [r3, #0]
 8014b50:	ee07 2a90 	vmov	s15, r2
 8014b54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014b58:	4a2f      	ldr	r2, [pc, #188]	@ (8014c18 <Capture_HandleSample+0x210>)
 8014b5a:	009b      	lsls	r3, r3, #2
 8014b5c:	4413      	add	r3, r2
 8014b5e:	edc3 7a00 	vstr	s15, [r3]
                    capture_count++;
 8014b62:	4b2a      	ldr	r3, [pc, #168]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	3301      	adds	r3, #1
 8014b68:	4a28      	ldr	r2, [pc, #160]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014b6a:	6013      	str	r3, [r2, #0]
                    if (capture_count >= CAPTURE_SAMPLES)
 8014b6c:	4b27      	ldr	r3, [pc, #156]	@ (8014c0c <Capture_HandleSample+0x204>)
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	f242 720f 	movw	r2, #9999	@ 0x270f
 8014b74:	4293      	cmp	r3, r2
 8014b76:	d908      	bls.n	8014b8a <Capture_HandleSample+0x182>
                        capture_state = CAPT_DONE;
 8014b78:	4b23      	ldr	r3, [pc, #140]	@ (8014c08 <Capture_HandleSample+0x200>)
 8014b7a:	2202      	movs	r2, #2
 8014b7c:	701a      	strb	r2, [r3, #0]
                        capture_ready = 1;
 8014b7e:	4b28      	ldr	r3, [pc, #160]	@ (8014c20 <Capture_HandleSample+0x218>)
 8014b80:	2201      	movs	r2, #1
 8014b82:	701a      	strb	r2, [r3, #0]
            break;
 8014b84:	e001      	b.n	8014b8a <Capture_HandleSample+0x182>
            break;
 8014b86:	bf00      	nop
 8014b88:	e000      	b.n	8014b8c <Capture_HandleSample+0x184>
            break;
 8014b8a:	bf00      	nop
    }
    if (Detect_Step(filt_main, filt_extra, angle_deg))
 8014b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8014c04 <Capture_HandleSample+0x1fc>)
 8014b8e:	881b      	ldrh	r3, [r3, #0]
 8014b90:	b21a      	sxth	r2, r3
 8014b92:	8a39      	ldrh	r1, [r7, #16]
 8014b94:	8a7b      	ldrh	r3, [r7, #18]
 8014b96:	4618      	mov	r0, r3
 8014b98:	f7ff fea0 	bl	80148dc <Detect_Step>
 8014b9c:	4603      	mov	r3, r0
 8014b9e:	2b00      	cmp	r3, #0
 8014ba0:	d021      	beq.n	8014be6 <Capture_HandleSample+0x1de>
    {
        AngleBufferFIFO_Add(&angle_buffer, angle_deg);
 8014ba2:	4b18      	ldr	r3, [pc, #96]	@ (8014c04 <Capture_HandleSample+0x1fc>)
 8014ba4:	881b      	ldrh	r3, [r3, #0]
 8014ba6:	b21b      	sxth	r3, r3
 8014ba8:	4619      	mov	r1, r3
 8014baa:	481e      	ldr	r0, [pc, #120]	@ (8014c24 <Capture_HandleSample+0x21c>)
 8014bac:	f7ff fd2e 	bl	801460c <AngleBufferFIFO_Add>

        dir = Detect_RotationDirection(&angle_buffer);
 8014bb0:	481c      	ldr	r0, [pc, #112]	@ (8014c24 <Capture_HandleSample+0x21c>)
 8014bb2:	f7ff fd70 	bl	8014696 <Detect_RotationDirection>
 8014bb6:	4603      	mov	r3, r0
 8014bb8:	461a      	mov	r2, r3
 8014bba:	4b1b      	ldr	r3, [pc, #108]	@ (8014c28 <Capture_HandleSample+0x220>)
 8014bbc:	701a      	strb	r2, [r3, #0]

        if (dir == DIR_CW || dir == DIR_CCW)
 8014bbe:	4b1a      	ldr	r3, [pc, #104]	@ (8014c28 <Capture_HandleSample+0x220>)
 8014bc0:	781b      	ldrb	r3, [r3, #0]
 8014bc2:	b2db      	uxtb	r3, r3
 8014bc4:	2b01      	cmp	r3, #1
 8014bc6:	d004      	beq.n	8014bd2 <Capture_HandleSample+0x1ca>
 8014bc8:	4b17      	ldr	r3, [pc, #92]	@ (8014c28 <Capture_HandleSample+0x220>)
 8014bca:	781b      	ldrb	r3, [r3, #0]
 8014bcc:	b2db      	uxtb	r3, r3
 8014bce:	2b02      	cmp	r3, #2
 8014bd0:	d109      	bne.n	8014be6 <Capture_HandleSample+0x1de>
        {
            StepCounter_Update(dir, angle_deg);
 8014bd2:	4b15      	ldr	r3, [pc, #84]	@ (8014c28 <Capture_HandleSample+0x220>)
 8014bd4:	781b      	ldrb	r3, [r3, #0]
 8014bd6:	b2db      	uxtb	r3, r3
 8014bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8014c04 <Capture_HandleSample+0x1fc>)
 8014bda:	8812      	ldrh	r2, [r2, #0]
 8014bdc:	b212      	sxth	r2, r2
 8014bde:	4611      	mov	r1, r2
 8014be0:	4618      	mov	r0, r3
 8014be2:	f7ff feaf 	bl	8014944 <StepCounter_Update>
        }
    }
}
 8014be6:	bf00      	nop
 8014be8:	3718      	adds	r7, #24
 8014bea:	46bd      	mov	sp, r7
 8014bec:	bd80      	pop	{r7, pc}
 8014bee:	bf00      	nop
 8014bf0:	1a63c1f8 	.word	0x1a63c1f8
 8014bf4:	404ca5dc 	.word	0x404ca5dc
 8014bf8:	200143d4 	.word	0x200143d4
 8014bfc:	200143ec 	.word	0x200143ec
 8014c00:	44ffa000 	.word	0x44ffa000
 8014c04:	200143d2 	.word	0x200143d2
 8014c08:	20000b48 	.word	0x20000b48
 8014c0c:	20000b4c 	.word	0x20000b4c
 8014c10:	20000b50 	.word	0x20000b50
 8014c14:	20005970 	.word	0x20005970
 8014c18:	2000a790 	.word	0x2000a790
 8014c1c:	2001442f 	.word	0x2001442f
 8014c20:	200143d0 	.word	0x200143d0
 8014c24:	20014404 	.word	0x20014404
 8014c28:	2001443c 	.word	0x2001443c

08014c2c <HAL_ADC_ConvCpltCallback>:
{

}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8014c2c:	b580      	push	{r7, lr}
 8014c2e:	b082      	sub	sp, #8
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	681b      	ldr	r3, [r3, #0]
 8014c38:	4a06      	ldr	r2, [pc, #24]	@ (8014c54 <HAL_ADC_ConvCpltCallback+0x28>)
 8014c3a:	4293      	cmp	r3, r2
 8014c3c:	d105      	bne.n	8014c4a <HAL_ADC_ConvCpltCallback+0x1e>
    {

        Capture_HandleSample(adc_values);
 8014c3e:	4806      	ldr	r0, [pc, #24]	@ (8014c58 <HAL_ADC_ConvCpltCallback+0x2c>)
 8014c40:	f7ff fee2 	bl	8014a08 <Capture_HandleSample>
        adc_ready = 1;
 8014c44:	4b05      	ldr	r3, [pc, #20]	@ (8014c5c <HAL_ADC_ConvCpltCallback+0x30>)
 8014c46:	2201      	movs	r2, #1
 8014c48:	701a      	strb	r2, [r3, #0]
    }
}
 8014c4a:	bf00      	nop
 8014c4c:	3708      	adds	r7, #8
 8014c4e:	46bd      	mov	sp, r7
 8014c50:	bd80      	pop	{r7, pc}
 8014c52:	bf00      	nop
 8014c54:	40012000 	.word	0x40012000
 8014c58:	20014430 	.word	0x20014430
 8014c5c:	200000c9 	.word	0x200000c9

08014c60 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8014c60:	b480      	push	{r7}
 8014c62:	b083      	sub	sp, #12
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	4603      	mov	r3, r0
 8014c68:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == button_Pin)  // kontrola, jestli to bylo opravdu od tlatka
 8014c6a:	88fb      	ldrh	r3, [r7, #6]
 8014c6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014c70:	d102      	bne.n	8014c78 <HAL_GPIO_EXTI_Callback+0x18>
    {
        capture_state = CAPT_WAIT_TRIGGER;
 8014c72:	4b04      	ldr	r3, [pc, #16]	@ (8014c84 <HAL_GPIO_EXTI_Callback+0x24>)
 8014c74:	2200      	movs	r2, #0
 8014c76:	701a      	strb	r2, [r3, #0]

    }
}
 8014c78:	bf00      	nop
 8014c7a:	370c      	adds	r7, #12
 8014c7c:	46bd      	mov	sp, r7
 8014c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c82:	4770      	bx	lr
 8014c84:	20000b48 	.word	0x20000b48

08014c88 <memcmp>:
 8014c88:	b510      	push	{r4, lr}
 8014c8a:	3901      	subs	r1, #1
 8014c8c:	4402      	add	r2, r0
 8014c8e:	4290      	cmp	r0, r2
 8014c90:	d101      	bne.n	8014c96 <memcmp+0xe>
 8014c92:	2000      	movs	r0, #0
 8014c94:	e005      	b.n	8014ca2 <memcmp+0x1a>
 8014c96:	7803      	ldrb	r3, [r0, #0]
 8014c98:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014c9c:	42a3      	cmp	r3, r4
 8014c9e:	d001      	beq.n	8014ca4 <memcmp+0x1c>
 8014ca0:	1b18      	subs	r0, r3, r4
 8014ca2:	bd10      	pop	{r4, pc}
 8014ca4:	3001      	adds	r0, #1
 8014ca6:	e7f2      	b.n	8014c8e <memcmp+0x6>

08014ca8 <memset>:
 8014ca8:	4402      	add	r2, r0
 8014caa:	4603      	mov	r3, r0
 8014cac:	4293      	cmp	r3, r2
 8014cae:	d100      	bne.n	8014cb2 <memset+0xa>
 8014cb0:	4770      	bx	lr
 8014cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8014cb6:	e7f9      	b.n	8014cac <memset+0x4>

08014cb8 <__libc_init_array>:
 8014cb8:	b570      	push	{r4, r5, r6, lr}
 8014cba:	4d0d      	ldr	r5, [pc, #52]	@ (8014cf0 <__libc_init_array+0x38>)
 8014cbc:	4c0d      	ldr	r4, [pc, #52]	@ (8014cf4 <__libc_init_array+0x3c>)
 8014cbe:	1b64      	subs	r4, r4, r5
 8014cc0:	10a4      	asrs	r4, r4, #2
 8014cc2:	2600      	movs	r6, #0
 8014cc4:	42a6      	cmp	r6, r4
 8014cc6:	d109      	bne.n	8014cdc <__libc_init_array+0x24>
 8014cc8:	4d0b      	ldr	r5, [pc, #44]	@ (8014cf8 <__libc_init_array+0x40>)
 8014cca:	4c0c      	ldr	r4, [pc, #48]	@ (8014cfc <__libc_init_array+0x44>)
 8014ccc:	f000 f9a4 	bl	8015018 <_init>
 8014cd0:	1b64      	subs	r4, r4, r5
 8014cd2:	10a4      	asrs	r4, r4, #2
 8014cd4:	2600      	movs	r6, #0
 8014cd6:	42a6      	cmp	r6, r4
 8014cd8:	d105      	bne.n	8014ce6 <__libc_init_array+0x2e>
 8014cda:	bd70      	pop	{r4, r5, r6, pc}
 8014cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8014ce0:	4798      	blx	r3
 8014ce2:	3601      	adds	r6, #1
 8014ce4:	e7ee      	b.n	8014cc4 <__libc_init_array+0xc>
 8014ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8014cea:	4798      	blx	r3
 8014cec:	3601      	adds	r6, #1
 8014cee:	e7f2      	b.n	8014cd6 <__libc_init_array+0x1e>
 8014cf0:	08015290 	.word	0x08015290
 8014cf4:	08015290 	.word	0x08015290
 8014cf8:	08015290 	.word	0x08015290
 8014cfc:	08015294 	.word	0x08015294

08014d00 <memcpy>:
 8014d00:	440a      	add	r2, r1
 8014d02:	4291      	cmp	r1, r2
 8014d04:	f100 33ff 	add.w	r3, r0, #4294967295
 8014d08:	d100      	bne.n	8014d0c <memcpy+0xc>
 8014d0a:	4770      	bx	lr
 8014d0c:	b510      	push	{r4, lr}
 8014d0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014d12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014d16:	4291      	cmp	r1, r2
 8014d18:	d1f9      	bne.n	8014d0e <memcpy+0xe>
 8014d1a:	bd10      	pop	{r4, pc}

08014d1c <atan2f>:
 8014d1c:	f000 b800 	b.w	8014d20 <__ieee754_atan2f>

08014d20 <__ieee754_atan2f>:
 8014d20:	ee10 2a90 	vmov	r2, s1
 8014d24:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8014d28:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014d2c:	b510      	push	{r4, lr}
 8014d2e:	eef0 7a40 	vmov.f32	s15, s0
 8014d32:	d806      	bhi.n	8014d42 <__ieee754_atan2f+0x22>
 8014d34:	ee10 0a10 	vmov	r0, s0
 8014d38:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8014d3c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014d40:	d904      	bls.n	8014d4c <__ieee754_atan2f+0x2c>
 8014d42:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8014d46:	eeb0 0a67 	vmov.f32	s0, s15
 8014d4a:	bd10      	pop	{r4, pc}
 8014d4c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8014d50:	d103      	bne.n	8014d5a <__ieee754_atan2f+0x3a>
 8014d52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d56:	f000 b883 	b.w	8014e60 <atanf>
 8014d5a:	1794      	asrs	r4, r2, #30
 8014d5c:	f004 0402 	and.w	r4, r4, #2
 8014d60:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8014d64:	b943      	cbnz	r3, 8014d78 <__ieee754_atan2f+0x58>
 8014d66:	2c02      	cmp	r4, #2
 8014d68:	d05e      	beq.n	8014e28 <__ieee754_atan2f+0x108>
 8014d6a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014e3c <__ieee754_atan2f+0x11c>
 8014d6e:	2c03      	cmp	r4, #3
 8014d70:	bf08      	it	eq
 8014d72:	eef0 7a47 	vmoveq.f32	s15, s14
 8014d76:	e7e6      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014d78:	b941      	cbnz	r1, 8014d8c <__ieee754_atan2f+0x6c>
 8014d7a:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8014e40 <__ieee754_atan2f+0x120>
 8014d7e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014e44 <__ieee754_atan2f+0x124>
 8014d82:	2800      	cmp	r0, #0
 8014d84:	bfb8      	it	lt
 8014d86:	eef0 7a47 	vmovlt.f32	s15, s14
 8014d8a:	e7dc      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014d8c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014d90:	d110      	bne.n	8014db4 <__ieee754_atan2f+0x94>
 8014d92:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014d96:	f104 34ff 	add.w	r4, r4, #4294967295
 8014d9a:	d107      	bne.n	8014dac <__ieee754_atan2f+0x8c>
 8014d9c:	2c02      	cmp	r4, #2
 8014d9e:	d846      	bhi.n	8014e2e <__ieee754_atan2f+0x10e>
 8014da0:	4b29      	ldr	r3, [pc, #164]	@ (8014e48 <__ieee754_atan2f+0x128>)
 8014da2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8014da6:	edd3 7a00 	vldr	s15, [r3]
 8014daa:	e7cc      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014dac:	2c02      	cmp	r4, #2
 8014dae:	d841      	bhi.n	8014e34 <__ieee754_atan2f+0x114>
 8014db0:	4b26      	ldr	r3, [pc, #152]	@ (8014e4c <__ieee754_atan2f+0x12c>)
 8014db2:	e7f6      	b.n	8014da2 <__ieee754_atan2f+0x82>
 8014db4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014db8:	d0df      	beq.n	8014d7a <__ieee754_atan2f+0x5a>
 8014dba:	1a5b      	subs	r3, r3, r1
 8014dbc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8014dc0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014dc4:	da1a      	bge.n	8014dfc <__ieee754_atan2f+0xdc>
 8014dc6:	2a00      	cmp	r2, #0
 8014dc8:	da01      	bge.n	8014dce <__ieee754_atan2f+0xae>
 8014dca:	313c      	adds	r1, #60	@ 0x3c
 8014dcc:	db19      	blt.n	8014e02 <__ieee754_atan2f+0xe2>
 8014dce:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014dd2:	f000 f919 	bl	8015008 <fabsf>
 8014dd6:	f000 f843 	bl	8014e60 <atanf>
 8014dda:	eef0 7a40 	vmov.f32	s15, s0
 8014dde:	2c01      	cmp	r4, #1
 8014de0:	d012      	beq.n	8014e08 <__ieee754_atan2f+0xe8>
 8014de2:	2c02      	cmp	r4, #2
 8014de4:	d017      	beq.n	8014e16 <__ieee754_atan2f+0xf6>
 8014de6:	2c00      	cmp	r4, #0
 8014de8:	d0ad      	beq.n	8014d46 <__ieee754_atan2f+0x26>
 8014dea:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8014e50 <__ieee754_atan2f+0x130>
 8014dee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014df2:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8014e54 <__ieee754_atan2f+0x134>
 8014df6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014dfa:	e7a4      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014dfc:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8014e40 <__ieee754_atan2f+0x120>
 8014e00:	e7ed      	b.n	8014dde <__ieee754_atan2f+0xbe>
 8014e02:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014e58 <__ieee754_atan2f+0x138>
 8014e06:	e7ea      	b.n	8014dde <__ieee754_atan2f+0xbe>
 8014e08:	ee17 3a90 	vmov	r3, s15
 8014e0c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8014e10:	ee07 3a90 	vmov	s15, r3
 8014e14:	e797      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014e16:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8014e50 <__ieee754_atan2f+0x130>
 8014e1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014e1e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8014e54 <__ieee754_atan2f+0x134>
 8014e22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014e26:	e78e      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014e28:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8014e54 <__ieee754_atan2f+0x134>
 8014e2c:	e78b      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014e2e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8014e5c <__ieee754_atan2f+0x13c>
 8014e32:	e788      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014e34:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8014e58 <__ieee754_atan2f+0x138>
 8014e38:	e785      	b.n	8014d46 <__ieee754_atan2f+0x26>
 8014e3a:	bf00      	nop
 8014e3c:	c0490fdb 	.word	0xc0490fdb
 8014e40:	3fc90fdb 	.word	0x3fc90fdb
 8014e44:	bfc90fdb 	.word	0xbfc90fdb
 8014e48:	0801525c 	.word	0x0801525c
 8014e4c:	08015250 	.word	0x08015250
 8014e50:	33bbbd2e 	.word	0x33bbbd2e
 8014e54:	40490fdb 	.word	0x40490fdb
 8014e58:	00000000 	.word	0x00000000
 8014e5c:	3f490fdb 	.word	0x3f490fdb

08014e60 <atanf>:
 8014e60:	b538      	push	{r3, r4, r5, lr}
 8014e62:	ee10 5a10 	vmov	r5, s0
 8014e66:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8014e6a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8014e6e:	eef0 7a40 	vmov.f32	s15, s0
 8014e72:	d310      	bcc.n	8014e96 <atanf+0x36>
 8014e74:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8014e78:	d904      	bls.n	8014e84 <atanf+0x24>
 8014e7a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8014e7e:	eeb0 0a67 	vmov.f32	s0, s15
 8014e82:	bd38      	pop	{r3, r4, r5, pc}
 8014e84:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8014fbc <atanf+0x15c>
 8014e88:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8014fc0 <atanf+0x160>
 8014e8c:	2d00      	cmp	r5, #0
 8014e8e:	bfc8      	it	gt
 8014e90:	eef0 7a47 	vmovgt.f32	s15, s14
 8014e94:	e7f3      	b.n	8014e7e <atanf+0x1e>
 8014e96:	4b4b      	ldr	r3, [pc, #300]	@ (8014fc4 <atanf+0x164>)
 8014e98:	429c      	cmp	r4, r3
 8014e9a:	d810      	bhi.n	8014ebe <atanf+0x5e>
 8014e9c:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8014ea0:	d20a      	bcs.n	8014eb8 <atanf+0x58>
 8014ea2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8014fc8 <atanf+0x168>
 8014ea6:	ee30 7a07 	vadd.f32	s14, s0, s14
 8014eaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014eae:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8014eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014eb6:	dce2      	bgt.n	8014e7e <atanf+0x1e>
 8014eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8014ebc:	e013      	b.n	8014ee6 <atanf+0x86>
 8014ebe:	f000 f8a3 	bl	8015008 <fabsf>
 8014ec2:	4b42      	ldr	r3, [pc, #264]	@ (8014fcc <atanf+0x16c>)
 8014ec4:	429c      	cmp	r4, r3
 8014ec6:	d84f      	bhi.n	8014f68 <atanf+0x108>
 8014ec8:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8014ecc:	429c      	cmp	r4, r3
 8014ece:	d841      	bhi.n	8014f54 <atanf+0xf4>
 8014ed0:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8014ed4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014ed8:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014edc:	2300      	movs	r3, #0
 8014ede:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014ee2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014ee6:	1c5a      	adds	r2, r3, #1
 8014ee8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8014eec:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8014fd0 <atanf+0x170>
 8014ef0:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8014fd4 <atanf+0x174>
 8014ef4:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8014fd8 <atanf+0x178>
 8014ef8:	ee66 6a06 	vmul.f32	s13, s12, s12
 8014efc:	eee6 5a87 	vfma.f32	s11, s13, s14
 8014f00:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8014fdc <atanf+0x17c>
 8014f04:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014f08:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8014fe0 <atanf+0x180>
 8014f0c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014f10:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8014fe4 <atanf+0x184>
 8014f14:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014f18:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8014fe8 <atanf+0x188>
 8014f1c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8014f20:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8014fec <atanf+0x18c>
 8014f24:	eea6 5a87 	vfma.f32	s10, s13, s14
 8014f28:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8014ff0 <atanf+0x190>
 8014f2c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014f30:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8014ff4 <atanf+0x194>
 8014f34:	eea7 5a26 	vfma.f32	s10, s14, s13
 8014f38:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8014ff8 <atanf+0x198>
 8014f3c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8014f40:	ee27 7a26 	vmul.f32	s14, s14, s13
 8014f44:	eea5 7a86 	vfma.f32	s14, s11, s12
 8014f48:	ee27 7a87 	vmul.f32	s14, s15, s14
 8014f4c:	d121      	bne.n	8014f92 <atanf+0x132>
 8014f4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f52:	e794      	b.n	8014e7e <atanf+0x1e>
 8014f54:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8014f58:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014f5c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014f60:	2301      	movs	r3, #1
 8014f62:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014f66:	e7be      	b.n	8014ee6 <atanf+0x86>
 8014f68:	4b24      	ldr	r3, [pc, #144]	@ (8014ffc <atanf+0x19c>)
 8014f6a:	429c      	cmp	r4, r3
 8014f6c:	d80b      	bhi.n	8014f86 <atanf+0x126>
 8014f6e:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8014f72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8014f76:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014f7a:	2302      	movs	r3, #2
 8014f7c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8014f80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014f84:	e7af      	b.n	8014ee6 <atanf+0x86>
 8014f86:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8014f8a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014f8e:	2303      	movs	r3, #3
 8014f90:	e7a9      	b.n	8014ee6 <atanf+0x86>
 8014f92:	4a1b      	ldr	r2, [pc, #108]	@ (8015000 <atanf+0x1a0>)
 8014f94:	491b      	ldr	r1, [pc, #108]	@ (8015004 <atanf+0x1a4>)
 8014f96:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8014f9a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8014f9e:	edd3 6a00 	vldr	s13, [r3]
 8014fa2:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014fa6:	2d00      	cmp	r5, #0
 8014fa8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014fac:	edd2 7a00 	vldr	s15, [r2]
 8014fb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014fb4:	bfb8      	it	lt
 8014fb6:	eef1 7a67 	vneglt.f32	s15, s15
 8014fba:	e760      	b.n	8014e7e <atanf+0x1e>
 8014fbc:	bfc90fdb 	.word	0xbfc90fdb
 8014fc0:	3fc90fdb 	.word	0x3fc90fdb
 8014fc4:	3edfffff 	.word	0x3edfffff
 8014fc8:	7149f2ca 	.word	0x7149f2ca
 8014fcc:	3f97ffff 	.word	0x3f97ffff
 8014fd0:	3c8569d7 	.word	0x3c8569d7
 8014fd4:	3d4bda59 	.word	0x3d4bda59
 8014fd8:	bd6ef16b 	.word	0xbd6ef16b
 8014fdc:	3d886b35 	.word	0x3d886b35
 8014fe0:	3dba2e6e 	.word	0x3dba2e6e
 8014fe4:	3e124925 	.word	0x3e124925
 8014fe8:	3eaaaaab 	.word	0x3eaaaaab
 8014fec:	bd15a221 	.word	0xbd15a221
 8014ff0:	bd9d8795 	.word	0xbd9d8795
 8014ff4:	bde38e38 	.word	0xbde38e38
 8014ff8:	be4ccccd 	.word	0xbe4ccccd
 8014ffc:	401bffff 	.word	0x401bffff
 8015000:	08015278 	.word	0x08015278
 8015004:	08015268 	.word	0x08015268

08015008 <fabsf>:
 8015008:	ee10 3a10 	vmov	r3, s0
 801500c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015010:	ee00 3a10 	vmov	s0, r3
 8015014:	4770      	bx	lr
	...

08015018 <_init>:
 8015018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801501a:	bf00      	nop
 801501c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801501e:	bc08      	pop	{r3}
 8015020:	469e      	mov	lr, r3
 8015022:	4770      	bx	lr

08015024 <_fini>:
 8015024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015026:	bf00      	nop
 8015028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801502a:	bc08      	pop	{r3}
 801502c:	469e      	mov	lr, r3
 801502e:	4770      	bx	lr
