read -sv run_verilog_mid/adder_32b_11_71_f16fbfeae48ada5e5b939082f50adf2e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_71_f16fbfeae48ada5e5b939082f50adf2e_yosys.v
