$date
	Sun Oct 23 04:28:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#147055
b1010 !
1"
#147058
b1010 &
b1010 %
1$
#147059
0"
#147062
b101 &
b101 %
#147066
b10000 &
b10000 %
#147070
b1000 &
b1000 %
#147074
b100 &
b100 %
#147078
b10 &
b10 %
#147082
b1 &
b1 %
1#
#147086
b0 &
0#
b0 %
0$
#1131253
b10110 !
1"
#1131254
b10110 &
b10110 %
1$
#1131255
0"
#1131258
b1011 &
b1011 %
#1131262
b100010 &
b100010 %
#1131266
b10001 &
b10001 %
#1131270
b110100 &
b110100 %
#1131274
b11010 &
b11010 %
#1131278
b1101 &
b1101 %
#1131282
b101000 &
b101000 %
#1131286
b10100 &
b10100 %
#1131290
b1010 &
b1010 %
#1131294
b101 &
b101 %
#1131298
b10000 &
b10000 %
#1131302
b1000 &
b1000 %
#1131306
b100 &
b100 %
#1131310
b10 &
b10 %
#1131314
b1 &
b1 %
1#
#1131318
b0 &
0#
b0 %
0$
#2089509
b1000 !
1"
#2089510
b1000 &
b1000 %
1$
#2089511
0"
#2089514
b100 &
b100 %
#2089518
b10 &
b10 %
#2089522
b1 &
b1 %
1#
#2089526
b0 &
0#
b0 %
0$
#4500012
