{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08474,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09702,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0152595,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0144239,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00222381,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0144239,
	"finish__design__instance__count__class:macro": 136,
	"finish__design__instance__area__class:macro": 429084,
	"finish__design__instance__count__class:fill_cell": 359131,
	"finish__design__instance__area__class:fill_cell": 1.19297e+06,
	"finish__design__instance__count__class:tap_cell": 15244,
	"finish__design__instance__area__class:tap_cell": 4054.9,
	"finish__design__instance__count__class:clock_buffer": 5249,
	"finish__design__instance__area__class:clock_buffer": 6635.37,
	"finish__design__instance__count__class:timing_repair_buffer": 16956,
	"finish__design__instance__area__class:timing_repair_buffer": 23653,
	"finish__design__instance__count__class:inverter": 10511,
	"finish__design__instance__area__class:inverter": 7864.56,
	"finish__design__instance__count__class:clock_inverter": 2888,
	"finish__design__instance__area__class:clock_inverter": 2712.14,
	"finish__design__instance__count__class:sequential_cell": 20810,
	"finish__design__instance__area__class:sequential_cell": 113336,
	"finish__design__instance__count__class:multi_input_combinational_cell": 125360,
	"finish__design__instance__area__class:multi_input_combinational_cell": 200063,
	"finish__design__instance__count": 556285,
	"finish__design__instance__area": 1.98038e+06,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": -0.0834892,
	"finish__timing__setup__ws": 1.17351,
	"finish__timing__hold__ws": -0.0166171,
	"finish__clock__skew__setup": 2.01747,
	"finish__clock__skew__hold": 0.355988,
	"finish__timing__drv__max_slew_limit": 0.204224,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.171638,
	"finish__timing__drv__max_cap": 7,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 17,
	"finish__power__internal__total": 0.0997093,
	"finish__power__switching__total": 0.0177131,
	"finish__power__leakage__total": 0.0309749,
	"finish__power__total": 0.148397,
	"finish__design__io": 495,
	"finish__design__die__area": 2.25e+06,
	"finish__design__core__area": 2.06342e+06,
	"finish__design__instance__count": 197154,
	"finish__design__instance__area": 787403,
	"finish__design__instance__count__stdcell": 197018,
	"finish__design__instance__area__stdcell": 358319,
	"finish__design__instance__count__macros": 136,
	"finish__design__instance__area__macros": 429084,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.381602,
	"finish__design__instance__utilization__stdcell": 0.219245,
	"finish__design__rows": 5492,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 5492,
	"finish__design__sites": 5831923,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5831923,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}