<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p56" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_56{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_56{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_56{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_56{left:78px;bottom:998px;letter-spacing:-0.19px;}
#t5_56{left:136px;bottom:998px;letter-spacing:-0.17px;}
#t6_56{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_56{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_56{left:424px;bottom:981px;letter-spacing:-0.11px;}
#t9_56{left:424px;bottom:959px;letter-spacing:-0.11px;}
#ta_56{left:689px;bottom:998px;letter-spacing:-0.12px;}
#tb_56{left:78px;bottom:935px;letter-spacing:-0.19px;}
#tc_56{left:136px;bottom:935px;letter-spacing:-0.16px;}
#td_56{left:189px;bottom:935px;letter-spacing:-0.15px;}
#te_56{left:424px;bottom:935px;letter-spacing:-0.11px;}
#tf_56{left:424px;bottom:918px;letter-spacing:-0.11px;}
#tg_56{left:424px;bottom:897px;letter-spacing:-0.11px;}
#th_56{left:689px;bottom:935px;letter-spacing:-0.12px;}
#ti_56{left:78px;bottom:872px;letter-spacing:-0.19px;}
#tj_56{left:136px;bottom:872px;letter-spacing:-0.16px;}
#tk_56{left:189px;bottom:872px;letter-spacing:-0.15px;}
#tl_56{left:424px;bottom:872px;letter-spacing:-0.11px;}
#tm_56{left:424px;bottom:855px;letter-spacing:-0.11px;}
#tn_56{left:424px;bottom:834px;letter-spacing:-0.11px;}
#to_56{left:689px;bottom:872px;letter-spacing:-0.12px;}
#tp_56{left:78px;bottom:810px;letter-spacing:-0.19px;}
#tq_56{left:136px;bottom:810px;letter-spacing:-0.16px;}
#tr_56{left:189px;bottom:810px;letter-spacing:-0.15px;}
#ts_56{left:424px;bottom:810px;letter-spacing:-0.11px;}
#tt_56{left:424px;bottom:793px;letter-spacing:-0.11px;}
#tu_56{left:424px;bottom:771px;letter-spacing:-0.11px;}
#tv_56{left:689px;bottom:810px;letter-spacing:-0.12px;}
#tw_56{left:78px;bottom:747px;letter-spacing:-0.19px;}
#tx_56{left:136px;bottom:747px;letter-spacing:-0.16px;}
#ty_56{left:189px;bottom:747px;letter-spacing:-0.15px;}
#tz_56{left:424px;bottom:747px;letter-spacing:-0.11px;}
#t10_56{left:424px;bottom:730px;letter-spacing:-0.11px;}
#t11_56{left:424px;bottom:709px;letter-spacing:-0.11px;}
#t12_56{left:689px;bottom:747px;letter-spacing:-0.12px;}
#t13_56{left:78px;bottom:684px;letter-spacing:-0.19px;}
#t14_56{left:136px;bottom:684px;letter-spacing:-0.16px;}
#t15_56{left:189px;bottom:684px;letter-spacing:-0.15px;}
#t16_56{left:424px;bottom:684px;letter-spacing:-0.11px;}
#t17_56{left:424px;bottom:668px;letter-spacing:-0.11px;}
#t18_56{left:424px;bottom:646px;letter-spacing:-0.11px;}
#t19_56{left:689px;bottom:684px;letter-spacing:-0.12px;}
#t1a_56{left:78px;bottom:622px;letter-spacing:-0.16px;}
#t1b_56{left:137px;bottom:622px;letter-spacing:-0.16px;}
#t1c_56{left:189px;bottom:622px;letter-spacing:-0.15px;}
#t1d_56{left:424px;bottom:622px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1e_56{left:424px;bottom:605px;letter-spacing:-0.12px;}
#t1f_56{left:424px;bottom:584px;letter-spacing:-0.12px;}
#t1g_56{left:689px;bottom:622px;letter-spacing:-0.12px;}
#t1h_56{left:78px;bottom:559px;letter-spacing:-0.16px;}
#t1i_56{left:136px;bottom:559px;letter-spacing:-0.16px;}
#t1j_56{left:189px;bottom:559px;letter-spacing:-0.14px;}
#t1k_56{left:424px;bottom:559px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1l_56{left:424px;bottom:542px;letter-spacing:-0.12px;}
#t1m_56{left:424px;bottom:525px;letter-spacing:-0.12px;}
#t1n_56{left:424px;bottom:504px;letter-spacing:-0.12px;}
#t1o_56{left:424px;bottom:487px;letter-spacing:-0.12px;}
#t1p_56{left:689px;bottom:559px;letter-spacing:-0.11px;}
#t1q_56{left:689px;bottom:542px;letter-spacing:-0.15px;}
#t1r_56{left:689px;bottom:525px;letter-spacing:-0.13px;}
#t1s_56{left:79px;bottom:463px;letter-spacing:-0.16px;}
#t1t_56{left:136px;bottom:463px;letter-spacing:-0.16px;}
#t1u_56{left:189px;bottom:463px;letter-spacing:-0.14px;}
#t1v_56{left:424px;bottom:463px;letter-spacing:-0.11px;}
#t1w_56{left:424px;bottom:446px;letter-spacing:-0.12px;}
#t1x_56{left:424px;bottom:425px;letter-spacing:-0.12px;}
#t1y_56{left:424px;bottom:408px;letter-spacing:-0.1px;}
#t1z_56{left:689px;bottom:463px;letter-spacing:-0.11px;}
#t20_56{left:689px;bottom:446px;letter-spacing:-0.15px;}
#t21_56{left:689px;bottom:429px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_56{left:689px;bottom:412px;letter-spacing:-0.15px;}
#t23_56{left:689px;bottom:396px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t24_56{left:689px;bottom:379px;letter-spacing:-0.15px;}
#t25_56{left:689px;bottom:362px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_56{left:78px;bottom:338px;letter-spacing:-0.14px;}
#t27_56{left:137px;bottom:338px;letter-spacing:-0.16px;}
#t28_56{left:189px;bottom:338px;letter-spacing:-0.14px;}
#t29_56{left:424px;bottom:338px;letter-spacing:-0.11px;}
#t2a_56{left:424px;bottom:321px;letter-spacing:-0.11px;}
#t2b_56{left:424px;bottom:299px;letter-spacing:-0.12px;}
#t2c_56{left:424px;bottom:283px;letter-spacing:-0.11px;}
#t2d_56{left:689px;bottom:338px;letter-spacing:-0.11px;}
#t2e_56{left:689px;bottom:321px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_56{left:79px;bottom:258px;letter-spacing:-0.15px;}
#t2g_56{left:136px;bottom:258px;letter-spacing:-0.15px;}
#t2h_56{left:189px;bottom:258px;letter-spacing:-0.15px;}
#t2i_56{left:424px;bottom:258px;letter-spacing:-0.11px;}
#t2j_56{left:424px;bottom:241px;letter-spacing:-0.12px;}
#t2k_56{left:424px;bottom:224px;letter-spacing:-0.11px;}
#t2l_56{left:424px;bottom:203px;letter-spacing:-0.12px;}
#t2m_56{left:424px;bottom:186px;letter-spacing:-0.12px;}
#t2n_56{left:689px;bottom:258px;letter-spacing:-0.11px;}
#t2o_56{left:689px;bottom:241px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_56{left:79px;bottom:162px;letter-spacing:-0.16px;}
#t2q_56{left:136px;bottom:162px;letter-spacing:-0.16px;}
#t2r_56{left:189px;bottom:162px;letter-spacing:-0.14px;}
#t2s_56{left:424px;bottom:162px;letter-spacing:-0.11px;}
#t2t_56{left:424px;bottom:145px;letter-spacing:-0.11px;}
#t2u_56{left:424px;bottom:124px;letter-spacing:-0.11px;}
#t2v_56{left:689px;bottom:162px;letter-spacing:-0.11px;}
#t2w_56{left:689px;bottom:145px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_56{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2y_56{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2z_56{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t30_56{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t31_56{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t32_56{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t33_56{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t34_56{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t35_56{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t36_56{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_56{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_56{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_56{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_56{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_56{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts56" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg56Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg56" style="-webkit-user-select: none;"><object width="935" height="1210" data="56/56.svg" type="image/svg+xml" id="pdf56" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_56" class="t s1_56">2-40 </span><span id="t2_56" class="t s1_56">Vol. 4 </span>
<span id="t3_56" class="t s2_56">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_56" class="t s3_56">484H </span><span id="t5_56" class="t s3_56">1156 </span><span id="t6_56" class="t s3_56">IA32_VMX_ENTRY_CTLS </span><span id="t7_56" class="t s3_56">Capability Reporting Register of VM-Entry </span>
<span id="t8_56" class="t s3_56">Controls (R/O) </span>
<span id="t9_56" class="t s3_56">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="ta_56" class="t s3_56">If CPUID.01H:ECX.[5] = 1 </span>
<span id="tb_56" class="t s3_56">485H </span><span id="tc_56" class="t s3_56">1157 </span><span id="td_56" class="t s3_56">IA32_VMX_MISC </span><span id="te_56" class="t s3_56">Reporting Register of Miscellaneous VMX </span>
<span id="tf_56" class="t s3_56">Capabilities (R/O) </span>
<span id="tg_56" class="t s3_56">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="th_56" class="t s3_56">If CPUID.01H:ECX.[5] = 1 </span>
<span id="ti_56" class="t s3_56">486H </span><span id="tj_56" class="t s3_56">1158 </span><span id="tk_56" class="t s3_56">IA32_VMX_CR0_FIXED0 </span><span id="tl_56" class="t s3_56">Capability Reporting Register of CR0 Bits </span>
<span id="tm_56" class="t s3_56">Fixed to 0 (R/O) </span>
<span id="tn_56" class="t s3_56">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="to_56" class="t s3_56">If CPUID.01H:ECX.[5] = 1 </span>
<span id="tp_56" class="t s3_56">487H </span><span id="tq_56" class="t s3_56">1159 </span><span id="tr_56" class="t s3_56">IA32_VMX_CR0_FIXED1 </span><span id="ts_56" class="t s3_56">Capability Reporting Register of CR0 Bits </span>
<span id="tt_56" class="t s3_56">Fixed to 1 (R/O) </span>
<span id="tu_56" class="t s3_56">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tv_56" class="t s3_56">If CPUID.01H:ECX.[5] = 1 </span>
<span id="tw_56" class="t s3_56">488H </span><span id="tx_56" class="t s3_56">1160 </span><span id="ty_56" class="t s3_56">IA32_VMX_CR4_FIXED0 </span><span id="tz_56" class="t s3_56">Capability Reporting Register of CR4 Bits </span>
<span id="t10_56" class="t s3_56">Fixed to 0 (R/O) </span>
<span id="t11_56" class="t s3_56">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t12_56" class="t s3_56">If CPUID.01H:ECX.[5] = 1 </span>
<span id="t13_56" class="t s3_56">489H </span><span id="t14_56" class="t s3_56">1161 </span><span id="t15_56" class="t s3_56">IA32_VMX_CR4_FIXED1 </span><span id="t16_56" class="t s3_56">Capability Reporting Register of CR4 Bits </span>
<span id="t17_56" class="t s3_56">Fixed to 1 (R/O) </span>
<span id="t18_56" class="t s3_56">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="t19_56" class="t s3_56">If CPUID.01H:ECX.[5] = 1 </span>
<span id="t1a_56" class="t s3_56">48AH </span><span id="t1b_56" class="t s3_56">1162 </span><span id="t1c_56" class="t s3_56">IA32_VMX_VMCS_ENUM </span><span id="t1d_56" class="t s3_56">Capability Reporting Register of VMCS Field </span>
<span id="t1e_56" class="t s3_56">Enumeration (R/O) </span>
<span id="t1f_56" class="t s3_56">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t1g_56" class="t s3_56">If CPUID.01H:ECX.[5] = 1 </span>
<span id="t1h_56" class="t s3_56">48BH </span><span id="t1i_56" class="t s3_56">1163 </span><span id="t1j_56" class="t s3_56">IA32_VMX_PROCBASED_CTLS2 </span><span id="t1k_56" class="t s3_56">Capability Reporting Register of Secondary </span>
<span id="t1l_56" class="t s3_56">Processor-Based VM-Execution Controls </span>
<span id="t1m_56" class="t s3_56">(R/O) </span>
<span id="t1n_56" class="t s3_56">See Appendix A.3.3, “Secondary Processor- </span>
<span id="t1o_56" class="t s3_56">Based VM-Execution Controls.” </span>
<span id="t1p_56" class="t s3_56">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t1q_56" class="t s3_56">IA32_VMX_PROCBASED_C </span>
<span id="t1r_56" class="t s3_56">TLS[63]) </span>
<span id="t1s_56" class="t s3_56">48CH </span><span id="t1t_56" class="t s3_56">1164 </span><span id="t1u_56" class="t s3_56">IA32_VMX_EPT_VPID_CAP </span><span id="t1v_56" class="t s3_56">Capability Reporting Register of EPT and </span>
<span id="t1w_56" class="t s3_56">VPID (R/O) </span>
<span id="t1x_56" class="t s3_56">See Appendix A.10, “VPID and EPT </span>
<span id="t1y_56" class="t s3_56">Capabilities.” </span>
<span id="t1z_56" class="t s3_56">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t20_56" class="t s3_56">IA32_VMX_PROCBASED_C </span>
<span id="t21_56" class="t s3_56">TLS[63] &amp;&amp; ( </span>
<span id="t22_56" class="t s3_56">IA32_VMX_PROCBASED_C </span>
<span id="t23_56" class="t s3_56">TLS2[33] || </span>
<span id="t24_56" class="t s3_56">IA32_VMX_PROCBASED_C </span>
<span id="t25_56" class="t s3_56">TLS2[37]) ) </span>
<span id="t26_56" class="t s3_56">48DH </span><span id="t27_56" class="t s3_56">1165 </span><span id="t28_56" class="t s3_56">IA32_VMX_TRUE_PINBASED_CTLS </span><span id="t29_56" class="t s3_56">Capability Reporting Register of Pin-Based </span>
<span id="t2a_56" class="t s3_56">VM-Execution Flex Controls (R/O) </span>
<span id="t2b_56" class="t s3_56">See Appendix A.3.1, “Pin-Based VM- </span>
<span id="t2c_56" class="t s3_56">Execution Controls.” </span>
<span id="t2d_56" class="t s3_56">If ( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t2e_56" class="t s3_56">IA32_VMX_BASIC[55] ) </span>
<span id="t2f_56" class="t s3_56">48EH </span><span id="t2g_56" class="t s3_56">1166 </span><span id="t2h_56" class="t s3_56">IA32_VMX_TRUE_PROCBASED_CTLS </span><span id="t2i_56" class="t s3_56">Capability Reporting Register of Primary </span>
<span id="t2j_56" class="t s3_56">Processor-Based VM-Execution Flex </span>
<span id="t2k_56" class="t s3_56">Controls (R/O) </span>
<span id="t2l_56" class="t s3_56">See Appendix A.3.2, “Primary Processor- </span>
<span id="t2m_56" class="t s3_56">Based VM-Execution Controls.” </span>
<span id="t2n_56" class="t s3_56">If( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t2o_56" class="t s3_56">IA32_VMX_BASIC[55] ) </span>
<span id="t2p_56" class="t s3_56">48FH </span><span id="t2q_56" class="t s3_56">1167 </span><span id="t2r_56" class="t s3_56">IA32_VMX_TRUE_EXIT_CTLS </span><span id="t2s_56" class="t s3_56">Capability Reporting Register of VM-Exit </span>
<span id="t2t_56" class="t s3_56">Flex Controls (R/O) </span>
<span id="t2u_56" class="t s3_56">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="t2v_56" class="t s3_56">If( CPUID.01H:ECX.[5] &amp;&amp; </span>
<span id="t2w_56" class="t s3_56">IA32_VMX_BASIC[55] ) </span>
<span id="t2x_56" class="t s4_56">Table 2-2. </span><span id="t2y_56" class="t s4_56">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2z_56" class="t s5_56">Register </span>
<span id="t30_56" class="t s5_56">Address </span>
<span id="t31_56" class="t s5_56">Architectural MSR Name / Bit Fields </span>
<span id="t32_56" class="t s5_56">(Former MSR Name) </span><span id="t33_56" class="t s5_56">MSR/Bit Description </span><span id="t34_56" class="t s5_56">Comment </span>
<span id="t35_56" class="t s5_56">Hex </span><span id="t36_56" class="t s5_56">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
