{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1466098743715 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_dCollideSpheres EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fpga_dCollideSpheres\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466098744560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466098744622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466098744622 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466098746295 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466098746316 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1466098747892 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466098747892 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 231574 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466098748212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 231576 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466098748212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 231578 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466098748212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 231580 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466098748212 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 231582 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1466098748212 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466098748212 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1466098774402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1149 " "TimeQuest Timing Analyzer is analyzing 1149 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1466098788312 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1466098788486 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1466098788486 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1466098788486 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1466098788486 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_dCollideSpheres.SDC " "Reading SDC File: 'fpga_dCollideSpheres.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1466098789083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1466098789085 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789427 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789427 "|fpga_dCollideSpheres|dCollideSpheres:test2|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Node: dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~29 dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Latch dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~29 is being clocked by dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789427 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789427 "|fpga_dCollideSpheres|dCollideSpheres:test2|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|resetsqrt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] is being clocked by dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789428 "|fpga_dCollideSpheres|dCollideSpheres:test2|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test1\|adder:addDiff\|s_output_z\[31\] " "Node: dCollideSpheres:test1\|adder:addDiff\|s_output_z\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test1\|normalx\[31\] dCollideSpheres:test1\|adder:addDiff\|s_output_z\[31\] " "Latch dCollideSpheres:test1\|normalx\[31\] is being clocked by dCollideSpheres:test1\|adder:addDiff\|s_output_z\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789428 "|fpga_dCollideSpheres|dCollideSpheres:test1|adder:addDiff|s_output_z[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789428 "|fpga_dCollideSpheres|dCollideSpheres:test1|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Node: dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~29 dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Latch dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~29 is being clocked by dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789428 "|fpga_dCollideSpheres|dCollideSpheres:test1|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|resetsqrt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] is being clocked by dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789428 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789428 "|fpga_dCollideSpheres|dCollideSpheres:test1|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test1\|adder:addDiff\|s_output_z_stb " "Node: dCollideSpheres:test1\|adder:addDiff\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test1\|clk0 dCollideSpheres:test1\|adder:addDiff\|s_output_z_stb " "Latch dCollideSpheres:test1\|clk0 is being clocked by dCollideSpheres:test1\|adder:addDiff\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789429 "|fpga_dCollideSpheres|dCollideSpheres:test1|adder:addDiff|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|normaly\[31\] dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Latch dCollideSpheres:test0\|normaly\[31\] is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789429 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789429 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~29 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~29 is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789429 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|resetsqrt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[23\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789429 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Node: dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|clk0 dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Latch dCollideSpheres:test0\|clk0 is being clocked by dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789429 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:addDiff|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:add0\|s_output_z_stb " "Node: dCollideSpheres:test0\|adder:add0\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|test\[9\] dCollideSpheres:test0\|adder:add0\|s_output_z_stb " "Latch dCollideSpheres:test0\|test\[9\] is being clocked by dCollideSpheres:test0\|adder:add0\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789429 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Latch dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789429 "|fpga_dCollideSpheres|dCollideSpheres:test3|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Node: dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~29 dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " "Latch dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~29 is being clocked by dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789430 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789430 "|fpga_dCollideSpheres|dCollideSpheres:test3|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|resetsqrt"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] is being clocked by dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789430 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789430 "|fpga_dCollideSpheres|dCollideSpheres:test3|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test2\|adder:addDiff\|s_output_z\[31\] " "Node: dCollideSpheres:test2\|adder:addDiff\|s_output_z\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test2\|normalx\[31\] dCollideSpheres:test2\|adder:addDiff\|s_output_z\[31\] " "Latch dCollideSpheres:test2\|normalx\[31\] is being clocked by dCollideSpheres:test2\|adder:addDiff\|s_output_z\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789430 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789430 "|fpga_dCollideSpheres|dCollideSpheres:test2|adder:addDiff|s_output_z[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test2\|adder:addDiff\|s_output_z_stb " "Node: dCollideSpheres:test2\|adder:addDiff\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test2\|clk0 dCollideSpheres:test2\|adder:addDiff\|s_output_z_stb " "Latch dCollideSpheres:test2\|clk0 is being clocked by dCollideSpheres:test2\|adder:addDiff\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1466098789430 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466098789430 "|fpga_dCollideSpheres|dCollideSpheres:test2|adder:addDiff|s_output_z_stb"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1466098790566 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1466098790594 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466098790594 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466098790594 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466098790594 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466098790594 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466098790594 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1466098790594 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1466098790594 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\] " "Destination node dCollideSpheres:test0\|adder:addDiff\|s_output_z\[31\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 59094 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|divider2:divide_1_d\|s_output_z_stb " "Destination node dCollideSpheres:test0\|divider2:divide_1_d\|s_output_z_stb" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/Verilog1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 4967 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:addDiff\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 58892 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_radius_sum_dneg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_radius_sum_dneg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 58486 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_rsum_dneg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_rsum_dneg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 58053 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 54408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 53974 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 53541 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_x2neg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_x1_x2neg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 60562 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_y2neg\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_y1_y2neg\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 60129 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799641 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466098799641 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799641 ""}  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 231561 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799641 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_tx:jtag32\|out_data\[0\] " "Destination node jtag_tx:jtag32\|out_data\[0\]" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_tx.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 69894 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799642 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 187831 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|cx\[31\]~3  " "Automatically promoted node dCollideSpheres:test0\|cx\[31\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|done " "Destination node dCollideSpheres:test0\|done" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 8 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|done" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1285 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799642 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 503 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86869 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test1\|cx\[31\]~2  " "Automatically promoted node dCollideSpheres:test1\|cx\[31\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|done " "Destination node dCollideSpheres:test1\|done" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 53371 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799642 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 503 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 87378 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test2\|cx\[31\]~2  " "Automatically promoted node dCollideSpheres:test2\|cx\[31\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|done " "Destination node dCollideSpheres:test2\|done" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 37588 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799642 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 503 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 87415 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799642 ""}  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 125765 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799642 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 87337 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~2 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~2" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86053 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~6 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~6" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86057 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~10 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~10" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86061 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~14 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~14" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86065 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~18 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~18" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86069 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~22 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~22" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86073 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~26 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~26" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86077 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~30 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~30" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86081 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86085 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86089 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799642 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466098799642 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799642 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 6182 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799642 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|test\[31\]~2  " "Automatically promoted node dCollideSpheres:test0\|test\[31\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799643 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 503 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 87099 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0  " "Automatically promoted node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799643 ""}  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 151402 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0  " "Automatically promoted node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799643 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 94325 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt  " "Automatically promoted node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~2 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~2" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86181 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~6 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~6" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~10 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~10" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86189 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~14 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~14" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86193 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~18 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~18" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86197 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~22 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~22" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~26 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~26" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86205 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~30 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~30" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86209 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86213 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38 " "Destination node dCollideSpheres:test1\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86217 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466098799643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799643 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 53088 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0  " "Automatically promoted node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799644 ""}  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 154026 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0  " "Automatically promoted node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799644 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 94725 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt  " "Automatically promoted node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~2 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~2" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86305 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~6 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~6" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86309 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~10 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~10" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86313 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~14 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~14" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86317 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~18 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~18" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86321 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~22 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~22" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86325 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~26 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~26" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86329 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~30 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~30" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86333 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86337 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38 " "Destination node dCollideSpheres:test2\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86341 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466098799644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799644 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 37305 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0  " "Automatically promoted node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799645 ""}  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 176814 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0  " "Automatically promoted node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799645 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 137686 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt  " "Automatically promoted node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|resetsqrt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~2 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\]~2" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86437 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~6 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\]~6" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86441 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~10 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\]~10" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86445 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~14 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\]~14" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86449 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~18 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\]~18" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86453 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~22 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\]~22" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86457 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~26 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\]~26" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86461 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~30 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\]~30" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86465 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\]~34" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86469 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38 " "Destination node dCollideSpheres:test3\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\]~38" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 323 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 86473 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1466098799645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799645 ""}  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 21753 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 213419 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 196222 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799645 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 204201 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1466098799646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 195208 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 213011 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1466098799646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1466098799646 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 245 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 188551 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466098799646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466098814077 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466098814266 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466098814275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466098814517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466098814900 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466098815261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466098815483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1466098815672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466098815672 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:36 " "Fitter preparation operations ending: elapsed time is 00:01:36" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466098842691 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1466098842880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466098857148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:02 " "Fitter placement preparation operations ending: elapsed time is 00:01:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466098919222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466098920441 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466099139043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:40 " "Fitter placement operations ending: elapsed time is 00:03:40" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466099139043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466099155850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1466099222955 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466099222955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1466099231071 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1466099231071 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466099231071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:08 " "Fitter routing operations ending: elapsed time is 00:01:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466099231076 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 76.97 " "Total time spent on timing analysis during the Fitter is 76.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1466099234203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466099235082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466099243780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466099243907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466099252565 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:38 " "Fitter post-fit operations ending: elapsed time is 00:00:38" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466099272080 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 Cyclone IV E " "8 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1292 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466099305389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1293 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466099305389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1287 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466099305389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1288 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466099305389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1289 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466099305389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1290 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466099305389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW 3.3-V LVTTL AB28 " "Pin SW uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { SW } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1294 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466099305389 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/" { { 0 { 0 ""} 0 1291 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1466099305389 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1466099305389 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dCollideSpheres.fit.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dCollideSpheres.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466099313398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3141 " "Peak virtual memory: 3141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466099333086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 13:48:53 2016 " "Processing ended: Thu Jun 16 13:48:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466099333086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:52 " "Elapsed time: 00:09:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466099333086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:20:38 " "Total CPU time (on all processors): 00:20:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466099333086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466099333086 ""}
