
*** Running vivado
    with args -log top_VGA_CAMERA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_VGA_CAMERA.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_VGA_CAMERA.tcl -notrace
Command: synth_design -top top_VGA_CAMERA -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_VGA_CAMERA' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/synth_1/.Xil/Vivado-10420-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/synth_1/.Xil/Vivado-10420-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:379]
	Parameter RW bound to: 8'b01001100 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011110 
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (2#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:379]
INFO: [Synth 8-6157] synthesizing module 'top_SCCB' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv:5]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv:268]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (3#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv:268]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv:43]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv:168]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (4#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'top_SCCB' (5#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/카카오톡 받은 파일/SCCB.sv:5]
INFO: [Synth 8-6157] synthesizing module 'display_mux_2x1' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:349]
INFO: [Synth 8-6155] done synthesizing module 'display_mux_2x1' (6#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:349]
WARNING: [Synth 8-7071] port 'qvga_en3' of module 'display_mux_2x1' is unconnected for instance 'U_display_mux_2x1' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:128]
WARNING: [Synth 8-7023] instance 'U_display_mux_2x1' of module 'display_mux_2x1' has 8 connections declared, but only 7 given [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:128]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (7#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/FrameBuffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (8#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/FrameBuffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'qvga_addr_decoder' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'qvga_addr_decoder' (9#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:252]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:62]
	Parameter H_PIX_MAX bound to: 800 - type: integer 
	Parameter V_LINE_MAX bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (10#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:62]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:34]
	Parameter H_Visible_area bound to: 640 - type: integer 
	Parameter H_Front_porch bound to: 16 - type: integer 
	Parameter H_Sync_pulse bound to: 96 - type: integer 
	Parameter H_Back_porch bound to: 48 - type: integer 
	Parameter H_Whole_line bound to: 800 - type: integer 
	Parameter V_Visible_area bound to: 480 - type: integer 
	Parameter V_Front_porch bound to: 10 - type: integer 
	Parameter V_Sync_pulse bound to: 2 - type: integer 
	Parameter V_Back_porch bound to: 33 - type: integer 
	Parameter V_Whole_frame bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (11#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (12#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:396]
	Parameter RW bound to: 8'b01000111 
	Parameter GW bound to: 8'b10010110 
	Parameter BW bound to: 8'b00011101 
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (13#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:396]
INFO: [Synth 8-6157] synthesizing module 'DepthAlgorithm_Census' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:296]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter COMP bound to: 1 - type: integer 
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:445]
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:445]
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:445]
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:450]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:450]
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:450]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:450]
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:450]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:450]
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 3 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:455]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 4 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:460]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 5 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:465]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 6 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:470]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 7 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:475]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 10 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 10 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 8 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 10 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:480]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
WARNING: [Synth 8-324] index 10 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
WARNING: [Synth 8-324] index 11 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
WARNING: [Synth 8-324] index 10 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
WARNING: [Synth 8-324] index 11 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
WARNING: [Synth 8-324] index 9 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
WARNING: [Synth 8-324] index 10 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
WARNING: [Synth 8-324] index 11 out of range [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:485]
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "temp_mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DepthAlgorithm_Census' (14#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/new/DepthAlgorithm.sv:296]
INFO: [Synth 8-6157] synthesizing module 'depth2rgb' [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:410]
INFO: [Synth 8-6155] done synthesizing module 'depth2rgb' (15#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:410]
INFO: [Synth 8-6155] done synthesizing module 'top_VGA_CAMERA' (16#1) [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sources_1/imports/sources_1/imports/new/top_VGA_CAMERA.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.180 ; gain = 108.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.180 ; gain = 108.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.180 ; gain = 108.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1214.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_gene'
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_gene'
Parsing XDC File [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_VGA_CAMERA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_VGA_CAMERA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1324.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1324.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.797 ; gain = 219.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.797 ; gain = 219.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for U_clk_gene. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.797 ; gain = 219.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1324.797 ; gain = 219.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 4     
	   8 Input    4 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 978   
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 160   
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 15    
+---RAMs : 
	             299K Bit	(19199 X 16 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 8     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 8     
	  11 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  11 Input    8 Bit        Muxes := 6     
	  11 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  11 Input    4 Bit        Muxes := 2     
	  12 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 817   
	   3 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 28    
	  13 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP U_qvga_addr_decoder/qvga_addr10, operation Mode is: C+(D+(A:0x3fffff88))*(B:0xa0).
DSP Report: operator U_qvga_addr_decoder/qvga_addr10 is absorbed into DSP U_qvga_addr_decoder/qvga_addr10.
DSP Report: operator U_qvga_addr_decoder/qvga_addr11 is absorbed into DSP U_qvga_addr_decoder/qvga_addr10.
DSP Report: operator U_qvga_addr_decoder/qvga_addr12 is absorbed into DSP U_qvga_addr_decoder/qvga_addr10.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+----------------------------------+---------------+----------------+
|Module Name    | RTL Object                       | Depth x Width | Implemented As | 
+---------------+----------------------------------+---------------+----------------+
|top_VGA_CAMERA | U_top_SCCB_L/U_SCCB_ROM/dout_reg | 256x16        | Block RAM      | 
|top_VGA_CAMERA | U_top_SCCB_R/U_SCCB_ROM/dout_reg | 256x16        | Block RAM      | 
+---------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_VGA_CAMERA | U_FrameBufferLeft/mem_reg  | 18 K x 16(NO_CHANGE)   | W |   | 18 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|top_VGA_CAMERA | U_FrameBufferRight/mem_reg | 18 K x 16(NO_CHANGE)   | W |   | 18 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qvga_addr_decoder | C+(D+(A:0x3fffff88))*(B:0xa0) | 15     | 8      | 9      | 9      | 15     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:05 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_VGA_CAMERA | U_FrameBufferLeft/mem_reg  | 18 K x 16(NO_CHANGE)   | W |   | 18 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
|top_VGA_CAMERA | U_FrameBufferRight/mem_reg | 18 K x 16(NO_CHANGE)   | W |   | 18 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+---------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferLeft/mem_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_FrameBufferRight/mem_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_top_SCCB_L/U_SCCB_ROM/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_top_SCCB_L/U_SCCB_ROM/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:13 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:17 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:17 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:18 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |BUFG     |     4|
|3     |CARRY4   |   114|
|4     |DSP48E1  |     1|
|5     |LUT1     |    17|
|6     |LUT2     |   250|
|7     |LUT3     |   212|
|8     |LUT4     |   649|
|9     |LUT5     |   451|
|10    |LUT6     | 11559|
|11    |MUXF7    |  4812|
|12    |MUXF8    |  2392|
|13    |RAMB18E1 |     1|
|14    |RAMB36E1 |    32|
|15    |FDCE     |   313|
|16    |FDPE     |     2|
|17    |FDRE     | 14191|
|18    |IBUF     |    25|
|19    |OBUF     |    18|
|20    |OBUFT    |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 1496.914 ; gain = 391.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:16 . Memory (MB): peak = 1496.914 ; gain = 280.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 1496.914 ; gain = 391.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 1496.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_VGA_CAMERA' is not ideal for floorplanning, since the cellview 'DepthAlgorithm_Census' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1496.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:29 . Memory (MB): peak = 1496.914 ; gain = 391.484
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/synth_1/top_VGA_CAMERA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_VGA_CAMERA_utilization_synth.rpt -pb top_VGA_CAMERA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 21:53:11 2025...
