#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr  9 17:26:15 2023
# Process ID: 24144
# Current directory: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6576 C:\Users\jacob\Documents\GitHub\452_project\VivadoProject\audio_backup\audio_backup.xpr
# Log file: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/vivado.log
# Journal file: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Zynq_Book/ip_repo'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Zynq_Book/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_RNG_0_0
design_1_vga_controller_0_0
design_1_zed_audio_ctrl_0_0

open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1125.984 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:user:RNG:1.0 - RNG_0
Adding component instance block -- user.org:user:vga_controller:1.0 - vga_controller_0
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Successfully read diagram <design_1> from block design file <C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1316.781 ; gain = 159.711
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_cells RNG_0]
set_property  ip_repo_paths  {c:/Zynq_Book/ip_repo C:/Users/jacob/Documents/GitHub/452_project/IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Zynq_Book/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacob/Documents/GitHub/452_project/IP'.
set_property  ip_repo_paths  c:/Users/jacob/Documents/GitHub/452_project/IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacob/Documents/GitHub/452_project/IP'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RNG:1.0 RNG_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RNG_0/S00_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins RNG_0/S00_AXI]
Slave segment '/RNG_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_cells RNG_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_cells RNG_0]'
ipx::edit_ip_in_project -upgrade true -name RNG_v1_0_project -directory C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.tmp/RNG_v1_0_project c:/Users/jacob/Documents/GitHub/452_project/IP/RNG_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/jacob/documents/github/452_project/vivadoproject/audio_backup/audio_backup.tmp/rng_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacob/Documents/GitHub/452_project/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/jacob/documents/github/452_project/ip/rng_1.0 -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jacob/Documents/GitHub/452_project/IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jacob/Documents/GitHub/452_project/IP'
close_project
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_cells RNG_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RNG:1.0 RNG_0
endgroup
ipx::edit_ip_in_project -upgrade true -name RNG_v1_0_project -directory C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.tmp/RNG_v1_0_project c:/Users/jacob/Documents/GitHub/452_project/IP/RNG_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/jacob/documents/github/452_project/vivadoproject/audio_backup/audio_backup.tmp/rng_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jacob/Documents/GitHub/452_project/IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
set_property location {4 1114 407} [get_bd_cells RNG_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RNG_0/S00_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins RNG_0/S00_AXI]
Slave segment '/RNG_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
save_bd_design
Wrote  : <C:\Users\jacob\Documents\GitHub\452_project\VivadoProject\audio_backup\audio_backup.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_smartconnect_0_0: IP design_1_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_smartconnect_0_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /vga_controller_0/M_AXI(5)
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1.25e+08 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/pixel_clk have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /vga_controller_0/fifo_rst have been updated from connected ip, but BD cell '/vga_controller_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </vga_controller_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /zed_audio_ctrl_0/S_AXI_ACLK have been updated from connected ip, but BD cell '/zed_audio_ctrl_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 1.25e+08 
Please resolve any mismatches by directly setting properties on BD cell </zed_audio_ctrl_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/vga_controller_0/switch_buffer

Wrote  : <C:\Users\jacob\Documents\GitHub\452_project\VivadoProject\audio_backup\audio_backup.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP0_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP0_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_BID'(3) to pin: '/processing_system7_0/S_AXI_HP0_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/vga_controller_0/M_AXI_RID'(3) to pin: '/processing_system7_0/S_AXI_HP0_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/vga_controller_0/M_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/vga_controller_0/M_AXI_AWID'(3) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AR_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AW_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(56) to pin: '/m00_nodes/S_SC_R_payld'(54) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(10) to pin: '/m00_nodes/S_SC_B_payld'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(56) to pin: '/m01_nodes/S_SC_R_payld'(54) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(10) to pin: '/m01_nodes/S_SC_B_payld'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(56) to pin: '/m02_nodes/S_SC_R_payld'(54) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(10) to pin: '/m02_nodes/S_SC_B_payld'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(54) to pin: '/s00_nodes/M_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(8) to pin: '/s00_nodes/M_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to pin: '/m00_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to pin: '/m00_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to pin: '/m01_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to pin: '/m01_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to pin: '/m02_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to pin: '/m02_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AR_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AW_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(56) to pin: '/m00_nodes/S_SC_R_payld'(54) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(10) to pin: '/m00_nodes/S_SC_B_payld'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(56) to pin: '/m01_nodes/S_SC_R_payld'(54) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(10) to pin: '/m01_nodes/S_SC_B_payld'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(56) to pin: '/m02_nodes/S_SC_R_payld'(54) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(10) to pin: '/m02_nodes/S_SC_B_payld'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(54) to pin: '/s00_nodes/M_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(8) to pin: '/s00_nodes/M_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to pin: '/m00_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to pin: '/m00_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to pin: '/m01_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to pin: '/m01_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to pin: '/m02_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to pin: '/m02_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
Exporting to file c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RNG_0 .
Exporting to file c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_RNG_0_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_smartconnect_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_smartconnect_0_0, cache-ID = 8f3628069059bf13; cache size = 37.689 MB.
[Sun Apr  9 17:33:08 2023] Launched design_1_RNG_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_RNG_0_2_synth_1: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.runs/design_1_RNG_0_2_synth_1/runme.log
synth_1: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.runs/synth_1/runme.log
[Sun Apr  9 17:33:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1855.020 ; gain = 245.512
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 2002.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 2740.090 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 2740.090 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2740.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2886.656 ; gain = 1020.262
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
