#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 16 12:36:07 2025
# Process ID         : 28168
# Current directory  : C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.runs/synth_1
# Command line       : vivado.exe -log id_stage.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source id_stage.tcl
# Log file           : C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.runs/synth_1/id_stage.vds
# Journal file       : C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.runs/synth_1\vivado.jou
# Running On         : OmenK
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 34049 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39149 MB
# Available Virtual  : 19574 MB
#-----------------------------------------------------------
source id_stage.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/utils_1/imports/synth_1/if_stage.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/utils_1/imports/synth_1/if_stage.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top id_stage -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1019.738 ; gain = 464.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'id_stage' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:24]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'register32' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register32' (0#1) [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/regfile.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'rs2' does not match port width (4) of module 'regfile' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:65]
WARNING: [Synth 8-689] width (5) of port connection 'wSel' does not match port width (4) of module 'regfile' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:69]
INFO: [Synth 8-6157] synthesizing module 'immd_gen' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/immd_gen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'immd_gen' (0#1) [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/immd_gen.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:152]
WARNING: [Synth 8-6104] Input port 'reg_write' has an internal driver [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:182]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (0#1) [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:24]
WARNING: [Synth 8-3848] Net write_reg in module/entity id_stage does not have driver. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:46]
WARNING: [Synth 8-7129] Port instr[6] in module immd_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[5] in module immd_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[4] in module immd_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[3] in module immd_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[2] in module immd_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[1] in module immd_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[0] in module immd_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_reg in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_select[4] in module id_stage is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1126.457 ; gain = 571.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1126.457 ; gain = 571.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1126.457 ; gain = 571.434
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1126.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/constrs_1/imports/VivadoProjects/Arty-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/id_stage_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/id_stage_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1200.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.625 ; gain = 645.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.625 ; gain = 645.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.625 ; gain = 645.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.srcs/utils_1/imports/synth_1/if_stage.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.625 ; gain = 645.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.625 ; gain = 645.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.625 ; gain = 645.602
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[16].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[17].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[18].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[19].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[20].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[21].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[22].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[23].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[24].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[25].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[26].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[27].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[28].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[29].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[30].reg_i'
INFO: [Synth 8-223] decloning instance 'registerfile/gen_registers[0].reg_i' (register32) to 'registerfile/gen_registers[31].reg_i'


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   8 Input    5 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port write_reg in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[1] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[0] in module id_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_select[4] in module id_stage is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1200.625 ; gain = 645.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1319.070 ; gain = 764.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1319.793 ; gain = 764.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1334.445 ; gain = 779.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.164 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.164 ; gain = 990.141
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin reg_write_IBUF with 1st driver pin 'reg_write_IBUF_inst/O' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin reg_write_IBUF with 2nd driver pin 'q[31]_i_2/O' [C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v:182]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.164 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.164 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.164 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.164 ; gain = 990.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     9|
|4     |LUT4  |     3|
|5     |LUT5  |   101|
|6     |LUT6  |   258|
|7     |MUXF7 |    97|
|8     |MUXF8 |    32|
|9     |FDCE  |   480|
|10    |IBUF  |    69|
|11    |OBUF  |   109|
|12    |OBUFT |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.164 ; gain = 990.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1545.164 ; gain = 915.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1545.164 ; gain = 990.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1554.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1558.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7c7d2dc4
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 28 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1558.016 ; gain = 1164.750
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1558.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.runs/synth_1/id_stage.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file id_stage_utilization_synth.rpt -pb id_stage_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 12:36:29 2025...
