///Register `EMR2` reader
pub struct R(crate::R<EMR2_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<EMR2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<EMR2_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<EMR2_SPEC>) -> Self {
        R(reader)
    }
}
///Register `EMR2` writer
pub struct W(crate::W<EMR2_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<EMR2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<EMR2_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<EMR2_SPEC>) -> Self {
        W(writer)
    }
}
///Field `EM32` reader - Event mask on external/internal line 32
pub type EM32_R = crate::BitReader<EM32_A>;
///Event mask on external/internal line 32
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum EM32_A {
    ///0: Interrupt request line is masked
    Masked = 0,
    ///1: Interrupt request line is unmasked
    Unmasked = 1,
}
impl From<EM32_A> for bool {
    #[inline(always)]
    fn from(variant: EM32_A) -> Self {
        variant as u8 != 0
    }
}
impl EM32_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub fn variant(&self) -> EM32_A {
        match self.bits {
            false => EM32_A::Masked,
            true => EM32_A::Unmasked,
        }
    }
    ///Checks if the value of the field is `Masked`
    #[inline(always)]
    pub fn is_masked(&self) -> bool {
        *self == EM32_A::Masked
    }
    ///Checks if the value of the field is `Unmasked`
    #[inline(always)]
    pub fn is_unmasked(&self) -> bool {
        *self == EM32_A::Unmasked
    }
}
///Field `EM32` writer - Event mask on external/internal line 32
pub type EM32_W<'a, const O: u8> = crate::BitWriter<'a, u32, EMR2_SPEC, EM32_A, O>;
impl<'a, const O: u8> EM32_W<'a, O> {
    ///Interrupt request line is masked
    #[inline(always)]
    pub fn masked(self) -> &'a mut W {
        self.variant(EM32_A::Masked)
    }
    ///Interrupt request line is unmasked
    #[inline(always)]
    pub fn unmasked(self) -> &'a mut W {
        self.variant(EM32_A::Unmasked)
    }
}
///Field `EM33` reader - Event mask on external/internal line 33
pub use EM32_R as EM33_R;
///Field `EM34` reader - Event mask on external/internal line 34
pub use EM32_R as EM34_R;
///Field `EM35` reader - Event mask on external/internal line 35
pub use EM32_R as EM35_R;
///Field `EM36` reader - Event mask on external/internal line 36
pub use EM32_R as EM36_R;
///Field `EM37` reader - Event mask on external/internal line 37
pub use EM32_R as EM37_R;
///Field `EM40` reader - Event mask on external/internal line 40
pub use EM32_R as EM40_R;
///Field `EM41` reader - Event mask on external/internal line 41
pub use EM32_R as EM41_R;
///Field `EM42` reader - Event mask on external/internal line 42
pub use EM32_R as EM42_R;
///Field `EM43` reader - Event mask on external/internal line 43
pub use EM32_R as EM43_R;
///Field `EM33` writer - Event mask on external/internal line 33
pub use EM32_W as EM33_W;
///Field `EM34` writer - Event mask on external/internal line 34
pub use EM32_W as EM34_W;
///Field `EM35` writer - Event mask on external/internal line 35
pub use EM32_W as EM35_W;
///Field `EM36` writer - Event mask on external/internal line 36
pub use EM32_W as EM36_W;
///Field `EM37` writer - Event mask on external/internal line 37
pub use EM32_W as EM37_W;
///Field `EM40` writer - Event mask on external/internal line 40
pub use EM32_W as EM40_W;
///Field `EM41` writer - Event mask on external/internal line 41
pub use EM32_W as EM41_W;
///Field `EM42` writer - Event mask on external/internal line 42
pub use EM32_W as EM42_W;
///Field `EM43` writer - Event mask on external/internal line 43
pub use EM32_W as EM43_W;
impl R {
    ///Bit 0 - Event mask on external/internal line 32
    #[inline(always)]
    pub fn em32(&self) -> EM32_R {
        EM32_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Event mask on external/internal line 33
    #[inline(always)]
    pub fn em33(&self) -> EM33_R {
        EM33_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Event mask on external/internal line 34
    #[inline(always)]
    pub fn em34(&self) -> EM34_R {
        EM34_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Event mask on external/internal line 35
    #[inline(always)]
    pub fn em35(&self) -> EM35_R {
        EM35_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Event mask on external/internal line 36
    #[inline(always)]
    pub fn em36(&self) -> EM36_R {
        EM36_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Event mask on external/internal line 37
    #[inline(always)]
    pub fn em37(&self) -> EM37_R {
        EM37_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 8 - Event mask on external/internal line 40
    #[inline(always)]
    pub fn em40(&self) -> EM40_R {
        EM40_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Event mask on external/internal line 41
    #[inline(always)]
    pub fn em41(&self) -> EM41_R {
        EM41_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Event mask on external/internal line 42
    #[inline(always)]
    pub fn em42(&self) -> EM42_R {
        EM42_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Event mask on external/internal line 43
    #[inline(always)]
    pub fn em43(&self) -> EM43_R {
        EM43_R::new(((self.bits >> 11) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - Event mask on external/internal line 32
    #[inline(always)]
    #[must_use]
    pub fn em32(&mut self) -> EM32_W<0> {
        EM32_W::new(self)
    }
    ///Bit 1 - Event mask on external/internal line 33
    #[inline(always)]
    #[must_use]
    pub fn em33(&mut self) -> EM33_W<1> {
        EM33_W::new(self)
    }
    ///Bit 2 - Event mask on external/internal line 34
    #[inline(always)]
    #[must_use]
    pub fn em34(&mut self) -> EM34_W<2> {
        EM34_W::new(self)
    }
    ///Bit 3 - Event mask on external/internal line 35
    #[inline(always)]
    #[must_use]
    pub fn em35(&mut self) -> EM35_W<3> {
        EM35_W::new(self)
    }
    ///Bit 4 - Event mask on external/internal line 36
    #[inline(always)]
    #[must_use]
    pub fn em36(&mut self) -> EM36_W<4> {
        EM36_W::new(self)
    }
    ///Bit 5 - Event mask on external/internal line 37
    #[inline(always)]
    #[must_use]
    pub fn em37(&mut self) -> EM37_W<5> {
        EM37_W::new(self)
    }
    ///Bit 8 - Event mask on external/internal line 40
    #[inline(always)]
    #[must_use]
    pub fn em40(&mut self) -> EM40_W<8> {
        EM40_W::new(self)
    }
    ///Bit 9 - Event mask on external/internal line 41
    #[inline(always)]
    #[must_use]
    pub fn em41(&mut self) -> EM41_W<9> {
        EM41_W::new(self)
    }
    ///Bit 10 - Event mask on external/internal line 42
    #[inline(always)]
    #[must_use]
    pub fn em42(&mut self) -> EM42_W<10> {
        EM42_W::new(self)
    }
    ///Bit 11 - Event mask on external/internal line 43
    #[inline(always)]
    #[must_use]
    pub fn em43(&mut self) -> EM43_W<11> {
        EM43_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///Event mask register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [emr2](index.html) module
pub struct EMR2_SPEC;
impl crate::RegisterSpec for EMR2_SPEC {
    type Ux = u32;
}
///`read()` method returns [emr2::R](R) reader structure
impl crate::Readable for EMR2_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [emr2::W](W) writer structure
impl crate::Writable for EMR2_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets EMR2 to value 0
impl crate::Resettable for EMR2_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
