
*** Running vivado
    with args -log system_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_core_0_0.tcl


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_core_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1296.648 ; gain = 17.027 ; free physical = 6948 ; free virtual = 12962
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristian/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_core_0_0
Command: synth_design -top system_core_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2044.238 ; gain = 376.801 ; free physical = 3587 ; free virtual = 9627
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_core_0_0' [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_core_0_0/synth/system_core_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'core' [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/core.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file_unit' [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/register_file_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file_unit' (0#1) [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/register_file_unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'dependency_unit' [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/dependency_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dependency_unit' (0#1) [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/dependency_unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/fetch_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/fetch_unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'read_unit' [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/read_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'read_unit' (0#1) [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/read_unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_unit' [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/execute_unit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'execute_unit' (0#1) [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/execute_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'write_back_unit' [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/write_back_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'write_back_unit' (0#1) [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/write_back_unit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'core' (0#1) [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu/core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_core_0_0' (0#1) [/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.gen/sources_1/bd/system/ip/system_core_0_0/synth/system_core_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2116.176 ; gain = 448.738 ; free physical = 3228 ; free virtual = 9274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2133.988 ; gain = 466.551 ; free physical = 3211 ; free virtual = 9260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2133.988 ; gain = 466.551 ; free physical = 3211 ; free virtual = 9260
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2133.988 ; gain = 0.000 ; free physical = 3202 ; free virtual = 9249
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.738 ; gain = 0.000 ; free physical = 3233 ; free virtual = 9278
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2281.738 ; gain = 0.000 ; free physical = 3230 ; free virtual = 9274
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 2568 ; free virtual = 8881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 2568 ; free virtual = 8881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 2568 ; free virtual = 8881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 2506 ; free virtual = 8821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 21    
	   4 Input   32 Bit        Muxes := 8     
	   6 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 9     
	   6 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 2472 ; free virtual = 8788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 2732 ; free virtual = 9050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 2732 ; free virtual = 9050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 2731 ; free virtual = 9050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 3964 ; free virtual = 10303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 3964 ; free virtual = 10303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 3964 ; free virtual = 10303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 3964 ; free virtual = 10303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 3964 ; free virtual = 10303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 3964 ; free virtual = 10303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     3|
|3     |LUT2   |    77|
|4     |LUT3   |    61|
|5     |LUT4   |   152|
|6     |LUT5   |   142|
|7     |LUT6   |   582|
|8     |MUXF7  |    64|
|9     |FDCE   |   465|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 3964 ; free virtual = 10303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2281.738 ; gain = 466.551 ; free physical = 3956 ; free virtual = 10307
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2281.738 ; gain = 614.301 ; free physical = 3956 ; free virtual = 10307
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2281.738 ; gain = 0.000 ; free physical = 4238 ; free virtual = 10590
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.738 ; gain = 0.000 ; free physical = 4264 ; free virtual = 10598
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1b813d50
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2281.738 ; gain = 951.371 ; free physical = 4264 ; free virtual = 10598
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1647.263; main = 1338.370; forked = 320.586
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3243.770; main = 2281.742; forked = 994.043
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.runs/system_core_0_0_synth_1/system_core_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_core_0_0, cache-ID = 30749f5f272342d9
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/DSD/ProcessorSystem/ProcessorSystem.runs/system_core_0_0_synth_1/system_core_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_core_0_0_utilization_synth.rpt -pb system_core_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 15:15:10 2024...
