<!-- Banner -->
<h1 align="center">Hi there, I'm George ğŸ‘‹</h1>
<h3 align="center">Computer Engineering @ UIUC â€¢ Hardware Systems â€¢ Embedded â€¢ FPGA & Digital Design</h3>

<p align="center">
  <img src="https://img.shields.io/badge/Computer%20Engineering-UIUC-orange?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Focus-Hardware%20%26%20Embedded-blue?style=for-the-badge" />
  <img src="https://img.shields.io/badge/FPGA%20Enthusiast-Yes-brightgreen?style=for-the-badge" />
</p>

---

## ğŸš€ About Me  
I'm a Computer Engineering student at **UIUC** with a passion for building systems where **hardware and software meet**.  
I love working with **FPGAs**, **embedded systems**, **digital design**, and building tools that make engineering workflows smoother.

---

## ğŸ“š UIUC Coursework (w/ Topics I've Learned)

### **ECE 110 â€“ Introduction to Electronics**  
Analog circuits â€¢ Diodes â€¢ BJTs/MOSFETs â€¢ Small-signal analysis â€¢ Circuit characterization

### **ECE 120 â€“ Digital Systems Laboratory**  
Digital logic â€¢ State machines â€¢ Timing analysis

### **ECE 220 â€“ Computer Systems & Programming**  
C programming â€¢ Memory model â€¢ Pointers â€¢ Stacks/heaps â€¢ Assembly concepts â€¢ Debugging with GDB

### **ECE 210 â€“ Analog Signal Processing**  
Fourier series/transform â€¢ Laplace â€¢ Filters (RC, RL, RLC) â€¢ Convolution â€¢ Frequency-domain analysis

### **ECE 385 â€“ Digital Systems Laboratory**  
SystemVerilog â€¢ MicroBlaze systems â€¢ AXI4 â€¢ VGA â€¢ USB drivers â€¢ Embedded C â€¢ SoC design â€¢ DDR3 concepts

### **CS 225 â€“ Data Structures & Algorithms**  
Trees â€¢ Graphs â€¢ Tries â€¢ Hashing â€¢ Big-O â€¢ Sorting â€¢ DFS/BFS â€¢ Memory-efficient data structures

---

## ğŸ”­ What I'm Working On
- ğŸ§­ **IlliniPlan** â€” Full-stack academic planner (Django REST + JS) to verify UIUC major requirements :contentReference[oaicite:0]{index=0}  
- ğŸ§© **DDR3 Integration** â€” Implementing DDR3 memory into a MicroBlaze-based SoC  
- ğŸ•¹ï¸ **Donkey Kong FPGA SoC** â€” Upgrading the game engine to use a frame buffer (smooth 60 Hz rendering) :contentReference[oaicite:1]{index=1}  
- ğŸ”Œ **USB/MAX3421E Driver Work** â€” SPI communication + device polling  
- ğŸšŒ **CAN Interface Tools** for Illini Motorsports â€” Non-blocking CAN polling + simulator utilities :contentReference[oaicite:2]{index=2}

---

## ğŸ› ï¸ Tech Stack & Tooling

### **Hardware / Low-Level**
<p>
  <img src="https://img.shields.io/badge/SystemVerilog-4B4B4B?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Verilog-ED1C24?style=for-the-badge" />
  <img src="https://img.shields.io/badge/FPGAs-Xilinx-red?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Vivado-FAFA33?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Vitis-0A5E2A?style=for-the-badge" />
  <img src="https://img.shields.io/badge/MicroBlaze-00457C?style=for-the-badge" />
</p>

### **Software**
<p>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge" />
  <img src="https://img.shields.io/badge/C++-9C033A?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge" />
  <img src="https://img.shields.io/badge/JavaScript-F7DF1E?style=for-the-badge" />
</p>

### **Systems & Concepts**
- Embedded systems  
- Digital logic & microarchitectures  
- VGA pipelines  
- Memory hierarchies  
- AXI interfacing  
- Fourier/Laplace & signal processing  
- Microprocessor architecture  

---

## ğŸ”§ Detailed Project Highlights

### ğŸ® **Donkey Kong FPGA SoC** â€” *SystemVerilog + C*  
- Built a full **System-on-Chip recreation** of Donkey Kong using **MicroBlaze**, custom accelerators, and real-time VGA rendering  
- Implemented: sprite engine, collision detection, timer/interrupt-driven animation, PWM audio, and AXI peripherals  
- Now transitioning to a **frame buffer architecture** for smoother graphics  
:contentReference[oaicite:3]{index=3}

### ğŸ§  **16-bit RISC Processor** â€” *Custom CPU*  
- Designed datapath, ALU, FSM controller, and memory interface  
- Implemented complete **fetchâ€“decodeâ€“execute** cycle and validated with assembly programs  
:contentReference[oaicite:4]{index=4}

### ğŸ”¢ **8-bit Serial Multiplier**  
- Implemented 2â€™s complement bit-serial multiplier with add-shift algorithm  
:contentReference[oaicite:5]{index=5}

### ğŸª **Bit-Serial Logic Processor**  
- Designed an 8-operation logical processor with FSM-controlled data routing  
:contentReference[oaicite:6]{index=6}

### ğŸŒ **IlliniPlan (Full-Stack App)**  
- Django REST backend + dynamic JS frontend  
- 5,000+ courses parsed into JSON for searching & degree validation  
- Multi-year interactive planner  
:contentReference[oaicite:8]{index=8}

---

## ğŸ§ª Project Bucket List
Things I *will* build soon:

- ğŸ–¥ï¸ **C compiler** (self-hosting someday?)  
- ğŸ§  **Train an AI to play Geometry Dash**  
- ğŸ‘ï¸ **Computer Vision Projects** (drowing detection, object tracking, classifier models)  
- ğŸš€ **Custom FPGA accelerator for ML inference**  
- ğŸ—ƒï¸ **Better data-driven tools for engineering workflows**

---

## ğŸ“ˆ GitHub Stats

<div align="center">
  
  <img src="https://github-readme-stats.vercel.app/api?username=gAngelov24&show_icons=true&theme=tokyonight&hide_border=true" height="165" />
  
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=gAngelov24&layout=compact&theme=tokyonight&hide_border=true" height="165" />

</div>

---

## ğŸ’¬ Ask Me About
- FPGA design & embedded systems  
- SystemVerilog debugging  
- AXI interfacing  
- VGA systems / framebuffer design  
- Full-stack apps for engineering workflows  

---

## ğŸ“« Connect With Me
<p>
  <a href="mailto:angelov3@illinois.edu">
    <img src="https://img.shields.io/badge/Email-angelov3%40illinois.edu-red?style=for-the-badge" />
  </a>
  <a href="https://www.linkedin.com/in/george-angelov">
    <img src="https://img.shields.io/badge/LinkedIn-George%20Angelov-blue?style=for-the-badge&logo=linkedin" />
  </a>
</p>

---

â­ï¸ *Thanks for stopping by â€” feel free to check out my projects!*  
