Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_steel_unit_tests_behav xil_defaultlib.riscv_steel_unit_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/rafcal0v/riscv-steel-core/riscv-steel-core.v" Line 38. Module riscv_steel_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rafcal0v/riscv-steel-core/resources/ram-memory-axi4-lite.v" Line 51. Module ram_memory_axi4_lite(MEMORY_SIZE=2097152) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rafcal0v/riscv-steel-core/riscv-steel-core.v" Line 38. Module riscv_steel_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/rafcal0v/riscv-steel-core/resources/ram-memory-axi4-lite.v" Line 51. Module ram_memory_axi4_lite(MEMORY_SIZE=2097152) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_steel_core
Compiling module xil_defaultlib.ram_memory_axi4_lite(MEMORY_SIZE...
Compiling module xil_defaultlib.riscv_steel_unit_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_steel_unit_tests_behav
