<p><style>[data-colorid=xkgla9qbk1]{color:#0b0117} html[data-color-mode=dark] [data-colorid=xkgla9qbk1]{color:#f2e8fe}[data-colorid=bnq3sxnviv]{color:#0b0117} html[data-color-mode=dark] [data-colorid=bnq3sxnviv]{color:#f2e8fe}</style>The Ncore3 test cases in the Maestro Repository is located at:</p><p><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl</a></p><p><br /></p><p>The base configurations used by DV team is located at:</p><p><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/base_configs" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/base_configs</a></p><p><br /></p><p>Below is a brief description of the testcases.</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Name</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Path used by Maestro</th><th colspan="1" class="confluenceTh">Status(DV)</th><th colspan="1" class="confluenceTh">Path used by DV</th></tr><tr><td class="confluenceTd">hw_config_01</td><td class="confluenceTd"><p>3 networks: Yellow-&gt;crossbar, green-&gt; ring, blue-&gt;mesh</p><p>Buffered switches, pipeAdapters in green and blue networks.</p><p>CSR network exists.</p><p>1CHI-B, 1 AXI4, 1 DMI, 1 DII, 1 DVE, 1 DCE, 1 Sys-DII</p></td><td colspan="1" class="confluenceTd"><span><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_01" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_01</a></span></td><td colspan="1" class="confluenceTd">Used by Performance modeling team.</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_1" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_1</a></td></tr><tr><td class="confluenceTd"><span data-colorid="xkgla9qbk1">hw_config_02</span></td><td class="confluenceTd"><p><span data-colorid="bnq3sxnviv">&nbsp;</span>2 networks: One Data One Ctrl network, both use mesh topology.</p><p>Buffered switches. CSR network exists.</p><p>2 CHI-B, 2 AXI4, 1 ACE-Lite-E, 3DMI, 2DCE, 1 DVE, 1DII, 1Sys-DII (Plan:remove, <a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_04" rel="nofollow">hw_config_04</a> can cover)</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_02" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_02</a></td><td colspan="1" class="confluenceTd">All AIUs with traffic more over than 1k xtrans passing. Working on stashing, atomics, CMO, and etc.</td><td colspan="1" class="confluenceTd"><p><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_2" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_2</a></p></td></tr><tr><td class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_03" rel="nofollow">hw_config_03</a></td><td class="confluenceTd">1 ACE 1 CHI-B. Rest is same as hw_config_02.</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_03" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_03</a></td><td colspan="1" class="confluenceTd">ACE started to have traffic. Debugging ACE ongoing</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_3" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_3</a></td></tr><tr><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_04" rel="nofollow">hw_config_04</a></td><td colspan="1" class="confluenceTd"><p>hw_config_02 + PMA</p><p>The entire network resides in one switchable power domain and one clock domain. See more details <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Single+switchable+power+domain+support" rel="nofollow">here </a></p><p>*&nbsp;Only PMA connection to the Ncore units works at this moment. Handling of Presto components is not implemented yet</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_04" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_04</a></td><td colspan="1" class="confluenceTd">DMI, DCE, DII, DVE all have qChannels traffic. Debugging RTL/Test bench issues.</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_4" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_4</a></td></tr><tr><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_05" rel="nofollow">hw_config_05</a></td><td colspan="1" class="confluenceTd"><p>hw_config_02 + FSC</p><p>FSC incorporated. Resiliency enabled with ProtectionType as &quot;SECDED&quot;. Unit duplication is set to False. Native interface protection type is enabled. Placeholder signals are added to some ncore blocks.</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_05" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_05</a></td><td colspan="1" class="confluenceTd">DMI, DII with mission fault injections. RTL Bug found. Debugging ongoing.Unit Duplication testing of CHI AIU and IOAIU also ongoing</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_5" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_5</a></td></tr><tr><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_06" rel="nofollow">hw_config_06</a></td><td colspan="1" class="confluenceTd"><p>NXP with default mesh.</p><p>All caius use ACE protocol instead for CHI-A</p><p>Please refer <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170846/NXP+Configurations" data-linked-resource-id="16170846" data-linked-resource-version="11" data-linked-resource-type="page">NXP Configurations</a></p></td><td colspan="1" class="confluenceTd"><span><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_06" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_06</a></span></td><td colspan="1" class="confluenceTd">DV not used</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_6" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_6</a></td></tr><tr><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_07" rel="nofollow">hw_config_07</a></td><td colspan="1" class="confluenceTd"><p>NXP design with width adapter</p><p>Single clock of 1.6GHz. mesh topology.</p><p>Please refer <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170846/NXP+Configurations" data-linked-resource-id="16170846" data-linked-resource-version="11" data-linked-resource-type="page">NXP Configurations</a></p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_07" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_07</a></td><td colspan="1" class="confluenceTd"><p>Compiled. CSR tests for IOAIU and CHIAIU passed.</p><p>Configured DII 64b and unit level test passed.</p><p>Working on data width adaption issues in test benches.</p><p>One IOAIU and One CHIAIU bug filed.</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_7" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_7</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_08</td><td colspan="1" class="confluenceTd"><p>NXP design with clock adapters.</p><p>Clocks of 2.2GHz, 1.6Ghz, 800MHz, 400MHz&nbsp;</p><p>CSR network runs at 400 MHz.</p><p>Chi_async_adapter present for caiu0.</p><p>Please refer <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170846/NXP+Configurations" data-linked-resource-id="16170846" data-linked-resource-version="11" data-linked-resource-type="page">NXP Configurations</a></p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_08" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_08</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_8" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_8</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_09</td><td colspan="1" class="confluenceTd"><p>hw_config_08 + QoS</p><p>Please refer <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170846/NXP+Configurations" data-linked-resource-id="16170846" data-linked-resource-version="11" data-linked-resource-type="page">NXP Configurations</a></p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_09" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_09</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/d125bbdd7fc49ce9460da8b35a7e9df1ba235678/ncore_v3.0_configs/fsys_config/hw_cfg_9" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_9</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_10</td><td colspan="1" class="confluenceTd"><p>Eval configuration</p><p>Please refer <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?spaceKey=ENGR&amp;title=Eval+Configuration" rel="nofollow">Eval Configuration</a></p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_10" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_10</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_10" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_10</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_11</td><td colspan="1" class="confluenceTd">1DMI, 1DII, 4CHI-B, 4 NCAIU-AXI4 with proxycache.</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_11" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_11</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_config_11" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_config_11</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_12</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">2 CHI-B CAIU, 1 ACE-Lite IO-AIU, 1 DCE, 1 DMI, 1 DII. All IO Synchronous.&nbsp;</span></p><p><span class="legacy-color-text-blue3">Auto generated CROSSBAR network</span></p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_12" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_12</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_12" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_12</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_14</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-blue3">4 CHI-B CAIU, 4 ACE-Lite IO-AIU, 4 DCE, 4 DMI, 2 DII. Some IO Asynchronous.</span></p><p><span class="legacy-color-text-blue3">Auto generated RING Network</span></p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_14" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_14</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_14" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_14</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_15</td><td colspan="1" class="confluenceTd"><p>hw_config_10 with multiple power_domain</p><p>3 power domains.&nbsp;</p><p>pwrdom1, always_on for 2.2GHz clock,</p><p>pwrdom2 dynamic for 1.6GHz and 800MHz</p><p>pwrdom3 dynamic for 400MHz&nbsp;</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_15" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_15</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_16</td><td colspan="1" class="confluenceTd"><p>hw_config_02 with user bits</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_16" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_16</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_20</td><td colspan="1" class="confluenceTd"><p>Samsung Configuration</p><p>Single clock 1.0Ghz</p><p>Single datawidth 256</p><p>CHI-B 2, ACE-Lite 12, DMI 4, DII 1, Snoopfilter 2, DCE 4</p><p>Auto generated routes with MESH</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_20" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_20</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/d125bbdd7fc49ce9460da8b35a7e9df1ba235678/ncore_v3.0_configs/fsys_config/hw_cfg_20" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_20</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_21</td><td colspan="1" class="confluenceTd"><p>hw_config_20 with Betterfly network</p><p>Single clock 1.0Ghz</p><p>Single datawidth 256</p><p>CHI-B 2, ACE-Lite 12, DMI 4, DII 1, Snoopfilter 2, DCE 4</p><p>Auto generated routes with BETTERFLY</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_21" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_21</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_22</td><td colspan="1" class="confluenceTd"><p>Samsung Configuration</p><p>CHI-B 2, ACE-Lite 12, DMI 4,</p><p>NO DII</p><p>DCE 4</p><p>Manual routes with crossbar</p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_22" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_22</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_22" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/fsys_config/hw_cfg_22</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_23</td><td colspan="1" class="confluenceTd">hw_config_22 with Qos</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_23" rel="nofollow">http://gitlab.arteris.com/maestro/maestro/tree/master/tests/cases/test_tcl/hw_config_23</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_30</td><td colspan="1" class="confluenceTd"><p>Samsung Configuration</p><p>2 clocks</p><p>All CAIUs at 2.0 GHz.</p><p>Other units at 1.0 GHz</p><p>CHI-B 4, ACE-Lite 2, DMI 9, DII 1, DCE 8</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/base_configs/hw_config_30" rel="nofollow">http://gitlab.arteris.com/hardware/hw-test-projects/tree/master/ncore_v3.0_configs/base_configs/hw_config_30</a></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_32</td><td colspan="1" class="confluenceTd"><p>Latest NXP configuration</p><p>1 CLOCK -1.3GHz</p><p>1caiu- CHIB, 5 ncaiu-ACE-LITE-E, 1 dmi, 2 dii</p><p>ThreeCtrlOneDataTemplate</p><p>QoS Enabled</p><p>Resiliency Enabled</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_33</td><td colspan="1" class="confluenceTd">Resiltech configuration</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/-/tree/Ncore3.4/develop/tests/cases/nightly/hw_config_33" rel="nofollow">tests/cases/nightly/hw_config_33 &middot; Ncore3.4/develop &middot; maestro-group / maestro &middot; GitLab (arteris.com)</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_34</td><td colspan="1" class="confluenceTd">Bitmain mesh&nbsp;</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">hw_config_35</td><td colspan="1" class="confluenceTd">Mobileye configuration</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://gitlab.arteris.com/maestro/maestro/-/tree/Ncore3.4/develop/tests/cases/nightly/hw_config_35" rel="nofollow">tests/cases/nightly/hw_config_35 &middot; Ncore3.4/develop &middot; maestro-group / maestro &middot; GitLab (arteris.com)</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><p><br /></p>