blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ROM_SQURE.v,verilog,xil_defaultlib,../../../../DDS.srcs/sources_1/ip/ROM_SQURE/sim/ROM_SQURE.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
