Protel Design System Design Rule Check
PCB File : D:\workspace\git\Board_C22beta\Board_C22beta.PcbDoc
Date     : 12/31/2021
Time     : 9:02:08 PM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: Yes), (Allow shelved: Yes)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H1-1(140mil,2850mil) on Multi-Layer Actual Hole Size = 118.1mil
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H2-1(3485mil,2850mil) on Multi-Layer Actual Hole Size = 118.1mil
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H3-1(3485mil,145mil) on Multi-Layer Actual Hole Size = 118.1mil
   Violation between Hole Size Constraint: (118.1mil > 100mil) Pad H4-1(140mil,145mil) on Multi-Layer Actual Hole Size = 118.1mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y1-1(1427.008mil,1966.614mil) on Top Layer And Pad Y1-4(1490mil,1966.614mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y1-2(1427.008mil,1880mil) on Top Layer And Pad Y1-3(1490mil,1880mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
Rule Violations :2

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.679mil < 10mil) Between Arc (1686mil,1895.157mil) on Top Overlay And Pad IC2-1(1730mil,1895.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad 3.3V-1(2041.339mil,2685mil) on Top Layer And Track (2020mil,2650mil)(2075mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad 3.3V-1(2041.339mil,2685mil) on Top Layer And Track (2020mil,2720mil)(2075mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad 3.3V-1(2041.339mil,2685mil) on Top Layer And Track (2075mil,2650mil)(2075mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad 3.3V-2(1958.661mil,2685mil) on Top Layer And Track (1930mil,2650mil)(1980mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad 3.3V-2(1958.661mil,2685mil) on Top Layer And Track (1930mil,2720mil)(1980mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad 5V-1(1953.661mil,2925mil) on Top Layer And Track (1920mil,2890mil)(1920mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad 5V-1(1953.661mil,2925mil) on Top Layer And Track (1920mil,2890mil)(1975mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad 5V-1(1953.661mil,2925mil) on Top Layer And Track (1920mil,2960mil)(1975mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad 5V-2(2036.339mil,2925mil) on Top Layer And Track (2015mil,2890mil)(2065mil,2890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad 5V-2(2036.339mil,2925mil) on Top Layer And Track (2015mil,2960mil)(2065mil,2960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.111mil < 10mil) Between Pad BTN0-1(3464.604mil,671.417mil) on Multi-Layer And Track (3232.32mil,637.953mil)(3440.982mil,637.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.511mil < 10mil) Between Pad BTN0-1(3464.604mil,671.417mil) on Multi-Layer And Track (3458.698mil,712.756mil)(3458.698mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.111mil < 10mil) Between Pad BTN0-2(3464.604mil,848.583mil) on Multi-Layer And Track (3232.32mil,882.047mil)(3440.982mil,882.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.358mil < 10mil) Between Pad BTN0-2(3464.604mil,848.583mil) on Multi-Layer And Track (3458.698mil,712.756mil)(3458.698mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad BTN0-3(3208.698mil,671.417mil) on Multi-Layer And Track (3214.604mil,712.756mil)(3214.604mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad BTN0-3(3208.698mil,671.417mil) on Multi-Layer And Track (3232.32mil,637.953mil)(3440.982mil,637.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad BTN0-4(3208.698mil,848.583mil) on Multi-Layer And Track (3214.604mil,712.756mil)(3214.604mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.932mil < 10mil) Between Pad BTN0-4(3208.698mil,848.583mil) on Multi-Layer And Track (3232.32mil,882.047mil)(3440.982mil,882.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.111mil < 10mil) Between Pad BTN1-1(3077.953mil,671.417mil) on Multi-Layer And Track (2845.669mil,637.953mil)(3054.331mil,637.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.511mil < 10mil) Between Pad BTN1-1(3077.953mil,671.417mil) on Multi-Layer And Track (3072.047mil,712.756mil)(3072.047mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.111mil < 10mil) Between Pad BTN1-2(3077.953mil,848.583mil) on Multi-Layer And Track (2845.669mil,882.047mil)(3054.331mil,882.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.358mil < 10mil) Between Pad BTN1-2(3077.953mil,848.583mil) on Multi-Layer And Track (3072.047mil,712.756mil)(3072.047mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad BTN1-3(2822.047mil,671.417mil) on Multi-Layer And Track (2827.953mil,712.756mil)(2827.953mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad BTN1-3(2822.047mil,671.417mil) on Multi-Layer And Track (2845.669mil,637.953mil)(3054.331mil,637.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad BTN1-4(2822.047mil,848.583mil) on Multi-Layer And Track (2827.953mil,712.756mil)(2827.953mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.932mil < 10mil) Between Pad BTN1-4(2822.047mil,848.583mil) on Multi-Layer And Track (2845.669mil,882.047mil)(3054.331mil,882.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-1(2455mil,2460mil) on Bottom Layer And Track (2421mil,2428mil)(2421mil,2581mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C10-1(2455mil,2460mil) on Bottom Layer And Track (2421mil,2428mil)(2488mil,2428mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C10-1(2455mil,2460mil) on Bottom Layer And Track (2430mil,2488mil)(2430mil,2522mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C10-1(2455mil,2460mil) on Bottom Layer And Track (2480mil,2488mil)(2480mil,2522mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-1(2455mil,2460mil) on Bottom Layer And Track (2488mil,2428mil)(2488mil,2581mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C10-2(2455mil,2550mil) on Bottom Layer And Track (2421mil,2428mil)(2421mil,2581mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C10-2(2455mil,2550mil) on Bottom Layer And Track (2421mil,2581mil)(2488mil,2581mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C10-2(2455mil,2550mil) on Bottom Layer And Track (2430mil,2488mil)(2430mil,2522mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C10-2(2455mil,2550mil) on Bottom Layer And Track (2480mil,2488mil)(2480mil,2522mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C10-2(2455mil,2550mil) on Bottom Layer And Track (2488mil,2428mil)(2488mil,2581mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad C1-1(873.74mil,2655mil) on Top Layer And Track (708.386mil,2605.787mil)(920.984mil,2605.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad C1-1(873.74mil,2655mil) on Top Layer And Track (708.386mil,2704.213mil)(920.984mil,2704.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad C1-1(873.74mil,2655mil) on Top Layer And Track (920.984mil,2605.787mil)(920.984mil,2704.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C11-1(405mil,1860mil) on Top Layer And Track (373mil,1826mil)(373mil,1893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-1(405mil,1860mil) on Top Layer And Track (373mil,1826mil)(526mil,1826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-1(405mil,1860mil) on Top Layer And Track (373mil,1893mil)(526mil,1893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C11-1(405mil,1860mil) on Top Layer And Track (433mil,1835mil)(467mil,1835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C11-1(405mil,1860mil) on Top Layer And Track (433mil,1885mil)(467mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C11-2(495mil,1860mil) on Top Layer And Track (373mil,1826mil)(526mil,1826mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(495mil,1860mil) on Top Layer And Track (373mil,1893mil)(526mil,1893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C11-2(495mil,1860mil) on Top Layer And Track (433mil,1835mil)(467mil,1835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C11-2(495mil,1860mil) on Top Layer And Track (433mil,1885mil)(467mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C11-2(495mil,1860mil) on Top Layer And Track (526mil,1826mil)(526mil,1893mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C1-2(753.662mil,2655mil) on Top Layer And Track (698.543mil,2655mil)(708.386mil,2645.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C1-2(753.662mil,2655mil) on Top Layer And Track (698.543mil,2655mil)(708.386mil,2664.843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C1-2(753.662mil,2655mil) on Top Layer And Track (708.386mil,2605.787mil)(708.386mil,2645.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad C1-2(753.662mil,2655mil) on Top Layer And Track (708.386mil,2605.787mil)(920.984mil,2605.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C1-2(753.662mil,2655mil) on Top Layer And Track (708.386mil,2645.157mil)(708.386mil,2645.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C1-2(753.662mil,2655mil) on Top Layer And Track (708.386mil,2664.843mil)(708.386mil,2704.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad C1-2(753.662mil,2655mil) on Top Layer And Track (708.386mil,2704.213mil)(920.984mil,2704.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C12-1(520mil,1250mil) on Bottom Layer And Track (488mil,1217mil)(488mil,1284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(520mil,1250mil) on Bottom Layer And Track (488mil,1217mil)(641mil,1217mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-1(520mil,1250mil) on Bottom Layer And Track (488mil,1284mil)(641mil,1284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-1(520mil,1250mil) on Bottom Layer And Track (548mil,1225mil)(582mil,1225mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-1(520mil,1250mil) on Bottom Layer And Track (548mil,1275mil)(582mil,1275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(610mil,1250mil) on Bottom Layer And Track (488mil,1217mil)(641mil,1217mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C12-2(610mil,1250mil) on Bottom Layer And Track (488mil,1284mil)(641mil,1284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C12-2(610mil,1250mil) on Bottom Layer And Track (548mil,1225mil)(582mil,1225mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C12-2(610mil,1250mil) on Bottom Layer And Track (548mil,1275mil)(582mil,1275mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C12-2(610mil,1250mil) on Bottom Layer And Track (641mil,1217mil)(641mil,1284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-1(2865mil,2030mil) on Top Layer And Track (2744mil,1997mil)(2897mil,1997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-1(2865mil,2030mil) on Top Layer And Track (2744mil,2064mil)(2897mil,2064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C13-1(2865mil,2030mil) on Top Layer And Track (2803mil,2005mil)(2837mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C13-1(2865mil,2030mil) on Top Layer And Track (2803mil,2055mil)(2837mil,2055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C13-1(2865mil,2030mil) on Top Layer And Track (2897mil,1997mil)(2897mil,2064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C13-2(2775mil,2030mil) on Top Layer And Track (2744mil,1997mil)(2744mil,2064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-2(2775mil,2030mil) on Top Layer And Track (2744mil,1997mil)(2897mil,1997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C13-2(2775mil,2030mil) on Top Layer And Track (2744mil,2064mil)(2897mil,2064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C13-2(2775mil,2030mil) on Top Layer And Track (2803mil,2005mil)(2837mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C13-2(2775mil,2030mil) on Top Layer And Track (2803mil,2055mil)(2837mil,2055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C14-1(990mil,1000mil) on Bottom Layer And Track (1022mil,966mil)(1022mil,1033mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C14-1(990mil,1000mil) on Bottom Layer And Track (869mil,1033mil)(1022mil,1033mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C14-1(990mil,1000mil) on Bottom Layer And Track (869mil,966mil)(1022mil,966mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C14-1(990mil,1000mil) on Bottom Layer And Track (928mil,1025mil)(962mil,1025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C14-1(990mil,1000mil) on Bottom Layer And Track (928mil,975mil)(962mil,975mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C14-2(900mil,1000mil) on Bottom Layer And Track (869mil,1033mil)(1022mil,1033mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C14-2(900mil,1000mil) on Bottom Layer And Track (869mil,966mil)(1022mil,966mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C14-2(900mil,1000mil) on Bottom Layer And Track (869mil,966mil)(869mil,1033mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C14-2(900mil,1000mil) on Bottom Layer And Track (928mil,1025mil)(962mil,1025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C14-2(900mil,1000mil) on Bottom Layer And Track (928mil,975mil)(962mil,975mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C15-1(3336.151mil,486mil) on Top Layer And Track (3303.151mil,454mil)(3303.151mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C15-1(3336.151mil,486mil) on Top Layer And Track (3303.151mil,454mil)(3370.151mil,454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C15-1(3336.151mil,486mil) on Top Layer And Track (3311.151mil,514mil)(3311.151mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C15-1(3336.151mil,486mil) on Top Layer And Track (3361.151mil,514mil)(3361.151mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C15-1(3336.151mil,486mil) on Top Layer And Track (3370.151mil,454mil)(3370.151mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C15-2(3336.151mil,576mil) on Top Layer And Track (3303.151mil,454mil)(3303.151mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C15-2(3336.151mil,576mil) on Top Layer And Track (3303.151mil,607mil)(3370.151mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C15-2(3336.151mil,576mil) on Top Layer And Track (3311.151mil,514mil)(3311.151mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C15-2(3336.151mil,576mil) on Top Layer And Track (3361.151mil,514mil)(3361.151mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C15-2(3336.151mil,576mil) on Top Layer And Track (3370.151mil,454mil)(3370.151mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-1(2949.5mil,486mil) on Top Layer And Track (2916.5mil,454mil)(2916.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C16-1(2949.5mil,486mil) on Top Layer And Track (2916.5mil,454mil)(2983.5mil,454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C16-1(2949.5mil,486mil) on Top Layer And Track (2924.5mil,514mil)(2924.5mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C16-1(2949.5mil,486mil) on Top Layer And Track (2974.5mil,514mil)(2974.5mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-1(2949.5mil,486mil) on Top Layer And Track (2983.5mil,454mil)(2983.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C16-2(2949.5mil,576mil) on Top Layer And Track (2916.5mil,454mil)(2916.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C16-2(2949.5mil,576mil) on Top Layer And Track (2916.5mil,607mil)(2983.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C16-2(2949.5mil,576mil) on Top Layer And Track (2924.5mil,514mil)(2924.5mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C16-2(2949.5mil,576mil) on Top Layer And Track (2974.5mil,514mil)(2974.5mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C16-2(2949.5mil,576mil) on Top Layer And Track (2983.5mil,454mil)(2983.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C17-1(1885mil,2070mil) on Top Layer And Track (1853mil,2036mil)(1853mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-1(1885mil,2070mil) on Top Layer And Track (1853mil,2036mil)(2006mil,2036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-1(1885mil,2070mil) on Top Layer And Track (1853mil,2103mil)(2006mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C17-1(1885mil,2070mil) on Top Layer And Track (1913mil,2045mil)(1947mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C17-1(1885mil,2070mil) on Top Layer And Track (1913mil,2095mil)(1947mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C17-2(1975mil,2070mil) on Top Layer And Track (1853mil,2036mil)(2006mil,2036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C17-2(1975mil,2070mil) on Top Layer And Track (1853mil,2103mil)(2006mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C17-2(1975mil,2070mil) on Top Layer And Track (1913mil,2045mil)(1947mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C17-2(1975mil,2070mil) on Top Layer And Track (1913mil,2095mil)(1947mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C17-2(1975mil,2070mil) on Top Layer And Track (2006mil,2036mil)(2006mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C18-1(1707.433mil,1985mil) on Top Layer And Track (1675.433mil,1951mil)(1675.433mil,2018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C18-1(1707.433mil,1985mil) on Top Layer And Track (1675.433mil,1951mil)(1828.433mil,1951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C18-1(1707.433mil,1985mil) on Top Layer And Track (1675.433mil,2018mil)(1828.433mil,2018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C18-1(1707.433mil,1985mil) on Top Layer And Track (1735.433mil,1960mil)(1769.433mil,1960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C18-1(1707.433mil,1985mil) on Top Layer And Track (1735.433mil,2010mil)(1769.433mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C18-2(1797.433mil,1985mil) on Top Layer And Track (1675.433mil,1951mil)(1828.433mil,1951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C18-2(1797.433mil,1985mil) on Top Layer And Track (1675.433mil,2018mil)(1828.433mil,2018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C18-2(1797.433mil,1985mil) on Top Layer And Track (1735.433mil,1960mil)(1769.433mil,1960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C18-2(1797.433mil,1985mil) on Top Layer And Track (1735.433mil,2010mil)(1769.433mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C18-2(1797.433mil,1985mil) on Top Layer And Track (1828.433mil,1951mil)(1828.433mil,2018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C19-1(1707.433mil,2070mil) on Top Layer And Track (1675.433mil,2036mil)(1675.433mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-1(1707.433mil,2070mil) on Top Layer And Track (1675.433mil,2036mil)(1828.433mil,2036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C19-1(1707.433mil,2070mil) on Top Layer And Track (1675.433mil,2103mil)(1828.433mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C19-1(1707.433mil,2070mil) on Top Layer And Track (1735.433mil,2045mil)(1769.433mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C19-1(1707.433mil,2070mil) on Top Layer And Track (1735.433mil,2095mil)(1769.433mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C19-2(1797.433mil,2070mil) on Top Layer And Track (1675.433mil,2036mil)(1828.433mil,2036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C19-2(1797.433mil,2070mil) on Top Layer And Track (1675.433mil,2103mil)(1828.433mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C19-2(1797.433mil,2070mil) on Top Layer And Track (1735.433mil,2045mil)(1769.433mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C19-2(1797.433mil,2070mil) on Top Layer And Track (1735.433mil,2095mil)(1769.433mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C19-2(1797.433mil,2070mil) on Top Layer And Track (1828.433mil,2036mil)(1828.433mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C20-1(1345mil,2440mil) on Top Layer And Track (1224mil,2407mil)(1377mil,2407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C20-1(1345mil,2440mil) on Top Layer And Track (1224mil,2474mil)(1377mil,2474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C20-1(1345mil,2440mil) on Top Layer And Track (1283mil,2415mil)(1317mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C20-1(1345mil,2440mil) on Top Layer And Track (1283mil,2465mil)(1317mil,2465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C20-1(1345mil,2440mil) on Top Layer And Track (1377mil,2407mil)(1377mil,2474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C20-2(1255mil,2440mil) on Top Layer And Track (1224mil,2407mil)(1224mil,2474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C20-2(1255mil,2440mil) on Top Layer And Track (1224mil,2407mil)(1377mil,2407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C20-2(1255mil,2440mil) on Top Layer And Track (1224mil,2474mil)(1377mil,2474mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C20-2(1255mil,2440mil) on Top Layer And Track (1283mil,2415mil)(1317mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C20-2(1255mil,2440mil) on Top Layer And Track (1283mil,2465mil)(1317mil,2465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C2-1(1020mil,2745mil) on Top Layer And Track (1045mil,2683mil)(1045mil,2717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-1(1020mil,2745mil) on Top Layer And Track (1053mil,2624mil)(1053mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-1(1020mil,2745mil) on Top Layer And Track (986mil,2624mil)(986mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C2-1(1020mil,2745mil) on Top Layer And Track (986mil,2777mil)(1053mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-1(1020mil,2745mil) on Top Layer And Track (995mil,2683mil)(995mil,2717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C21-1(2955mil,2715mil) on Top Layer And Track (2921mil,2594mil)(2921mil,2747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C21-1(2955mil,2715mil) on Top Layer And Track (2921mil,2747mil)(2988mil,2747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C21-1(2955mil,2715mil) on Top Layer And Track (2930mil,2653mil)(2930mil,2687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C21-1(2955mil,2715mil) on Top Layer And Track (2980mil,2653mil)(2980mil,2687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C21-1(2955mil,2715mil) on Top Layer And Track (2988mil,2594mil)(2988mil,2747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C21-2(2955mil,2625mil) on Top Layer And Track (2921mil,2594mil)(2921mil,2747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C21-2(2955mil,2625mil) on Top Layer And Track (2921mil,2594mil)(2988mil,2594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C21-2(2955mil,2625mil) on Top Layer And Track (2930mil,2653mil)(2930mil,2687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C21-2(2955mil,2625mil) on Top Layer And Track (2980mil,2653mil)(2980mil,2687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C21-2(2955mil,2625mil) on Top Layer And Track (2988mil,2594mil)(2988mil,2747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-2(1020mil,2655mil) on Top Layer And Track (1045mil,2683mil)(1045mil,2717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C2-2(1020mil,2655mil) on Top Layer And Track (1053mil,2624mil)(1053mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C2-2(1020mil,2655mil) on Top Layer And Track (986mil,2624mil)(1053mil,2624mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C2-2(1020mil,2655mil) on Top Layer And Track (986mil,2624mil)(986mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C2-2(1020mil,2655mil) on Top Layer And Track (995mil,2683mil)(995mil,2717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C22-1(2955mil,2860mil) on Top Layer And Track (2922mil,2828mil)(2922mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C22-1(2955mil,2860mil) on Top Layer And Track (2922mil,2828mil)(2989mil,2828mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C22-1(2955mil,2860mil) on Top Layer And Track (2930mil,2888mil)(2930mil,2922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C22-1(2955mil,2860mil) on Top Layer And Track (2980mil,2888mil)(2980mil,2922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C22-1(2955mil,2860mil) on Top Layer And Track (2989mil,2828mil)(2989mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C22-2(2955mil,2950mil) on Top Layer And Track (2922mil,2828mil)(2922mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C22-2(2955mil,2950mil) on Top Layer And Track (2922mil,2981mil)(2989mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C22-2(2955mil,2950mil) on Top Layer And Track (2930mil,2888mil)(2930mil,2922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C22-2(2955mil,2950mil) on Top Layer And Track (2980mil,2888mil)(2980mil,2922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C22-2(2955mil,2950mil) on Top Layer And Track (2989mil,2828mil)(2989mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C23-1(490mil,2190mil) on Multi-Layer And Track (490mil,2125mil)(490mil,2145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.595mil < 10mil) Between Pad C23-2(490mil,2290mil) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C3-1(1885mil,1985mil) on Top Layer And Track (1853mil,1951mil)(1853mil,2018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-1(1885mil,1985mil) on Top Layer And Track (1853mil,1951mil)(2006mil,1951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-1(1885mil,1985mil) on Top Layer And Track (1853mil,2018mil)(2006mil,2018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-1(1885mil,1985mil) on Top Layer And Track (1913mil,1960mil)(1947mil,1960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-1(1885mil,1985mil) on Top Layer And Track (1913mil,2010mil)(1947mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C3-2(1975mil,1985mil) on Top Layer And Track (1853mil,1951mil)(2006mil,1951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C3-2(1975mil,1985mil) on Top Layer And Track (1853mil,2018mil)(2006mil,2018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C3-2(1975mil,1985mil) on Top Layer And Track (1913mil,1960mil)(1947mil,1960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C3-2(1975mil,1985mil) on Top Layer And Track (1913mil,2010mil)(1947mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C3-2(1975mil,1985mil) on Top Layer And Track (2006mil,1951mil)(2006mil,2018mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C4-1(1435mil,1790mil) on Top Layer And Track (1403mil,1756mil)(1403mil,1823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-1(1435mil,1790mil) on Top Layer And Track (1403mil,1756mil)(1556mil,1756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-1(1435mil,1790mil) on Top Layer And Track (1403mil,1823mil)(1556mil,1823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-1(1435mil,1790mil) on Top Layer And Track (1463mil,1765mil)(1497mil,1765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-1(1435mil,1790mil) on Top Layer And Track (1463mil,1815mil)(1497mil,1815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C4-2(1525mil,1790mil) on Top Layer And Track (1403mil,1756mil)(1556mil,1756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C4-2(1525mil,1790mil) on Top Layer And Track (1403mil,1823mil)(1556mil,1823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C4-2(1525mil,1790mil) on Top Layer And Track (1463mil,1765mil)(1497mil,1765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C4-2(1525mil,1790mil) on Top Layer And Track (1463mil,1815mil)(1497mil,1815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C4-2(1525mil,1790mil) on Top Layer And Track (1556mil,1756mil)(1556mil,1823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-1(2559.5mil,486mil) on Top Layer And Track (2526.5mil,454mil)(2526.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C5-1(2559.5mil,486mil) on Top Layer And Track (2526.5mil,454mil)(2593.5mil,454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C5-1(2559.5mil,486mil) on Top Layer And Track (2534.5mil,514mil)(2534.5mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C5-1(2559.5mil,486mil) on Top Layer And Track (2584.5mil,514mil)(2584.5mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-1(2559.5mil,486mil) on Top Layer And Track (2593.5mil,454mil)(2593.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C5-2(2559.5mil,576mil) on Top Layer And Track (2526.5mil,454mil)(2526.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C5-2(2559.5mil,576mil) on Top Layer And Track (2526.5mil,607mil)(2593.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C5-2(2559.5mil,576mil) on Top Layer And Track (2534.5mil,514mil)(2534.5mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C5-2(2559.5mil,576mil) on Top Layer And Track (2584.5mil,514mil)(2584.5mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C5-2(2559.5mil,576mil) on Top Layer And Track (2593.5mil,454mil)(2593.5mil,607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-1(1475mil,2830mil) on Top Layer And Track (1441mil,2709mil)(1441mil,2862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C6-1(1475mil,2830mil) on Top Layer And Track (1441mil,2862mil)(1508mil,2862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-1(1475mil,2830mil) on Top Layer And Track (1450mil,2768mil)(1450mil,2802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C6-1(1475mil,2830mil) on Top Layer And Track (1500mil,2768mil)(1500mil,2802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(1475mil,2830mil) on Top Layer And Track (1508mil,2709mil)(1508mil,2862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C6-2(1475mil,2740mil) on Top Layer And Track (1441mil,2709mil)(1441mil,2862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C6-2(1475mil,2740mil) on Top Layer And Track (1441mil,2709mil)(1508mil,2709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-2(1475mil,2740mil) on Top Layer And Track (1450mil,2768mil)(1450mil,2802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C6-2(1475mil,2740mil) on Top Layer And Track (1500mil,2768mil)(1500mil,2802mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(1475mil,2740mil) on Top Layer And Track (1508mil,2709mil)(1508mil,2862mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-1(1760mil,2500mil) on Top Layer And Track (1639mil,2467mil)(1792mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-1(1760mil,2500mil) on Top Layer And Track (1639mil,2534mil)(1792mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-1(1760mil,2500mil) on Top Layer And Track (1698mil,2475mil)(1732mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C7-1(1760mil,2500mil) on Top Layer And Track (1698mil,2525mil)(1732mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C7-1(1760mil,2500mil) on Top Layer And Track (1792mil,2467mil)(1792mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C7-2(1670mil,2500mil) on Top Layer And Track (1639mil,2467mil)(1639mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C7-2(1670mil,2500mil) on Top Layer And Track (1639mil,2467mil)(1792mil,2467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C7-2(1670mil,2500mil) on Top Layer And Track (1639mil,2534mil)(1792mil,2534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-2(1670mil,2500mil) on Top Layer And Track (1698mil,2475mil)(1732mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C7-2(1670mil,2500mil) on Top Layer And Track (1698mil,2525mil)(1732mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C8-1(2205mil,2770mil) on Top Layer And Track (2173mil,2736mil)(2173mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C8-1(2205mil,2770mil) on Top Layer And Track (2173mil,2736mil)(2326mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-1(2205mil,2770mil) on Top Layer And Track (2173mil,2803mil)(2326mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-1(2205mil,2770mil) on Top Layer And Track (2233mil,2745mil)(2267mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-1(2205mil,2770mil) on Top Layer And Track (2233mil,2795mil)(2267mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C8-2(2295mil,2770mil) on Top Layer And Track (2173mil,2736mil)(2326mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-2(2295mil,2770mil) on Top Layer And Track (2173mil,2803mil)(2326mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C8-2(2295mil,2770mil) on Top Layer And Track (2233mil,2745mil)(2267mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C8-2(2295mil,2770mil) on Top Layer And Track (2233mil,2795mil)(2267mil,2795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C8-2(2295mil,2770mil) on Top Layer And Track (2326mil,2736mil)(2326mil,2803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-1(1520mil,2070mil) on Top Layer And Track (1399mil,2037mil)(1552mil,2037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C9-1(1520mil,2070mil) on Top Layer And Track (1399mil,2104mil)(1552mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C9-1(1520mil,2070mil) on Top Layer And Track (1458mil,2045mil)(1492mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad C9-1(1520mil,2070mil) on Top Layer And Track (1458mil,2095mil)(1492mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad C9-1(1520mil,2070mil) on Top Layer And Track (1552mil,2037mil)(1552mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad C9-2(1430mil,2070mil) on Top Layer And Track (1399mil,2037mil)(1399mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C9-2(1430mil,2070mil) on Top Layer And Track (1399mil,2037mil)(1552mil,2037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad C9-2(1430mil,2070mil) on Top Layer And Track (1399mil,2104mil)(1552mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C9-2(1430mil,2070mil) on Top Layer And Track (1458mil,2045mil)(1492mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad C9-2(1430mil,2070mil) on Top Layer And Track (1458mil,2095mil)(1492mil,2095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.973mil < 10mil) Between Pad D1-1(716.26mil,2490mil) on Top Layer And Track (668mil,2442mil)(668mil,2464.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.713mil < 10mil) Between Pad D1-1(716.26mil,2490mil) on Top Layer And Track (668mil,2442mil)(921mil,2442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.973mil < 10mil) Between Pad D1-1(716.26mil,2490mil) on Top Layer And Track (668mil,2507mil)(668mil,2539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.713mil < 10mil) Between Pad D1-1(716.26mil,2490mil) on Top Layer And Track (668mil,2539mil)(922mil,2539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.713mil < 10mil) Between Pad D1-2(873.74mil,2490mil) on Top Layer And Track (668mil,2442mil)(921mil,2442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.713mil < 10mil) Between Pad D1-2(873.74mil,2490mil) on Top Layer And Track (668mil,2539mil)(922mil,2539mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.973mil < 10mil) Between Pad D1-2(873.74mil,2490mil) on Top Layer And Track (921mil,2442mil)(921mil,2464.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.973mil < 10mil) Between Pad D1-2(873.74mil,2490mil) on Top Layer And Track (922mil,2508mil)(922mil,2538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D2-1(176.339mil,1990mil) on Top Layer And Track (155mil,1955mil)(210mil,1955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D2-1(176.339mil,1990mil) on Top Layer And Track (155mil,2025mil)(210mil,2025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad D2-1(176.339mil,1990mil) on Top Layer And Track (210mil,1955mil)(210mil,2025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad D2-2(93.661mil,1990mil) on Top Layer And Track (65mil,1955mil)(115mil,1955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad D2-2(93.661mil,1990mil) on Top Layer And Track (65mil,2025mil)(115mil,2025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad IC1-1(1760.551mil,2859.173mil) on Top Layer And Track (1538.11mil,2800.118mil)(1801.89mil,2800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad IC1-2(1670mil,2859.173mil) on Top Layer And Track (1538.11mil,2800.118mil)(1801.89mil,2800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad IC1-3(1579.449mil,2859.173mil) on Top Layer And Track (1538.11mil,2800.118mil)(1801.89mil,2800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad IC1-4(1670mil,2630.827mil) on Top Layer And Track (1538.11mil,2689.882mil)(1801.89mil,2689.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.065mil < 10mil) Between Pad JDC1-1(475mil,2490mil) on Multi-Layer And Track (295mil,2495mil)(625mil,2495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.065mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JDC1-3(275mil,2590mil) on Multi-Layer And Track (295mil,2495mil)(295mil,3040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.222mil < 10mil) Between Pad L298N-1(1070mil,1727mil) on Multi-Layer And Track (1025mil,1678mil)(1025mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad L298N-1(1070mil,1727mil) on Multi-Layer And Track (720mil,1677mil)(1120mil,1677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad L298N-1(1070mil,1727mil) on Multi-Layer And Track (720mil,1777mil)(1120mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad L298N-2(969mil,1727mil) on Multi-Layer And Track (720mil,1677mil)(1120mil,1677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad L298N-2(969mil,1727mil) on Multi-Layer And Track (720mil,1777mil)(1120mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad L298N-3(871mil,1727mil) on Multi-Layer And Track (720mil,1677mil)(1120mil,1677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad L298N-3(871mil,1727mil) on Multi-Layer And Track (720mil,1777mil)(1120mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad L298N-4(770mil,1727mil) on Multi-Layer And Track (720mil,1677mil)(1120mil,1677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad L298N-4(770mil,1727mil) on Multi-Layer And Track (720mil,1777mil)(1120mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED1-1(1590mil,730mil) on Top Layer And Track (1555mil,708.661mil)(1555mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad LED1-1(1590mil,730mil) on Top Layer And Track (1555mil,763.661mil)(1625mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED1-1(1590mil,730mil) on Top Layer And Track (1625mil,708.661mil)(1625mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad LED1-2(1590mil,647.323mil) on Top Layer And Track (1555mil,618.661mil)(1555mil,668.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED1-2(1590mil,647.323mil) on Top Layer And Track (1625mil,618.661mil)(1625mil,668.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED2-1(1756.222mil,730mil) on Top Layer And Track (1721.222mil,708.661mil)(1721.222mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad LED2-1(1756.222mil,730mil) on Top Layer And Track (1721.222mil,763.661mil)(1791.222mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED2-1(1756.222mil,730mil) on Top Layer And Track (1791.222mil,708.661mil)(1791.222mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad LED2-2(1756.222mil,647.323mil) on Top Layer And Track (1721.222mil,618.661mil)(1721.222mil,668.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED2-2(1756.222mil,647.323mil) on Top Layer And Track (1791.222mil,618.661mil)(1791.222mil,668.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED3-1(1922.445mil,730mil) on Top Layer And Track (1887.445mil,708.661mil)(1887.445mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad LED3-1(1922.445mil,730mil) on Top Layer And Track (1887.445mil,763.661mil)(1957.445mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED3-1(1922.445mil,730mil) on Top Layer And Track (1957.445mil,708.661mil)(1957.445mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad LED3-2(1922.445mil,647.323mil) on Top Layer And Track (1887.445mil,618.661mil)(1887.445mil,668.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED3-2(1922.445mil,647.323mil) on Top Layer And Track (1957.445mil,618.661mil)(1957.445mil,668.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED4-1(2088.667mil,730mil) on Top Layer And Track (2053.667mil,708.661mil)(2053.667mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad LED4-1(2088.667mil,730mil) on Top Layer And Track (2053.667mil,763.661mil)(2123.667mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED4-1(2088.667mil,730mil) on Top Layer And Track (2123.667mil,708.661mil)(2123.667mil,763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad LED4-2(2088.667mil,647.323mil) on Top Layer And Track (2053.667mil,618.661mil)(2053.667mil,668.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Pad LED4-2(2088.667mil,647.323mil) on Top Layer And Track (2123.667mil,618.661mil)(2123.667mil,668.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.111mil < 10mil) Between Pad NRST-1(2687.953mil,671.417mil) on Multi-Layer And Track (2455.669mil,637.953mil)(2664.331mil,637.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.511mil < 10mil) Between Pad NRST-1(2687.953mil,671.417mil) on Multi-Layer And Track (2682.047mil,712.756mil)(2682.047mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.111mil < 10mil) Between Pad NRST-2(2687.953mil,848.583mil) on Multi-Layer And Track (2455.669mil,882.047mil)(2664.331mil,882.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.358mil < 10mil) Between Pad NRST-2(2687.953mil,848.583mil) on Multi-Layer And Track (2682.047mil,712.756mil)(2682.047mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad NRST-3(2432.047mil,671.417mil) on Multi-Layer And Track (2437.953mil,712.756mil)(2437.953mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.284mil < 10mil) Between Pad NRST-3(2432.047mil,671.417mil) on Multi-Layer And Track (2455.669mil,637.953mil)(2664.331mil,637.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.256mil < 10mil) Between Pad NRST-4(2432.047mil,848.583mil) on Multi-Layer And Track (2437.953mil,712.756mil)(2437.953mil,807.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.932mil < 10mil) Between Pad NRST-4(2432.047mil,848.583mil) on Multi-Layer And Track (2455.669mil,882.047mil)(2664.331mil,882.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P1-1(3176mil,2715mil) on Multi-Layer And Track (3026mil,2765mil)(3176mil,2765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P1-1(3176mil,2715mil) on Multi-Layer And Track (3069.75mil,2665mil)(3157.25mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P1-1(3176mil,2715mil) on Multi-Layer And Track (3157.25mil,2665mil)(3226mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P1-1(3176mil,2715mil) on Multi-Layer And Track (3176mil,2765mil)(3226mil,2765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.018mil < 10mil) Between Pad P1-2(3075mil,2715mil) on Multi-Layer And Track (3026mil,2665mil)(3069.75mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad P1-2(3075mil,2715mil) on Multi-Layer And Track (3026mil,2765mil)(3176mil,2765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.032mil < 10mil) Between Pad P1-2(3075mil,2715mil) on Multi-Layer And Track (3069.75mil,2665mil)(3157.25mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P2-1(3175mil,2855mil) on Multi-Layer And Track (3025mil,2905mil)(3175mil,2905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P2-1(3175mil,2855mil) on Multi-Layer And Track (3068.75mil,2805mil)(3156.25mil,2805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P2-1(3175mil,2855mil) on Multi-Layer And Track (3156.25mil,2805mil)(3225mil,2805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P2-1(3175mil,2855mil) on Multi-Layer And Track (3175mil,2905mil)(3225mil,2905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.018mil < 10mil) Between Pad P2-2(3074mil,2855mil) on Multi-Layer And Track (3025mil,2805mil)(3068.75mil,2805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad P2-2(3074mil,2855mil) on Multi-Layer And Track (3025mil,2905mil)(3175mil,2905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.032mil < 10mil) Between Pad P2-2(3074mil,2855mil) on Multi-Layer And Track (3068.75mil,2805mil)(3156.25mil,2805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.032mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad P3-1(2299mil,2915mil) on Multi-Layer And Track (2249mil,2865mil)(2649mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P3-1(2299mil,2915mil) on Multi-Layer And Track (2249mil,2965mil)(2649mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P3-1(2299mil,2915mil) on Multi-Layer And Track (2344mil,2865mil)(2344mil,2964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad P3-2(2400mil,2915mil) on Multi-Layer And Track (2249mil,2865mil)(2649mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P3-2(2400mil,2915mil) on Multi-Layer And Track (2249mil,2965mil)(2649mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad P3-3(2498mil,2915mil) on Multi-Layer And Track (2249mil,2865mil)(2649mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P3-3(2498mil,2915mil) on Multi-Layer And Track (2249mil,2965mil)(2649mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Pad P3-4(2599mil,2915mil) on Multi-Layer And Track (2249mil,2865mil)(2649mil,2865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad P3-4(2599mil,2915mil) on Multi-Layer And Track (2249mil,2965mil)(2649mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P5-1(720mil,2124mil) on Multi-Layer And Track (670mil,2074mil)(670mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P5-1(720mil,2124mil) on Multi-Layer And Track (770mil,2074mil)(770mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.544mil < 10mil) Between Pad P5-2(720mil,2225mil) on Multi-Layer And Track (670mil,2074mil)(670mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad P5-2(720mil,2225mil) on Multi-Layer And Track (770mil,2074mil)(770mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.544mil < 10mil) Between Pad P5-3(720mil,2323mil) on Multi-Layer And Track (670mil,2074mil)(670mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad P5-3(720mil,2323mil) on Multi-Layer And Track (770mil,2074mil)(770mil,2374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P6-1(995mil,2125mil) on Multi-Layer And Track (1045mil,2075mil)(1045mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad P6-1(995mil,2125mil) on Multi-Layer And Track (945mil,2075mil)(945mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad P6-2(995mil,2226mil) on Multi-Layer And Track (1045mil,2075mil)(1045mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.544mil < 10mil) Between Pad P6-2(995mil,2226mil) on Multi-Layer And Track (945mil,2075mil)(945mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.957mil < 10mil) Between Pad P6-3(995mil,2324mil) on Multi-Layer And Track (1045mil,2075mil)(1045mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.957mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.544mil < 10mil) Between Pad P6-3(995mil,2324mil) on Multi-Layer And Track (945mil,2075mil)(945mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(1920.445mil,320mil) on Top Layer And Track (1887.445mil,288mil)(1887.445mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R10-1(1920.445mil,320mil) on Top Layer And Track (1887.445mil,288mil)(1954.445mil,288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-1(1920.445mil,320mil) on Top Layer And Track (1895.445mil,348mil)(1895.445mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-1(1920.445mil,320mil) on Top Layer And Track (1945.445mil,348mil)(1945.445mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-1(1920.445mil,320mil) on Top Layer And Track (1954.445mil,288mil)(1954.445mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(1920.445mil,410mil) on Top Layer And Track (1887.445mil,288mil)(1887.445mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R10-2(1920.445mil,410mil) on Top Layer And Track (1887.445mil,441mil)(1954.445mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R10-2(1920.445mil,410mil) on Top Layer And Track (1895.445mil,348mil)(1895.445mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R10-2(1920.445mil,410mil) on Top Layer And Track (1945.445mil,348mil)(1945.445mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R10-2(1920.445mil,410mil) on Top Layer And Track (1954.445mil,288mil)(1954.445mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(2559.5mil,945mil) on Top Layer And Track (2526.5mil,913mil)(2526.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R1-1(2559.5mil,945mil) on Top Layer And Track (2526.5mil,913mil)(2593.5mil,913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-1(2559.5mil,945mil) on Top Layer And Track (2534.5mil,973mil)(2534.5mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-1(2559.5mil,945mil) on Top Layer And Track (2584.5mil,973mil)(2584.5mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-1(2559.5mil,945mil) on Top Layer And Track (2593.5mil,913mil)(2593.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(2086.667mil,320mil) on Top Layer And Track (2053.667mil,288mil)(2053.667mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R11-1(2086.667mil,320mil) on Top Layer And Track (2053.667mil,288mil)(2120.667mil,288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(2086.667mil,320mil) on Top Layer And Track (2061.667mil,348mil)(2061.667mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-1(2086.667mil,320mil) on Top Layer And Track (2111.667mil,348mil)(2111.667mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-1(2086.667mil,320mil) on Top Layer And Track (2120.667mil,288mil)(2120.667mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(2086.667mil,410mil) on Top Layer And Track (2053.667mil,288mil)(2053.667mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R11-2(2086.667mil,410mil) on Top Layer And Track (2053.667mil,441mil)(2120.667mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R11-2(2086.667mil,410mil) on Top Layer And Track (2061.667mil,348mil)(2061.667mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R11-2(2086.667mil,410mil) on Top Layer And Track (2111.667mil,348mil)(2111.667mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R11-2(2086.667mil,410mil) on Top Layer And Track (2120.667mil,288mil)(2120.667mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R1-2(2559.5mil,1035mil) on Top Layer And Track (2526.5mil,1066mil)(2593.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(2559.5mil,1035mil) on Top Layer And Track (2526.5mil,913mil)(2526.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R1-2(2559.5mil,1035mil) on Top Layer And Track (2534.5mil,973mil)(2534.5mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R1-2(2559.5mil,1035mil) on Top Layer And Track (2584.5mil,973mil)(2584.5mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R1-2(2559.5mil,1035mil) on Top Layer And Track (2593.5mil,913mil)(2593.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3336.151mil,945mil) on Top Layer And Track (3303.151mil,913mil)(3303.151mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R12-1(3336.151mil,945mil) on Top Layer And Track (3303.151mil,913mil)(3370.151mil,913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-1(3336.151mil,945mil) on Top Layer And Track (3311.151mil,973mil)(3311.151mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-1(3336.151mil,945mil) on Top Layer And Track (3361.151mil,973mil)(3361.151mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-1(3336.151mil,945mil) on Top Layer And Track (3370.151mil,913mil)(3370.151mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R12-2(3336.151mil,1035mil) on Top Layer And Track (3303.151mil,1066mil)(3370.151mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(3336.151mil,1035mil) on Top Layer And Track (3303.151mil,913mil)(3303.151mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R12-2(3336.151mil,1035mil) on Top Layer And Track (3311.151mil,973mil)(3311.151mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R12-2(3336.151mil,1035mil) on Top Layer And Track (3361.151mil,973mil)(3361.151mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R12-2(3336.151mil,1035mil) on Top Layer And Track (3370.151mil,913mil)(3370.151mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(2949.5mil,945mil) on Top Layer And Track (2916.5mil,913mil)(2916.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R13-1(2949.5mil,945mil) on Top Layer And Track (2916.5mil,913mil)(2983.5mil,913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-1(2949.5mil,945mil) on Top Layer And Track (2924.5mil,973mil)(2924.5mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-1(2949.5mil,945mil) on Top Layer And Track (2974.5mil,973mil)(2974.5mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-1(2949.5mil,945mil) on Top Layer And Track (2983.5mil,913mil)(2983.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R13-2(2949.5mil,1035mil) on Top Layer And Track (2916.5mil,1066mil)(2983.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(2949.5mil,1035mil) on Top Layer And Track (2916.5mil,913mil)(2916.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R13-2(2949.5mil,1035mil) on Top Layer And Track (2924.5mil,973mil)(2924.5mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R13-2(2949.5mil,1035mil) on Top Layer And Track (2974.5mil,973mil)(2974.5mil,1007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R13-2(2949.5mil,1035mil) on Top Layer And Track (2983.5mil,913mil)(2983.5mil,1066mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R2-1(1953mil,2809.667mil) on Top Layer And Track (1921mil,2775.667mil)(1921mil,2842.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-1(1953mil,2809.667mil) on Top Layer And Track (1921mil,2775.667mil)(2074mil,2775.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(1953mil,2809.667mil) on Top Layer And Track (1921mil,2842.667mil)(2074mil,2842.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R2-1(1953mil,2809.667mil) on Top Layer And Track (1981mil,2784.667mil)(2015mil,2784.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R2-1(1953mil,2809.667mil) on Top Layer And Track (1981mil,2834.667mil)(2015mil,2834.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R2-2(2043mil,2809.667mil) on Top Layer And Track (1921mil,2775.667mil)(2074mil,2775.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2043mil,2809.667mil) on Top Layer And Track (1921mil,2842.667mil)(2074mil,2842.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R2-2(2043mil,2809.667mil) on Top Layer And Track (1981mil,2784.667mil)(2015mil,2784.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R2-2(2043mil,2809.667mil) on Top Layer And Track (1981mil,2834.667mil)(2015mil,2834.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R2-2(2043mil,2809.667mil) on Top Layer And Track (2074mil,2775.667mil)(2074mil,2842.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(2042mil,2575mil) on Top Layer And Track (1921mil,2542mil)(2074mil,2542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-1(2042mil,2575mil) on Top Layer And Track (1921mil,2609mil)(2074mil,2609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-1(2042mil,2575mil) on Top Layer And Track (1980mil,2550mil)(2014mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R3-1(2042mil,2575mil) on Top Layer And Track (1980mil,2600mil)(2014mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R3-1(2042mil,2575mil) on Top Layer And Track (2074mil,2542mil)(2074mil,2609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R3-2(1952mil,2575mil) on Top Layer And Track (1921mil,2542mil)(1921mil,2609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(1952mil,2575mil) on Top Layer And Track (1921mil,2542mil)(2074mil,2542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R3-2(1952mil,2575mil) on Top Layer And Track (1921mil,2609mil)(2074mil,2609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-2(1952mil,2575mil) on Top Layer And Track (1980mil,2550mil)(2014mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R3-2(1952mil,2575mil) on Top Layer And Track (1980mil,2600mil)(2014mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(3080mil,2035mil) on Top Layer And Track (3047mil,2003mil)(3047mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R4-1(3080mil,2035mil) on Top Layer And Track (3047mil,2003mil)(3114mil,2003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-1(3080mil,2035mil) on Top Layer And Track (3055mil,2063mil)(3055mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-1(3080mil,2035mil) on Top Layer And Track (3105mil,2063mil)(3105mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-1(3080mil,2035mil) on Top Layer And Track (3114mil,2003mil)(3114mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(3080mil,2125mil) on Top Layer And Track (3047mil,2003mil)(3047mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R4-2(3080mil,2125mil) on Top Layer And Track (3047mil,2156mil)(3114mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R4-2(3080mil,2125mil) on Top Layer And Track (3055mil,2063mil)(3055mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R4-2(3080mil,2125mil) on Top Layer And Track (3105mil,2063mil)(3105mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R4-2(3080mil,2125mil) on Top Layer And Track (3114mil,2003mil)(3114mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(2980mil,2035mil) on Top Layer And Track (2947mil,2003mil)(2947mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R5-1(2980mil,2035mil) on Top Layer And Track (2947mil,2003mil)(3014mil,2003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R5-1(2980mil,2035mil) on Top Layer And Track (2955mil,2063mil)(2955mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R5-1(2980mil,2035mil) on Top Layer And Track (3005mil,2063mil)(3005mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-1(2980mil,2035mil) on Top Layer And Track (3014mil,2003mil)(3014mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(2980mil,2125mil) on Top Layer And Track (2947mil,2003mil)(2947mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R5-2(2980mil,2125mil) on Top Layer And Track (2947mil,2156mil)(3014mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R5-2(2980mil,2125mil) on Top Layer And Track (2955mil,2063mil)(2955mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R5-2(2980mil,2125mil) on Top Layer And Track (3005mil,2063mil)(3005mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R5-2(2980mil,2125mil) on Top Layer And Track (3014mil,2003mil)(3014mil,2156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-1(175mil,1890mil) on Top Layer And Track (113mil,1865mil)(147mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R6-1(175mil,1890mil) on Top Layer And Track (113mil,1915mil)(147mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R6-1(175mil,1890mil) on Top Layer And Track (207mil,1857mil)(207mil,1924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(175mil,1890mil) on Top Layer And Track (54mil,1857mil)(207mil,1857mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-1(175mil,1890mil) on Top Layer And Track (54mil,1924mil)(207mil,1924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-2(85mil,1890mil) on Top Layer And Track (113mil,1865mil)(147mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R6-2(85mil,1890mil) on Top Layer And Track (113mil,1915mil)(147mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(85mil,1890mil) on Top Layer And Track (54mil,1857mil)(207mil,1857mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R6-2(85mil,1890mil) on Top Layer And Track (54mil,1857mil)(54mil,1924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R6-2(85mil,1890mil) on Top Layer And Track (54mil,1924mil)(207mil,1924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(1588mil,320mil) on Top Layer And Track (1555mil,288mil)(1555mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R8-1(1588mil,320mil) on Top Layer And Track (1555mil,288mil)(1622mil,288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R8-1(1588mil,320mil) on Top Layer And Track (1563mil,348mil)(1563mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R8-1(1588mil,320mil) on Top Layer And Track (1613mil,348mil)(1613mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-1(1588mil,320mil) on Top Layer And Track (1622mil,288mil)(1622mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(1588mil,410mil) on Top Layer And Track (1555mil,288mil)(1555mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R8-2(1588mil,410mil) on Top Layer And Track (1555mil,441mil)(1622mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R8-2(1588mil,410mil) on Top Layer And Track (1563mil,348mil)(1563mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R8-2(1588mil,410mil) on Top Layer And Track (1613mil,348mil)(1613mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R8-2(1588mil,410mil) on Top Layer And Track (1622mil,288mil)(1622mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(1754.222mil,320mil) on Top Layer And Track (1721.222mil,288mil)(1721.222mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad R9-1(1754.222mil,320mil) on Top Layer And Track (1721.222mil,288mil)(1788.222mil,288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R9-1(1754.222mil,320mil) on Top Layer And Track (1729.222mil,348mil)(1729.222mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R9-1(1754.222mil,320mil) on Top Layer And Track (1779.222mil,348mil)(1779.222mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-1(1754.222mil,320mil) on Top Layer And Track (1788.222mil,288mil)(1788.222mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(1754.222mil,410mil) on Top Layer And Track (1721.222mil,288mil)(1721.222mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Pad R9-2(1754.222mil,410mil) on Top Layer And Track (1721.222mil,441mil)(1788.222mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad R9-2(1754.222mil,410mil) on Top Layer And Track (1729.222mil,348mil)(1729.222mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.905mil < 10mil) Between Pad R9-2(1754.222mil,410mil) on Top Layer And Track (1779.222mil,348mil)(1779.222mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad R9-2(1754.222mil,410mil) on Top Layer And Track (1788.222mil,288mil)(1788.222mil,441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.169mil < 10mil) Between Pad S2-1(3084.961mil,1371.575mil) on Multi-Layer And Track (3088.898mil,1292.835mil)(3088.898mil,1332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.169mil < 10mil) Between Pad S2-3(3084.961mil,1568.425mil) on Multi-Layer And Track (3088.898mil,1607.795mil)(3088.898mil,1647.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.357mil < 10mil) Between Pad S2-4(2955.039mil,1371.575mil) on Multi-Layer And Track (2951.102mil,1292.835mil)(2951.102mil,1332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.357mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.79mil < 10mil) Between Pad S2-6(2955.039mil,1568.425mil) on Multi-Layer And Track (2951.102mil,1607.795mil)(2951.102mil,1647.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.79mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-2(1350mil,2563.5mil) on Top Layer And Text "C20" (1260mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.69mil < 10mil) Between Pad U-V1(905mil,615mil) on Multi-Layer And Track (942.008mil,522.087mil)(942.008mil,907.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.69mil < 10mil) Between Pad U-V2(905mil,715mil) on Multi-Layer And Track (942.008mil,522.087mil)(942.008mil,907.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.69mil < 10mil) Between Pad U-V3(905mil,815mil) on Multi-Layer And Track (942.008mil,522.087mil)(942.008mil,907.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.69mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad Y1-1(1427.008mil,1966.614mil) on Top Layer And Track (1409.291mil,1915.433mil)(1409.291mil,1931.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad Y1-2(1427.008mil,1880mil) on Top Layer And Track (1409.291mil,1915.433mil)(1409.291mil,1931.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad Y1-3(1490mil,1880mil) on Top Layer And Track (1507.716mil,1915.433mil)(1507.716mil,1931.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.785mil < 10mil) Between Pad Y1-4(1490mil,1966.614mil) on Top Layer And Track (1507.716mil,1915.433mil)(1507.716mil,1931.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.785mil]
Rule Violations :472

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=50000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 478
Waived Violations : 0
Time Elapsed        : 00:00:01