# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Practica1-2.srcs/sources_1/new/behavioral.vhd" \
"../../../../../Practica1-2.srcs/sources_1/new/dataFlow.vhd" \
"../../../../../Practica1-2.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
