{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699043356266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699043356266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  3 17:29:16 2023 " "Processing started: Fri Nov  3 17:29:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699043356266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043356266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043356266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699043356646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699043356646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043363635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043363635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romeu-SYN " "Found design unit 1: romeu-SYN" {  } { { "ROMEU.vhd" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/ROMEU.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043363964 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMEU " "Found entity 1: ROMEU" {  } { { "ROMEU.vhd" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/ROMEU.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043363964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043363964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699043364332 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "exercicio inst13 " "Block or symbol \"exercicio\" of instance \"inst13\" overlaps another block or symbol" {  } { { "cpu.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { { 160 1072 1168 320 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699043364335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exercicio.bdf 1 1 " "Using design file exercicio.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exercicio " "Found entity 1: exercicio" {  } { { "exercicio.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/exercicio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exercicio exercicio:inst12 " "Elaborating entity \"exercicio\" for hierarchy \"exercicio:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { { 0 1072 1168 160 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364344 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 17 " "Primitive \"AND4\" of instance \"17\" not used" {  } { { "exercicio.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/exercicio.bdf" { { 152 1048 1112 224 "17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1699043364345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMEU ROMEU:inst10 " "Elaborating entity \"ROMEU\" for hierarchy \"ROMEU:inst10\"" {  } { { "cpu.bdf" "inst10" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { { 608 616 832 736 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROMEU:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROMEU:inst10\|altsyncram:altsyncram_component\"" {  } { { "ROMEU.vhd" "altsyncram_component" { Text "C:/Users/14651531/Desktop/projeto1/CPU/ROMEU.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMEU:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROMEU:inst10\|altsyncram:altsyncram_component\"" {  } { { "ROMEU.vhd" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/ROMEU.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMEU:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROMEU:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Mem02.mif " "Parameter \"init_file\" = \"../Mem02.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364399 ""}  } { { "ROMEU.vhd" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/ROMEU.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699043364399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j224 " "Found entity 1: altsyncram_j224" {  } { { "db/altsyncram_j224.tdf" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/db/altsyncram_j224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043364441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j224 ROMEU:inst10\|altsyncram:altsyncram_component\|altsyncram_j224:auto_generated " "Elaborating entity \"altsyncram_j224\" for hierarchy \"ROMEU:inst10\|altsyncram:altsyncram_component\|altsyncram_j224:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:deb " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:deb\"" {  } { { "cpu.bdf" "deb" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { { 472 16 208 584 "deb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699043364453 "|cpu|debouncer:deb"}
{ "Warning" "WSGN_SEARCH_FILE" "contador.bdf 1 1 " "Using design file contador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364462 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst1 " "Elaborating entity \"contador\" for hierarchy \"contador:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { { 392 456 568 584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364462 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst2 " "Block or symbol \"TFF\" of instance \"inst2\" overlaps another block or symbol" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 152 888 952 232 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699043364463 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst3 " "Block or symbol \"TFF\" of instance \"inst3\" overlaps another block or symbol" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 152 1096 1160 232 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699043364463 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst9 " "Block or symbol \"TFF\" of instance \"inst9\" overlaps another block or symbol" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 152 1576 1640 232 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699043364463 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst10 " "Block or symbol \"TFF\" of instance \"inst10\" overlaps another block or symbol" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 152 1840 1904 232 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699043364463 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TFF inst11 " "Block or symbol \"TFF\" of instance \"inst11\" overlaps another block or symbol" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 144 2120 2184 224 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699043364463 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc.bdf 1 1 " "Using design file uc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "uc.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:unitC " "Elaborating entity \"UC\" for hierarchy \"UC:unitC\"" {  } { { "cpu.bdf" "unitC" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { { 176 128 344 368 "unitC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.bdf 1 1 " "Using design file flipflop.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/flipflop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:regiA " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:regiA\"" {  } { { "cpu.bdf" "regiA" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { { 304 800 896 464 "regiA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364482 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.v 1 1 " "Using design file mux21.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux21.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 flipflop:regiA\|mux21:ghfqsghfdqw " "Elaborating entity \"mux21\" for hierarchy \"flipflop:regiA\|mux21:ghfqsghfdqw\"" {  } { { "flipflop.bdf" "ghfqsghfdqw" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/flipflop.bdf" { { 192 376 456 272 "ghfqsghfdqw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux flipflop:regiA\|mux21:ghfqsghfdqw\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"flipflop:regiA\|mux21:ghfqsghfdqw\|lpm_mux:LPM_MUX_component\"" {  } { { "mux21.v" "LPM_MUX_component" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux21.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "flipflop:regiA\|mux21:ghfqsghfdqw\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"flipflop:regiA\|mux21:ghfqsghfdqw\|lpm_mux:LPM_MUX_component\"" {  } { { "mux21.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux21.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flipflop:regiA\|mux21:ghfqsghfdqw\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"flipflop:regiA\|mux21:ghfqsghfdqw\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364511 ""}  } { { "mux21.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux21.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699043364511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043364550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc flipflop:regiA\|mux21:ghfqsghfdqw\|lpm_mux:LPM_MUX_component\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"flipflop:regiA\|mux21:ghfqsghfdqw\|lpm_mux:LPM_MUX_component\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.bdf 1 1 " "Using design file ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/cpu.bdf" { { 192 600 736 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364569 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX41 mux41.v " "Entity \"MUX41\" obtained from \"mux41.v\" instead of from Quartus Prime megafunction library" {  } { { "mux41.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux41.v" 40 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1699043364578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux41.v 1 1 " "Using design file mux41.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX41 " "Found entity 1: MUX41" {  } { { "mux41.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux41.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 ULA:inst\|MUX41:inst " "Elaborating entity \"MUX41\" for hierarchy \"ULA:inst\|MUX41:inst\"" {  } { { "ula.bdf" "inst" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/ula.bdf" { { 136 864 944 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ULA:inst\|MUX41:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ULA:inst\|MUX41:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mux41.v" "LPM_MUX_component" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux41.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:inst\|MUX41:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ULA:inst\|MUX41:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mux41.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux41.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:inst\|MUX41:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ULA:inst\|MUX41:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699043364582 ""}  } { { "mux41.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/mux41.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699043364582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/db/mux_sjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043364620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc ULA:inst\|MUX41:inst\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"ULA:inst\|MUX41:inst\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bit_shift_right.bdf 1 1 " "Using design file bit_shift_right.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bit_shift_right " "Found entity 1: bit_shift_right" {  } { { "bit_shift_right.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/bit_shift_right.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_shift_right ULA:inst\|bit_shift_right:inst8 " "Elaborating entity \"bit_shift_right\" for hierarchy \"ULA:inst\|bit_shift_right:inst8\"" {  } { { "ula.bdf" "inst8" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/ula.bdf" { { 544 552 648 672 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364631 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "x0 " "Pin \"x0\" not connected" {  } { { "bit_shift_right.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/bit_shift_right.bdf" { { 160 232 400 176 "x0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1699043364631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "twos_complement_adder.bdf 1 1 " "Using design file twos_complement_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 twos_complement_adder " "Found entity 1: twos_complement_adder" {  } { { "twos_complement_adder.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/twos_complement_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twos_complement_adder ULA:inst\|twos_complement_adder:inst4 " "Elaborating entity \"twos_complement_adder\" for hierarchy \"ULA:inst\|twos_complement_adder:inst4\"" {  } { { "ula.bdf" "inst4" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/ula.bdf" { { 128 496 712 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aula5.bdf 1 1 " "Using design file aula5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula5 " "Found entity 1: aula5" {  } { { "aula5.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/aula5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula5 ULA:inst\|twos_complement_adder:inst4\|aula5:inst48 " "Elaborating entity \"aula5\" for hierarchy \"ULA:inst\|twos_complement_adder:inst4\|aula5:inst48\"" {  } { { "twos_complement_adder.bdf" "inst48" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/twos_complement_adder.bdf" { { 912 1952 2048 1008 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bit_shift_left.bdf 1 1 " "Using design file bit_shift_left.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bit_shift_left " "Found entity 1: bit_shift_left" {  } { { "bit_shift_left.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/bit_shift_left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699043364664 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699043364664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_shift_left ULA:inst\|bit_shift_left:inst7 " "Elaborating entity \"bit_shift_left\" for hierarchy \"ULA:inst\|bit_shift_left:inst7\"" {  } { { "ula.bdf" "inst7" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/ula.bdf" { { 400 552 648 528 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043364664 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "x3 " "Pin \"x3\" not connected" {  } { { "bit_shift_left.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/bit_shift_left.bdf" { { 208 160 328 224 "x3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1699043364665 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:inst1\|inst3 contador:inst1\|inst3~_emulated contador:inst1\|inst3~1 " "Register \"contador:inst1\|inst3\" is converted into an equivalent circuit using register \"contador:inst1\|inst3~_emulated\" and latch \"contador:inst1\|inst3~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 152 1096 1160 232 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699043365194 "|cpu|contador:inst1|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:inst1\|inst2 contador:inst1\|inst2~_emulated contador:inst1\|inst2~1 " "Register \"contador:inst1\|inst2\" is converted into an equivalent circuit using register \"contador:inst1\|inst2~_emulated\" and latch \"contador:inst1\|inst2~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 152 888 952 232 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699043365194 "|cpu|contador:inst1|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:inst1\|inst1 contador:inst1\|inst1~_emulated contador:inst1\|inst1~1 " "Register \"contador:inst1\|inst1\" is converted into an equivalent circuit using register \"contador:inst1\|inst1~_emulated\" and latch \"contador:inst1\|inst1~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 152 672 736 232 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699043365194 "|cpu|contador:inst1|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador:inst1\|inst contador:inst1\|inst~_emulated contador:inst1\|inst~1 " "Register \"contador:inst1\|inst\" is converted into an equivalent circuit using register \"contador:inst1\|inst~_emulated\" and latch \"contador:inst1\|inst~1\"" {  } { { "contador.bdf" "" { Schematic "C:/Users/14651531/Desktop/projeto1/CPU/contador.bdf" { { 152 432 496 232 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699043365194 "|cpu|contador:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:deb\|out_key debouncer:deb\|out_key~_emulated debouncer:deb\|out_key~1 " "Register \"debouncer:deb\|out_key\" is converted into an equivalent circuit using register \"debouncer:deb\|out_key~_emulated\" and latch \"debouncer:deb\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699043365194 "|cpu|debouncer:deb|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:deb\|intermediate debouncer:deb\|intermediate~_emulated debouncer:deb\|out_key~1 " "Register \"debouncer:deb\|intermediate\" is converted into an equivalent circuit using register \"debouncer:deb\|intermediate~_emulated\" and latch \"debouncer:deb\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/14651531/Desktop/projeto1/CPU/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699043365194 "|cpu|debouncer:deb|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699043365194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699043365326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699043365748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699043365748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699043365796 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699043365796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699043365796 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699043365796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699043365796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699043365820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  3 17:29:25 2023 " "Processing ended: Fri Nov  3 17:29:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699043365820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699043365820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699043365820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699043365820 ""}
