Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 28 23:51:45 2019
| Host         : DESKTOP-7NQ195N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZYBO_top_control_sets_placed.rpt
| Design       : ZYBO_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            8 |
|     12 |            2 |
|    16+ |           30 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             872 |          110 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             580 |           90 |
| Yes          | No                    | No                     |             684 |           81 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             424 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                         Enable Signal                                                                         |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                           |                1 |              4 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                1 |              8 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              8 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | Zynq_PS_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              8 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | Zynq_PS_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | disp/uart0tx/E[0]                                                                                                                                             | disp/uart0tx/SR[0]                                                                                                                        |                3 |             12 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | sw_r                                                                                                                                                          |                                                                                                                                           |                4 |             16 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                           |                2 |             24 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                           |                2 |             24 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                           |                5 |             24 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                           |                4 |             24 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                           |                4 |             26 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                           |                2 |             28 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                           |                2 |             28 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                           |                3 |             32 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | disp/uart0tx/counter[15]_i_1_n_0                                                                                                                              | disp/uart0tx/SR[0]                                                                                                                        |                5 |             32 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                           |                6 |             40 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     |                                                                                                                                           |                7 |             40 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                            | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                6 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                             | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                7 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                7 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                4 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |                5 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                           |                9 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                |                                                                                                                                           |                8 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                           |                8 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                           |                5 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                           |                8 |             64 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | disp/uart0tx/SR[0]                                                                                                                        |               11 |             76 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                           |                8 |             90 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                           |                9 |             90 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                          |               17 |             94 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | Zynq_PS_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |            122 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | Zynq_PS_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]                      |               43 |            256 |
|  Zynq_PS_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                           |              111 |            874 |
+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


