<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/twi4.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">twi4.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="twi4_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="twi4_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a63cf956c82aa5abd301b722337a6d4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a63cf956c82aa5abd301b722337a6d4f0">REG_TWI4_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C600U)</td></tr>
<tr class="memdesc:a63cf956c82aa5abd301b722337a6d4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Control Register  <a href="#a63cf956c82aa5abd301b722337a6d4f0">More...</a><br /></td></tr>
<tr class="separator:a63cf956c82aa5abd301b722337a6d4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da7f72c4e4c8a0f169e60051decaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a3da7f72c4e4c8a0f169e60051decaf3b">REG_TWI4_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C604U)</td></tr>
<tr class="memdesc:a3da7f72c4e4c8a0f169e60051decaf3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Master Mode Register  <a href="#a3da7f72c4e4c8a0f169e60051decaf3b">More...</a><br /></td></tr>
<tr class="separator:a3da7f72c4e4c8a0f169e60051decaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f613bace1f8598686f83199dddc3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a20f613bace1f8598686f83199dddc3eb">REG_TWI4_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C608U)</td></tr>
<tr class="memdesc:a20f613bace1f8598686f83199dddc3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Slave Mode Register  <a href="#a20f613bace1f8598686f83199dddc3eb">More...</a><br /></td></tr>
<tr class="separator:a20f613bace1f8598686f83199dddc3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc3675350164931a0b101c80b712a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#aacc3675350164931a0b101c80b712a3d">REG_TWI4_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C60CU)</td></tr>
<tr class="memdesc:aacc3675350164931a0b101c80b712a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Internal Address Register  <a href="#aacc3675350164931a0b101c80b712a3d">More...</a><br /></td></tr>
<tr class="separator:aacc3675350164931a0b101c80b712a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc6afe7ce54de28e5eb586ee3a44fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a9bc6afe7ce54de28e5eb586ee3a44fe0">REG_TWI4_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C610U)</td></tr>
<tr class="memdesc:a9bc6afe7ce54de28e5eb586ee3a44fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Clock Waveform Generator Register  <a href="#a9bc6afe7ce54de28e5eb586ee3a44fe0">More...</a><br /></td></tr>
<tr class="separator:a9bc6afe7ce54de28e5eb586ee3a44fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7772ad7668a41ff6d8d4a7c0dad6c021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a7772ad7668a41ff6d8d4a7c0dad6c021">REG_TWI4_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C620U)</td></tr>
<tr class="memdesc:a7772ad7668a41ff6d8d4a7c0dad6c021"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Status Register  <a href="#a7772ad7668a41ff6d8d4a7c0dad6c021">More...</a><br /></td></tr>
<tr class="separator:a7772ad7668a41ff6d8d4a7c0dad6c021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10bc6226a8e41db441ae27691061322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#ab10bc6226a8e41db441ae27691061322">REG_TWI4_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C624U)</td></tr>
<tr class="memdesc:ab10bc6226a8e41db441ae27691061322"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Interrupt Enable Register  <a href="#ab10bc6226a8e41db441ae27691061322">More...</a><br /></td></tr>
<tr class="separator:ab10bc6226a8e41db441ae27691061322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd728c31c6efbb9dbff6506fe0ec9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#abcd728c31c6efbb9dbff6506fe0ec9c5">REG_TWI4_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C628U)</td></tr>
<tr class="memdesc:abcd728c31c6efbb9dbff6506fe0ec9c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Interrupt Disable Register  <a href="#abcd728c31c6efbb9dbff6506fe0ec9c5">More...</a><br /></td></tr>
<tr class="separator:abcd728c31c6efbb9dbff6506fe0ec9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6748d84fff0d5ca100cd37d916e4b5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a6748d84fff0d5ca100cd37d916e4b5df">REG_TWI4_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C62CU)</td></tr>
<tr class="memdesc:a6748d84fff0d5ca100cd37d916e4b5df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Interrupt Mask Register  <a href="#a6748d84fff0d5ca100cd37d916e4b5df">More...</a><br /></td></tr>
<tr class="separator:a6748d84fff0d5ca100cd37d916e4b5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6360937af8de61d8b9d2243e35445373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a6360937af8de61d8b9d2243e35445373">REG_TWI4_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C630U)</td></tr>
<tr class="memdesc:a6360937af8de61d8b9d2243e35445373"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Receive Holding Register  <a href="#a6360937af8de61d8b9d2243e35445373">More...</a><br /></td></tr>
<tr class="separator:a6360937af8de61d8b9d2243e35445373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321d2979931f3d31c5e23c628924be06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a321d2979931f3d31c5e23c628924be06">REG_TWI4_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C634U)</td></tr>
<tr class="memdesc:a321d2979931f3d31c5e23c628924be06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Transmit Holding Register  <a href="#a321d2979931f3d31c5e23c628924be06">More...</a><br /></td></tr>
<tr class="separator:a321d2979931f3d31c5e23c628924be06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab014d9235474c280a4501b6254ea1c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#ab014d9235474c280a4501b6254ea1c6b">REG_TWI4_SMBTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C638U)</td></tr>
<tr class="memdesc:ab014d9235474c280a4501b6254ea1c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI SMBus Timing Register  <a href="#ab014d9235474c280a4501b6254ea1c6b">More...</a><br /></td></tr>
<tr class="separator:ab014d9235474c280a4501b6254ea1c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12136bbab0da81032ec0f257afe7207a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a12136bbab0da81032ec0f257afe7207a">REG_TWI4_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C640U)</td></tr>
<tr class="memdesc:a12136bbab0da81032ec0f257afe7207a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Alternative Command Register  <a href="#a12136bbab0da81032ec0f257afe7207a">More...</a><br /></td></tr>
<tr class="separator:a12136bbab0da81032ec0f257afe7207a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e66c47e1de5b7778f21bc7cd807b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a91e66c47e1de5b7778f21bc7cd807b75">REG_TWI4_FILTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C644U)</td></tr>
<tr class="memdesc:a91e66c47e1de5b7778f21bc7cd807b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Filter Register  <a href="#a91e66c47e1de5b7778f21bc7cd807b75">More...</a><br /></td></tr>
<tr class="separator:a91e66c47e1de5b7778f21bc7cd807b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f9c1f012999eee98399b4a7125289d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a57f9c1f012999eee98399b4a7125289d">REG_TWI4_SWMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C64CU)</td></tr>
<tr class="memdesc:a57f9c1f012999eee98399b4a7125289d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI SleepWalking Matching Register  <a href="#a57f9c1f012999eee98399b4a7125289d">More...</a><br /></td></tr>
<tr class="separator:a57f9c1f012999eee98399b4a7125289d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a653c181c3d9fd53f887a49767bf30358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a653c181c3d9fd53f887a49767bf30358">REG_TWI4_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C6E4U)</td></tr>
<tr class="memdesc:a653c181c3d9fd53f887a49767bf30358"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Write Protection Mode Register  <a href="#a653c181c3d9fd53f887a49767bf30358">More...</a><br /></td></tr>
<tr class="separator:a653c181c3d9fd53f887a49767bf30358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d581dd448fbf414914daeb69cbc5e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a12d581dd448fbf414914daeb69cbc5e3">REG_TWI4_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C6E8U)</td></tr>
<tr class="memdesc:a12d581dd448fbf414914daeb69cbc5e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) TWI Write Protection Status Register  <a href="#a12d581dd448fbf414914daeb69cbc5e3">More...</a><br /></td></tr>
<tr class="separator:a12d581dd448fbf414914daeb69cbc5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa6919297e1c07400f5bc83faa62424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#aaaa6919297e1c07400f5bc83faa62424">REG_TWI4_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C700U)</td></tr>
<tr class="memdesc:aaaa6919297e1c07400f5bc83faa62424"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Receive Pointer Register  <a href="#aaaa6919297e1c07400f5bc83faa62424">More...</a><br /></td></tr>
<tr class="separator:aaaa6919297e1c07400f5bc83faa62424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1b044ed614f389c6f01cde1a3a89fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a9b1b044ed614f389c6f01cde1a3a89fe">REG_TWI4_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C704U)</td></tr>
<tr class="memdesc:a9b1b044ed614f389c6f01cde1a3a89fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Receive Counter Register  <a href="#a9b1b044ed614f389c6f01cde1a3a89fe">More...</a><br /></td></tr>
<tr class="separator:a9b1b044ed614f389c6f01cde1a3a89fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf80095a98bc1c2ef5de72133aaf7e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#acf80095a98bc1c2ef5de72133aaf7e55">REG_TWI4_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C708U)</td></tr>
<tr class="memdesc:acf80095a98bc1c2ef5de72133aaf7e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Transmit Pointer Register  <a href="#acf80095a98bc1c2ef5de72133aaf7e55">More...</a><br /></td></tr>
<tr class="separator:acf80095a98bc1c2ef5de72133aaf7e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0ae76d13a619445c201cc60c61e511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#aba0ae76d13a619445c201cc60c61e511">REG_TWI4_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C70CU)</td></tr>
<tr class="memdesc:aba0ae76d13a619445c201cc60c61e511"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Transmit Counter Register  <a href="#aba0ae76d13a619445c201cc60c61e511">More...</a><br /></td></tr>
<tr class="separator:aba0ae76d13a619445c201cc60c61e511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23987578cf5c222fb0620941838ce11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#ab23987578cf5c222fb0620941838ce11">REG_TWI4_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C710U)</td></tr>
<tr class="memdesc:ab23987578cf5c222fb0620941838ce11"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Receive Next Pointer Register  <a href="#ab23987578cf5c222fb0620941838ce11">More...</a><br /></td></tr>
<tr class="separator:ab23987578cf5c222fb0620941838ce11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b91527967f97debf3ffd7583fdce6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a1b91527967f97debf3ffd7583fdce6a2">REG_TWI4_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C714U)</td></tr>
<tr class="memdesc:a1b91527967f97debf3ffd7583fdce6a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Receive Next Counter Register  <a href="#a1b91527967f97debf3ffd7583fdce6a2">More...</a><br /></td></tr>
<tr class="separator:a1b91527967f97debf3ffd7583fdce6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34511e1b0fbe1b3f2c38453cc6d28e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a34511e1b0fbe1b3f2c38453cc6d28e34">REG_TWI4_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C718U)</td></tr>
<tr class="memdesc:a34511e1b0fbe1b3f2c38453cc6d28e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Transmit Next Pointer Register  <a href="#a34511e1b0fbe1b3f2c38453cc6d28e34">More...</a><br /></td></tr>
<tr class="separator:a34511e1b0fbe1b3f2c38453cc6d28e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93765f1e9af1689653db41c2aeb73b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a93765f1e9af1689653db41c2aeb73b9f">REG_TWI4_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C71CU)</td></tr>
<tr class="memdesc:a93765f1e9af1689653db41c2aeb73b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Transmit Next Counter Register  <a href="#a93765f1e9af1689653db41c2aeb73b9f">More...</a><br /></td></tr>
<tr class="separator:a93765f1e9af1689653db41c2aeb73b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc7d6066d5cad44cf8edc3616cbf88a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a3fc7d6066d5cad44cf8edc3616cbf88a">REG_TWI4_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C720U)</td></tr>
<tr class="memdesc:a3fc7d6066d5cad44cf8edc3616cbf88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Transfer Control Register  <a href="#a3fc7d6066d5cad44cf8edc3616cbf88a">More...</a><br /></td></tr>
<tr class="separator:a3fc7d6066d5cad44cf8edc3616cbf88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c28244f000cbc46c3e10bc477de050a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi4_8h.xhtml#a8c28244f000cbc46c3e10bc477de050a">REG_TWI4_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C724U)</td></tr>
<tr class="memdesc:a8c28244f000cbc46c3e10bc477de050a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI4) Transfer Status Register  <a href="#a8c28244f000cbc46c3e10bc477de050a">More...</a><br /></td></tr>
<tr class="separator:a8c28244f000cbc46c3e10bc477de050a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a12136bbab0da81032ec0f257afe7207a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12136bbab0da81032ec0f257afe7207a">&sect;&nbsp;</a></span>REG_TWI4_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_ACR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Alternative Command Register </p>

</div>
</div>
<a id="a63cf956c82aa5abd301b722337a6d4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63cf956c82aa5abd301b722337a6d4f0">&sect;&nbsp;</a></span>REG_TWI4_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Control Register </p>

</div>
</div>
<a id="a9bc6afe7ce54de28e5eb586ee3a44fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc6afe7ce54de28e5eb586ee3a44fe0">&sect;&nbsp;</a></span>REG_TWI4_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_CWGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="a91e66c47e1de5b7778f21bc7cd807b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e66c47e1de5b7778f21bc7cd807b75">&sect;&nbsp;</a></span>REG_TWI4_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_FILTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Filter Register </p>

</div>
</div>
<a id="aacc3675350164931a0b101c80b712a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc3675350164931a0b101c80b712a3d">&sect;&nbsp;</a></span>REG_TWI4_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_IADR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C60CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Internal Address Register </p>

</div>
</div>
<a id="abcd728c31c6efbb9dbff6506fe0ec9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd728c31c6efbb9dbff6506fe0ec9c5">&sect;&nbsp;</a></span>REG_TWI4_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="ab10bc6226a8e41db441ae27691061322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10bc6226a8e41db441ae27691061322">&sect;&nbsp;</a></span>REG_TWI4_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="a6748d84fff0d5ca100cd37d916e4b5df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6748d84fff0d5ca100cd37d916e4b5df">&sect;&nbsp;</a></span>REG_TWI4_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C62CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="a3da7f72c4e4c8a0f169e60051decaf3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da7f72c4e4c8a0f169e60051decaf3b">&sect;&nbsp;</a></span>REG_TWI4_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_MMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Master Mode Register </p>

</div>
</div>
<a id="a3fc7d6066d5cad44cf8edc3616cbf88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc7d6066d5cad44cf8edc3616cbf88a">&sect;&nbsp;</a></span>REG_TWI4_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Transfer Control Register </p>

</div>
</div>
<a id="a8c28244f000cbc46c3e10bc477de050a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c28244f000cbc46c3e10bc477de050a">&sect;&nbsp;</a></span>REG_TWI4_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Transfer Status Register </p>

</div>
</div>
<a id="a9b1b044ed614f389c6f01cde1a3a89fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1b044ed614f389c6f01cde1a3a89fe">&sect;&nbsp;</a></span>REG_TWI4_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Receive Counter Register </p>

</div>
</div>
<a id="a6360937af8de61d8b9d2243e35445373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6360937af8de61d8b9d2243e35445373">&sect;&nbsp;</a></span>REG_TWI4_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Receive Holding Register </p>

</div>
</div>
<a id="a1b91527967f97debf3ffd7583fdce6a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b91527967f97debf3ffd7583fdce6a2">&sect;&nbsp;</a></span>REG_TWI4_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Receive Next Counter Register </p>

</div>
</div>
<a id="ab23987578cf5c222fb0620941838ce11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23987578cf5c222fb0620941838ce11">&sect;&nbsp;</a></span>REG_TWI4_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Receive Next Pointer Register </p>

</div>
</div>
<a id="aaaa6919297e1c07400f5bc83faa62424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa6919297e1c07400f5bc83faa62424">&sect;&nbsp;</a></span>REG_TWI4_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Receive Pointer Register </p>

</div>
</div>
<a id="ab014d9235474c280a4501b6254ea1c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab014d9235474c280a4501b6254ea1c6b">&sect;&nbsp;</a></span>REG_TWI4_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_SMBTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI SMBus Timing Register </p>

</div>
</div>
<a id="a20f613bace1f8598686f83199dddc3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f613bace1f8598686f83199dddc3eb">&sect;&nbsp;</a></span>REG_TWI4_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_SMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Slave Mode Register </p>

</div>
</div>
<a id="a7772ad7668a41ff6d8d4a7c0dad6c021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7772ad7668a41ff6d8d4a7c0dad6c021">&sect;&nbsp;</a></span>REG_TWI4_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Status Register </p>

</div>
</div>
<a id="a57f9c1f012999eee98399b4a7125289d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f9c1f012999eee98399b4a7125289d">&sect;&nbsp;</a></span>REG_TWI4_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_SWMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C64CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="aba0ae76d13a619445c201cc60c61e511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0ae76d13a619445c201cc60c61e511">&sect;&nbsp;</a></span>REG_TWI4_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C70CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Transmit Counter Register </p>

</div>
</div>
<a id="a321d2979931f3d31c5e23c628924be06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321d2979931f3d31c5e23c628924be06">&sect;&nbsp;</a></span>REG_TWI4_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001C634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Transmit Holding Register </p>

</div>
</div>
<a id="a93765f1e9af1689653db41c2aeb73b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93765f1e9af1689653db41c2aeb73b9f">&sect;&nbsp;</a></span>REG_TWI4_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C71CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Transmit Next Counter Register </p>

</div>
</div>
<a id="a34511e1b0fbe1b3f2c38453cc6d28e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34511e1b0fbe1b3f2c38453cc6d28e34">&sect;&nbsp;</a></span>REG_TWI4_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Transmit Next Pointer Register </p>

</div>
</div>
<a id="acf80095a98bc1c2ef5de72133aaf7e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf80095a98bc1c2ef5de72133aaf7e55">&sect;&nbsp;</a></span>REG_TWI4_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) Transmit Pointer Register </p>

</div>
</div>
<a id="a653c181c3d9fd53f887a49767bf30358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a653c181c3d9fd53f887a49767bf30358">&sect;&nbsp;</a></span>REG_TWI4_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001C6E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="a12d581dd448fbf414914daeb69cbc5e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d581dd448fbf414914daeb69cbc5e3">&sect;&nbsp;</a></span>REG_TWI4_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI4_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001C6E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI4) TWI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
