{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433176133473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433176133476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  1 17:28:53 2015 " "Processing started: Mon Jun  1 17:28:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433176133476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433176133476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgasync -c vgasync " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgasync -c vgasync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433176133477 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433176133778 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsyssystem.qsys " "Elaborating Qsys system entity \"qsyssystem.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176133855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:55 Progress: Loading vgasync/qsyssystem.qsys " "2015.06.01.17:28:55 Progress: Loading vgasync/qsyssystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176135332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:55 Progress: Reading input file " "2015.06.01.17:28:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176135578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:55 Progress: Adding clk_0 \[clock_source 13.0\] " "2015.06.01.17:28:55 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176135631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:56 Progress: Parameterizing module clk_0 " "2015.06.01.17:28:56 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176136286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:56 Progress: Adding altpll_0 \[altpll 13.0\] " "2015.06.01.17:28:56 Progress: Adding altpll_0 \[altpll 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176136292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:56 Progress: Parameterizing module altpll_0 " "2015.06.01.17:28:56 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176136956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:56 Progress: Building connections " "2015.06.01.17:28:56 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176136961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:57 Progress: Parameterizing connections " "2015.06.01.17:28:57 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176137157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:57 Progress: Validating " "2015.06.01.17:28:57 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176137158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.06.01.17:28:57 Progress: Done reading input file " "2015.06.01.17:28:57 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176137507 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyssystem.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Qsyssystem.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433176137668 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyssystem.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Qsyssystem.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433176137668 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyssystem.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Qsyssystem.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433176137668 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsyssystem.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Qsyssystem.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1433176137668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsyssystem: Generating qsyssystem \"qsyssystem\" for QUARTUS_SYNTH " "Qsyssystem: Generating qsyssystem \"qsyssystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176138271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections " "Pipeline_bridge_swap_transform: After transform: 2 modules, 2 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176138440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176138450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176138501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 2 modules, 2 connections " "Merlin_translator_transform: After transform: 2 modules, 2 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176138501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 3 modules, 4 connections " "Reset_adaptation_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176138598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 3 modules, 4 connections " "Merlin_mm_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176138606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"qsyssystem\" instantiated altpll \"altpll_0\" " "Altpll_0: \"qsyssystem\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176142350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsyssystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsyssystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176142355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsyssystem: Done qsyssystem\" with 3 modules, 5 files, 24869 bytes " "Qsyssystem: Done qsyssystem\" with 3 modules, 5 files, 24869 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1433176142356 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsyssystem.qsys " "Finished elaborating Qsys system entity \"qsyssystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176143053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyssystem_altpll_0_dffpipe_l2c " "Found entity 1: qsyssystem_altpll_0_dffpipe_l2c" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143071 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsyssystem_altpll_0_stdsync_sv6 " "Found entity 2: qsyssystem_altpll_0_stdsync_sv6" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143071 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsyssystem_altpll_0_altpll_5q42 " "Found entity 3: qsyssystem_altpll_0_altpll_5q42" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143071 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsyssystem_altpll_0 " "Found entity 4: qsyssystem_altpll_0" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsyssystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsyssystem/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/qsyssystem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/qsyssystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyssystem " "Found entity 1: qsyssystem" {  } { { "qsyssystem/synthesis/qsyssystem.v" "" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/qsyssystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.verilog 2 2 " "Found 2 design units, including 2 entities, in source file vgasync.verilog" { { "Info" "ISGN_ENTITY_NAME" "1 vgasync " "Found entity 1: vgasync" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143172 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_frame " "Found entity 2: vga_frame" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyssystem/qsyssystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyssystem/qsyssystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyssystem " "Found entity 1: qsyssystem" {  } { { "db/ip/qsyssystem/qsyssystem.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/qsyssystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyssystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyssystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsyssystem/submodules/altera_reset_controller.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyssystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsyssystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsyssystem/submodules/altera_reset_synchronizer.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsyssystem_altpll_0_dffpipe_l2c " "Found entity 1: qsyssystem_altpll_0_dffpipe_l2c" {  } { { "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143187 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsyssystem_altpll_0_stdsync_sv6 " "Found entity 2: qsyssystem_altpll_0_stdsync_sv6" {  } { { "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143187 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsyssystem_altpll_0_altpll_5q42 " "Found entity 3: qsyssystem_altpll_0_altpll_5q42" {  } { { "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143187 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsyssystem_altpll_0 " "Found entity 4: qsyssystem_altpll_0" {  } { { "db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" "" { Text "/home/twig/Scratch/vgasync/db/ip/qsyssystem/submodules/qsyssystem_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143187 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vgasync.verilog(6) " "Verilog HDL Instantiation warning at vgasync.verilog(6): instance has no name" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1433176143192 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vgasync.verilog(7) " "Verilog HDL Instantiation warning at vgasync.verilog(7): instance has no name" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1433176143195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgasync " "Elaborating entity \"vgasync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433176143286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyssystem qsyssystem:comb_4 " "Elaborating entity \"qsyssystem\" for hierarchy \"qsyssystem:comb_4\"" {  } { { "vgasync.verilog" "comb_4" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyssystem_altpll_0 qsyssystem:comb_4\|qsyssystem_altpll_0:altpll_0 " "Elaborating entity \"qsyssystem_altpll_0\" for hierarchy \"qsyssystem:comb_4\|qsyssystem_altpll_0:altpll_0\"" {  } { { "qsyssystem/synthesis/qsyssystem.v" "altpll_0" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/qsyssystem.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyssystem_altpll_0_stdsync_sv6 qsyssystem:comb_4\|qsyssystem_altpll_0:altpll_0\|qsyssystem_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"qsyssystem_altpll_0_stdsync_sv6\" for hierarchy \"qsyssystem:comb_4\|qsyssystem_altpll_0:altpll_0\|qsyssystem_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "stdsync2" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyssystem_altpll_0_dffpipe_l2c qsyssystem:comb_4\|qsyssystem_altpll_0:altpll_0\|qsyssystem_altpll_0_stdsync_sv6:stdsync2\|qsyssystem_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"qsyssystem_altpll_0_dffpipe_l2c\" for hierarchy \"qsyssystem:comb_4\|qsyssystem_altpll_0:altpll_0\|qsyssystem_altpll_0_stdsync_sv6:stdsync2\|qsyssystem_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "dffpipe3" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsyssystem_altpll_0_altpll_5q42 qsyssystem:comb_4\|qsyssystem_altpll_0:altpll_0\|qsyssystem_altpll_0_altpll_5q42:sd1 " "Elaborating entity \"qsyssystem_altpll_0_altpll_5q42\" for hierarchy \"qsyssystem:comb_4\|qsyssystem_altpll_0:altpll_0\|qsyssystem_altpll_0_altpll_5q42:sd1\"" {  } { { "qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" "sd1" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/qsyssystem_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsyssystem:comb_4\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsyssystem:comb_4\|altera_reset_controller:rst_controller\"" {  } { { "qsyssystem/synthesis/qsyssystem.v" "rst_controller" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/qsyssystem.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsyssystem:comb_4\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsyssystem:comb_4\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsyssystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/twig/Scratch/vgasync/qsyssystem/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_frame vga_frame:comb_5 " "Elaborating entity \"vga_frame\" for hierarchy \"vga_frame:comb_5\"" {  } { { "vgasync.verilog" "comb_5" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bw vgasync.verilog(34) " "Verilog HDL or VHDL warning at vgasync.verilog(34): object \"bw\" assigned a value but never read" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433176143323 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(37) " "Verilog HDL assignment warning at vgasync.verilog(37): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433176143323 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(45) " "Verilog HDL assignment warning at vgasync.verilog(45): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433176143323 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(49) " "Verilog HDL assignment warning at vgasync.verilog(49): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433176143324 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(58) " "Verilog HDL assignment warning at vgasync.verilog(58): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433176143324 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgasync.verilog(61) " "Verilog HDL assignment warning at vgasync.verilog(61): truncated value with size 32 to match size of target (1)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433176143324 "|vgasync|vga_frame:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 vgasync.verilog(87) " "Verilog HDL assignment warning at vgasync.verilog(87): truncated value with size 32 to match size of target (24)" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433176143325 "|vgasync|vga_frame:comb_5"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_frame:comb_5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_frame:comb_5\|Div0\"" {  } { { "vgasync.verilog" "Div0" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176143810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_frame:comb_5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_frame:comb_5\|Mod0\"" {  } { { "vgasync.verilog" "Mod0" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176143810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_frame:comb_5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_frame:comb_5\|Mod1\"" {  } { { "vgasync.verilog" "Mod1" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176143810 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433176143810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_frame:comb_5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_frame:comb_5\|lpm_divide:Div0\"" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176143889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_frame:comb_5\|lpm_divide:Div0 " "Instantiated megafunction \"vga_frame:comb_5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176143889 ""}  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433176143889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "/home/twig/Scratch/vgasync/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/home/twig/Scratch/vgasync/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176143963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176143963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "/home/twig/Scratch/vgasync/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176144020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176144020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "/home/twig/Scratch/vgasync/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176144094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176144094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "/home/twig/Scratch/vgasync/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176144145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176144145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_frame:comb_5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_frame:comb_5\|lpm_divide:Mod0\"" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176144154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_frame:comb_5\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_frame:comb_5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176144154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176144154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176144154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176144154 ""}  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433176144154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "/home/twig/Scratch/vgasync/db/lpm_divide_9bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176144270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176144270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_frame:comb_5\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_frame:comb_5\|lpm_divide:Mod1\"" {  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176144333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_frame:comb_5\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_frame:comb_5\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176144333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176144333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176144333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433176144333 ""}  } { { "vgasync.verilog" "" { Text "/home/twig/Scratch/vgasync/vgasync.verilog" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433176144333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "/home/twig/Scratch/vgasync/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176144385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176144385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "/home/twig/Scratch/vgasync/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176144430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176144430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_h5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_h5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_h5f " "Found entity 1: alt_u_div_h5f" {  } { { "db/alt_u_div_h5f.tdf" "" { Text "/home/twig/Scratch/vgasync/db/alt_u_div_h5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433176144448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433176144448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1433176145808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1433176146203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433176146486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433176146486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1044 " "Implemented 1044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433176146640 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433176146640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1028 " "Implemented 1028 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433176146640 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1433176146640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433176146640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433176146657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  1 17:29:06 2015 " "Processing ended: Mon Jun  1 17:29:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433176146657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433176146657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433176146657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433176146657 ""}
