Model {
  Name			  "butterfly_direct_general_3mult_test"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.28"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Sep 03 15:10:01 2008"
  Creator		  "User"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mwagner"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Apr 22 20:57:47 2011"
  RTWModifiedTimeStamp	  225406635
  ModelVersionFormat	  "1.%<AutoIncrement:28>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "256"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "none"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      VectorParams1D	      on
    }
    Block {
      BlockType		      FromFile
      FileName		      "untitled.mat"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToFile
      Filename		      "untitled.mat"
      MatrixName	      "ans"
      Decimation	      "1"
      SampleTime	      "-1"
    }
  }
  System {
    Name		    "butterfly_direct_general_3mult_test"
    Location		    [5, 77, 1469, 977]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    26
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      1
      Tag		      "genX"
      Ports		      []
      Position		      [44, 34, 95, 84]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "Virtex4"
      part		      "xc4vsx35"
      speed		      "-10"
      package		      "ff668"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "100"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "10.1.1"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0"
      ".86]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 3"
      "7 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 51 51 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon g"
      "raphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Demux
      Name		      "Demux"
      SID		      2
      Ports		      [1, 6]
      Position		      [345, 635, 350, 755]
      BackgroundColor	      "black"
      ShowName		      off
      Outputs		      "6"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      FromFile
      Name		      "From File"
      SID		      3
      Position		      [25, 682, 315, 708]
      FileName		      "butterfly_direct_general_3mult_test_reference.mat"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In"
      SID		      4
      Ports		      [1, 1]
      Position		      [215, 240, 245, 260]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Signed  (2's comp)"
      n_bits		      "5"
      bin_pt		      "4"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "20,20,407,458"
      block_type	      "gatewayin"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,00d3666e,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In"
      " ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In1"
      SID		      5
      Ports		      [1, 1]
      Position		      [215, 380, 245, 400]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "20,20,407,458"
      block_type	      "gatewayin"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,00d3666e,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In"
      " ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In2"
      SID		      6
      Ports		      [1, 1]
      Position		      [215, 310, 245, 330]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "20,20,407,458"
      block_type	      "gatewayin"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,00d3666e,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In"
      " ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      SID		      7
      Ports		      [1, 1]
      Position		      [635, 240, 665, 260]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      SID		      8
      Ports		      [1, 1]
      Position		      [635, 260, 665, 280]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      SID		      9
      Ports		      [1, 1]
      Position		      [635, 280, 665, 300]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      SID		      10
      Ports		      [1, 1]
      Position		      [635, 300, 665, 320]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      SID		      11
      Ports		      [1, 1]
      Position		      [635, 320, 665, 340]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out6"
      SID		      12
      Ports		      [1, 1]
      Position		      [635, 340, 665, 360]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out7"
      SID		      13
      Ports		      [1, 1]
      Position		      [415, 435, 445, 455]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out8"
      SID		      14
      Ports		      [1, 1]
      Position		      [415, 455, 445, 475]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out9"
      SID		      15
      Ports		      [1, 1]
      Position		      [415, 475, 445, 495]
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discar"
      "ded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,389,431"
      block_type	      "gatewayout"
      block_version	      "10.1.1"
      sg_icon_stat	      "30,20,1,1,white,yellow,0,cc31b7ac,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]"
      ");\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466"
      "667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0"
      ".3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
      "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');po"
      "rt_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      16
      Ports		      [6, 1]
      Position		      [785, 232, 790, 368]
      ShowName		      off
      Inputs		      "6"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      SID		      17
      Ports		      [0, 1]
      Position		      [150, 303, 195, 337]
      Amplitude		      "1"
      Period		      "32*4"
      PulseWidth	      "1"
      PhaseDelay	      "11"
      SampleTime	      "1"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator1"
      SID		      18
      Ports		      [0, 1]
      Position		      [150, 373, 195, 407]
      Amplitude		      "1"
      Period		      "32*4"
      PulseWidth	      "32*3"
      PhaseDelay	      "33"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "Ramp"
      SID		      19
      Ports		      [0, 1]
      Position		      [150, 235, 180, 265]
      LibraryVersion	      "1.762"
      SourceBlock	      "simulink/Sources/Ramp"
      SourceType	      "Ramp"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      slope		      "1/32"
      start		      "0"
      X0		      "0"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      20
      Ports		      [11]
      Position		      [765, 436, 865, 614]
      Floating		      off
      Location		      [2, 80, 1920, 1170]
      Open		      off
      NumInputPorts	      "11"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"a/b"
	axes2			"sync"
	axes3			"shift"
	axes4			"a+bw_real"
	axes5			"a+bw_imag"
	axes6			"sync_out"
	axes7			"ref_a+bw_real"
	axes8			"ref_a+bw_imag"
	axes9			"ref_sync_out"
	axes10			"of"
	axes11			"ref_of"
      }
      YMin		      "-5~-5~-5~-5~-5~-5~-5~-5~-5~-5~-5"
      YMax		      "5~5~5~5~5~5~5~5~5~5~5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      21
      Ports		      [9]
      Position		      [765, 646, 865, 824]
      Floating		      off
      Location		      [328, 212, 1381, 979]
      Open		      off
      NumInputPorts	      "9"
      List {
	ListType		AxesTitles
	axes1			"a/b"
	axes2			"sync"
	axes3			"shift"
	axes4			"a-bw_real"
	axes5			"a-bw_imag"
	axes6			"sync_out"
	axes7			"ref_a-bw_real"
	axes8			"ref_a-bw_imag"
	axes9			"ref_sync_out"
      }
      YMin		      "-5~-5~-5~-5~-5~-5~-5~-5~-5"
      YMax		      "5~5~5~5~5~5~5~5~5"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      ToFile
      Name		      "To File"
      SID		      22
      Position		      [845, 284, 1110, 316]
      Filename		      "butterfly_direct_general_3mult_test_output.mat"
      MatrixName	      "output"
    }
    Block {
      BlockType		      SubSystem
      Name		      "butterfly_direct"
      SID		      23
      Ports		      [4, 4]
      Position		      [425, 242, 505, 368]
      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
      AttributesFormatString  "twiddle_general_3mult\ncoeffs in BRAM"
      AncestorBlock	      "casper_library_ffts/butterfly_direct"
      UserDataPersistent      on
      UserData		      "DataTag1"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "butterfly_direct"
      MaskPromptString	      "Used in biplex FFT|Size of FFT: (2^?)|Coefficients: (0 to 2^(FFTSize-1)-1)|Coefficient S"
      "tep Period: (2^?)|Implement coefficients in BRAM|Coefficient Bit Width|Input/Output Bit Width:|BRAM Latency|Add "
      "Latency|Mult Latency|Convert latency|Quantization Behavior|Overflow Behavior|Architecture|Use less|Use behaviour"
      "al HDL for multipliers|Use embedded multipliers|Use DSP48s for adders"
      MaskStyleString	      "checkbox,edit,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,popup(Truncate|Round  (unb"
      "iased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),popup(Virtex2Pro|Virtex5),popup(logic"
      "|multipliers),checkbox,checkbox,checkbox"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||%coeffs = eval(get_param(gcb,'Coeffs'));\n%visibs = get_param(gcb,'MaskVisibilities')"
      ";\n%if length(coeffs) == 1,\n%    visibs{4} = 'off'; visibs{5} = 'off';\n%    visibs{6} = 'off'; \n%else\n%    v"
      "isibs{4} = 'on';\n%    visibs{5} = 'on'; visibs{6} = 'on';\n%end    \n%set_param(gcb, 'MaskVisibilities', visibs"
      ");|%coeffs = eval(get_param(gcb,'Coeffs'));\n%visibs = get_param(gcb,'MaskVisibilities');\n%if length(coeffs) =="
      " 1,\n%    visibs{4} = 'off'; visibs{5} = 'off';\n%    visibs{6} = 'off'; \n%else\n%%    visibs{4} = 'on';\n%    "
      "visibs{5} = 'on'; visibs{6} = 'on';\n%end    \n%set_param(gcb, 'MaskVisibilities', visibs);|%coeffs = eval(get_p"
      "aram(gcb,'Coeffs'));\n%visibs = get_param(gcb,'MaskVisibilities');\n%if length(coeffs) == 1,\n%    visibs{5} = '"
      "off'; visibs{6} = 'off';\n%    visibs{7} = 'off'; \n%else\n%    visibs{5} = 'on';\n%    visibs{6} = 'on'; visibs"
      "{7} = 'on';\n%end    \n%set_param(gcb, 'MaskVisibilities', visibs);|||||||||||use_hdl = get_param(gcb,'use_hdl')"
      ";\nvisibs = get_param(gcb, 'MaskVisibilities');\nif( strcmp(use_hdl,'on')),\n    set_param(gcb, 'use_embedded','"
      "off');\n    visibs{17} = 'off';\nelse,\n    visibs{17} = 'on';\nend\n    set_param(gcb, 'MaskVisibilities',visib"
      "s);||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "off,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVariables	      "biplex=&1;FFTSize=@2;Coeffs=@3;StepPeriod=@4;coeffs_bram=&5;coeff_bit_width=@6;input_bit_wi"
      "dth=@7;bram_latency=@8;add_latency=@9;mult_latency=@10;conv_latency=@11;quantization=&12;overflow=&13;arch=&14;o"
      "pt_target=&15;use_hdl=&16;use_embedded=&17;dsp48_adders=&18;"
      MaskInitialization      "butterfly_direct_init(gcb,...\n              'biplex', biplex,...\n              'FFTSi"
      "ze', FFTSize,...\n              'Coeffs', Coeffs,...\n              'coeff_bit_width', coeff_bit_width,...\n    "
      "          'StepPeriod', StepPeriod,...\n              'input_bit_width', input_bit_width,...\n              'add"
      "_latency', add_latency,...\n              'mult_latency', mult_latency,...\n              'bram_latency', bram_l"
      "atency,...\n              'conv_latency', conv_latency, ...\n              'coeffs_bram', coeffs_bram,...    \n "
      "             'quantization', quantization,...\n              'overflow', overflow,...\n              'arch', arc"
      "h,...\n              'opt_target', opt_target,...\n              'use_hdl', use_hdl,...\n              'use_embe"
      "dded', use_embedded,...\n              'dsp48_adders', dsp48_adders);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "on|5|2|0|on|5|5|1|2|2|1|Round  (unbiased: Even Values)|Saturate|Virtex2Pro|multipliers|of"
      "f|off|on"
      System {
	Name			"butterfly_direct"
	Location		[507, 278, 1524, 789]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	40
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  SID			  1
	  Position		  [20, 148, 50, 162]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  SID			  2
	  Position		  [40, 178, 70, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  SID			  3
	  Position		  [15, 208, 45, 222]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "shift"
	  SID			  4
	  Position		  [310, 23, 340, 37]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  11
	  Ports			  [4, 1]
	  Position		  [800, 359, 840, 426]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,51,419,291"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "40,67,4,1,white,blue,0,96d3e8c1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".268657 0.373134 0.507463 0.641791 0.746269 0.746269 0.701493 0.746269 0.746269 0.61194 0.746269 0.656716 0.507463 "
	  "0.358209 0.268657 0.402985 0.268657 0.268657 0.313433 0.268657 0.268657 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');dis"
	  "p('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'logical_function'=>'popup(AND|NAND|OR|NOR|XOR|XNOR)','userSelections'=>{'logical_fu"
	  "nction'=>'OR'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux0"
	  SID			  37
	  Ports			  [3, 1]
	  Position		  [560, 57, 585, 123]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "11.4"
	  sg_icon_stat		  "25,66,3,1,white,blue,3,a150fb03,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52"
	  " 0.24 ],[0.348485 0.409091 0.5 0.590909 0.651515 0.651515 0.621212 0.651515 0.651515 0.560606 0.636364 0.575758 0.5"
	  " 0.424242 0.363636 0.439394 0.348485 0.348485 0.378788 0.348485 0.348485 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	  " 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
	  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
	  "put',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  13
	  Ports			  [3, 1]
	  Position		  [560, 142, 585, 208]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,407,344"
	  block_type		  "mux"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "25,66,3,1,white,blue,3,a150fb03,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52"
	  " 0.24 ],[0.348485 0.409091 0.5 0.590909 0.651515 0.651515 0.621212 0.651515 0.651515 0.560606 0.636364 0.575758 0.5"
	  " 0.424242 0.363636 0.439394 0.348485 0.348485 0.378788 0.348485 0.348485 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	  " 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
	  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
	  "put',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  SID			  14
	  Ports			  [3, 1]
	  Position		  [560, 227, 585, 293]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,407,344"
	  block_type		  "mux"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "25,66,3,1,white,blue,3,a150fb03,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52"
	  " 0.24 ],[0.348485 0.409091 0.5 0.590909 0.651515 0.651515 0.621212 0.651515 0.651515 0.560606 0.636364 0.575758 0.5"
	  " 0.424242 0.363636 0.439394 0.348485 0.348485 0.378788 0.348485 0.348485 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	  " 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
	  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
	  "put',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  SID			  15
	  Ports			  [3, 1]
	  Position		  [560, 312, 585, 378]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,407,344"
	  block_type		  "mux"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "25,66,3,1,white,blue,3,a150fb03,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52"
	  " 0.24 ],[0.348485 0.409091 0.5 0.590909 0.651515 0.651515 0.621212 0.651515 0.651515 0.560606 0.636364 0.575758 0.5"
	  " 0.424242 0.363636 0.439394 0.348485 0.348485 0.378788 0.348485 0.348485 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	  " 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
	  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
	  "put',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale0"
	  SID			  36
	  Ports			  [1, 1]
	  Position		  [400, 99, 450, 121]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Scale"
	  SourceType		  "Xilinx Input Scaler Block"
	  infoedit		  "Scales input by a power of two by adjusting the binary point position.<br><br>Hardware notes: In hardw"
	  "are this block costs nothing."
	  scale_factor		  "-1"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "scale"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,315b7d78,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.38 0.3 0.4 0.3 0.38 0.5 0.54 0.58 0.7 0.6 0.5 0.44 0.56 0.44 0.5 0.6 0.7 0.58 0.54 0.5 0.38 ],[0.0909091 0.27"
	  "2727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0."
	  "318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\bf{2^{-1}}'"
	  ",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale1"
	  SID			  17
	  Ports			  [1, 1]
	  Position		  [400, 184, 450, 206]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Scale"
	  SourceType		  "Xilinx Input Scaler Block"
	  infoedit		  "Scales input by a power of two by adjusting the binary point position.<P><P>Hardware notes: In hardwar"
	  "e this block costs nothing."
	  scale_factor		  "-1"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "scale"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,315b7d78,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.38 0.3 0.4 0.3 0.38 0.5 0.54 0.58 0.7 0.6 0.5 0.44 0.56 0.44 0.5 0.6 0.7 0.58 0.54 0.5 0.38 ],[0.0909091 0.27"
	  "2727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0."
	  "318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\bf{2^{-1}}'"
	  ",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale2"
	  SID			  18
	  Ports			  [1, 1]
	  Position		  [400, 269, 450, 291]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Scale"
	  SourceType		  "Xilinx Input Scaler Block"
	  infoedit		  "Scales input by a power of two by adjusting the binary point position.<P><P>Hardware notes: In hardwar"
	  "e this block costs nothing."
	  scale_factor		  "-1"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "scale"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,315b7d78,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.38 0.3 0.4 0.3 0.38 0.5 0.54 0.58 0.7 0.6 0.5 0.44 0.56 0.44 0.5 0.6 0.7 0.58 0.54 0.5 0.38 ],[0.0909091 0.27"
	  "2727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0."
	  "318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\bf{2^{-1}}'"
	  ",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Scale3"
	  SID			  19
	  Ports			  [1, 1]
	  Position		  [400, 354, 450, 376]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Scale"
	  SourceType		  "Xilinx Input Scaler Block"
	  infoedit		  "Scales input by a power of two by adjusting the binary point position.<P><P>Hardware notes: In hardwar"
	  "e this block costs nothing."
	  scale_factor		  "-1"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "scale"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,22,1,1,white,blue,0,315b7d78,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.38 0.3 0.4 0.3 0.38 0.5 0.54 0.58 0.7 0.6 0.5 0.44 0.56 0.44 0.5 0.6 0.7 0.58 0.54 0.5 0.38 ],[0.0909091 0.27"
	  "2727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0."
	  "318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\bf{2^{-1}}'"
	  ",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cadd"
	  SID			  32
	  Ports			  [4, 2]
	  Position		  [300, 71, 350, 134]
	  BackgroundColor	  "[0.500000, 1.000000, 0.500000]"
	  AttributesFormatString  "5_4 + 10_6 ==> 11_6\nMode=Addition\nLatency=2"
	  AncestorBlock		  "casper_library_misc/caddsub_dsp48e"
	  LibraryVersion	  "1.10"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "caddsub_dsp48e"
	  MaskDescription	  "Adds or subtracts two complex numbers using a DSP48E.\n\nThe two inputs can have different bit w"
	  "idths and binary points, but their sum cannot exceed 24 bits."
	  MaskPromptString	  "Operation:|Bit width 'a':|Binary point 'a':|Bit width 'b':|Binary point 'b':|Full precision|Bit"
	  " width out:|Binary point out:|Quantization:|Overflow:|Cast Latency:"
	  MaskStyleString	  "popup(Addition|Subtraction),edit,edit,edit,edit,checkbox,edit,edit,popup(Truncate|Round  (unbias"
	  "ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Flag as error),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||thisVariable = 'full_precision';\naffectedVars = { ...\n    'n_bits_c', ...\n    'bin_pt"
	  "_c', ...\n    'quantization', ...\n    'overflow', ...\n    'cast_latency', ...\n};\n\nthisBlock = gcb();\nthisVarS"
	  "tate = get_param(thisBlock, thisVariable);\nmaskNames = get_param(thisBlock, 'MaskNames');\nmaskEnables = get_param"
	  "(thisBlock, 'MaskEnables');\n\nif strcmp(thisVarState, 'on'),\n    targVarState = 'off';\nelse,\n    targVarState ="
	  " 'on';\nend\n\nfor varName = affectedVars\n    varIndex = find(ismember(maskNames, varName));\n    maskEnables{varI"
	  "ndex} = targVarState;\nend\n\nset_param(thisBlock, 'MaskEnables', maskEnables);|||||"
	  MaskEnableString	  "on,on,on,on,on,on,off,off,off,off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "mode=&1;n_bits_a=@2;bin_pt_a=@3;n_bits_b=@4;bin_pt_b=@5;full_precision=&6;n_bits_c=@7;bin_pt_c=@8"
	  ";quantization=&9;overflow=&10;cast_latency=@11;"
	  MaskInitialization	  "caddsub_dsp48e_init(gcb, ...\n    'mode', mode, ...\n    'n_bits_a', n_bits_a, ...\n    'bin_"
	  "pt_a', bin_pt_a, ...\n    'n_bits_b', n_bits_b, ...\n    'bin_pt_b', bin_pt_b, ...\n    'full_precision', full_prec"
	  "ision, ...\n    'n_bits_c', n_bits_c, ...\n    'bin_pt_c', bin_pt_c, ...\n    'quantization', quantization, ...\n  "
	  "  'overflow', overflow, ...\n    'cast_latency', cast_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Addition|5|4|10|6|on|19|17|Truncate|Wrap|0"
	  MaskTabNameString	  "Basic,Basic,Basic,Basic,Basic,Output Type,Output Type,Output Type,Output Type,Output Type,Outp"
	  "ut Type"
	  System {
	    Name		    "cadd"
	    Location		    [294, 53, 1314, 232]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    57
	    SIDPrevWatermark	    57
	    Block {
	      BlockType		      Inport
	      Name		      "a_re"
	      SID		      1
	      Position		      [15, 13, 45, 27]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_im"
	      SID		      2
	      Position		      [15, 53, 45, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_re"
	      SID		      3
	      Position		      [15, 93, 45, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_im"
	      SID		      4
	      Position		      [15, 133, 45, 147]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP48E"
	      SID		      13
	      Ports		      [7, 1]
	      Position		      [570, 14, 670, 126]
	      SourceBlock	      "xbsIndex_r4/DSP48E"
	      SourceType	      "Xilinx DSP48E Block"
	      use_a		      "Direct from A Port"
	      use_b		      "Direct from B Port"
	      pattern_from_creg	      "off"
	      pattern		      "'000000000000'"
	      mask_from_creg	      "off"
	      pattern_mask	      "'3FFFFFFFFFFF'"
	      reset_preg	      "off"
	      sel_rounding_mask	      "Select mask"
	      use_op		      "off"
	      use_creg		      "on"
	      rst_all		      "off"
	      en_all		      "off"
	      use_pcin		      "off"
	      use_carrycascin	      "off"
	      use_multsignin	      "off"
	      use_carryout	      "off"
	      use_patterndetect	      "off"
	      use_patternbdetect      "off"
	      use_overflow	      "off"
	      use_underflow	      "off"
	      use_acout		      "off"
	      use_bcout		      "off"
	      use_pcout		      "off"
	      use_multsignout	      "off"
	      use_carrycascout	      "off"
	      pipeline_a	      "1"
	      pipeline_b	      "1"
	      pipeline_acout	      "1"
	      pipeline_bcout	      "1"
	      pipeline_c	      "on"
	      pipeline_p	      "on"
	      pipeline_mult	      "on"
	      pipeline_opmode	      "on"
	      pipeline_alumode	      "on"
	      pipeline_carryin	      "on"
	      pipeline_carryinsel     "on"
	      rst_a		      "off"
	      rst_b		      "off"
	      rst_c		      "off"
	      rst_mult		      "off"
	      rst_p		      "off"
	      rst_carry_in	      "off"
	      rst_alumode	      "off"
	      rst_ctrl		      "off"
	      en_a1		      "off"
	      en_a2		      "off"
	      en_b1		      "off"
	      en_b2		      "off"
	      en_c		      "off"
	      en_mult		      "off"
	      en_p		      "off"
	      en_carry_in	      "off"
	      en_alumode	      "off"
	      en_multcarryin	      "off"
	      en_ctrl		      "off"
	      use_synth_model	      "off"
	      addsub_mode	      "TWO24"
	      xl_useadderonly	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "224,37,658,967"
	      block_type	      "dsp48e"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "100,112,7,1,white,blue,0,51584ea8,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.24 0.07 0.3 0.07 0.24 0.5 0.57 0.64 0.92 0.7 0.49 0.33 0.56 0.33 0.49 0.7 0.92 0.64 0.57 0.5 0.24"
	      " ],[0.151786 0.303571 0.508929 0.714286 0.866071 0.866071 0.803571 0.866071 0.866071 0.669643 0.857143 0.714286"
	      " 0.508929 0.303571 0.160714 0.348214 0.151786 0.151786 0.214286 0.151786 0.151786 ],[0.98 0.96 0.92]);\nplot([0"
	      " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label"
	      "('input',3,'c');\ncolor('black');port_label('input',4,'opmode');\ncolor('black');port_label('input',5,'alumode'"
	      ");\ncolor('black');port_label('input',6,'carryin');\ncolor('black');port_label('input',7,'carryinsel');\ncolor("
	      "'black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret_A"
	      SID		      22
	      Ports		      [1, 1]
	      Position		      [470, 17, 520, 33]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret_B"
	      SID		      23
	      Ports		      [1, 1]
	      Position		      [470, 32, 520, 48]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret_C"
	      SID		      33
	      Ports		      [1, 1]
	      Position		      [470, 47, 520, 63]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice_A"
	      SID		      19
	      Ports		      [1, 1]
	      Position		      [370, 17, 420, 33]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "30"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice_B"
	      SID		      20
	      Ports		      [1, 1]
	      Position		      [370, 32, 420, 48]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "18"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "alumode"
	      SID		      18
	      Ports		      [0, 1]
	      Position		      [470, 77, 520, 93]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "4"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "carryin"
	      SID		      24
	      Ports		      [0, 1]
	      Position		      [470, 92, 520, 108]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "carryinsel"
	      SID		      28
	      Ports		      [0, 1]
	      Position		      [470, 107, 520, 123]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "3"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_c_im"
	      SID		      57
	      Ports		      [1, 1]
	      Position		      [870, 102, 920, 118]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "11"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_c_re"
	      SID		      56
	      Ports		      [1, 1]
	      Position		      [870, 62, 920, 78]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "11"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat_a"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [270, 37, 320, 68]
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMM"
	      "ENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat_b"
	      SID		      16
	      Ports		      [2, 1]
	      Position		      [270, 92, 320, 123]
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMM"
	      "ENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "opmode"
	      SID		      34
	      Ports		      [0, 1]
	      Position		      [470, 62, 520, 78]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "51"
	      n_bits		      "7"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,550,547"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,b654bd3a,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'51');\nfprintf('','COMMENT: end "
	      "icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "realign_a_im"
	      SID		      39
	      Ports		      [1, 1]
	      Position		      [95, 52, 145, 68]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "realign_a_re"
	      SID		      38
	      Ports		      [1, 1]
	      Position		      [95, 12, 145, 28]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "realign_b_im"
	      SID		      41
	      Ports		      [1, 1]
	      Position		      [95, 132, 145, 148]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "realign_b_re"
	      SID		      40
	      Ports		      [1, 1]
	      Position		      [95, 92, 145, 108]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_a_im"
	      SID		      53
	      Ports		      [1, 1]
	      Position		      [170, 52, 220, 68]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_a_re"
	      SID		      52
	      Ports		      [1, 1]
	      Position		      [170, 12, 220, 28]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_b_im"
	      SID		      55
	      Ports		      [1, 1]
	      Position		      [170, 132, 220, 148]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_b_re"
	      SID		      54
	      Ports		      [1, 1]
	      Position		      [170, 92, 220, 108]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_c_im"
	      SID		      50
	      Ports		      [1, 1]
	      Position		      [795, 102, 845, 118]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "18"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_c_re"
	      SID		      51
	      Ports		      [1, 1]
	      Position		      [795, 62, 845, 78]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "18"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_c_im"
	      SID		      26
	      Ports		      [1, 1]
	      Position		      [720, 102, 770, 118]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "24"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_c_re"
	      SID		      25
	      Ports		      [1, 1]
	      Position		      [720, 62, 770, 78]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "24"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "24"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_re"
	      SID		      29
	      Position		      [970, 63, 1000, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_im"
	      SID		      30
	      Position		      [970, 103, 1000, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "realign_b_im"
	      SrcPort		      1
	      DstBlock		      "reinterp_b_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "realign_b_re"
	      SrcPort		      1
	      DstBlock		      "reinterp_b_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "realign_a_im"
	      SrcPort		      1
	      DstBlock		      "reinterp_a_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "realign_a_re"
	      SrcPort		      1
	      DstBlock		      "reinterp_a_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_re"
	      SrcPort		      1
	      DstBlock		      "realign_a_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_re"
	      SrcPort		      1
	      DstBlock		      "realign_b_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret_A"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret_B"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "alumode"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "carryin"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "carryinsel"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "a_im"
	      SrcPort		      1
	      DstBlock		      "realign_a_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_im"
	      SrcPort		      1
	      DstBlock		      "realign_b_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat_a"
	      SrcPort		      1
	      DstBlock		      "Reinterpret_C"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice_B"
	      SrcPort		      1
	      DstBlock		      "Reinterpret_B"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice_A"
	      SrcPort		      1
	      DstBlock		      "Reinterpret_A"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DSP48E"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"slice_c_re"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"slice_c_im"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "slice_c_re"
	      SrcPort		      1
	      DstBlock		      "reinterp_c_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_c_im"
	      SrcPort		      1
	      DstBlock		      "reinterp_c_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp_c_re"
	      SrcPort		      1
	      DstBlock		      "cast_c_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp_c_im"
	      SrcPort		      1
	      DstBlock		      "cast_c_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret_C"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "concat_b"
	      SrcPort		      1
	      Points		      [20, 0; 0, -70]
	      Branch {
		Points			[0, -15]
		DstBlock		"Slice_A"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice_B"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "reinterp_a_im"
	      SrcPort		      1
	      DstBlock		      "concat_a"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reinterp_b_re"
	      SrcPort		      1
	      DstBlock		      "concat_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp_b_im"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "concat_b"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reinterp_a_re"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "concat_a"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast_c_re"
	      SrcPort		      1
	      DstBlock		      "c_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast_c_im"
	      SrcPort		      1
	      DstBlock		      "c_im"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "convert_of0"
	  SID			  38
	  Ports			  [1, 2]
	  Position		  [630, 70, 680, 105]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "[12,7]->[5,4]"
	  AncestorBlock		  "casper_library_misc/convert_of"
	  LibraryVersion	  "*1.10"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "convert_of"
	  MaskDescription	  "Converts from one 2's complement bit-width \nand/or binary point position to another. \nIncludes"
	  " underflow/overflow indicator."
	  MaskPromptString	  "Bit Width In|Binary Point In|Bit Width Out|Binary Point Out|Latency|Overflow Behaviour|Quantiza"
	  "tion Behaviour"
	  MaskStyleString	  "edit,edit,edit,edit,edit,popup(Wrap|Saturate|Error),popup(Truncate|Round  (unbiased: +/- Inf)|Ro"
	  "und  (unbiased: even values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVariables		  "bit_width_i=@1;binary_point_i=@2;bit_width_o=@3;binary_point_o=@4;latency=@5;overflow=&6;quantiza"
	  "tion=&7;"
	  MaskInitialization	  "convert_of_init(gcb, ...\n    'bit_width_i', bit_width_i, ...\n    'binary_point_i', binary_p"
	  "oint_i, ...\n    'bit_width_o', bit_width_o, ...\n    'binary_point_o', binary_point_o, ...\n    'latency', latency"
	  ", ...\n    'overflow', overflow, ...\n    'quantization', quantization);\n    "
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "12|7|5|4|1|Saturate|Round  (unbiased: even values)"
	  System {
	    Name		    "convert_of0"
	    Location		    [589, 253, 1104, 647]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    85
	    SIDPrevWatermark	    79
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      69
	      Position		      [50, 108, 80, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_0s"
	      SID		      69
	      Ports		      [5, 1]
	      Position		      [275, 185, 320, 285]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NAND"
	      inputs		      "5"
	      en		      off
	      latency		      "latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,100,5,1,white,blue,0,6bd86bf7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.46666"
	      "7 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.32 0.39 0.5 0."
	      "61 0.68 0.68 0.65 0.68 0.68 0.58 0.68 0.61 0.5 0.39 0.32 0.42 0.32 0.32 0.35 0.32 0.32 ],[0.98 0.96 0.92]);\npl"
	      "ot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');disp('\\newlinenand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_1s"
	      SID		      70
	      Ports		      [5, 1]
	      Position		      [275, 305, 320, 405]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NAND"
	      inputs		      "5"
	      en		      off
	      latency		      "latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,100,5,1,white,blue,0,6bd86bf7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.46666"
	      "7 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.32 0.39 0.5 0."
	      "61 0.68 0.68 0.65 0.68 0.68 0.58 0.68 0.61 0.5 0.39 0.32 0.42 0.32 0.32 0.35 0.32 0.32 ],[0.98 0.96 0.92]);\npl"
	      "ot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');disp('\\newlinenand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and"
	      SID		      71
	      Ports		      [2, 1]
	      Position		      [350, 185, 390, 220]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,35,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.275 0.125 0.325 0.125 0.275 0.5 0.575 0.65 0.9 0.7 0.525 0.4 0.6 0.4 0.525 0.7 0.9 0.65 0.575 0.5"
	      " 0.275 ],[0.114286 0.285714 0.514286 0.742857 0.914286 0.914286 0.828571 0.914286 0.914286 0.685714 0.885714 0."
	      "742857 0.514286 0.285714 0.142857 0.342857 0.114286 0.114286 0.2 0.114286 0.114286 ],[0.98 0.96 0.92]);\nplot(["
	      "0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert"
	      SID		      72
	      Ports		      [1, 1]
	      Position		      [275, 100, 320, 130]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width_o"
	      bin_pt		      "binary_point_o"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Saturate"
	      latency		      "latency"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,538,377"
	      block_type	      "convert"
	      block_version	      "10.1.1"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.622222 0.488889 0.377"
	      "778 0.511111 0.377778 0.488889 0.622222 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.1 0.266667 0.5 0.733333 0."
	      "9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0."
	      "92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
	      "icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert1"
	      SID		      73
	      Ports		      [1, 1]
	      Position		      [200, 184, 235, 206]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert2"
	      SID		      74
	      Ports		      [1, 1]
	      Position		      [200, 234, 235, 256]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert3"
	      SID		      81
	      Ports		      [1, 1]
	      Position		      [200, 284, 235, 306]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert4"
	      SID		      83
	      Ports		      [1, 1]
	      Position		      [200, 334, 235, 356]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert5"
	      SID		      85
	      Ports		      [1, 1]
	      Position		      [200, 384, 235, 406]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      SID		      75
	      Ports		      [1, 1]
	      Position		      [140, 184, 175, 206]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.1"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice2"
	      SID		      76
	      Ports		      [1, 1]
	      Position		      [140, 234, 175, 256]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.1"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice3"
	      SID		      80
	      Ports		      [1, 1]
	      Position		      [140, 284, 175, 306]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice4"
	      SID		      82
	      Ports		      [1, 1]
	      Position		      [140, 334, 175, 356]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice5"
	      SID		      84
	      Ports		      [1, 1]
	      Position		      [140, 384, 175, 406]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-4"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      78
	      Position		      [415, 108, 445, 122]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      79
	      Position		      [415, 188, 445, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"convert"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "convert"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			1
	      }
	      Branch {
		DstBlock		"invert1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert1"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			2
	      }
	      Branch {
		DstBlock		"invert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert2"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slice3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			3
	      }
	      Branch {
		DstBlock		"invert3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert3"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slice4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			4
	      }
	      Branch {
		DstBlock		"invert4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert4"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slice5"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			5
	      }
	      Branch {
		DstBlock		"invert5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert5"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "all_0s"
	      SrcPort		      1
	      DstBlock		      "and"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "all_1s"
	      SrcPort		      1
	      DstBlock		      "and"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "and"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "convert_of1"
	  SID			  20
	  Ports			  [1, 2]
	  Position		  [630, 155, 680, 190]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "[12,7]->[5,4]"
	  AncestorBlock		  "casper_library_misc/convert_of"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "convert_of"
	  MaskDescription	  "Converts from one 2's complement bit-width \nand/or binary point position to another. \nIncludes"
	  " underflow/overflow indicator."
	  MaskPromptString	  "Bit Width In|Binary Point In|Bit Width Out|Binary Point Out|Latency|Overflow Behaviour|Quantiza"
	  "tion Behaviour"
	  MaskStyleString	  "edit,edit,edit,edit,edit,popup(Wrap|Saturate|Error),popup(Truncate|Round  (unbiased: +/- Inf)|Ro"
	  "und  (unbiased: even values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVariables		  "bit_width_i=@1;binary_point_i=@2;bit_width_o=@3;binary_point_o=@4;latency=@5;overflow=&6;quantiza"
	  "tion=&7;"
	  MaskInitialization	  "convert_of_init(gcb, ...\n    'bit_width_i', bit_width_i, ...\n    'binary_point_i', binary_p"
	  "oint_i, ...\n    'bit_width_o', bit_width_o, ...\n    'binary_point_o', binary_point_o, ...\n    'latency', latency"
	  ", ...\n    'overflow', overflow, ...\n    'quantization', quantization);\n    "
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "12|7|5|4|1|Saturate|Round  (unbiased: even values)"
	  System {
	    Name		    "convert_of1"
	    Location		    [589, 253, 1104, 647]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    17
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      1
	      Position		      [50, 108, 80, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_0s"
	      SID		      2
	      Ports		      [5, 1]
	      Position		      [275, 185, 320, 285]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NAND"
	      inputs		      "5"
	      en		      "off"
	      latency		      "latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,100,5,1,white,blue,0,6bd86bf7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.46666"
	      "7 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.32 0.39 0.5 0."
	      "61 0.68 0.68 0.65 0.68 0.68 0.58 0.68 0.61 0.5 0.39 0.32 0.42 0.32 0.32 0.35 0.32 0.32 ],[0.98 0.96 0.92]);\npl"
	      "ot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');disp('\\newlinenand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_1s"
	      SID		      3
	      Ports		      [5, 1]
	      Position		      [275, 305, 320, 405]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NAND"
	      inputs		      "5"
	      en		      "off"
	      latency		      "latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,100,5,1,white,blue,0,6bd86bf7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.46666"
	      "7 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.32 0.39 0.5 0."
	      "61 0.68 0.68 0.65 0.68 0.68 0.58 0.68 0.61 0.5 0.39 0.32 0.42 0.32 0.32 0.35 0.32 0.32 ],[0.98 0.96 0.92]);\npl"
	      "ot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');disp('\\newlinenand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and"
	      SID		      4
	      Ports		      [2, 1]
	      Position		      [350, 185, 390, 220]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,35,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.275 0.125 0.325 0.125 0.275 0.5 0.575 0.65 0.9 0.7 0.525 0.4 0.6 0.4 0.525 0.7 0.9 0.65 0.575 0.5"
	      " 0.275 ],[0.114286 0.285714 0.514286 0.742857 0.914286 0.914286 0.828571 0.914286 0.914286 0.685714 0.885714 0."
	      "742857 0.514286 0.285714 0.142857 0.342857 0.114286 0.114286 0.2 0.114286 0.114286 ],[0.98 0.96 0.92]);\nplot(["
	      "0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert"
	      SID		      5
	      Ports		      [1, 1]
	      Position		      [275, 100, 320, 130]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width_o"
	      bin_pt		      "binary_point_o"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Saturate"
	      latency		      "latency"
	      dbl_ovrd		      "off"
	      pipeline		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,538,377"
	      block_type	      "convert"
	      block_version	      "10.1.1"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.622222 0.488889 0.377"
	      "778 0.511111 0.377778 0.488889 0.622222 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.1 0.266667 0.5 0.733333 0."
	      "9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0."
	      "92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
	      "icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [200, 184, 235, 206]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [200, 234, 235, 256]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert3"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [200, 284, 235, 306]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert4"
	      SID		      9
	      Ports		      [1, 1]
	      Position		      [200, 334, 235, 356]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert5"
	      SID		      10
	      Ports		      [1, 1]
	      Position		      [200, 384, 235, 406]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      SID		      11
	      Ports		      [1, 1]
	      Position		      [140, 184, 175, 206]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice2"
	      SID		      12
	      Ports		      [1, 1]
	      Position		      [140, 234, 175, 256]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice3"
	      SID		      13
	      Ports		      [1, 1]
	      Position		      [140, 284, 175, 306]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice4"
	      SID		      14
	      Ports		      [1, 1]
	      Position		      [140, 334, 175, 356]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice5"
	      SID		      15
	      Ports		      [1, 1]
	      Position		      [140, 384, 175, 406]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-4"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      16
	      Position		      [415, 108, 445, 122]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      17
	      Position		      [415, 188, 445, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"convert"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "convert"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			1
	      }
	      Branch {
		DstBlock		"invert1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert1"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			2
	      }
	      Branch {
		DstBlock		"invert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert2"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slice3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			3
	      }
	      Branch {
		DstBlock		"invert3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert3"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slice4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			4
	      }
	      Branch {
		DstBlock		"invert4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert4"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slice5"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			5
	      }
	      Branch {
		DstBlock		"invert5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert5"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "all_0s"
	      SrcPort		      1
	      DstBlock		      "and"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "all_1s"
	      SrcPort		      1
	      DstBlock		      "and"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "and"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "convert_of2"
	  SID			  21
	  Ports			  [1, 2]
	  Position		  [630, 240, 680, 275]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "[12,7]->[5,4]"
	  AncestorBlock		  "casper_library_ffts/butterfly_direct/convert_of1"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "convert_of"
	  MaskDescription	  "Converts from one 2's complement bit-width \nand/or binary point position to another. \nIncludes"
	  " underflow/overflow indicator."
	  MaskPromptString	  "Bit Width In|Binary Point In|Bit Width Out|Binary Point Out|Latency|Overflow Behaviour|Quantiza"
	  "tion Behaviour"
	  MaskStyleString	  "edit,edit,edit,edit,edit,popup(Wrap|Saturate|Error),popup(Truncate|Round  (unbiased: +/- Inf)|Ro"
	  "und  (unbiased: even values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVariables		  "bit_width_i=@1;binary_point_i=@2;bit_width_o=@3;binary_point_o=@4;latency=@5;overflow=&6;quantiza"
	  "tion=&7;"
	  MaskInitialization	  "convert_of_init(gcb, ...\n    'bit_width_i', bit_width_i, ...\n    'binary_point_i', binary_p"
	  "oint_i, ...\n    'bit_width_o', bit_width_o, ...\n    'binary_point_o', binary_point_o, ...\n    'latency', latency"
	  ", ...\n    'overflow', overflow, ...\n    'quantization', quantization);\n    "
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "12|7|5|4|1|Saturate|Round  (unbiased: even values)"
	  System {
	    Name		    "convert_of2"
	    Location		    [589, 253, 1104, 647]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    17
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      1
	      Position		      [50, 108, 80, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_0s"
	      SID		      2
	      Ports		      [5, 1]
	      Position		      [275, 185, 320, 285]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NAND"
	      inputs		      "5"
	      en		      "off"
	      latency		      "latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,100,5,1,white,blue,0,6bd86bf7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.46666"
	      "7 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.32 0.39 0.5 0."
	      "61 0.68 0.68 0.65 0.68 0.68 0.58 0.68 0.61 0.5 0.39 0.32 0.42 0.32 0.32 0.35 0.32 0.32 ],[0.98 0.96 0.92]);\npl"
	      "ot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');disp('\\newlinenand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_1s"
	      SID		      3
	      Ports		      [5, 1]
	      Position		      [275, 305, 320, 405]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NAND"
	      inputs		      "5"
	      en		      "off"
	      latency		      "latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,100,5,1,white,blue,0,6bd86bf7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.46666"
	      "7 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.32 0.39 0.5 0."
	      "61 0.68 0.68 0.65 0.68 0.68 0.58 0.68 0.61 0.5 0.39 0.32 0.42 0.32 0.32 0.35 0.32 0.32 ],[0.98 0.96 0.92]);\npl"
	      "ot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');disp('\\newlinenand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and"
	      SID		      4
	      Ports		      [2, 1]
	      Position		      [350, 185, 390, 220]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,35,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.275 0.125 0.325 0.125 0.275 0.5 0.575 0.65 0.9 0.7 0.525 0.4 0.6 0.4 0.525 0.7 0.9 0.65 0.575 0.5"
	      " 0.275 ],[0.114286 0.285714 0.514286 0.742857 0.914286 0.914286 0.828571 0.914286 0.914286 0.685714 0.885714 0."
	      "742857 0.514286 0.285714 0.142857 0.342857 0.114286 0.114286 0.2 0.114286 0.114286 ],[0.98 0.96 0.92]);\nplot(["
	      "0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert"
	      SID		      5
	      Ports		      [1, 1]
	      Position		      [275, 100, 320, 130]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width_o"
	      bin_pt		      "binary_point_o"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Saturate"
	      latency		      "latency"
	      dbl_ovrd		      "off"
	      pipeline		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,538,377"
	      block_type	      "convert"
	      block_version	      "10.1.1"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.622222 0.488889 0.377"
	      "778 0.511111 0.377778 0.488889 0.622222 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.1 0.266667 0.5 0.733333 0."
	      "9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0."
	      "92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
	      "icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [200, 184, 235, 206]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [200, 234, 235, 256]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert3"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [200, 284, 235, 306]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert4"
	      SID		      9
	      Ports		      [1, 1]
	      Position		      [200, 334, 235, 356]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert5"
	      SID		      10
	      Ports		      [1, 1]
	      Position		      [200, 384, 235, 406]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      SID		      11
	      Ports		      [1, 1]
	      Position		      [140, 184, 175, 206]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice2"
	      SID		      12
	      Ports		      [1, 1]
	      Position		      [140, 234, 175, 256]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice3"
	      SID		      13
	      Ports		      [1, 1]
	      Position		      [140, 284, 175, 306]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice4"
	      SID		      14
	      Ports		      [1, 1]
	      Position		      [140, 334, 175, 356]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice5"
	      SID		      15
	      Ports		      [1, 1]
	      Position		      [140, 384, 175, 406]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-4"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      16
	      Position		      [415, 108, 445, 122]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      17
	      Position		      [415, 188, 445, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"convert"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "convert"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			1
	      }
	      Branch {
		DstBlock		"invert1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert1"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			2
	      }
	      Branch {
		DstBlock		"invert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert2"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slice3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			3
	      }
	      Branch {
		DstBlock		"invert3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert3"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slice4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			4
	      }
	      Branch {
		DstBlock		"invert4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert4"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slice5"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			5
	      }
	      Branch {
		DstBlock		"invert5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert5"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "all_0s"
	      SrcPort		      1
	      DstBlock		      "and"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "all_1s"
	      SrcPort		      1
	      DstBlock		      "and"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "and"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "convert_of3"
	  SID			  22
	  Ports			  [1, 2]
	  Position		  [630, 325, 680, 360]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "[12,7]->[5,4]"
	  AncestorBlock		  "casper_library_ffts/butterfly_direct/convert_of1"
	  UserDataPersistent	  on
	  UserData		  "DataTag6"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "convert_of"
	  MaskDescription	  "Converts from one 2's complement bit-width \nand/or binary point position to another. \nIncludes"
	  " underflow/overflow indicator."
	  MaskPromptString	  "Bit Width In|Binary Point In|Bit Width Out|Binary Point Out|Latency|Overflow Behaviour|Quantiza"
	  "tion Behaviour"
	  MaskStyleString	  "edit,edit,edit,edit,edit,popup(Wrap|Saturate|Error),popup(Truncate|Round  (unbiased: +/- Inf)|Ro"
	  "und  (unbiased: even values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVariables		  "bit_width_i=@1;binary_point_i=@2;bit_width_o=@3;binary_point_o=@4;latency=@5;overflow=&6;quantiza"
	  "tion=&7;"
	  MaskInitialization	  "convert_of_init(gcb, ...\n    'bit_width_i', bit_width_i, ...\n    'binary_point_i', binary_p"
	  "oint_i, ...\n    'bit_width_o', bit_width_o, ...\n    'binary_point_o', binary_point_o, ...\n    'latency', latency"
	  ", ...\n    'overflow', overflow, ...\n    'quantization', quantization);\n    "
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "12|7|5|4|1|Saturate|Round  (unbiased: even values)"
	  System {
	    Name		    "convert_of3"
	    Location		    [589, 253, 1104, 647]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    17
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      1
	      Position		      [50, 108, 80, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_0s"
	      SID		      2
	      Ports		      [5, 1]
	      Position		      [275, 185, 320, 285]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NAND"
	      inputs		      "5"
	      en		      "off"
	      latency		      "latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,100,5,1,white,blue,0,6bd86bf7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.46666"
	      "7 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.32 0.39 0.5 0."
	      "61 0.68 0.68 0.65 0.68 0.68 0.58 0.68 0.61 0.5 0.39 0.32 0.42 0.32 0.32 0.35 0.32 0.32 ],[0.98 0.96 0.92]);\npl"
	      "ot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');disp('\\newlinenand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "all_1s"
	      SID		      3
	      Ports		      [5, 1]
	      Position		      [275, 305, 320, 405]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "NAND"
	      inputs		      "5"
	      en		      "off"
	      latency		      "latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,100,5,1,white,blue,0,6bd86bf7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.46666"
	      "7 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.32 0.39 0.5 0."
	      "61 0.68 0.68 0.65 0.68 0.68 0.58 0.68 0.61 0.5 0.39 0.32 0.42 0.32 0.32 0.35 0.32 0.32 ],[0.98 0.96 0.92]);\npl"
	      "ot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	      "');\ncolor('black');disp('\\newlinenand\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "and"
	      SID		      4
	      Ports		      [2, 1]
	      Position		      [350, 185, 390, 220]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,35,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.275 0.125 0.325 0.125 0.275 0.5 0.575 0.65 0.9 0.7 0.525 0.4 0.6 0.4 0.525 0.7 0.9 0.65 0.575 0.5"
	      " 0.275 ],[0.114286 0.285714 0.514286 0.742857 0.914286 0.914286 0.828571 0.914286 0.914286 0.685714 0.885714 0."
	      "742857 0.514286 0.285714 0.142857 0.342857 0.114286 0.114286 0.2 0.114286 0.114286 ],[0.98 0.96 0.92]);\nplot(["
	      "0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert"
	      SID		      5
	      Ports		      [1, 1]
	      Position		      [275, 100, 320, 130]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "bit_width_o"
	      bin_pt		      "binary_point_o"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Saturate"
	      latency		      "latency"
	      dbl_ovrd		      "off"
	      pipeline		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,538,377"
	      block_type	      "convert"
	      block_version	      "10.1.1"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.622222 0.488889 0.377"
	      "778 0.511111 0.377778 0.488889 0.622222 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.1 0.266667 0.5 0.733333 0."
	      "9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0.1 ],[0.98 0.96 0."
	      "92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
	      "icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');disp('\\newlinez^{-1}','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert1"
	      SID		      6
	      Ports		      [1, 1]
	      Position		      [200, 184, 235, 206]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert2"
	      SID		      7
	      Ports		      [1, 1]
	      Position		      [200, 234, 235, 256]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert3"
	      SID		      8
	      Ports		      [1, 1]
	      Position		      [200, 284, 235, 306]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert4"
	      SID		      9
	      Ports		      [1, 1]
	      Position		      [200, 334, 235, 356]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "invert5"
	      SID		      10
	      Ports		      [1, 1]
	      Position		      [200, 384, 235, 406]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','"
	      "COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      SID		      11
	      Ports		      [1, 1]
	      Position		      [140, 184, 175, 206]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice2"
	      SID		      12
	      Ports		      [1, 1]
	      Position		      [140, 234, 175, 256]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice3"
	      SID		      13
	      Ports		      [1, 1]
	      Position		      [140, 284, 175, 306]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice4"
	      SID		      14
	      Ports		      [1, 1]
	      Position		      [140, 334, 175, 356]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice5"
	      SID		      15
	      Ports		      [1, 1]
	      Position		      [140, 384, 175, 406]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-4"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.342857 0.228571 0.371429 0.228571 0.342857 0.514286 0.571429 0.628571 0.8 0.657143 0.514286 0.428"
	      "571 0.6 0.428571 0.514286 0.657143 0.8 0.628571 0.571429 0.514286 0.342857 ],[0.0909091 0.272727 0.5 0.727273 0"
	      ".909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.090909"
	      "1 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','CO"
	      "MMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:"
	      "b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      16
	      Position		      [415, 108, 445, 122]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      17
	      Position		      [415, 188, 445, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"convert"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "convert"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			1
	      }
	      Branch {
		DstBlock		"invert1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert1"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			2
	      }
	      Branch {
		DstBlock		"invert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert2"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slice3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			3
	      }
	      Branch {
		DstBlock		"invert3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert3"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slice4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			4
	      }
	      Branch {
		DstBlock		"invert4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert4"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slice5"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"all_1s"
		DstPort			5
	      }
	      Branch {
		DstBlock		"invert5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "invert5"
	      SrcPort		      1
	      DstBlock		      "all_0s"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "all_0s"
	      SrcPort		      1
	      DstBlock		      "and"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "all_1s"
	      SrcPort		      1
	      DstBlock		      "and"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "and"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "csub"
	  SID			  33
	  Ports			  [4, 2]
	  Position		  [300, 241, 350, 304]
	  BackgroundColor	  "[0.500000, 1.000000, 0.500000]"
	  AttributesFormatString  "5_4 + 10_6 ==> 11_6\nMode=Subtraction\nLatency=2"
	  AncestorBlock		  "casper_library_misc/caddsub_dsp48e"
	  LibraryVersion	  "1.10"
	  UserDataPersistent	  on
	  UserData		  "DataTag7"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "caddsub_dsp48e"
	  MaskDescription	  "Adds or subtracts two complex numbers using a DSP48E.\n\nThe two inputs can have different bit w"
	  "idths and binary points, but their sum cannot exceed 24 bits."
	  MaskPromptString	  "Operation:|Bit width 'a':|Binary point 'a':|Bit width 'b':|Binary point 'b':|Full precision|Bit"
	  " width out:|Binary point out:|Quantization:|Overflow:|Cast Latency:"
	  MaskStyleString	  "popup(Addition|Subtraction),edit,edit,edit,edit,checkbox,edit,edit,popup(Truncate|Round  (unbias"
	  "ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Flag as error),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||thisVariable = 'full_precision';\naffectedVars = { ...\n    'n_bits_c', ...\n    'bin_pt"
	  "_c', ...\n    'quantization', ...\n    'overflow', ...\n    'cast_latency', ...\n};\n\nthisBlock = gcb();\nthisVarS"
	  "tate = get_param(thisBlock, thisVariable);\nmaskNames = get_param(thisBlock, 'MaskNames');\nmaskEnables = get_param"
	  "(thisBlock, 'MaskEnables');\n\nif strcmp(thisVarState, 'on'),\n    targVarState = 'off';\nelse,\n    targVarState ="
	  " 'on';\nend\n\nfor varName = affectedVars\n    varIndex = find(ismember(maskNames, varName));\n    maskEnables{varI"
	  "ndex} = targVarState;\nend\n\nset_param(thisBlock, 'MaskEnables', maskEnables);|||||"
	  MaskEnableString	  "on,on,on,on,on,on,off,off,off,off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "mode=&1;n_bits_a=@2;bin_pt_a=@3;n_bits_b=@4;bin_pt_b=@5;full_precision=&6;n_bits_c=@7;bin_pt_c=@8"
	  ";quantization=&9;overflow=&10;cast_latency=@11;"
	  MaskInitialization	  "caddsub_dsp48e_init(gcb, ...\n    'mode', mode, ...\n    'n_bits_a', n_bits_a, ...\n    'bin_"
	  "pt_a', bin_pt_a, ...\n    'n_bits_b', n_bits_b, ...\n    'bin_pt_b', bin_pt_b, ...\n    'full_precision', full_prec"
	  "ision, ...\n    'n_bits_c', n_bits_c, ...\n    'bin_pt_c', bin_pt_c, ...\n    'quantization', quantization, ...\n  "
	  "  'overflow', overflow, ...\n    'cast_latency', cast_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "Subtraction|5|4|10|6|on|19|17|Truncate|Wrap|0"
	  MaskTabNameString	  "Basic,Basic,Basic,Basic,Basic,Output Type,Output Type,Output Type,Output Type,Output Type,Outp"
	  "ut Type"
	  System {
	    Name		    "csub"
	    Location		    [294, 53, 1314, 232]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    57
	    SIDPrevWatermark	    57
	    Block {
	      BlockType		      Inport
	      Name		      "a_re"
	      SID		      1
	      Position		      [15, 13, 45, 27]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_im"
	      SID		      2
	      Position		      [15, 53, 45, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_re"
	      SID		      3
	      Position		      [15, 93, 45, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_im"
	      SID		      4
	      Position		      [15, 133, 45, 147]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP48E"
	      SID		      13
	      Ports		      [7, 1]
	      Position		      [570, 14, 670, 126]
	      SourceBlock	      "xbsIndex_r4/DSP48E"
	      SourceType	      "Xilinx DSP48E Block"
	      use_a		      "Direct from A Port"
	      use_b		      "Direct from B Port"
	      pattern_from_creg	      "off"
	      pattern		      "'000000000000'"
	      mask_from_creg	      "off"
	      pattern_mask	      "'3FFFFFFFFFFF'"
	      reset_preg	      "off"
	      sel_rounding_mask	      "Select mask"
	      use_op		      "off"
	      use_creg		      "on"
	      rst_all		      "off"
	      en_all		      "off"
	      use_pcin		      "off"
	      use_carrycascin	      "off"
	      use_multsignin	      "off"
	      use_carryout	      "off"
	      use_patterndetect	      "off"
	      use_patternbdetect      "off"
	      use_overflow	      "off"
	      use_underflow	      "off"
	      use_acout		      "off"
	      use_bcout		      "off"
	      use_pcout		      "off"
	      use_multsignout	      "off"
	      use_carrycascout	      "off"
	      pipeline_a	      "1"
	      pipeline_b	      "1"
	      pipeline_acout	      "1"
	      pipeline_bcout	      "1"
	      pipeline_c	      "on"
	      pipeline_p	      "on"
	      pipeline_mult	      "on"
	      pipeline_opmode	      "on"
	      pipeline_alumode	      "on"
	      pipeline_carryin	      "on"
	      pipeline_carryinsel     "on"
	      rst_a		      "off"
	      rst_b		      "off"
	      rst_c		      "off"
	      rst_mult		      "off"
	      rst_p		      "off"
	      rst_carry_in	      "off"
	      rst_alumode	      "off"
	      rst_ctrl		      "off"
	      en_a1		      "off"
	      en_a2		      "off"
	      en_b1		      "off"
	      en_b2		      "off"
	      en_c		      "off"
	      en_mult		      "off"
	      en_p		      "off"
	      en_carry_in	      "off"
	      en_alumode	      "off"
	      en_multcarryin	      "off"
	      en_ctrl		      "off"
	      use_synth_model	      "off"
	      addsub_mode	      "TWO24"
	      xl_useadderonly	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "224,37,658,967"
	      block_type	      "dsp48e"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "100,112,7,1,white,blue,0,51584ea8,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.24 0.07 0.3 0.07 0.24 0.5 0.57 0.64 0.92 0.7 0.49 0.33 0.56 0.33 0.49 0.7 0.92 0.64 0.57 0.5 0.24"
	      " ],[0.151786 0.303571 0.508929 0.714286 0.866071 0.866071 0.803571 0.866071 0.866071 0.669643 0.857143 0.714286"
	      " 0.508929 0.303571 0.160714 0.348214 0.151786 0.151786 0.214286 0.151786 0.151786 ],[0.98 0.96 0.92]);\nplot([0"
	      " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label"
	      "('input',3,'c');\ncolor('black');port_label('input',4,'opmode');\ncolor('black');port_label('input',5,'alumode'"
	      ");\ncolor('black');port_label('input',6,'carryin');\ncolor('black');port_label('input',7,'carryinsel');\ncolor("
	      "'black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret_A"
	      SID		      22
	      Ports		      [1, 1]
	      Position		      [470, 17, 520, 33]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret_B"
	      SID		      23
	      Ports		      [1, 1]
	      Position		      [470, 32, 520, 48]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret_C"
	      SID		      33
	      Ports		      [1, 1]
	      Position		      [470, 47, 520, 63]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice_A"
	      SID		      19
	      Ports		      [1, 1]
	      Position		      [370, 17, 420, 33]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "30"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice_B"
	      SID		      20
	      Ports		      [1, 1]
	      Position		      [370, 32, 420, 48]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "18"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "alumode"
	      SID		      18
	      Ports		      [0, 1]
	      Position		      [470, 77, 520, 93]
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "3"
	      n_bits		      "4"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,279a71c8,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'3');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "carryin"
	      SID		      24
	      Ports		      [0, 1]
	      Position		      [470, 92, 520, 108]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "carryinsel"
	      SID		      28
	      Ports		      [0, 1]
	      Position		      [470, 107, 520, 123]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "3"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_c_im"
	      SID		      57
	      Ports		      [1, 1]
	      Position		      [870, 102, 920, 118]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "11"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_c_re"
	      SID		      56
	      Ports		      [1, 1]
	      Position		      [870, 62, 920, 78]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "11"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat_a"
	      SID		      15
	      Ports		      [2, 1]
	      Position		      [270, 37, 320, 68]
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMM"
	      "ENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat_b"
	      SID		      16
	      Ports		      [2, 1]
	      Position		      [270, 92, 320, 123]
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,31,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0"
	      ".34 ],[0.0967742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.70"
	      "9677 0.483871 0.258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMM"
	      "ENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "opmode"
	      SID		      34
	      Ports		      [0, 1]
	      Position		      [470, 62, 520, 78]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "51"
	      n_bits		      "7"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,550,547"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,0,1,white,blue,0,b654bd3a,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'51');\nfprintf('','COMMENT: end "
	      "icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "realign_a_im"
	      SID		      39
	      Ports		      [1, 1]
	      Position		      [95, 52, 145, 68]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "realign_a_re"
	      SID		      38
	      Ports		      [1, 1]
	      Position		      [95, 12, 145, 28]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "realign_b_im"
	      SID		      41
	      Ports		      [1, 1]
	      Position		      [95, 132, 145, 148]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "realign_b_re"
	      SID		      40
	      Ports		      [1, 1]
	      Position		      [95, 92, 145, 108]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "24"
	      bin_pt		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,27,633,525"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_a_im"
	      SID		      53
	      Ports		      [1, 1]
	      Position		      [170, 52, 220, 68]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_a_re"
	      SID		      52
	      Ports		      [1, 1]
	      Position		      [170, 12, 220, 28]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_b_im"
	      SID		      55
	      Ports		      [1, 1]
	      Position		      [170, 132, 220, 148]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_b_re"
	      SID		      54
	      Ports		      [1, 1]
	      Position		      [170, 92, 220, 108]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_c_im"
	      SID		      50
	      Ports		      [1, 1]
	      Position		      [795, 102, 845, 118]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "18"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reinterp_c_re"
	      SID		      51
	      Ports		      [1, 1]
	      Position		      [795, 62, 845, 78]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "18"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon tex"
	      "t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_c_im"
	      SID		      26
	      Ports		      [1, 1]
	      Position		      [720, 102, 770, 118]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "24"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_c_re"
	      SID		      25
	      Ports		      [1, 1]
	      Position		      [720, 62, 770, 78]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "24"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "24"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "50,16,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.4"
	      "2 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875"
	      " 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_re"
	      SID		      29
	      Position		      [970, 63, 1000, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_im"
	      SID		      30
	      Position		      [970, 103, 1000, 117]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "realign_b_im"
	      SrcPort		      1
	      DstBlock		      "reinterp_b_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "realign_b_re"
	      SrcPort		      1
	      DstBlock		      "reinterp_b_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "realign_a_im"
	      SrcPort		      1
	      DstBlock		      "reinterp_a_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "realign_a_re"
	      SrcPort		      1
	      DstBlock		      "reinterp_a_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_re"
	      SrcPort		      1
	      DstBlock		      "realign_a_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_re"
	      SrcPort		      1
	      DstBlock		      "realign_b_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret_A"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret_B"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "opmode"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "alumode"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "carryin"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "carryinsel"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "a_im"
	      SrcPort		      1
	      DstBlock		      "realign_a_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b_im"
	      SrcPort		      1
	      DstBlock		      "realign_b_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat_a"
	      SrcPort		      1
	      DstBlock		      "Reinterpret_C"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice_B"
	      SrcPort		      1
	      DstBlock		      "Reinterpret_B"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice_A"
	      SrcPort		      1
	      DstBlock		      "Reinterpret_A"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DSP48E"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"slice_c_re"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"slice_c_im"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "slice_c_re"
	      SrcPort		      1
	      DstBlock		      "reinterp_c_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_c_im"
	      SrcPort		      1
	      DstBlock		      "reinterp_c_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp_c_re"
	      SrcPort		      1
	      DstBlock		      "cast_c_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp_c_im"
	      SrcPort		      1
	      DstBlock		      "cast_c_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret_C"
	      SrcPort		      1
	      DstBlock		      "DSP48E"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "concat_b"
	      SrcPort		      1
	      Points		      [20, 0; 0, -70]
	      Branch {
		Points			[0, -15]
		DstBlock		"Slice_A"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice_B"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "reinterp_a_im"
	      SrcPort		      1
	      DstBlock		      "concat_a"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reinterp_b_re"
	      SrcPort		      1
	      DstBlock		      "concat_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reinterp_b_im"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "concat_b"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reinterp_a_re"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "concat_a"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast_c_re"
	      SrcPort		      1
	      DstBlock		      "c_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast_c_im"
	      SrcPort		      1
	      DstBlock		      "c_im"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c01"
	  SID			  39
	  Ports			  [2, 1]
	  Position		  [800, 69, 840, 111]
	  LibraryVersion	  "1.10"
	  UserDataPersistent	  on
	  UserData		  "DataTag8"
	  SourceBlock		  "casper_library_misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c23"
	  SID			  40
	  Ports			  [2, 1]
	  Position		  [800, 239, 840, 281]
	  LibraryVersion	  "1.10"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  SourceBlock		  "casper_library_misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "shift_delay"
	  SID			  35
	  Ports			  [1, 1]
	  Position		  [400, 13, 450, 47]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,34,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.32 0.2 0.36 0.2 0.32 0.5 0.54 0.58 0.78 0.62 0.48 0.38 0.54 0.38 0.48 0.62 0.78 0.58 0.54 0.5 0.32 ],[0.11764"
	  "7 0.294118 0.529412 0.764706 0.941176 0.941176 0.882353 0.941176 0.941176 0.705882 0.911765 0.764706 0.529412 0.294"
	  "118 0.147059 0.352941 0.117647 0.117647 0.176471 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1"
	  " 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^"
	  "{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  SID			  34
	  Ports			  [1, 1]
	  Position		  [300, 403, 350, 437]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "4"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,34,1,1,white,blue,0,d390c2d8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.32 0.2 0.36 0.2 0.32 0.5 0.54 0.58 0.78 0.62 0.48 0.38 0.54 0.38 0.48 0.62 0.78 0.58 0.54 0.5 0.32 ],[0.11764"
	  "7 0.294118 0.529412 0.764706 0.941176 0.941176 0.882353 0.941176 0.941176 0.705882 0.911765 0.764706 0.529412 0.294"
	  "118 0.147059 0.352941 0.117647 0.117647 0.176471 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1"
	  " 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^"
	  "{-4}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "twiddle_general_3mult"
	  SID			  31
	  Ports			  [3, 5]
	  Position		  [110, 141, 200, 229]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "data=(5,4)\ncoeffs=(4,2)\nVirtex2Pro\n(Round  (unbiased: Even Values),Saturate)"
	  AncestorBlock		  "casper_library_ffts_twiddle/twiddle_general_3mult"
	  LibraryVersion	  "*1.5"
	  UserDataPersistent	  on
	  UserData		  "DataTag10"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskType		  "twiddle_general_3mult"
	  MaskDescription	  "Used in biplex pipelined FFT. Takes advantage that\n(a+bi)(c+di)=(c(a+b)-b(c+d))+i(b(c+d)+a(c-d)"
	  ") to\nsave on multipliers at expense of adders."
	  MaskPromptString	  "Coefficients:|Coefficient Step Period (2^?)|Store coefficients in BRAM|Coefficient Bit Width|In"
	  "put Bit Width|Add Latency|Mult Latency|BRAM Latency|Convert latency|Architecture|Use behavioral HDL for multliplier"
	  "s|Use embedded multipliers|Quantization Behavior|Overflow Behavior"
	  MaskStyleString	  "edit,edit,checkbox,edit,edit,edit,edit,edit,edit,popup(Virtex2Pro|Virtex5),checkbox,checkbox,pop"
	  "up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error)"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||use_hdl = get_param(gcb,'use_hdl');\nvisibs = get_param(gcb, 'MaskVisibilities');\n"
	  "if( strcmp(use_hdl,'on')),\n    set_param(gcb, 'use_embedded','off');\n    visibs{12} = 'off';\nelse,\n    visibs{1"
	  "2} = 'on';\nend\nset_param(gcb, 'MaskVisibilities', visibs);\n|||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVariables		  "Coeffs=@1;StepPeriod=@2;coeffs_bram=&3;coeff_bit_width=@4;input_bit_width=@5;add_latency=@6;mult_"
	  "latency=@7;bram_latency=@8;conv_latency=@9;arch=&10;use_hdl=&11;use_embedded=&12;quantization=&13;overflow=&14;"
	  MaskInitialization	  "twiddle_general_3mult_init(gcb, ... \n    'Coeffs', Coeffs, ...\n    'StepPeriod', StepPeriod"
	  ", ...\n    'coeffs_bram', coeffs_bram, ...\n    'coeff_bit_width', coeff_bit_width, ...\n    'input_bit_width', inp"
	  "ut_bit_width, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_latency, ...\n    'bram_latency', "
	  "bram_latency, ...\n    'conv_latency', conv_latency, ...\n    'arch', arch, 'use_hdl', use_hdl, ...\n    'use_embed"
	  "ded', use_embedded, ...\n    'quantization', quantization, ...\n    'overflow', overflow)"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0.70710678118654757273731092936941-0.70710678118654746171500846685376i|0|on|5|5|2|2|1|1|Virtex2P"
	  "ro|off|off|Round  (unbiased: Even Values)|Saturate"
	  System {
	    Name		    "twiddle_general_3mult"
	    Location		    [896, 238, 1664, 814]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    29
	    SIDPrevWatermark	    28
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      SID		      1
	      Position		      [225, 28, 255, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      SID		      2
	      Position		      [50, 98, 80, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      SID		      3
	      Position		      [40, 463, 70, 477]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      SID		      4
	      Ports		      [2, 1]
	      Position		      [525, 103, 570, 147]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,57a258cf,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.46666"
	      "7 0.311111 0.511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.27272"
	      "7 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0."
	      "340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
	      "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','tex"
	      "mode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      SID		      5
	      Ports		      [2, 1]
	      Position		      [255, 83, 300, 127]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,4922a24f,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.46666"
	      "7 0.311111 0.511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.27272"
	      "7 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0."
	      "340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
	      "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','tex"
	      "mode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      SID		      6
	      Ports		      [2, 1]
	      Position		      [255, 318, 300, 362]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,4922a24f,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.46666"
	      "7 0.311111 0.511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.27272"
	      "7 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0."
	      "340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
	      "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','tex"
	      "mode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      SID		      7
	      Ports		      [2, 1]
	      Position		      [255, 388, 300, 432]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,57a258cf,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.46666"
	      "7 0.311111 0.511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.27272"
	      "7 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0."
	      "340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
	      "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','tex"
	      "mode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub4"
	      SID		      8
	      Ports		      [2, 1]
	      Position		      [525, 303, 570, 347]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      hw_selection	      "Fabric"
	      pipelined		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,4922a24f,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.46666"
	      "7 0.311111 0.511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.27272"
	      "7 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0."
	      "340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
	      "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','tex"
	      "mode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end i"
	      "con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      SID		      9
	      Ports		      [1, 2]
	      Position		      [340, 14, 380, 56]
	      AttributesFormatString  "5_4 r/i"
	      LibraryVersion	      "1.10"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "5"
	      bin_pt		      "4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri2"
	      SID		      10
	      Ports		      [1, 2]
	      Position		      [180, 319, 220, 361]
	      AttributesFormatString  "4_2 r/i"
	      LibraryVersion	      "1.10"
	      UserDataPersistent      on
	      UserData		      "DataTag12"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "4"
	      bin_pt		      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri3"
	      SID		      11
	      Ports		      [1, 2]
	      Position		      [175, 84, 215, 126]
	      AttributesFormatString  "5_4 r/i"
	      LibraryVersion	      "1.10"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      SourceBlock	      "casper_library_misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "input_bit_width"
	      bin_pt		      "input_bit_width-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "coeff_gen"
	      SID		      12
	      Ports		      [1, 1]
	      Position		      [100, 319, 145, 361]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "1 @ (4,2)"
	      AncestorBlock	      "casper_library_ffts_twiddle_coeff_gen/coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      MaskType		      "coeff_gen"
	      MaskDescription	      "Generates a sequence of complex coefficients"
	      MaskPromptString	      "Coefficients: (0 to 2^(FFTSize-1)-1)|Coefficient Bit Width:|Step Period: (2^?)|Latency:"
	      "|Store coefficients in BRAM"
	      MaskStyleString	      "edit,edit,edit,edit,checkbox"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "Coeffs = eval(get_param(gcb, 'Coeffs'));\nif( length(Coeffs) == 1 ),\n    set_param(gc"
	      "b, 'MaskVisibilities',{'on','on','off','off','off'});\nelse\n    set_param(gcb, 'MaskVisibilities',{'on','on','"
	      "on','on','on'});    \nend||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVariables	      "Coeffs=@1;coeff_bit_width=@2;StepPeriod=@3;bram_latency=@4;coeffs_bram=&5;"
	      MaskInitialization      "coeff_gen_init( gcb, ...\n    'Coeffs', Coeffs, ...\n    'coeff_bit_width', coeff_bit_"
	      "width, ...\n    'StepPeriod', StepPeriod, ...\n    'bram_latency', bram_latency, ...\n    'coeffs_bram', coeffs"
	      "_bram);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskPortRotate	      "default"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.70710678118654757273731092936941-0.70710678118654746171500846685376i|4|0|1|on"
	      System {
		Name			"coeff_gen"
		Location		[821, 252, 1388, 522]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	10
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  SID			  1
		  Position		  [25, 48, 55, 62]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  9
		  Ports			  [0, 1]
		  Position		  [185, 34, 255, 66]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Signed (2's comp)"
		  const			  "0.75"
		  n_bits		  "4"
		  bin_pt		  "2"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "70,32,0,1,white,blue,0,e1353355,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.371429 0.3 0.4 0.3 0.371429 0.485714 0.514286 0.542857 0.671429 0.571429 0.471429 0.4 0.5 0.4 0.471429 0.57"
		  "1429 0.671429 0.542857 0.514286 0.485714 0.371429 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0"
		  ".84375 0.625 0.84375 0.6875 0.46875 0.25 0.09375 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]"
		  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon t"
		  "ext');\ncolor('black');port_label('output',1,'0.75');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  10
		  Ports			  [0, 1]
		  Position		  [185, 84, 255, 116]
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Signed (2's comp)"
		  const			  "-0.75"
		  n_bits		  "4"
		  bin_pt		  "2"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "70,32,0,1,white,blue,0,6cbb3b98,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.371429 0.3 0.4 0.3 0.371429 0.485714 0.514286 0.542857 0.671429 0.571429 0.471429 0.4 0.5 0.4 0.471429 0.57"
		  "1429 0.671429 0.542857 0.514286 0.485714 0.371429 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0"
		  ".84375 0.625 0.84375 0.6875 0.46875 0.25 0.09375 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]"
		  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon t"
		  "ext');\ncolor('black');port_label('output',1,'-0.75');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  8
		  Position		  [75, 45, 95, 65]
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  SID			  6
		  Ports			  [2, 1]
		  Position		  [295, 54, 335, 96]
		  LibraryVersion	  "1.10"
		  UserDataPersistent	  on
		  UserData		  "DataTag15"
		  SourceBlock		  "casper_library_misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		}
		Block {
		  BlockType		  Outport
		  Name			  "w"
		  SID			  7
		  Position		  [390, 68, 420, 82]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "w"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      SID		      13
	      Ports		      [1, 1]
	      Position		      [445, 100, 485, 130]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "input_bit_width+4"
	      bin_pt		      "input_bit_width+1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Saturate"
	      latency		      "conv_latency"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,538,429"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,30,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.175 0.35 0.175 0.3 0.5 0.55 0.6 0.8 0.625 0.475 0.35 0.5 0.35 0.475 0.625 0.8 0.6 0.55 0.5 0."
	      "3 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1"
	      " 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');di"
	      "sp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert3"
	      SID		      14
	      Ports		      [1, 1]
	      Position		      [445, 315, 485, 345]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "input_bit_width+4"
	      bin_pt		      "input_bit_width+1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Saturate"
	      latency		      "conv_latency"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,538,429"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,30,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.175 0.35 0.175 0.3 0.5 0.55 0.6 0.8 0.625 0.475 0.35 0.5 0.35 0.475 0.625 0.8 0.6 0.55 0.5 0."
	      "3 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1"
	      " 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');di"
	      "sp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert4"
	      SID		      29
	      Ports		      [1, 1]
	      Position		      [445, 385, 485, 415]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "input_bit_width+4"
	      bin_pt		      "input_bit_width+1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Saturate"
	      latency		      "conv_latency"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,30,1,1,white,blue,0,d6ffdbcd,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.175 0.35 0.175 0.3 0.5 0.55 0.6 0.8 0.625 0.475 0.35 0.5 0.35 0.475 0.625 0.8 0.6 0.55 0.5 0."
	      "3 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1"
	      " 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');di"
	      "sp('\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay0"
	      SID		      15
	      Ports		      [1, 1]
	      Position		      [275, 15, 315, 55]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "mult_latency + 2*add_latency + bram_latency + conv_latency"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,40,1,1,white,blue,0,e47f993a,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.5"
	      "25 0.25 ],[0.1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],"
	      "[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	      "MMENT: begin icon text');\ncolor('black');disp('z^{-8}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay1"
	      SID		      16
	      Ports		      [1, 1]
	      Position		      [105, 85, 145, 125]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "bram_latency"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,40,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.5"
	      "25 0.25 ],[0.1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],"
	      "[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	      "MMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay2"
	      SID		      17
	      Ports		      [1, 1]
	      Position		      [280, 450, 320, 490]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "mult_latency + 2*add_latency + bram_latency + conv_latency"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,40,1,1,white,blue,0,e47f993a,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.5"
	      "25 0.25 ],[0.1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],"
	      "[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	      "MMENT: begin icon text');\ncolor('black');disp('z^{-8}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay3"
	      SID		      18
	      Ports		      [1, 1]
	      Position		      [260, 145, 300, 185]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "add_latency"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,40,1,1,white,blue,0,85ce9542,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.5"
	      "25 0.25 ],[0.1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],"
	      "[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	      "MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay4"
	      SID		      19
	      Ports		      [1, 1]
	      Position		      [260, 200, 300, 240]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "add_latency"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,40,1,1,white,blue,0,85ce9542,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.5"
	      "25 0.25 ],[0.1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],"
	      "[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	      "MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay5"
	      SID		      20
	      Ports		      [1, 1]
	      Position		      [260, 255, 300, 295]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      off
	      latency		      "add_latency"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,71,419,315"
	      block_type	      "delay"
	      block_version	      "11.4"
	      sg_icon_stat	      "40,40,1,1,white,blue,0,85ce9542,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.5"
	      "25 0.25 ],[0.1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],"
	      "[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	      "MMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult0"
	      SID		      21
	      Ports		      [2, 1]
	      Position		      [380, 93, 425, 137]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "mult_latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,9a78ff34,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.46666"
	      "7 0.311111 0.511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.27272"
	      "7 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0."
	      "340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
	      "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('b"
	      "lack');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult1"
	      SID		      22
	      Ports		      [2, 1]
	      Position		      [380, 308, 425, 352]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "mult_latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,9a78ff34,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.46666"
	      "7 0.311111 0.511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.27272"
	      "7 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0."
	      "340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
	      "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('b"
	      "lack');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult2"
	      SID		      23
	      Ports		      [2, 1]
	      Position		      [380, 378, 425, 422]
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier "
	      "you must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric "
	      "(LUTs), the Speed or Area optimization will take effect only if it's supported by IP for the particular device "
	      "family. Otherwise, the results will be identical regardless of the selection."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "mult_latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      opt		      "Speed"
	      use_embedded	      off
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Triangular"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "11.4"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,9a78ff34,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.46666"
	      "7 0.311111 0.511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.27272"
	      "7 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0."
	      "340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inp"
	      "ut',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('b"
	      "lack');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_re"
	      SID		      24
	      Position		      [405, 13, 435, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_im"
	      SID		      25
	      Position		      [405, 43, 435, 57]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw_re"
	      SID		      26
	      Position		      [740, 118, 780, 132]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bw_im"
	      SID		      27
	      Position		      [740, 318, 780, 332]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      28
	      Position		      [340, 463, 370, 477]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "delay0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay0"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      DstBlock		      "a_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      DstBlock		      "a_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"coeff_gen"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay2"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff_gen"
	      SrcPort		      1
	      DstBlock		      "c_to_ri2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"AddSub2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"delay5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri2"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		DstBlock		"AddSub2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay1"
	      SrcPort		      1
	      DstBlock		      "c_to_ri3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"AddSub1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri3"
	      SrcPort		      2
	      Points		      [0, 0]
	      Branch {
		DstBlock		"AddSub1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      DstBlock		      "mult0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay5"
	      SrcPort		      1
	      DstBlock		      "mult0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "delay4"
	      SrcPort		      1
	      DstBlock		      "mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      DstBlock		      "mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "delay3"
	      SrcPort		      1
	      DstBlock		      "mult2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      DstBlock		      "mult2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult0"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult1"
	      SrcPort		      1
	      DstBlock		      "convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult2"
	      SrcPort		      1
	      DstBlock		      "convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "convert3"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert4"
	      SrcPort		      1
	      DstBlock		      "AddSub4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "bw_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub4"
	      SrcPort		      1
	      DstBlock		      "bw_im"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "a+bw"
	  SID			  27
	  Position		  [880, 83, 910, 97]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "a-bw"
	  SID			  28
	  Position		  [880, 253, 910, 267]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "of"
	  SID			  29
	  Position		  [880, 388, 910, 402]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  30
	  Position		  [410, 413, 440, 427]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  DstBlock		  "twiddle_general_3mult"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  DstBlock		  "twiddle_general_3mult"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "twiddle_general_3mult"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "twiddle_general_3mult"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "cadd"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "csub"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "twiddle_general_3mult"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "cadd"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "csub"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "twiddle_general_3mult"
	  SrcPort		  3
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "cadd"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "csub"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "twiddle_general_3mult"
	  SrcPort		  4
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "cadd"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "csub"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "twiddle_general_3mult"
	  SrcPort		  5
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift"
	  SrcPort		  1
	  DstBlock		  "shift_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "shift_delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cadd"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux0"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Scale0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cadd"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Scale1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "csub"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Scale2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "csub"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Scale3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Scale0"
	  SrcPort		  1
	  DstBlock		  "Mux0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Scale1"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Scale2"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Scale3"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux0"
	  SrcPort		  1
	  DstBlock		  "convert_of0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "convert_of1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "convert_of2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "convert_of3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_of0"
	  SrcPort		  1
	  DstBlock		  "ri_to_c01"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_of1"
	  SrcPort		  1
	  DstBlock		  "ri_to_c01"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "convert_of2"
	  SrcPort		  1
	  DstBlock		  "ri_to_c23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_of3"
	  SrcPort		  1
	  DstBlock		  "ri_to_c23"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "convert_of0"
	  SrcPort		  2
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_of1"
	  SrcPort		  2
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "convert_of2"
	  SrcPort		  2
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "convert_of3"
	  SrcPort		  2
	  DstBlock		  "Logical"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ri_to_c01"
	  SrcPort		  1
	  DstBlock		  "a+bw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c23"
	  SrcPort		  1
	  DstBlock		  "a-bw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "of"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "c_to_ri"
      SID		      24
      Ports		      [1, 2]
      Position		      [540, 240, 565, 280]
      ShowName		      off
      AttributesFormatString  "5_4 r/i"
      LibraryVersion	      "1.10"
      LinkData {
	BlockName		"force_im"
	DialogParameters {
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	BlockName		"force_re"
	DialogParameters {
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	BlockName		"slice_im"
	DialogParameters {
	  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.577778"
	  " 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964286"
	  " 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0.178"
	  "571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	  "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT:"
	  " end icon text');\n"
	}
	BlockName		"slice_re"
	DialogParameters {
	  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.577778"
	  " 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964286"
	  " 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0.178"
	  "571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	  "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT:"
	  " end icon text');\n"
	}
      }
      UserDataPersistent      on
      UserData		      "DataTag16"
      SourceBlock	      "casper_library_misc/c_to_ri"
      SourceType	      "c_to_ri"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      n_bits		      "5"
      bin_pt		      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "c_to_ri1"
      SID		      25
      Ports		      [1, 2]
      Position		      [575, 281, 600, 319]
      ShowName		      off
      AttributesFormatString  "5_4 r/i"
      LibraryVersion	      "1.10"
      LinkData {
	BlockName		"force_im"
	DialogParameters {
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	BlockName		"force_re"
	DialogParameters {
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	BlockName		"slice_im"
	DialogParameters {
	  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.577778"
	  " 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964286"
	  " 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0.178"
	  "571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	  "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT:"
	  " end icon text');\n"
	}
	BlockName		"slice_re"
	DialogParameters {
	  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.577778"
	  " 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964286"
	  " 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0.178"
	  "571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	  "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT:"
	  " end icon text');\n"
	}
      }
      UserDataPersistent      on
      UserData		      "DataTag17"
      SourceBlock	      "casper_library_misc/c_to_ri"
      SourceType	      "c_to_ri"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      n_bits		      "5"
      bin_pt		      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "ri_to_c"
      SID		      26
      Ports		      [2, 1]
      Position		      [295, 239, 335, 281]
      LibraryVersion	      "1.10"
      LinkData {
	BlockName		"concat"
	DialogParameters {
	  sg_icon_stat		  "50,55,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1454"
	  "55 0.290909 0.509091 0.727273 0.872727 0.872727 0.8 0.872727 0.872727 0.672727 0.872727 0.727273 0.509091 0.290909 "
	  "0.145455 0.345455 0.145455 0.145455 0.218182 0.145455 0.145455 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]"
	  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
	  "input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	BlockName		"force_im"
	DialogParameters {
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	BlockName		"force_re"
	DialogParameters {
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
      }
      UserDataPersistent      on
      UserData		      "DataTag18"
      SourceBlock	      "casper_library_misc/ri_to_c"
      SourceType	      "ri_to_c"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Line {
      SrcBlock		      "Gateway In"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"ri_to_c"
	DstPort			1
      }
      Branch {
	Points			[0, 20; 15, 0]
	Branch {
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 175]
	  DstBlock		  "Gateway Out7"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "ri_to_c"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	Points			[0, 30]
	DstBlock		"butterfly_direct"
	DstPort			2
      }
      Branch {
	DstBlock		"butterfly_direct"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Pulse\nGenerator1"
      SrcPort		      1
      DstBlock		      "Gateway In1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      DstBlock		      "Gateway In2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway In2"
      SrcPort		      1
      Points		      [120, 0]
      Branch {
	Points			[0, 145]
	DstBlock		"Gateway Out8"
	DstPort			1
      }
      Branch {
	DstBlock		"butterfly_direct"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Gateway In1"
      SrcPort		      1
      Points		      [95, 0]
      Branch {
	Points			[0, 95]
	DstBlock		"Gateway Out9"
	DstPort			1
      }
      Branch {
	Points			[5, 0; 0, -40]
	DstBlock		"butterfly_direct"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "butterfly_direct"
      SrcPort		      1
      DstBlock		      "c_to_ri"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      1
      DstBlock		      "Gateway Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      2
      DstBlock		      "Gateway Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "butterfly_direct"
      SrcPort		      2
      Points		      [0, 10]
      DstBlock		      "c_to_ri1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri1"
      SrcPort		      1
      DstBlock		      "Gateway Out2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri1"
      SrcPort		      2
      DstBlock		      "Gateway Out3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "butterfly_direct"
      SrcPort		      3
      Points		      [0, 10]
      DstBlock		      "Gateway Out4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "butterfly_direct"
      SrcPort		      4
      DstBlock		      "Gateway Out6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out7"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[290, 0]
	DstBlock		"Scope"
	DstPort			1
      }
      Branch {
	Points			[0, 210]
	DstBlock		"Scope1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out8"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	DstBlock		"Scope"
	DstPort			2
      }
      Branch {
	Points			[0, 210]
	DstBlock		"Scope1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Gateway Out9"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	Points			[270, 0]
	DstBlock		"Scope"
	DstPort			3
      }
      Branch {
	Points			[0, 210]
	DstBlock		"Scope1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	Points			[0, 245]
	DstBlock		"Scope"
	DstPort			4
      }
      Branch {
	DstBlock		"Mux"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      Points		      [65, 0]
      Branch {
	Points			[0, 240]
	DstBlock		"Scope"
	DstPort			5
      }
      Branch {
	DstBlock		"Mux"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Gateway Out6"
      SrcPort		      1
      Points		      [55, 0]
      Branch {
	Points			[0, 175]
	Branch {
	  DstBlock		  "Scope"
	  DstPort		  6
	}
	Branch {
	  Points		  [0, 230]
	  DstBlock		  "Scope1"
	  DstPort		  6
	}
      }
      Branch {
	DstBlock		"Mux"
	DstPort			6
      }
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	DstBlock		"Mux"
	DstPort			3
      }
      Branch {
	Points			[0, 425]
	DstBlock		"Scope1"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	DstBlock		"Mux"
	DstPort			4
      }
      Branch {
	Points			[0, 425]
	DstBlock		"Scope1"
	DstPort			5
      }
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"Mux"
	DstPort			5
      }
      Branch {
	Points			[0, 255]
	DstBlock		"Scope"
	DstPort			10
      }
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "To File"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Ramp"
      SrcPort		      1
      DstBlock		      "Gateway In"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      5
      Points		      [275, 0; 0, -125]
      DstBlock		      "Scope"
      DstPort		      11
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      6
      Points		      [250, 0]
      Branch {
	Points			[0, -175]
	DstBlock		"Scope"
	DstPort			9
      }
      Branch {
	Points			[0, 70]
	DstBlock		"Scope1"
	DstPort			9
      }
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      1
      Points		      [150, 0; 0, -105]
      DstBlock		      "Scope"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      2
      Points		      [160, 0; 0, -110]
      DstBlock		      "Scope"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      3
      Points		      [85, 0; 0, 90]
      DstBlock		      "Scope1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Demux"
      SrcPort		      4
      Points		      [75, 0; 0, 90]
      DstBlock		      "Scope1"
      DstPort		      8
    }
    Line {
      SrcBlock		      "From File"
      SrcPort		      1
      DstBlock		      "Demux"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  19
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    6 4   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +'=L@,.    R 0   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   !@    9&5F875L=',          $-O969F<P         "
    "   !C;V5F9E]B:71?=VED=&@ 4W1E<%!E<FEO9        &)R86U?;&%T96YC>0    !C;V5F9G-?8G)A;0      #@   . \"   &    \"     $"
    "         !0    @    !    \"@    $         #@   #@    &    \"     0         !0    @    !    !@    $         $     8"
    "   !#;V5F9G,   X   !8    !@    @    &\"         4    (     0    (    !          D    0            \\#\\       #@/P"
    "D    0                      #P/PX   !     !@    @    $          4    (     0    H    !         !     *    4W1E<%!E"
    "<FEO9         X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    0     8 "
    "   (    !          %    \"     $    /     0         0    #P   &-O969F7V)I=%]W:61T:  .    .     8    (    !@       "
    "  %    \"     $    !     0         )    \"            #) #@   $     &    \"     0         !0    @    !    #     $ "
    "        $     P   !B<F%M7VQA=&5N8WD     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
    "            0 X   !     !@    @    $          4    (     0    L    !         !     +    8V]E9F9S7V)R86T       X   "
    " P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     8(        !0    @    "
    "!     0    $         \"0    @   #-.W]FGJ#F/PD    (    S#M_9IZ@YK\\.    .     8    (    !@         %    \"     $   "
    " !     0         )    \"            !! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
    "             X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8  "
    "  (    !          %    \"     $    \"     0         0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    X P   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .?9Y00.    4 P   "
    "8    (     @         %    \"     $    !     0         %  0 $     $   #P    9&5F875L=',          $-O969F<P         "
    "   !3=&5P4&5R:6]D        8V]E9F9S7V)R86T      &-O969F7V)I=%]W:61T: !I;G!U=%]B:71?=VED=&@ 861D7VQA=&5N8WD      &UU;"
    "'1?;&%T96YC>0    !B<F%M7VQA=&5N8WD     8V]N=E]L871E;F-Y     &%R8V@               !U<V5?:&1L            =7-E7V5M8F5"
    "D9&5D     '%U86YT:7IA=&EO;@    !O=F5R9FQO=P          #@   (@'   &    \"     $         !0    @    !    '     $     "
    "    #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !#;V5F9G,   X   !8    !@    @    &\""
    "         4    (     0    (    !          D    0                          D    0                      #P/PX   !    "
    " !@    @    $          4    (     0    H    !         !     *    4W1E<%!E<FEO9         X    X    !@    @    &     "
    "     4    (     0    $    !          D    (               .    0     8    (    !          %    \"     $    /     0"
    "         0    #P   &EN<'5T7V)I=%]W:61T:  .    .     8    (    !@         %    \"     $    !     0         )    \" "
    "           #) #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=VED=&@ #@"
    "   #@    &    \"     8         !0    @    !     0    $         \"0    @            R0 X   !     !@    @    $      "
    "    4    (     0    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #  "
    "  &UU;'1?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@ "
    "  $     &    \"     0         !0    @    !    #     $         $     P   !C;VYV7VQA=&5N8WD     #@   #@    &    \"  "
    "   8         !0    @    !     0    $         \"0    @           #P/PX   !     !@    @    $          4    (     0  "
    "  P    !         !     ,    8G)A;5]L871E;F-Y      X    X    !@    @    &          4    (     0    $    !          "
    "D    (             $ .    ,     8    (    !          %    \"     $    $     0         0  0 87)C: X    X    !@    @"
    "    $          4    (     0    <    !         !     '    5FER=&5X-0 .    0     8    (    !          %    \"     $ "
    "   +     0         0    \"P   &-O969F<U]B<F%M       .    ,     8    (    !          %    \"     $    #     0      "
    "   0  , ;V9F  X    X    !@    @    $          4    (     0    <    !         !     '    =7-E7VAD;  .    ,     8   "
    " (    !          %    \"     $    #     0         0  , ;V9F  X   !     !@    @    $          4    (     0    P    "
    "!         !     ,    =7-E7V5M8F5D9&5D      X    P    !@    @    $          4    (     0    ,    !         !   P!O9"
    "F8 #@   $     &    \"     0         !0    @    !    #     $         $     P   !Q=6%N=&EZ871I;VX     #@   %     &  "
    "  \"     0         !0    @    !    &@    $         $    !H   !2;W5N9\" @*'5N8FEA<V5D.B K+RT@26YF*0        X    X  "
    "  !@    @    $          4    (     0    @    !         !     (    ;W9E<F9L;W<.    ,     8    (    !          %    "
    "\"     $    $     0         0  0 5W)A< X   !(    !@    @    &\"         4    (     0    $    !          D    (    "
    "S3M_9IZ@YC\\)    \"    ,P[?V:>H.:_#@   #@    &    \"     8         !0    @    !     0    $         \"0    @       "
    "        X    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   #@    &    \"     8        "
    " !0    @    !     0    $         \"0    @            40 X    X    !@    @    &          4    (     0    $    !    "
    "      D    (            %$ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
    "#@   #@    &    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &    "
    "      4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !   "
    "  0         )    \"            / _#@   $     &    \"     0         !0    @    !    \"@    $         $     H   !6:7"
    ")T97@R4')O        #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (   "
    " !          %    \"     $    #     0         0  , ;V9F  X   !0    !@    @    $          4    (     0   !X    !    "
    "     !     >    4F]U;F0@(\"AU;F)I87-E9#H@179E;B!686QU97,I   .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    %-A='5R871E"
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    Z D   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"[U] $.    6 D  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   \"T    9&5F875L=',         ;6]D90           "
    "   ;E]B:71S7V$         8FEN7W!T7V$         ;E]B:71S7V(         8FEN7W!T7V(         9G5L;%]P<F5C:7-I;VX ;E]B:71S7V,"
    "         8FEN7W!T7V,         <75A;G1I>F%T:6]N    ;W9E<F9L;W<         8V%S=%]L871E;F-Y          X   \"H!0  !@    @ "
    "   !          4    (     0   !8    !          X    P    !@    @    $          4    (     0    0    !         !  ! "
    "!M;V1E#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !!9&1I=&EO;@X    X    !@    @   "
    " $          4    (     0    @    !         !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    "
    "!     0         )    \"            #) #@   #@    &    \"     0         !0    @    !    \"     $         $     @   "
    "!B:6Y?<'1?80X    X    !@    @    &          4    (     0    $    !          D    (            ,4 .    .     8    ("
    "    !          %    \"     $    (     0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    "
    "!     0    $         \"0    @            @0 X    X    !@    @    $          4    (     0    @    !         !     ("
    "    8FEN7W!T7V(.    .     8    (    !@         %    \"     $    !     0         )    \"            !Q #@   $     &"
    "    \"     0         !0    @    !    #@    $         $     X   !F=6QL7W!R96-I<VEO;@  #@   #     &    \"     0     "
    "    !0    @    !     @    $         $  \" &]N   .    .     8    (    !          %    \"     $    (     0         0"
    "    \"    &Y?8FET<U]C#@   #@    &    \"     8         !0    @    !     0    $         \"0    @            S0 X    "
    "X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V,.    .     8    (    !@         % "
    "   \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    #     $     "
    "    $     P   !Q=6%N=&EZ871I;VX     #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4"
    "<G5N8V%T90X    X    !@    @    $          4    (     0    @    !         !     (    ;W9E<F9L;W<.    ,     8    (  "
    "  !          %    \"     $    $     0         0  0 5W)A< X   !     !@    @    $          4    (     0    P    !   "
    "      !     ,    8V%S=%]L871E;F-Y      X    X    !@    @    &          4    (     0    $    !          D    (     "
    "          .    0     8    (    !          %    \"     $    +     0         0    \"P   %-U8G1R86-T:6]N       .    ."
    "     8    (    !@         %    \"     $    !     0         )    \"            !1 #@   #@    &    \"     8         "
    "!0    @    !     0    $         \"0    @            00 X    X    !@    @    &          4    (     0    $    !     "
    "     D    (            )$ .    .     8    (    !@         %    \"     $    !     0         )    \"            !A #"
    "@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    .     8    (    !@         %    \""
    "     $    !     0         )    \"            #- #@   #@    &    \"     8         !0    @    !     0    $         \""
    "0    @            Q0 X    X    !@    @    $          4    (     0    @    !         !     (    5')U;F-A=&4.    ,  "
    "   8    (    !          %    \"     $    $     0         0  0 5W)A< X    X    !@    @    &          4    (     0  "
    "  $    !          D    (               "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    R ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &0A^08.    . ,   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !X    9&5F875L=',         8FET7W=I9'1H7VD    "
    " 8FEN87)Y7W!O:6YT7VD 8FET7W=I9'1H7V\\     8FEN87)Y7W!O:6YT7V\\ ;&%T96YC>0          ;W9E<F9L;W<         <75A;G1I>F%"
    "T:6]N    #@   *@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @"
    "    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $    !          D  "
    "  (             $ .    .     8    (    !@         %    \"     $    !     0         )    \"            \"A #@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            <0 X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            %$ .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            !! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX "
    "   X    !@    @    $          4    (     0    @    !         !     (    4V%T=7)A=&4.    4     8    (    !         "
    " %    \"     $    >     0         0    '@   %)O=6YD(\" H=6YB:6%S960Z(&5V96X@=F%L=65S*0  "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    R ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &0A^08.    . ,   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !X    9&5F875L=',         8FET7W=I9'1H7VD    "
    " 8FEN87)Y7W!O:6YT7VD 8FET7W=I9'1H7V\\     8FEN87)Y7W!O:6YT7V\\ ;&%T96YC>0          ;W9E<F9L;W<         <75A;G1I>F%"
    "T:6]N    #@   *@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @"
    "    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $    !          D  "
    "  (             $ .    .     8    (    !@         %    \"     $    !     0         )    \"            \"A #@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            <0 X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            %$ .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            !! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX "
    "   X    !@    @    $          4    (     0    @    !         !     (    4V%T=7)A=&4.    4     8    (    !         "
    " %    \"     $    >     0         0    '@   %)O=6YD(\" H=6YB:6%S960Z(&5V96X@=F%L=65S*0  "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    R ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &0A^08.    . ,   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !X    9&5F875L=',         8FET7W=I9'1H7VD    "
    " 8FEN87)Y7W!O:6YT7VD 8FET7W=I9'1H7V\\     8FEN87)Y7W!O:6YT7V\\ ;&%T96YC>0          ;W9E<F9L;W<         <75A;G1I>F%"
    "T:6]N    #@   *@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @"
    "    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $    !          D  "
    "  (             $ .    .     8    (    !@         %    \"     $    !     0         )    \"            \"A #@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            <0 X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            %$ .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            !! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX "
    "   X    !@    @    $          4    (     0    @    !         !     (    4V%T=7)A=&4.    4     8    (    !         "
    " %    \"     $    >     0         0    '@   %)O=6YD(\" H=6YB:6%S960Z(&5V96X@=F%L=65S*0  "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    R ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &0A^08.    . ,   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   !X    9&5F875L=',         8FET7W=I9'1H7VD    "
    " 8FEN87)Y7W!O:6YT7VD 8FET7W=I9'1H7V\\     8FEN87)Y7W!O:6YT7V\\ ;&%T96YC>0          ;W9E<F9L;W<         <75A;G1I>F%"
    "T:6]N    #@   *@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @"
    "    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $    !          D  "
    "  (             $ .    .     8    (    !@         %    \"     $    !     0         )    \"            \"A #@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @            <0 X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            %$ .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            !! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX "
    "   X    !@    @    $          4    (     0    @    !         !     (    4V%T=7)A=&4.    4     8    (    !         "
    " %    \"     $    >     0         0    '@   %)O=6YD(\" H=6YB:6%S960Z(&5V96X@=F%L=65S*0  "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    X D   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"S3UP .    4 D  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   \"T    9&5F875L=',         ;6]D90           "
    "   ;E]B:71S7V$         8FEN7W!T7V$         ;E]B:71S7V(         8FEN7W!T7V(         9G5L;%]P<F5C:7-I;VX ;E]B:71S7V,"
    "         8FEN7W!T7V,         <75A;G1I>F%T:6]N    ;W9E<F9L;W<         8V%S=%]L871E;F-Y          X   \"H!0  !@    @ "
    "   !          4    (     0   !8    !          X    P    !@    @    $          4    (     0    0    !         !  ! "
    "!M;V1E#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !!9&1I=&EO;@X    X    !@    @   "
    " $          4    (     0    @    !         !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    "
    "!     0         )    \"            #) #@   #@    &    \"     0         !0    @    !    \"     $         $     @   "
    "!B:6Y?<'1?80X    X    !@    @    &          4    (     0    $    !          D    (            ,4 .    .     8    ("
    "    !          %    \"     $    (     0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    "
    "!     0    $         \"0    @            @0 X    X    !@    @    $          4    (     0    @    !         !     ("
    "    8FEN7W!T7V(.    .     8    (    !@         %    \"     $    !     0         )    \"            !Q #@   $     &"
    "    \"     0         !0    @    !    #@    $         $     X   !F=6QL7W!R96-I<VEO;@  #@   #     &    \"     0     "
    "    !0    @    !     @    $         $  \" &]N   .    .     8    (    !          %    \"     $    (     0         0"
    "    \"    &Y?8FET<U]C#@   #@    &    \"     8         !0    @    !     0    $         \"0    @            S0 X    "
    "X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V,.    .     8    (    !@         % "
    "   \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    #     $     "
    "    $     P   !Q=6%N=&EZ871I;VX     #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !4"
    "<G5N8V%T90X    X    !@    @    $          4    (     0    @    !         !     (    ;W9E<F9L;W<.    ,     8    (  "
    "  !          %    \"     $    $     0         0  0 5W)A< X   !     !@    @    $          4    (     0    P    !   "
    "      !     ,    8V%S=%]L871E;F-Y      X    X    !@    @    &          4    (     0    $    !          D    (     "
    "          .    .     8    (    !          %    \"     $    (     0         0    \"    $%D9&ET:6]N#@   #@    &    \""
    "     8         !0    @    !     0    $         \"0    @            40 X    X    !@    @    &          4    (     0"
    "    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         )    \" "
    "           \"1 #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            80 X    P    !"
    "@    @    $          4    (     0    (    !         !   @!O;@  #@   #@    &    \"     8         !0    @    !     0"
    "    $         \"0    @            S0 X    X    !@    @    &          4    (     0    $    !          D    (       "
    "     ,4 .    .     8    (    !          %    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \" "
    "    0         !0    @    !    !     $         $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0 "
    "        )    \"               "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    Z!    8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ (TJA08.    6!    "
    "8    (     @         %    \"     $    !     0         %  0 $     $    P 0  9&5F875L=',          &)I<&QE>          "
    "   !&1E13:7IE            0V]E9F9S             &-O969F7V)I=%]W:61T: !3=&5P4&5R:6]D        :6YP=71?8FET7W=I9'1H &%D9"
    "%]L871E;F-Y      !M=6QT7VQA=&5N8WD     8G)A;5]L871E;F-Y     &-O;G9?;&%T96YC>0    !C;V5F9G-?8G)A;0      <75A;G1I>F%"
    "T:6]N     &]V97)F;&]W          !A<F-H                ;W!T7W1A<F=E=        '5S95]H9&P           !U<V5?96UB961D960  "
    "   9'-P-#A?861D97)S      X   !H\"@  !@    @    !          4    (     0   \"@    !          X    X    !@    @    $ "
    "         4    (     0    8    !         !     &    8FEP;&5X   .    ,     8    (    !          %    \"     $    \" "
    "    0         0  ( ;VX   X    X    !@    @    $          4    (     0    <    !         !     '    1D944VEZ90 .   "
    " .     8    (    !@         %    \"     $    !     0         )    \"            !1 #@   #@    &    \"     0       "
    "  !0    @    !    !@    $         $     8   !#;V5F9G,   X    X    !@    @    &          4    (     0    $    !    "
    "      D    (               .    0     8    (    !          %    \"     $    *     0         0    \"@   %-T97!097)I"
    ";V0        .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   $     &    "
    "\"     0         !0    @    !    #P    $         $     \\   !C;V5F9E]B:71?=VED=&@ #@   #@    &    \"     8        "
    " !0    @    !     0    $         \"0    @            R0 X   !     !@    @    $          4    (     0    \\    !   "
    "      !     /    :6YP=71?8FET7W=I9'1H  X    X    !@    @    &          4    (     0    $    !          D    (     "
    "       ,D .    0     8    (    !          %    \"     $    )     0         0    \"0   &1O=VYS:&EF=          .    ,"
    "     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !     !@    @    $          4    (     0"
    "    L    !         !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !        "
    "  D    (            \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &UU;'1?;&%T96Y"
    "C>0     .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !B<F%M7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @             0 X   !     !@    @    $          4    (     0    P    !        "
    " !     ,    8V]N=E]L871E;F-Y      X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    4    "
    " 8    (    !          %    \"     $    :     0         0    &@   %)O=6YD(\" H=6YB:6%S960Z(\"LO+2!);F8I        #@  "
    " #@    &    \"     0         !0    @    !    \"     $         $     @   !O=F5R9FQO=PX    P    !@    @    $        "
    "  4    (     0    0    !         !  ! !7<F%P#@   #     &    \"     0         !0    @    !    !     $         $  $ "
    "&%R8V@.    .     8    (    !          %    \"     $    '     0         0    !P   %9I<G1E>#4 #@   $     &    \"    "
    " 0         !0    @    !    \"@    $         $     H   !O<'1?=&%R9V5T        #@   #@    &    \"     0         !0   "
    " @    !    !0    $         $     4   !L;V=I8P    X   !     !@    @    $          4    (     0    L    !         ! "
    "    +    8V]E9F9S7V)R86T       X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@  "
    "  &    \"     0         !0    @    !    !P    $         $     <   !U<V5?:&1L  X    P    !@    @    $          4   "
    " (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @    !    #     $         $     P   !"
    "U<V5?96UB961D960     #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    ("
    "    !          %    \"     $    /     0         0    #P   &AA<F1C;V1E7W-H:69T<P .    ,     8    (    !          % "
    "   \"     $    #     0         0  , ;V9F  X   !     !@    @    $          4    (     0    P    !         !     ,  "
    "  9'-P-#A?861D97)S      X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    "
    "\"     0         !0    @    !     @    $         $  \" &]N   .    .     8    (    !@         %    \"     $    !   "
    "  0         )    \"            !1 #@   #@    &    \"     8         !0    @    !     0    $         \"0    @       "
    "      0 X    X    !@    @    &          4    (     0    $    !          D    (            %$ .    .     8    (    "
    "!@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !   "
    "  0    $         \"0    @            40 X    X    !@    @    &          4    (     0    $    !          D    (    "
    "         $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@    &    "
    "\"     8         !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    (    "
    " 0    $    !          D    (            \\#\\.    ,     8    (    !          %    \"     $    \"     0         0  "
    "( ;VX   X   !0    !@    @    $          4    (     0   !X    !         !     >    4F]U;F0@(\"AU;F)I87-E9#H@179E;B!"
    "686QU97,I   .    .     8    (    !          %    \"     $    (     0         0    \"    %-A='5R871E#@   $     &   "
    " \"     0         !0    @    !    \"@    $         $     H   !6:7)T97@R4')O        #@   $     &    \"     0       "
    "  !0    @    !    \"P    $         $     L   !M=6QT:7!L:65R<P      #@   #     &    \"     0         !0    @    !  "
    "   P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P   "
    " !@    @    $          4    (     0    (    !         !   @!O;@  "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    J!$   8    (     @         %    \"     $    !     0         %  0 !@    $    &    <V%V96"
    "0    .    8!$   8    (     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&E"
    "L871I;VX #@   ( #   &    \"     (         !0    @    !     0    $         !0 $ !,    !    A0   &-O;7!I;&%T:6]N    "
    "      !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V"
    "]V<F0              &1E<')E8V%T961?8V]N=')O;      .    .     8    (    !          %    \"     $    '     0         "
    "0    !P   '1A<F=E=#$ #@   # !   &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   &ME>7, "
    "  !V86QU97,    .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !          % "
    "   \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    :     8    (     0         %    \"     $    "
    "!     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #"
    "     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92"
    "!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0F"
    "QO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   \" #0  !@    @    \" "
    "         4    (     0    $    !          4 !  (     0    @   !T87)G970Q  X    X#0  !@    @    \"          4    (  "
    "   0    $    !          4 !  >     0   , #  !I;F9O961I=                             !X:6QI;GAF86UI;'D             "
    "          !P87)T                                  !S<&5E9                                 !P86-K86=E              "
    "                !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R"
    "7W-G861V86YC960       !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                           !T97-T8F5N8V"
    "A?<V=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !D8VU?"
    ":6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           "
    "!D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX             "
    "      !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V"
    "=A9'9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,         "
    "                  !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T87"
    "0                       !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C"
    ":V=U:5]X;6P                   !C;&]C:U]L;V,                            .    2     8    (    !          %    \"    "
    " $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (     0    "
    "<    !         !     '    5FER=&5X-  .    .     8    (    !          %    \"     $    (     0         0    \"    '"
    "AC-'9S>#,U#@   #     &    \"     0         !0    @    !     P    $         $  # \"TQ,  .    .     8    (    !     "
    "     %    \"     $    %     0         0    !0   &9F-C8X    #@   #     &    \"     0         !0    @               "
    "$         $          .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @"
    "    $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #0    $ "
    "        $     T   !#;&]C:R!%;F%B;&5S    #@   $     &    \"     0         !0    @    !    \"0    $         $     D "
    "   N+VYE=&QI<W0         #@   #     &    \"     0         !0    @               $         $          .    ,     8  "
    "  (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    ,   "
    " !         !   P Q,#  #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    ,     8    "
    "(    !          %    \"                0         0          X    P    !@    @    $          4    (               !"
    "         !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    ( "
    "   !          %    \"                0         0          X   !(    !@    @    $          4    (     0   !@    !  "
    "       !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $        "
    " $          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $    "
    "      4    (               !         !          #@   #     &    \"     0         !0    @    !     0    $         $"
    "  ! #     .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $      "
    "    4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0  "
    "  8    !         !     &    <WES9V5N   .    .     8    (    !          %    \"     $    &     0         0    !@   "
    "#$P+C$N,0  #@   %@    &    \"     0         !0    @    !    (P    $         $    \",    U,2PU,\"PM,2PM,2QR960L8F5I"
    "9V4L,\"PP-S<S-\"QR:6=H=       #@   , !   &    \"     0         !0    @    !    C@$   $         $    (X!  !F<')I;G1"
    "F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N(&=R87!H:6-S)RD[\"G!A=&-H*%LP(#4Q(#4Q(# @72Q;,\" P(#4P(#4P(%TL6S N.3,@,\"XY,B P"
    "+C@V72D[\"G!A=&-H*%LQ,B T(#$V(#0@,3(@,C4@,CD@,S,@-#<@,S8@,C4@,3<@,CD@,3<@,C4@,S8@-#<@,S,@,CD@,C4@,3(@72Q;-2 Q,R R-"
    "2 S-R T-2 T-2 T,2 T-2 T-2 S-\" T-2 S-R R-2 Q,R U(#$V(#4@-2 Y(#4@-2!=+%LP+C8@,\"XR(# N,C5=*3L*<&QO=\"A;,\" U,2 U,2 "
    "P(# @72Q;,\" P(#4P(#4P(# @72D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3"
    "E0Z(&)E9VEN(&EC;VX@=&5X=\"<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@  #@   #     &    \"     0   "
    "      !0    @               $         $          .    ,     8    (    !          %    \"                0         "
    "0          X    P    !@    @    $          4    (               !         !          "
  }
}
