Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 05e4716843664b76a0e1816913d6b80b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_PPU_behav xil_defaultlib.TestBench_PPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port outputEnable [C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 1. Module NesPpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 55. Module MemoryStuffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 81. Module NES2C02 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 211. Module TileFetcher doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Megzuki/Documents/GitHub/Hercu-NES/Code/FPGA-Nercu-NES/PPU_Module.sv" Line 275. Module MemFetcher doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemoryStuffs
Compiling module xil_defaultlib.SN74LS373N
Compiling module xil_defaultlib.MemFetcher
Compiling module xil_defaultlib.TileFetcher
Compiling module xil_defaultlib.NES2C02
Compiling module xil_defaultlib.NesPpu
Compiling module xil_defaultlib.TestBench_PPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_PPU_behav
