Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03be9a2fdf514b98a3615ab709206c61 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3755] too many parameters for module instance 'sl21' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:155]
WARNING: [VRFC 10-3755] too many parameters for module instance 'sl22' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:158]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'y' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ForwardAD' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addra' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/top.v:24]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 32 for port 'a' [D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/new/datapath.v:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_dec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.zeroext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=15)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
