-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "03/27/2019 13:58:21"
                                                            
-- Vhdl Test Bench template for design  :  controlFSM
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY controlFSM_vhd_tst IS
END controlFSM_vhd_tst;
ARCHITECTURE controlFSM_arch OF controlFSM_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL addsub : STD_LOGIC;
SIGNAL Ain : STD_LOGIC;
SIGNAL clk : STD_LOGIC;
SIGNAL din : STD_LOGIC_VECTOR(15 DOWNTO 0);
SIGNAL done : STD_LOGIC;
SIGNAL Gin : STD_LOGIC;
SIGNAL IR : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL IRin : STD_LOGIC;
SIGNAL muxout : STD_LOGIC_VECTOR(9 DOWNTO 0);
SIGNAL regin : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL resetn : STD_LOGIC;
SIGNAL run : STD_LOGIC;
COMPONENT controlFSM
	PORT (
	addsub : BUFFER STD_LOGIC;
	Ain : BUFFER STD_LOGIC;
	clk : IN STD_LOGIC;
	din : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
	done : BUFFER STD_LOGIC;
	Gin : BUFFER STD_LOGIC;
	IR : BUFFER STD_LOGIC_VECTOR(7 DOWNTO 0);
	IRin : BUFFER STD_LOGIC;
	muxout : BUFFER STD_LOGIC_VECTOR(9 DOWNTO 0);
	regin : BUFFER STD_LOGIC_VECTOR(7 DOWNTO 0);
	resetn : IN STD_LOGIC;
	run : IN STD_LOGIC
	);
END COMPONENT;
BEGIN
	i1 : controlFSM
	PORT MAP (
-- list connections between master ports and signals
	addsub => addsub,
	Ain => Ain,
	clk => clk,
	din => din,
	done => done,
	Gin => Gin,
	IR => IR,
	IRin => IRin,
	muxout => muxout,
	regin => regin,
	resetn => resetn,
	run => run
	);
init : PROCESS                                               
-- variable declarations                                     
BEGIN                                                        
        -- code that executes only once                      
WAIT;                                                       
END PROCESS init;                                           
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
        -- code executes for every event on sensitivity list  
WAIT;                                                        
END PROCESS always;                                          
END controlFSM_arch;
