--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml matrix_multiplier.twx matrix_multiplier.ncd -o
matrix_multiplier.twr matrix_multiplier.pcf

Design file:              matrix_multiplier.ncd
Physical constraint file: matrix_multiplier.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock M_CLOCK to Pad
-----------------------+------------+------------------+--------+
                       | clk (edge) |                  | Clock  |
Destination            |   to PAD   |Internal Clock(s) | Phase  |
-----------------------+------------+------------------+--------+
FINAL_OUTPUT_RESULT<0> |   10.127(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<1> |   10.225(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<2> |    9.901(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<3> |   10.547(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<4> |   10.605(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<5> |   11.567(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<6> |   11.173(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<7> |   11.116(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<8> |   11.061(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<9> |   10.931(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<10>|   10.680(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<11>|   11.036(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<12>|   11.203(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<13>|   11.138(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<14>|   10.887(R)|M_CLOCK_BUFGP     |   0.000|
FINAL_OUTPUT_RESULT<15>|   11.534(R)|M_CLOCK_BUFGP     |   0.000|
-----------------------+------------+------------------+--------+

Clock to Setup on destination clock M_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLOCK        |    6.327|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 07 02:37:40 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



