

================================================================
== Vivado HLS Report for 'main'
================================================================
* Date:           Fri Nov 29 11:19:48 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fractale_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.165|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|  101|    2|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_convergence_fu_104  |convergence  |    1|  100|    1|  100|   none  |
        |grp_dimage_fu_126       |dimage       |    1|    2|    1|    2|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|       5|     18|
|Instance         |        0|      -|     145|    588|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     150|    606|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+-------------+---------+-------+-----+-----+
    |grp_convergence_fu_104  |convergence  |        0|      0|  119|  554|
    |grp_dimage_fu_126       |dimage       |        0|      0|   26|   34|
    +------------------------+-------------+---------+-------+-----+-----+
    |Total                   |             |        0|      0|  145|  588|
    +------------------------+-------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+---+----+------+-----+---------+
    |         Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+---+----+------+-----+---------+
    |sc_fifo_chn_1_fifo_U  |        0|  5|  18|     1|    8|        8|
    +----------------------+---------+---+----+------+-----+---------+
    |Total                 |        0|  5|  18|     1|    8|        8|
    +----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|clk       |  in |    1| ap_ctrl_hs |  main::main  | return value |
|reset     |  in |    1| ap_ctrl_hs |  main::main  | return value |
|x         | out |   10|   ap_vld   |       x      |    pointer   |
|y         | out |    9|   ap_vld   |       y      |    pointer   |
|couleur   | out |   12|   ap_vld   |    couleur   |    pointer   |
|zoom      |  in |    8|   ap_none  |     zoom     |    pointer   |
|offset_X  |  in |   32|   ap_none  |   offset_X   |    pointer   |
|offset_Y  |  in |   32|   ap_none  |   offset_Y   |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

