{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529081198697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529081198707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 09:46:38 2018 " "Processing started: Fri Jun 15 09:46:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529081198707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529081198707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off natural_to_thermometer -c natural_to_thermometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off natural_to_thermometer -c natural_to_thermometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529081198707 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1529081199227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nat_to_therm.vwf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nat_to_therm.vwf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_natural_to_thermometer_vhd_vec_tst-top_natural_to_thermometer_arch " "Found design unit 1: top_natural_to_thermometer_vhd_vec_tst-top_natural_to_thermometer_arch" {  } { { "nat_to_therm.vwf.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/natural_to_thermometer/nat_to_therm.vwf.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529081208977 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_natural_to_thermometer_vhd_vec_tst " "Found entity 1: top_natural_to_thermometer_vhd_vec_tst" {  } { { "nat_to_therm.vwf.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/natural_to_thermometer/nat_to_therm.vwf.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529081208977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529081208977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tyler/documents/ee125/lab4/ceil_log2/src/top_natural_to_thermometer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tyler/documents/ee125/lab4/ceil_log2/src/top_natural_to_thermometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_natural_to_thermometer-arch " "Found design unit 1: top_natural_to_thermometer-arch" {  } { { "../ceil_log2/src/top_natural_to_thermometer.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/ceil_log2/src/top_natural_to_thermometer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529081208977 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_natural_to_thermometer " "Found entity 1: top_natural_to_thermometer" {  } { { "../ceil_log2/src/top_natural_to_thermometer.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/ceil_log2/src/top_natural_to_thermometer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529081208977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529081208977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tyler/documents/ee125/lab4/ceil_log2/src/lab4.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/tyler/documents/ee125/lab4/ceil_log2/src/lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4 " "Found design unit 1: lab4" {  } { { "../ceil_log2/src/lab4.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/ceil_log2/src/lab4.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529081208987 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lab4-body " "Found design unit 2: lab4-body" {  } { { "../ceil_log2/src/lab4.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/ceil_log2/src/lab4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529081208987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529081208987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/tyler/Documents/ee125/lab4/natural_to_thermometer/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529081208987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529081208987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_natural_to_thermometer " "Elaborating entity \"top_natural_to_thermometer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529081209032 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[127\] GND " "Pin \"y\[127\]\" is stuck at GND" {  } { { "../ceil_log2/src/top_natural_to_thermometer.vhd" "" { Text "C:/Users/tyler/Documents/ee125/lab4/ceil_log2/src/top_natural_to_thermometer.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529081215997 "|top_natural_to_thermometer|y[127]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529081215997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529081216058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529081216597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529081216597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529081216667 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529081216667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529081216667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529081216667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529081216688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 09:46:56 2018 " "Processing ended: Fri Jun 15 09:46:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529081216688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529081216688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529081216688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529081216688 ""}
