{"aided": 0.001715231416871725, "of variables": 0.00044050943312369414, "perform a local": 0.0012122232020727163, "st f st": 0.0014544550282481192, "the most": 0.00028392682305550666, "single local refinement": 0.0014544550282481192, "dynamic": 1.9756300593590927e-05, "steps i initialization": 0.0014544550282481192, "delay through multiple": 0.0029089100564962385, "approach the": 0.000415413163532868, "driver we compare": 0.0014544550282481192, "17 0 08": 0.0014544550282481192, "named ch": 0.002524572683007963, "are two types": 0.0008592352297988342, "th dcc": 0.0013833811025348848, "whose": -0.0001153477487442024, "show the": 0.0002545895887629453, "we propose": 0.0009626713679436546, "based wiresizing algorithm": 0.0029089100564962385, "pre partitioned into": 0.0014544550282481192, "segments": 0.001276951444583905, "wiresizing algorithm gwsa": 0.0013333602301336958, "we use parameters": 0.0014544550282481192, "other stages": 0.0011021014159512685, "refinement operation definition": 0.0014544550282481192, "delay note that": 0.0012625067896949531, "use term solution": 0.0014544550282481192, "sizing a": 0.0011411282121553447, "which lead": 0.0007876478970694691, "zhigang pan lei": 0.0013333602301336958, "an efficient": 0.0019544742161207817, "updated": 0.00019792311600547833, "cdws": 0.010096527762281149, "multi source wiresizing": 0.0014544550282481192, "is achieved": 0.001205964697346589, "driver however the": 0.0014544550282481192, "only unit effective": 0.0014544550282481192, "interconnects with multiple": 0.00378752036908486, "helpful discussions": 0.0006065324665136641, "mcnc 0": 0.002524572683007963, "when the identical": 0.0014544550282481192, "refinement operation on": 0.0014544550282481192, "resistance to be": 0.0014544550282481192, "includes three steps": 0.0013333602301336958, "the number of": 0.00048370595894863184, "that the input": 0.0015111204082477445, "as electro": 0.0013833811025348848, "minimize the maximum": 0.0010519468377507917, "optimization problems": 0.002367748616074056, "essence the": 0.0009217466835538078, "solution": -0.0031143892160934647, "we already": 0.000658832137545418, "programs in": 0.0010794630533816365, "designs throughout": 0.0013833811025348848, "x is lr": 0.0014544550282481192, "programs and an": 0.0013333602301336958, "vector": 3.1889858419175483e-05, "499 7 286": 0.0014544550282481192, "any particular": 0.0005821691016237827, "property the": 0.000670735901514532, "related to the": 0.00042493766239598226, "layout optimization size": 0.0014544550282481192, "to find the": 0.0009286177205102381, "18 table": 0.0010198431390559452, "in 3": 0.0003363332947702122, "processor design": 0.0008681053111814816, "the definitions we": 0.0011413275010502372, "sizing for multi": 0.0014544550282481192, "driven routing with": 0.0014544550282481192, "force": 0.00024680400406913494, "and interconnects": 0.0012622863415039814, "15 are": 0.0008505021357673573, "be presented in": 0.0008321014600763386, "thus a one": 0.0014544550282481192, "most previous works": 0.0012122232020727163, "definition of": 0.00023043336053107523, "wire width is": 0.0013333602301336958, "sizing problem": 0.014297089832070587, "that can be": 0.0002960807460510978, "are functions": 0.0006646870071189662, "enumeration of": 0.0007081653066088481, "interconnect synthesis a": 0.0013333602301336958, "connect sizing": 0.0013833811025348848, "implemented": -5.7819400484860725e-05, "all transistors or": 0.0014544550282481192, "even": -0.0013752116121718008, "solution is achieved": 0.0024244464041454326, "prob lem": 0.0006676863820301896, "the owbr": 0.0037868590245119446, "same wire length": 0.0014544550282481192, "2 average": 0.0008681053111814816, "steiner": 0.001491458108758738, "times o": 0.0011411282121553447, "we observed": 0.000560610707119929, "general ch posynomial": 0.013090095254233075, "denote the sizes": 0.0014544550282481192, "cheng": 0.0013022753537116137, "new": -0.00045670340826249313, "net": 0.0004984517084061786, "increasing": 0.00010050157531953837, "trade off for": 0.0024244464041454326, "process is repeated": 0.0007369031968522715, "coefficient": 0.0036678673555924834, "for multi source": 0.0023464214792258786, "switch level": 0.0023828483053450976, "an exact": 0.0005293682683844452, "of the sizing": 0.0025250135793899063, "segment has wire": 0.0014544550282481192, "the coefficients of": 0.0007095534468018306, "63x when": 0.0013833811025348848, "circuit and the": 0.0021820032443449853, "refinement": 0.0072697483713983725, "dimensional table": 0.0035742724580176467, "dominance property instead": 0.0014544550282481192, "on that": 0.00048567795873180153, "algorithm the overall": 0.0011732107396129393, "sizing for": 0.009631823274060574, "crystal 21": 0.0013833811025348848, "a multiplying": 0.0022822564243106893, "has been": 0.00012219437884252119, "constant coefficients": 0.000999213407296727, "designs throughout the": 0.0014544550282481192, "number of delay": 0.0012625067896949531, "a specific order": 0.0011413275010502372, "coefficient functions": 0.012552410333708791, "functions and h1": 0.0014544550282481192, "x the cost": 0.0012625067896949531, "a specific": 0.00037538368053808896, "to prove": 0.00029554665970101977, "original designs": 0.0027667622050697696, "bounds of the": 0.002496304380229016, "such as electro": 0.0014544550282481192, "determined before the": 0.0011732107396129393, "similar to 11": 0.0012625067896949531, "tight lower and": 0.010910008818654449, "often the case": 0.0008176115576154278, "following objective function": 0.0011413275010502372, "clk each": 0.0013833811025348848, "unit": 0.000973211473191289, "all i": 0.0005114871964633906, "or equivalent": 0.000999213407296727, "and assumes the": 0.0014544550282481192, "with each": 0.000545904242336499, "global routing to": 0.0014544550282481192, "problems one": 0.0008198028444190467, "design automation and": 0.0007398812245022853, "where the penalty": 0.0013333602301336958, "is proposed to": 0.0009696105698388175, "a stage p": 0.0014544550282481192, "first polynomial": 0.0010432226918259636, "of the simple": 0.001583505600000378, "vectors x": 0.0007458592672402698, "of brute force": 0.0014544550282481192, "analytical model in": 0.0013333602301336958, "0 be the": 0.0006441899927911549, "each transistor under": 0.0014544550282481192, "call": -5.303136726084551e-05, "therefore": -0.00024680400406913494, "i always": 0.0010198431390559452, "carried out": 0.0003886377048472745, "is a simple": 0.0022451018393605704, "width of each": 0.0011732107396129393, "type": -0.0006785949556716859, "can be adjusted": 0.000905935348557589, "consider both logic": 0.0014544550282481192, "posynomial program with": 0.005817820112992477, "is applicable only": 0.0010910016221724926, "the interconnect sizing": 0.0014544550282481192, "posynomial program proofs": 0.0014544550282481192, "st st delta": 0.0014544550282481192, "model we": 0.00040820002650511045, "but the sizes": 0.0014544550282481192, "stis designs reduce": 0.0014544550282481192, "is easy to": 0.0003358226739138342, "around e": 0.0013833811025348848, "solutions the stis": 0.0014544550282481192, "the optimal wire": 0.0013333602301336958, "93": 0.0002902492558917683, "functions will": 0.0009347503629533328, "penalty assignment comparison": 0.0014544550282481192, "programming ctr": 0.0010432226918259636, "solution vector let": 0.0014544550282481192, "acm transactions": 0.00030387564721467796, "just an": 0.0008776097611709612, "11 we define": 0.0011732107396129393, "impact of": 0.0004129812829589534, "to 30 8": 0.0014544550282481192, "experiment the stis": 0.0014544550282481192, "weight penalty assignment": 0.0029089100564962385, "workstation and tested": 0.0014544550282481192, "31 9 2": 0.0014544550282481192, "drivers in the": 0.0013333602301336958, "property will": 0.0009640470080961892, "or a": 0.00019048327032875488, "all gates": 0.0010432226918259636, "size its": 0.0012622863415039814, "obtain the optimal": 0.0020120002348204837, "concepts": 0.00020276529680718914, "problem to minimize": 0.003423982503150712, "21 and": 0.0005412588474219667, "performance micro": 0.0012622863415039814, "problem their gate": 0.0014544550282481192, "a circuit may": 0.0013333602301336958, "programming": 0.00011746860037620163, "solution x as": 0.0014544550282481192, "exponentially with": 0.0007655369456330219, "organized": 8.514371619153919e-05, "circuit simultaneously we": 0.0014544550282481192, "posynomial program a": 0.0014544550282481192, "can be": 1.0628532885321531e-05, "a very": 0.00023813537368078848, "to minimize": 0.0026952315306460503, "by dc current": 0.0014544550282481192, "want": 9.596114823363383e-05, "and its": 0.0001244590599973514, "16 1": 0.0007655369456330219, "apply the stis": 0.0029089100564962385, "is a minimum": 0.0009589806127577163, "cmos timing": 0.0013833811025348848, "problem in section": 0.0008912885588967811, "follows in": 0.00035409503668341267, "comparison with previous": 0.0010519468377507917, "hoc": 0.00036865150492999203, "x with": 0.0014781366355517134, "scmos technology is": 0.0014544550282481192, "it worthwhile to": 0.0012625067896949531, "inputs of all": 0.0013333602301336958, "area and": 0.0012495016215843039, "feature": 0.0001342760278522813, "stis prob": 0.0013833811025348848, "methodology": 0.00022511748828579303, "1 326 1": 0.0014544550282481192, "power delay": 0.0011914241526725488, "but always": 0.0011021014159512685, "symposium": 0.0003647397832723961, "transistor model": 0.0013833811025348848, "it worthwhile": 0.0011411282121553447, "all uni": 0.0013833811025348848, "effective resistance rd": 0.0029089100564962385, "current path": 0.000999213407296727, "solutions by trying": 0.0014544550282481192, "in mos": 0.0023828483053450976, "input if the": 0.0011143640701111455, "wong fast": 0.0013833811025348848, "8 499": 0.0013833811025348848, "able to optimize": 0.0011413275010502372, "minimized": 0.0003160760161477553, "owbr algorithm": 0.0037868590245119446, "small thus enumeration": 0.0014544550282481192, "is assumed uniform": 0.0014544550282481192, "18 seconds": 0.0011411282121553447, "first introduced": 0.0007708136583515117, "vlsi circuit design": 0.0014544550282481192, "ch posynomials": 0.0013833811025348848, "denoted as": 0.0012174284194122105, "within a gate": 0.0014544550282481192, "fbi 93": 0.0012622863415039814, "constants": 0.0008363849101343161, "theorems are given": 0.0012625067896949531, "effective": 0.0017782123896795043, "m long": 0.003423384636466034, "type transistor can": 0.0014544550282481192, "for two vectors": 0.0014544550282481192, "to be presented": 0.000877763028680771, "and interconnect separately": 0.0014544550282481192, "each source": 0.00078185844529827, "1578": 0.0010700157489630842, "by g since": 0.0014544550282481192, "uni segment with": 0.0014544550282481192, "posynomials is": 0.0013833811025348848, "model definition 3": 0.0014544550282481192, "the technology": 0.0022517399581087143, "operations": -2.429388612828303e-05, "operation then the": 0.0010703894883095607, "this type": 0.0008374001301897575, "the sbws problem": 0.0014544550282481192, "delay computation": 0.0012622863415039814, "under the distributed": 0.0012122232020727163, "defined in": 0.0008109428436509115, "the transistor is": 0.004363365084744358, "platform for": 0.0007998227187908986, "the major contribution": 0.0011143640701111455, "property still": 0.0011021014159512685, "is more": 0.0001942002731456822, "also planned besides": 0.0014544550282481192, "each primary input": 0.0012625067896949531, "dominance property holds": 0.0029089100564962385, "gwsa 11 we": 0.0014544550282481192, "before": -0.0004699792115858767, "any form": 0.0008983033467096201, "problems under several": 0.0014544550282481192, "always appears as": 0.0014544550282481192, "metal scmos": 0.0013833811025348848, "in fact are": 0.0011732107396129393, "area using": 0.0011411282121553447, "uni segments a": 0.0014544550282481192, "and is observed": 0.0013333602301336958, "with 1026 transistors": 0.0014544550282481192, "cs and": 0.0019280940161923784, "better": -0.0003443542249446898, "partitioned into": 0.00047667198631727543, "problem 8 are": 0.0013333602301336958, "optimizes a clock": 0.0014544550282481192, "applicable to the": 0.0008085684244810449, "determines whether": 0.0007081653066088481, "effective approach to": 0.0010910016221724926, "problem also": 0.0008590851974555831, "when identical": 0.0012622863415039814, "5 experimental results": 0.0015527726567110115, "gate g and": 0.0013333602301336958, "i for all": 0.0007555602041238723, "source either the": 0.0014544550282481192, "transistor width rd": 0.0014544550282481192, "also use term": 0.0014544550282481192, "floorplan place": 0.0013833811025348848, "updated during": 0.000999213407296727, "whether eqn 15": 0.0014544550282481192, "nsf young": 0.000999213407296727, "values of the": 0.0004226749262251756, "algorithms were proposed": 0.0011732107396129393, "the weighted": 0.0011568002819313948, "we compute the": 0.000601644234223229, "point out": 0.0020050003259173784, "sparc 5": 0.002086445383651927, "20mhz": 0.0012620659702851436, "be the delay": 0.0011732107396129393, "the update of": 0.000905935348557589, "model a routing": 0.0014544550282481192, "we believe that": 0.000473479947399116, "the maximum": 0.0011877460539333473, "in the following": 0.0002594968680665958, "place ment": 0.0010198431390559452, "6 we": 0.0006569726405666227, "dominance property": 0.026508013171583612, "wire and every": 0.0014544550282481192, "both the first": 0.0010060001174102419, "show the algorithm": 0.0013333602301336958, "is to": 0.00020257073662474545, "g since these": 0.0014544550282481192, "6 that the": 0.0009489559908407684, "the optimal sizes": 0.0012625067896949531, "from the transistor": 0.0014544550282481192, "functions efficiently all": 0.0014544550282481192, "in other": 0.00039729059981625457, "order to drive": 0.0012122232020727163, "via multi": 0.002204202831902537, "59304 spl": 0.0013833811025348848, "erty": 0.0015993661698727223, "closed form will": 0.0014544550282481192, "have been": 6.501824108963027e-05, "13 we call": 0.0014544550282481192, "stis problem": 0.016409722439551758, "dcc the": 0.0013833811025348848, "the following form": 0.0007622367120681301, "the vdd or": 0.0014544550282481192, "independent of x": 0.003060063739455151, "functions satisfy the": 0.0013333602301336958, "the transistors and": 0.0014544550282481192, "we present the": 0.0005013376207880207, "rd": 0.002209937694750056, "re": 2.5854778442484663e-05, "1026 transistors": 0.0027667622050697696, "driver buffer and": 0.0029089100564962385, "rc": 0.006086079397672598, "from intel corporation": 0.0011413275010502372, "since the update": 0.0012122232020727163, "485 november": 0.0012622863415039814, "optimization then the": 0.0014544550282481192, "foundation": 0.00023498960579293834, "point for": 0.0005050263024407978, "steiner tree construction": 0.0024244464041454326, "linear": -0.0003109216695457668, "of electronic": 0.0006646870071189662, "when there": 0.0004211995167662428, "monotonically increases with": 0.0025250135793899063, "algorithms were": 0.0006676863820301896, "we reveal": 0.0012622863415039814, "wire sizing sdws": 0.0013333602301336958, "helpful to": 0.0007708136583515117, "wire uni segments": 0.0029089100564962385, "optimal wiresizing under": 0.0012122232020727163, "formulation however": 0.0011411282121553447, "distributed rc tree": 0.0023464214792258786, "a local refinement": 0.005333440920534783, "stage number as": 0.0014544550282481192, "rtl level": 0.0010702025860067305, "along multiple critical": 0.0014544550282481192, "r0": 0.000745729054379369, "capacitance of": 0.0018975805844435969, "round of traversal": 0.0013333602301336958, "rd0 for the": 0.0029089100564962385, "foundation of": 0.0007998227187908986, "the values of": 0.00041011818809231717, "by assuming": 0.0011643382032475655, "are driven by": 0.0011143640701111455, "even better": 0.0007044247665710485, "clock nets transistors": 0.0014544550282481192, "stage is also": 0.0013333602301336958, "driver sizing solutions": 0.0014544550282481192, "633 november 09": 0.0014544550282481192, "and every transistor": 0.0014544550282481192, "eqn 5": 0.0011021014159512685, "program with constant": 0.0014544550282481192, "optimal algorithm": 0.0026126358572883014, "f x is": 0.0023291589850665175, "is dominated by": 0.0014679473542243266, "set of": 0.000213304300933724, "interconnect optimization": 0.002204202831902537, "channels": 0.00037531814567765985, "re spectively and": 0.0012625067896949531, "of simple": 0.0005427984740032488, "of 4": 0.0008508658167983424, "small often just": 0.0014544550282481192, "of 1": 0.0002545895887629453, "before the sizing": 0.0014544550282481192, "see that": 0.00020630346577158674, "generalize the": 0.0011457695881919516, "transistor models": 0.0013833811025348848, "of 8": 0.0005352213778559227, "formulation is": 0.0007007600054807122, "to mention": 0.00156371689059654, "formulation it": 0.0010432226918259636, "similarly": -0.00010917161048873002, "easy to": 0.00018914135879422606, "enumeration thus the": 0.0014544550282481192, "needed": -0.00010529866039225947, "28046 8 11934": 0.0014544550282481192, "sequential quadratic programming": 0.003423982503150712, "of 20mhz and": 0.0014544550282481192, "have implemented": 0.0005236880568410563, "the overall stis": 0.0014544550282481192, "such as": 8.221197538989852e-05, "every type of": 0.0011732107396129393, "17 23 25": 0.0013333602301336958, "moreover when": 0.0008983033467096201, "extended for": 0.0008505021357673573, "the hspice": 0.0011914241526725488, "of g": 0.00035409503668341267, "layout design": 0.0011411282121553447, "063": 0.0010196650938151882, "x its": 0.000999213407296727, "of a": 0.0, "and buffer optimization": 0.0013333602301336958, "wire during": 0.0012622863415039814, "of m": 0.00032035699562512466, "its source": 0.0008198028444190467, "unchanged we": 0.0010432226918259636, "when compared": 0.0017639056207367598, "in other stages": 0.0014544550282481192, "2 these nets": 0.0014544550282481192, "after initial floorplan": 0.0014544550282481192, "problem the": 0.0003498263723942577, "and 21 is": 0.0013333602301336958, "performing local": 0.0011914241526725488, "general form only": 0.0014544550282481192, "showed": 0.00015952441974004312, "and near optimal": 0.0010703894883095607, "j richard shi": 0.0013333602301336958, "on lagrangian": 0.002524572683007963, "tree": 0.0008291244521220446, "larger the": 0.0012953125947071358, "model the driver": 0.0013333602301336958, "professor c": 0.0012622863415039814, "determine the width": 0.0014544550282481192, "transistors based on": 0.0014544550282481192, "tion": 7.766691499021489e-05, "used either as": 0.0013333602301336958, "the transistors": 0.0012622863415039814, "an n": 0.00038649072595828054, "delay ns average": 0.0013333602301336958, "programs and propose": 0.0014544550282481192, "case that we": 0.0010352593875458818, "spectrum": 0.0008023085943580265, "table is used": 0.0010519468377507917, "solved it": 0.0011914241526725488, "optimization rc interconnect": 0.0012625067896949531, "instead of solution": 0.0014544550282481192, "will be developed": 0.0011143640701111455, "cl and the": 0.0013333602301336958, "seen": -2.331204480176722e-05, "delays along multiple": 0.0014544550282481192, "without a": 0.0011178411469116582, "off formulation can": 0.0014544550282481192, "problem in": 0.0005175035312574161, "sizing an": 0.0013833811025348848, "be seen later": 0.0011413275010502372, "other drivers": 0.0013833811025348848, "and the total": 0.000655144942000009, "problem if": 0.000670735901514532, "refinement operation then": 0.0014544550282481192, "and global": 0.0005675264462249307, "it will be": 0.00046919487772691945, "42 8 120": 0.0014544550282481192, "each device": 0.0010432226918259636, "eqn 17 a": 0.0014544550282481192, "fitting": 0.0009134068165249863, "up to": 0.0005887339802769497, "when the": 0.00029481361590658663, "problem it": 0.0005802751598031156, "problem is": 0.0010833970804130318, "resistance rd and": 0.0029089100564962385, "to find even": 0.0013333602301336958, "again we can": 0.0010060001174102419, "a larger": 0.00036610376685020264, "circuit simultaneously": 0.0013833811025348848, "koh kei": 0.0012622863415039814, "a pi": 0.0011021014159512685, "transactions": -3.0362679315414144e-06, "of the optimal": 0.00268341216065227, "gate by": 0.0011411282121553447, "a novel": 0.0009645052034223092, "constants which": 0.000999213407296727, "x with respect": 0.001939221139677635, "size is x": 0.0013333602301336958, "of x we": 0.0008592352297988342, "the concept": 0.0007673213121481471, "j it monotonically": 0.0014544550282481192, "wires have": 0.0013833811025348848, "stis clk 367": 0.0014544550282481192, "and wiresizing optimization": 0.0014544550282481192, "are monotonic": 0.0009487902922217984, "coefficients in": 0.0014479076283334328, "cg0 cs0 and": 0.0014544550282481192, "we can apply": 0.0006750008225740826, "solution thus it": 0.0014544550282481192, "professor": 0.0006086079397672599, "c j richard": 0.0013333602301336958, "m": -0.005997007617978518, "6 we point": 0.0014544550282481192, "but always dominated": 0.0014544550282481192, "increase in": 0.000736119950061243, "introduce the following": 0.0015244734241362601, "i is the": 0.0008342460298988607, "in the i": 0.0015313412810479625, "delay by 14": 0.0014544550282481192, "more significantly reduces": 0.0014544550282481192, "that rd0": 0.0013833811025348848, "x is": 0.0017055420865827605, "results greatly generalize": 0.0014544550282481192, "believe that": 0.00036610376685020264, "x satisfies the": 0.0010703894883095607, "these co efficient": 0.0014544550282481192, "solution is first": 0.0013333602301336958, "polynomial time moreover": 0.0011732107396129393, "efficiently in practice": 0.0013333602301336958, "59 7 18": 0.0014544550282481192, "a routing": 0.0014562535276506795, "program with": 0.002383967676045629, "a solution better": 0.0014544550282481192, "net of 367": 0.0014544550282481192, "the resulting solution": 0.0009809240477936729, "are reduced by": 0.0010910016221724926, "slope model without": 0.0014544550282481192, "1 063 0": 0.0014544550282481192, "layout": 0.0030353351833114165, "ment": 0.00039366291671166656, "property will lead": 0.0014544550282481192, "arpa": 0.0005522103781008737, "optimal solution is": 0.0008984602281882631, "new approach to": 0.0006835911215798915, "and propose an": 0.0011413275010502372, "spl mu": 0.0013833811025348848, "subsection in practice": 0.0014544550282481192, "6 to": 0.0010025001629586892, "in 15 where": 0.0012625067896949531, "micro processor": 0.0010702025860067305, "of eqn": 0.002140405172013461, "a recent work": 0.0010703894883095607, "with those in": 0.0010703894883095607, "both transistors and": 0.0014544550282481192, "speed and": 0.000644965684201263, "following theorem theorem": 0.0012061150135551258, "effective resistance and": 0.0014544550282481192, "assignment and": 0.0007281267638253397, "delay we define": 0.0014544550282481192, "to size the": 0.0014544550282481192, "table is pre": 0.0014544550282481192, "believe that the": 0.000633852071325788, "p 614 621": 0.0014544550282481192, "66 seconds": 0.0027667622050697696, "proved that the": 0.0007801058111740036, "under several": 0.0010432226918259636, "block level optimization": 0.0014544550282481192, "clock nets the": 0.0014544550282481192, "contributes": 0.00040734242187973627, "8 is": 0.0005141328757056818, "for the simplicity": 0.0012122232020727163, "custom layout in": 0.0014544550282481192, "of 4 cascade": 0.0029089100564962385, "enumeration is o": 0.0014544550282481192, "is driven": 0.0007412594888516849, "m i increases": 0.0014544550282481192, "the slope input": 0.0014544550282481192, "most cases": 0.0004712436284472278, "solution l we": 0.0013333602301336958, "analytical model": 0.0008423154448210368, "is able": 0.0004359596835053262, "trade off one": 0.0014544550282481192, "transistors": 0.01566031014196675, "from a signal": 0.0012122232020727163, "model is": 0.0022537265632189838, "traverse": 0.00040891803220104855, "a psoynomial programming": 0.0014544550282481192, "cases a dcc": 0.0014544550282481192, "all transistor sizes": 0.0014544550282481192, "and 42 8": 0.0014544550282481192, "sensitivity": 0.0006995305987087688, "by the stis": 0.0014544550282481192, "drivers m": 0.0027667622050697696, "of dcc s": 0.0014544550282481192, "wiresizing problem when": 0.0014544550282481192, "assumes that": 0.00042888272899603813, "result": -0.0004153406402850445, "of a p": 0.000877763028680771, "with respect": 0.0017346834876497835, "are computed in": 0.0008534662529511463, "model in": 0.0007387474277345339, "denote the": 0.000197271437864224, "transient delays": 0.0012622863415039814, "subject": 0.00025692968094754713, "addition rd0 is": 0.0014544550282481192, "on iterative": 0.000999213407296727, "optimal wiresizing solution": 0.0013333602301336958, "06": 0.0005049747789425406, "buffered clock": 0.0023828483053450976, "and l is": 0.0008592352297988342, "08": 0.0010365047272905689, "09": 0.0007849715491689494, "15 in fact": 0.0013333602301336958, "solution to": 0.0015045216619808857, "a uniform": 0.0004271506571783168, "x implies that": 0.0025250135793899063, "acm international conference": 0.002453053048432428, "ad hoc": 0.0005075849960311225, "optimization a sequential": 0.0014544550282481192, "algorithm to be": 0.0008713692450156823, "57 4 and": 0.0014544550282481192, "buffered clock trees": 0.0025250135793899063, "delays in table": 0.0014544550282481192, "then compute local": 0.0014544550282481192, "adder with 1026": 0.0014544550282481192, "3 similar": 0.0010198431390559452, "be easily": 0.0003329382667988178, "efficiently in": 0.0007198753020360268, "simultaneous gate and": 0.0026667204602673915, "functions ii computation": 0.0014544550282481192, "is easy": 0.0002428548133901313, "topology": 0.00031923786114597624, "the two designs": 0.0012625067896949531, "1x driver we": 0.0014544550282481192, "0 and then": 0.0009394712106483369, "8 with about": 0.0014544550282481192, "previous stage as": 0.0013333602301336958, "8 499 7": 0.0014544550282481192, "16bit adder": 0.0013833811025348848, "simulataneous driver": 0.0013833811025348848, "of rd0": 0.0013833811025348848, "planned": 0.0007118605872740432, "logic": 0.0007753074906866124, "uni": 0.004222722106879317, "contribution": 0.0006642118741168048, "general rd0 of": 0.0014544550282481192, "dcc we assume": 0.0014544550282481192, "by 24": 0.0008983033467096201, "of both": 0.00029267143127864023, "fast and exact": 0.0014544550282481192, "and": 0, "the output": 0.0006428502023033552, "0 can": 0.0005640369449133082, "as a multiplying": 0.0014544550282481192, "x where l": 0.0014544550282481192, "367 drivers": 0.0013833811025348848, "solution between": 0.0013833811025348848, "the following stis": 0.0014544550282481192, "a result": 0.0002484596637505973, "proved that": 0.0010126029030910035, "after initial": 0.0012622863415039814, "a transistor in": 0.0029089100564962385, "a transistor including": 0.0014544550282481192, "based on the": 0.0013215169618208218, "if transceiver in": 0.0014544550282481192, "is minimized in": 0.0010519468377507917, "trees based on": 0.0022826550021004745, "is a near": 0.0024244464041454326, "foundation of our": 0.0011732107396129393, "hand there is": 0.0010703894883095607, "problem 11": 0.0009096361363438836, "for transistors have": 0.0014544550282481192, "problem when the": 0.0009219076592233073, "jose california united": 0.0034854769800627293, "three": -0.0013473804972075707, "always a step": 0.0014544550282481192, "tree similar": 0.0011914241526725488, "assumption for an": 0.0013333602301336958, "much": -0.0002020692717686877, "electro migration thus": 0.0014544550282481192, "the coefficients in": 0.0009219076592233073, "this work": 0.0005907865077843751, "and x becomes": 0.0014544550282481192, "a block": 0.00046700471819704955, "networks post routing": 0.0014544550282481192, "is x the": 0.0012122232020727163, "larger loading": 0.0013833811025348848, "two clock": 0.001998426814593454, "optimization tool": 0.0011021014159512685, "each transistor": 0.006916905512674425, "delay is a": 0.0012625067896949531, "programming approach the": 0.0012122232020727163, "a simple ch": 0.007272275141240597, "interconnect delay has": 0.0013333602301336958, "23 26 1998": 0.0010352593875458818, "that the problem": 0.0006389483902081954, "process produces": 0.0010702025860067305, "separately which may": 0.0014544550282481192, "assuming that": 0.0003301459968153812, "applies the": 0.0006503869763309692, "rd0 under the": 0.0014544550282481192, "associate x with": 0.0014544550282481192, "1026 transistors table": 0.0014544550282481192, "size its input": 0.0014544550282481192, "model in this": 0.0007622367120681301, "rd0 of the": 0.0014544550282481192, "seen later on": 0.0014544550282481192, "with each transistor": 0.0014544550282481192, "near": 0.0007976220987002155, "sizing solutions the": 0.0014544550282481192, "the i th": 0.0010284453297822005, "4 theorem 1": 0.0010910016221724926, "we still": 0.0005959919190114073, "a global planning": 0.0014544550282481192, "sizing we have": 0.0014544550282481192, "model optimal wiresizing": 0.0013333602301336958, "say that the": 0.0012089631932954263, "2 when": 0.0005443506163447762, "t x of": 0.0014544550282481192, "is": 0, "segment with width": 0.0014544550282481192, "it": 0, "are instances": 0.0008505021357673573, "ii": 0.00011332348795229189, "the unit effective": 0.018907915367225553, "very small thus": 0.0014544550282481192, "no closed": 0.001998426814593454, "in": 0, "which be discussed": 0.0014544550282481192, "ic": 0.0005878658921065772, "posynomial if it": 0.0014544550282481192, "if": -0.010268360935601071, "segment under": 0.0012622863415039814, "used instead": 0.000670735901514532, "the widths": 0.0010198431390559452, "beginning with in": 0.0014544550282481192, "use term": 0.0013833811025348848, "sink can": 0.0011914241526725488, "base of natural": 0.0013333602301336958, "algorithm for the": 0.00048008532597272895, "dccs": 0.0012620659702851436, "24 f": 0.0011914241526725488, "as was used": 0.0011413275010502372, "multi source": 0.003059529417167836, "net5 total 129": 0.0014544550282481192, "transistors and interconnects": 0.0014544550282481192, "interconnect sizing and": 0.0014544550282481192, "electro": 0.0009215857640908969, "grows": 0.0003028283965412197, "low power and": 0.0023464214792258786, "however it was": 0.0009589806127577163, "factor called the": 0.0014544550282481192, "evaluation post": 0.0013833811025348848, "grant from": 0.0006901906609831916, "93 112": 0.0011914241526725488, "developed based": 0.001998426814593454, "out that": 0.0014670157342184858, "resistance rd0 the": 0.0014544550282481192, "is defined as": 0.0003772621198610364, "dynamic programming approach": 0.0009809240477936729, "max delay ns": 0.0029089100564962385, "with 1": 0.000492712211850571, "stis algorithm based": 0.0014544550282481192, "interconnects and the": 0.0014544550282481192, "sizing cmos circuit": 0.0014544550282481192, "24 2": 0.0008423154448210368, "a ch posynomial": 0.007272275141240597, "and apply": 0.000591937154018514, "programs": 0.0010650948229578058, "2 17 0": 0.0012122232020727163, "we point": 0.002733887034863949, "in both our": 0.0014544550282481192, "a grant": 0.000736774525087499, "concept of": 0.0007453848726233618, "not be": 0.0002768209449648955, "formulation note": 0.0012622863415039814, "the total power": 0.0011143640701111455, "no improvement is": 0.0011143640701111455, "gorithm 6 to": 0.0014544550282481192, "within a functional": 0.0014544550282481192, "we simply": 0.0005050263024407978, "to 30": 0.0008269946653386581, "4 4": 0.0002898282629314974, "4 3": 0.00020245244741443918, "4 2": 0.00013752650233134035, "just": -0.00043006669431445445, "6 8773 2": 0.0014544550282481192, "was first": 0.0005443506163447762, "n 4": 0.0002508957321299104, "the foundation of": 0.0010519468377507917, "than enumeration thus": 0.0014544550282481192, "4 8": 0.0008998478082909456, "optimize the": 0.001168164734928811, "problem in this": 0.0007173319050397217, "we sized 8bit": 0.0014544550282481192, "arpa csto under": 0.0013333602301336958, "timing simulation": 0.0010702025860067305, "approach simultaneous": 0.0013833811025348848, "previous": -0.0008767878303885679, "linear programming an": 0.0012122232020727163, "a similar way": 0.0006608783852459414, "constant stage ratio": 0.0014544550282481192, "we compare our": 0.0016260651342167001, "either by the": 0.0009696105698388175, "named ch posynomial": 0.0026667204602673915, "clk 367": 0.0013833811025348848, "we define a": 0.001024909141968931, "and every 10": 0.0014544550282481192, "of transistor": 0.002524572683007963, "c c n": 0.0014544550282481192, "m cdws stis": 0.0014544550282481192, "easy": -5.458580524436501e-05, "monotonically decreases with": 0.0026667204602673915, "property and": 0.0007158869814209387, "has": 0, "to consider both": 0.0011732107396129393, "42 8 respectively": 0.0014544550282481192, "of near": 0.0008505021357673573, "applicable to": 0.0013555804043825328, "that x": 0.00038156193502190245, "4 p": 0.000270752123696729, "n t": 0.0012044887036283536, "signif icantly the": 0.0014544550282481192, "changing only": 0.0010702025860067305, "possible": -0.00042028965682779784, "17 7 and": 0.0013333602301336958, "rc tree": 0.0032106077580201916, "0 7 5": 0.0012625067896949531, "which lead to": 0.0008713692450156823, "of m i": 0.0008984602281882631, "are positive constants": 0.0010519468377507917, "force enumeration is": 0.0014544550282481192, "the resistance": 0.0010702025860067305, "that a": 0.00027946283493632154, "previous stage which": 0.0014544550282481192, "the remainder of": 0.0004408933492478795, "is lr": 0.0013833811025348848, "spacing with": 0.0011914241526725488, "performing": 0.00013369175352652182, "quadratic programming": 0.0023629436912084075, "lagrangian relaxation a": 0.0014544550282481192, "hoc heuristic": 0.0013833811025348848, "as well as": 0.0002455530631940433, "steps": -4.220500306004254e-05, "vdd": 0.0010196650938151882, "in interconnects": 0.0012622863415039814, "transistor in general": 0.0014544550282481192, "are ch posynomial": 0.007272275141240597, "the minimum": 0.0005620527020897853, "on a": 0.00013280416639102255, "and tested": 0.0006559735632526972, "to that in": 0.0008176115576154278, "the layout": 0.0014479076283334328, "and tree": 0.00079363144604282, "24 and": 0.0005802751598031156, "problem for cmos": 0.0014544550282481192, "and chains of": 0.0014544550282481192, "power optimization": 0.0038561880323847567, "and reveal that": 0.0013333602301336958, "cong lei": 0.0035742724580176467, "new approach": 0.0005181703154508982, "source and chains": 0.0014544550282481192, "the 32bit": 0.0013833811025348848, "bounds are identical": 0.0012625067896949531, "i st": 0.0010198431390559452, "transition time recalling": 0.0014544550282481192, "next subsection": 0.0007158869814209387, "initial floorplan": 0.0013833811025348848, "transistors in other": 0.0014544550282481192, "m cmos technology": 0.0024244464041454326, "number of examples": 0.0008534662529511463, "wires within": 0.0013833811025348848, "paths containing": 0.0010702025860067305, "for": 0, "for all ch": 0.004363365084744358, "todaes v": 0.0007655369456330219, "associate the": 0.0008062368290420358, "in wiresizing": 0.0013833811025348848, "kei yong khoo": 0.0013333602301336958, "delays and": 0.0007323987040209818, "input transition time": 0.006666801150668479, "the simultaneous buffer": 0.004000080690401088, "size the": 0.00046805606085594746, "in fact": 0.00033980725763169877, "18 seconds furthermore": 0.0014544550282481192, "transistors and interconnect": 0.0014544550282481192, "478 485 november": 0.0013333602301336958, "for interconnect": 0.002140405172013461, "i unchanged we": 0.0014544550282481192, "model depends on": 0.0011143640701111455, "predicting": 0.0003996349281490009, "120 seconds and": 0.0014544550282481192, "chain of": 0.0012543192889397637, "bound associated with": 0.0026667204602673915, "lra algorithm generalizes": 0.0014544550282481192, "following stis": 0.0013833811025348848, "in turn the": 0.000905935348557589, "a rising": 0.0010702025860067305, "block drivers": 0.0013833811025348848, "cd can be": 0.0014544550282481192, "find even": 0.0011914241526725488, "in section": 0.0005180507475895775, "14 except that": 0.0014544550282481192, "to real": 0.0006676863820301896, "m original": 0.0012622863415039814, "3600 1 063": 0.0014544550282481192, "o": -0.0007139088746368904, "use same step": 0.0014544550282481192, "50 delay we": 0.0014544550282481192, "10 m": 0.0011021014159512685, "solution instead": 0.0011021014159512685, "ch posynomial the": 0.0029089100564962385, "show that stis": 0.0014544550282481192, "work is": 0.0013095451299834488, "cong lei he": 0.00378752036908486, "paths in": 0.0010587365367688904, "united states jason": 0.0010910016221724926, "transistors gates": 0.0012622863415039814, "our effort to": 0.0013333602301336958, "nets transistors": 0.0013833811025348848, "nets net": 0.0012622863415039814, "interconnects and inter": 0.0014544550282481192, "son": 0.0006319634397044318, "young investigator": 0.0008681053111814816, "optimization rc": 0.0011914241526725488, "is more general": 0.0008130325671083501, "t an": 0.000589942315852571, "to transistor sizing": 0.0013333602301336958, "critical paths": 0.004295425987277916, "area trade off": 0.0029089100564962385, "owbr algorithm 6": 0.0014544550282481192, "rc tree similar": 0.0014544550282481192, "definition 3": 0.0004723175463049153, "table is needed": 0.0014544550282481192, "definition 1": 0.0005589205734558291, "methods": -0.0002534696240862207, "7 18 seconds": 0.0014544550282481192, "by 14": 0.0008198028444190467, "current paths": 0.0012622863415039814, "called the slope": 0.0014544550282481192, "hspice simulation results": 0.0026667204602673915, "a uniform factor": 0.0014544550282481192, "initial": -8.032882692842676e-05, "the three": 0.00024048557290417717, "automation and test": 0.0007398812245022853, "and delays and": 0.0013333602301336958, "width": 0.004339604072508726, "dominance relation": 0.0011021014159512685, "problem for area": 0.0014544550282481192, "is multiplied": 0.0007998227187908986, "formulations for transistors": 0.0014544550282481192, "problems named ch": 0.0026667204602673915, "4 1 optimization": 0.0013333602301336958, "sensitivity thus": 0.0013833811025348848, "combined into": 0.0007239538141667164, "by eqn": 0.0011021014159512685, "sizing solution x": 0.005817820112992477, "is built": 0.0005459154897616924, "d f": 0.003043571048530526, "uni segment has": 0.0014544550282481192, "power dissipation are": 0.0013333602301336958, "tested the": 0.000644965684201263, "all coefficients": 0.0010198431390559452, "form": -0.0024708337883775073, "stis algorithm": 0.026284240948162813, "gate delay by": 0.0014544550282481192, "width x": 0.0013833811025348848, "for device and": 0.0012625067896949531, "use both the": 0.0011732107396129393, "level timing analysis": 0.0012122232020727163, "more signif": 0.0013833811025348848, "by x we": 0.0012122232020727163, "icantly the total": 0.0014544550282481192, "225": 0.0005222025937531653, "refinement operation and": 0.0014544550282481192, "programs we show": 0.0012122232020727163, "2 the": 0.00022668655107062265, "way as in": 0.0008478790898094171, "the following dp": 0.0014544550282481192, "input to m": 0.0029089100564962385, "size is given": 0.0011413275010502372, "bounds": 0.0020035887130516656, "enable us to": 0.0007801058111740036, "77 net4": 0.0013833811025348848, "with the dominance": 0.0029089100564962385, "set of transistors": 0.0014544550282481192, "stages": 0.0007673612227859403, "bundled refinement": 0.002524572683007963, "the case": 7.555696709543213e-05, "sensitivity based": 0.0011914241526725488, "do not meet": 0.0010703894883095607, "reduced by": 0.0013978765813922782, "proved": 0.00019738610651189262, "by performing": 0.0005337412833974788, "results 5": 0.0008344898713308066, "eqn 18 is": 0.0014544550282481192, "united states c": 0.0013333602301336958, "algorithm for simultaneous": 0.0012625067896949531, "these adders": 0.0027667622050697696, "vector x": 0.0006177072179416853, "optimization tool to": 0.0014544550282481192, "621 november": 0.0013833811025348848, "in these": 0.0002742808624574234, "though the": 0.00040898943398770836, "increases with respect": 0.0029089100564962385, "of x i": 0.0037615646367984913, "satisfies the": 0.0003480210500480373, "other drivers buffers": 0.0014544550282481192, "to l x": 0.0012122232020727163, "always a multiplying": 0.0014544550282481192, "minimize delays": 0.0013833811025348848, "form to associate": 0.0014544550282481192, "5 2 area": 0.0014544550282481192, "he an": 0.0011411282121553447, "optimization simulataneous buffer": 0.0014544550282481192, "and in wiresizing": 0.0014544550282481192, "of non": 0.00036871587571835063, "son both": 0.0013833811025348848, "3 to": 0.0007400670055279728, "digital": 0.0008194485668537709, "optimization problem": 0.0017408254794093472, "326 1": 0.0011914241526725488, "sizes within a": 0.0014544550282481192, "segment which enable": 0.0014544550282481192, "a solution vector": 0.0012122232020727163, "a similar": 0.00021234534701453924, "for each gate": 0.0010910016221724926, "it was shown": 0.0006514200648161697, "models": -0.00013436311901675606, "the set": 0.00010753544722512638, "increase or decrease": 0.0009489559908407684, "algorithm runs": 0.0007007600054807122, "3240 31 9": 0.0014544550282481192, "to consider": 0.000291720191666635, "in o is": 0.0011732107396129393, "1 delay model": 0.0014544550282481192, "23 25 6": 0.0014544550282481192, "variable": -3.759092626274455e-05, "ii computation": 0.0013833811025348848, "unified methodology and": 0.0014544550282481192, "submicron designs": 0.0035742724580176467, "to develop": 0.000401988232448863, "the total device": 0.0029089100564962385, "problems are ch": 0.0014544550282481192, "of models for": 0.0010200212464850503, "assume": -0.0015904111514645385, "rd0 is multiplied": 0.0014544550282481192, "3 to obtain": 0.0010060001174102419, "19242 45": 0.0013833811025348848, "seg mentation a": 0.0014544550282481192, "1 and": 6.606655811600719e-05, "and wires": 0.00883600439052787, "two clock nets": 0.0029089100564962385, "time": -0.008316130714124282, "the major": 0.0004567831539248403, "maximum delay note": 0.0014544550282481192, "transistors based": 0.0013833811025348848, "x still": 0.0013833811025348848, "that the lower": 0.0007801058111740036, "works on": 0.00066173611818486, "chain": 0.0005748652080075271, "platform for simultaneous": 0.0014544550282481192, "rd0 is a": 0.0029089100564962385, "p st where": 0.0013333602301336958, "t x": 0.0005506887346804192, "out that our": 0.0009696105698388175, "buffers or as": 0.0014544550282481192, "define a class": 0.0020705187750917637, "sources acm": 0.0010702025860067305, "signif icantly": 0.0013833811025348848, "program acknowledgments the": 0.0014544550282481192, "and wires can": 0.0014544550282481192, "simultaneous transistor and": 0.006312533948474766, "wire between its": 0.0014544550282481192, "coefficients of eqn": 0.0029089100564962385, "each primary output": 0.0014544550282481192, "previous works on": 0.0012122232020727163, "has wire resistance": 0.0014544550282481192, "polynomial time optimal": 0.0025250135793899063, "buffered steiner tree": 0.0024244464041454326, "technique": -0.00016386074199350857, "area capacitance": 0.0012622863415039814, "experiment the": 0.0006423139489415945, "problem was first": 0.0010703894883095607, "0": -0.006580769792076493, "finally": -0.00021338610663713977, "monotonically": 0.0016356721288041942, "adder with 1": 0.0014544550282481192, "non uniform wire": 0.0026667204602673915, "x dominates denoted": 0.0014544550282481192, "or equivalent to": 0.0012625067896949531, "of 20mhz": 0.0013833811025348848, "major contribution": 0.0009807527671846642, "lra": 0.0037861979108554304, "wong closed form": 0.0014544550282481192, "runtime of the": 0.0010519468377507917, "our stis method": 0.0014544550282481192, "so that rd0": 0.0014544550282481192, "eqn 5 the": 0.0014544550282481192, "sbws algorithms": 0.0013833811025348848, "fast performance": 0.002524572683007963, "obtained by performing": 0.0009589806127577163, "those terms": 0.0009807527671846642, "time algorithm to": 0.0009930154320670517, "exact": 0.00014051909689293175, "transistor and inter": 0.0014544550282481192, "base of": 0.0007007600054807122, "programs the authors": 0.0013333602301336958, "following objective": 0.0010198431390559452, "3600 1": 0.0013833811025348848, "st st i": 0.0013333602301336958, "coefficients of": 0.0011494106585797448, "the 1998 international": 0.002228728140222291, "solved": 0.000299367307427796, "simple ch posynomial": 0.008726730169488717, "routing to": 0.0009487902922217984, "optimization via multi": 0.0026667204602673915, "signif": 0.0010196650938151882, "a table is": 0.0013333602301336958, "be easily extended": 0.0008042134568285067, "the following the": 0.0007555602041238723, "round": 0.0003160760161477553, "rising input": 0.0013833811025348848, "table 3 we": 0.0008592352297988342, "on that the": 0.0011143640701111455, "to changing": 0.0008681053111814816, "stis solution is": 0.0014544550282481192, "sources fast": 0.0013833811025348848, "sizing based on": 0.0013333602301336958, "transistors in": 0.0035742724580176467, "of other x": 0.0013333602301336958, "optimal wiresizing for": 0.00378752036908486, "6 1578": 0.0013833811025348848, "with respect to": 0.0027603350396416286, "still monotonically": 0.0027667622050697696, "problem our results": 0.0012625067896949531, "force enumeration": 0.0013833811025348848, "stis algorithm optimizes": 0.0029089100564962385, "and inter connect": 0.0014544550282481192, "power optimization rc": 0.0013333602301336958, "that stis problems": 0.0014544550282481192, "i deltax i": 0.0014544550282481192, "defined similarly": 0.00079363144604282, "a smooth delay": 0.0013333602301336958, "note that the": 0.0005189937361331915, "operation and the": 0.0009304708642664305, "x implies": 0.002140405172013461, "the current layout": 0.0013333602301336958, "current": -0.00036212472504758606, "resulting solution": 0.0009096361363438836, "and the stis": 0.0014544550282481192, "drivers and the": 0.0012625067896949531, "or wire between": 0.0014544550282481192, "due to the": 0.0002786568064982732, "x u as": 0.0014544550282481192, "and introduce the": 0.0009137409071305308, "international": 0.00018098344909739264, "falling": 0.0006222643431922558, "and the width": 0.0010519468377507917, "under this": 0.0010363406309017965, "o respectively": 0.0011914241526725488, "3 we": 0.0005775174255872342, "programs then": 0.0011411282121553447, "sizing for interconnect": 0.0024244464041454326, "a sequential": 0.0010558648606689683, "by x": 0.0024755696634722077, "slower because": 0.0011914241526725488, "66 seconds on": 0.0014544550282481192, "by a": 9.118444505639723e-05, "previous transistor": 0.0013833811025348848, "18 while": 0.0010432226918259636, "will become slower": 0.0014544550282481192, "bounds for": 0.0012866481869881145, "with those": 0.0005141328757056818, "along": -3.094874215497456e-05, "posynomial functions defined": 0.0014544550282481192, "valley california united": 0.0012625067896949531, "property holds for": 0.0019860308641341034, "algorithm 11": 0.0008505021357673573, "cdws stis net1": 0.0014544550282481192, "subject to l": 0.0013333602301336958, "vectors": 0.0001354467347075871, "is to minimize": 0.0006926076622658125, "1998 monterey california": 0.002228728140222291, "last round": 0.0010432226918259636, "simultaneous": 0.006807479415753751, "local refinement with": 0.0014544550282481192, "and simultaneous": 0.0009487902922217984, "this process": 0.0007257619335328416, "bqj still": 0.0013833811025348848, "for the two": 0.0005513228285379284, "dcc is just": 0.0014544550282481192, "studies": 0.00018379172209706483, "cdws stis": 0.005533524410139539, "cost of the": 0.0005481178818706445, "constants the function": 0.0014544550282481192, "of posynomial functions": 0.0014544550282481192, "an increasing function": 0.0019860308641341034, "designs in": 0.0007876478970694691, "interconnect we": 0.0011914241526725488, "is that": 0.00014054363314173443, "a set": 0.0005058976425962959, "types of models": 0.0011732107396129393, "designs it": 0.0011914241526725488, "conditions a function": 0.0014544550282481192, "9357582 and a": 0.0013333602301336958, "designs is": 0.0009807527671846642, "more delay reduction": 0.0014544550282481192, "to optimize": 0.0010309387302387806, "input whose transition": 0.0014544550282481192, "associated with": 0.00037095415803745525, "the other": 4.4010931037394025e-05, "a new approach": 0.0006424261239239454, "of 19 studied": 0.0014544550282481192, "let st": 0.0011411282121553447, "elmore delay model": 0.0035196322188388186, "positive": 2.38203854664311e-05, "thank professor": 0.0009487902922217984, "seconds on a": 0.0009137409071305308, "the widths of": 0.0011143640701111455, "france": 0.00037262737129137514, "des congrs de": 0.0010519468377507917, "5 experimental": 0.0013293740142379324, "april 14 16": 0.0010703894883095607, "in 3 to": 0.0011413275010502372, "optimization on": 0.0008681053111814816, "programming an": 0.0008590851974555831, "the authors would": 0.0006608783852459414, "entire design": 0.0011411282121553447, "eqn are": 0.0013833811025348848, "link insertion": 0.002524572683007963, "than an": 0.000593953525995778, "out in": 0.0004538150111861801, "problems recall": 0.0013833811025348848, "a circuit and": 0.0023464214792258786, "an efficient and": 0.0008534662529511463, "in 8 is": 0.0012625067896949531, "paris france": 0.000736774525087499, "twice the": 0.0006131561792964939, "both simple": 0.000999213407296727, "a routing tree": 0.0024244464041454326, "of lower": 0.0020406097464893197, "under the dp": 0.0014544550282481192, "effort": 0.00024841628741265206, "written as eqn": 0.0014544550282481192, "defined in 13": 0.0011732107396129393, "by lagrangian": 0.0012622863415039814, "applied to real": 0.0012122232020727163, "and non uniform": 0.0021038936755015834, "dominance property the": 0.0013333602301336958, "for buffered": 0.002524572683007963, "x however": 0.0008776097611709612, "as the unit": 0.0011143640701111455, "than an lr": 0.0014544550282481192, "j 6": 0.0006423139489415945, "values": -0.0005318561188547588, "is that we": 0.0005754165846432482, "on a stage": 0.0014544550282481192, "wire sizing proceedings": 0.004000080690401088, "following": -0.008175725568882875, "transistor size as": 0.0014544550282481192, "design and": 0.0006807148251026042, "in europe": 0.00066173611818486, "size of a": 0.0005682135693955834, "r and the": 0.0007200010224869586, "efficiently we": 0.0009096361363438836, "critical stages": 0.0013833811025348848, "resistance as": 0.0013833811025348848, "section 4 4": 0.0007763863283555058, "relaxation proceedings": 0.0013833811025348848, "19242": 0.0012620659702851436, "minimizing f x": 0.0014544550282481192, "wires and": 0.002086445383651927, "manually in the": 0.0012122232020727163, "is studied": 0.0006769924474293182, "moreover the algorithm": 0.0010060001174102419, "eqn 10 becomes": 0.0014544550282481192, "congrs": 0.0008589352174979269, "are determined": 0.0004903394621348449, "are identical for": 0.0009809240477936729, "0 876 17": 0.0014544550282481192, "be obtained": 0.0002792106172888426, "and buffers are": 0.0011413275010502372, "computes the": 0.0004113754802263679, "or the": 0.00018847231128692546, "dcc s": 0.0013833811025348848, "problem and": 0.0003713589866222469, "divided": 0.00014912862044815826, "design p 478": 0.0013333602301336958, "ping": 0.0005278402633599146, "for our stis": 0.0014544550282481192, "exact solution to": 0.0010519468377507917, "and interconnect sizing": 0.0050500271587798125, "a lower": 0.0006460724209366267, "functions will be": 0.0010352593875458818, "with 1 026": 0.0014544550282481192, "optimal": -0.0006381796818899979, "sun sparc": 0.0008062368290420358, "sizing tr performance": 0.0014544550282481192, "signal source": 0.0023828483053450976, "inputs": 0.00022812093805083786, "designer": 0.00040734242187973627, "subset of": 0.0002350306376780078, "algorithm runs 100x": 0.0014544550282481192, "previous stage": 0.0019615055343693284, "may": -0.0016374605498595733, "max": 0.0003849444013428876, "section 3 we": 0.0004133222801949237, "following since": 0.0011914241526725488, "of a distributed": 0.0007801058111740036, "wires we": 0.0012622863415039814, "and platform for": 0.0014544550282481192, "transistor in": 0.004150143307604655, "wire in 120": 0.0014544550282481192, "designed": 0.0001008870698171641, "time proceedings": 0.0008776097611709612, "such": -0.004078660375260753, "transistor is always": 0.0029089100564962385, "transistor has": 0.0013833811025348848, "grow": 0.0003379904116746861, "transistors and wire": 0.0029089100564962385, "formulation and the": 0.0012122232020727163, "zhigang pan": 0.0023828483053450976, "that the": 1.214689472608175e-05, "natural": 2.5346021271734968e-05, "pan lei he": 0.0013333602301336958, "a single": 9.054698904629702e-05, "transactions on design": 0.0008321014600763386, "furthermore the algorithm": 0.0010910016221724926, "st": 0.007142629562515969, "cascade": 0.0021129053621608217, "switch": 0.0006238464271199401, "so": -0.0011455695585850746, "transistors 32bit": 0.0013833811025348848, "a technical": 0.0007412594888516849, "79 table 2": 0.0014544550282481192, "definitions": 0.00011987299223791056, "the capacitance": 0.0019615055343693284, "7 563": 0.0013833811025348848, "if dominates x": 0.0014544550282481192, "to initialize the": 0.0008984602281882631, "algorithm can": 0.0007283290601086815, "19 studied the": 0.0014544550282481192, "is reduced": 0.0008390598068765094, "posynomial subject to": 0.0014544550282481192, "algorithm computes the": 0.0008713692450156823, "design and were": 0.0014544550282481192, "ch posynomial and": 0.0014544550282481192, "lsi": 0.0008589352174979269, "experiments": 3.443805986090343e-05, "xng denote": 0.0013833811025348848, "determined by local": 0.0014544550282481192, "11 17": 0.0007998227187908986, "x and x": 0.0015177347432805293, "stis clk": 0.0013833811025348848, "gate of": 0.0010198431390559452, "wire area m": 0.0014544550282481192, "x i it": 0.0012122232020727163, "only transistor": 0.0013833811025348848, "thank": 7.44842755215802e-05, "the inputs of": 0.000877763028680771, "the layout area": 0.0029089100564962385, "one can": 0.0005091791775258906, "decreases": 0.00040692555339158926, "all clock source": 0.0014544550282481192, "delay model optimal": 0.0026667204602673915, "most effective approach": 0.0014544550282481192, "of logic": 0.000620025393499553, "as used in": 0.0008130325671083501, "x i in": 0.0008372064395673625, "algorithm is proposed": 0.0010352593875458818, "for either a": 0.0011732107396129393, "and optimization we": 0.0014544550282481192, "of transistor models": 0.0014544550282481192, "s all": 0.000750579986036238, "defined in the": 0.0005647126751368033, "let xng": 0.0013833811025348848, "mention that": 0.0014562535276506795, "optimal wire widths": 0.0013333602301336958, "of stage": 0.0008876539456751155, "of the dominance": 0.0012625067896949531, "sdws formulation in": 0.0014544550282481192, "9357582 and": 0.0012622863415039814, "also called the": 0.0008176115576154278, "optimization problems named": 0.0026667204602673915, "is repeated": 0.0005000073795623659, "rd0 of a": 0.0029089100564962385, "our stis algorithm": 0.004363365084744358, "the following since": 0.0012625067896949531, "mu m long": 0.0014544550282481192, "algorithm the": 0.00030189084868790644, "285 6": 0.0013833811025348848, "wires 3 the": 0.0014544550282481192, "connect sizing based": 0.0014544550282481192, "recall that": 0.000281938956725623, "achieve better": 0.0008128906022808473, "be adjusted": 0.000736774525087499, "and reveal the": 0.0012625067896949531, "j fbi": 0.0012622863415039814, "is the width": 0.0010910016221724926, "to compute a": 0.0017965484124231746, "is always a": 0.0015313412810479625, "2 the interconnect": 0.0013333602301336958, "and buffers": 0.0009217466835538078, "to 11": 0.00079363144604282, "to 17": 0.0008062368290420358, "to 16": 0.0006646870071189662, "algorithm gwsa 11": 0.0014544550282481192, "because x is": 0.0010910016221724926, "be determined before": 0.0013333602301336958, "either a": 0.0003974452953617172, "type of local": 0.0011732107396129393, "those in": 0.00045778229359650036, "the simple": 0.000736119950061243, "that rd0 is": 0.0014544550282481192, "special cases the": 0.0010352593875458818, "an efficient polynomial": 0.0013333602301336958, "in other drivers": 0.0014544550282481192, "runtime of": 0.0009217466835538078, "optimization gate sizing": 0.0014544550282481192, "197 april": 0.0011914241526725488, "wire during the": 0.0014544550282481192, "exists an optimal": 0.0009809240477936729, "respect to an": 0.0034607934033610926, "still dominates x": 0.0014544550282481192, "and general": 0.000670735901514532, "to layout": 0.0011914241526725488, "into a sequence": 0.0008912885588967811, "from rtl level": 0.0014544550282481192, "number of": 0.00017623366761521293, "lagrangian": 0.0031113217159612788, "slope model for": 0.0014544550282481192, "formulation in 8": 0.0014544550282481192, "dcc s in": 0.0014544550282481192, "an optimization": 0.0005747053292898724, "interconnect optimizationunder the": 0.0014544550282481192, "for digital mos": 0.0014544550282481192, "and interconnects are": 0.0014544550282481192, "of x still": 0.0014544550282481192, "following theorem": 0.0007244838533551693, "as p st": 0.0014544550282481192, "of x is": 0.001429403371657091, "buffer insertion wiresizing": 0.0014544550282481192, "4320 3240 31": 0.0014544550282481192, "under this delay": 0.0014544550282481192, "that each primary": 0.0014544550282481192, "to single source": 0.0013333602301336958, "similar delay formulations": 0.0014544550282481192, "13 st delta": 0.0014544550282481192, "and inter block": 0.0014544550282481192, "introduce the": 0.0007131413645470437, "california": 0.0013854618120383484, "and clk each": 0.0014544550282481192, "besides": 0.00031399077447860223, "sequence spread": 0.0011914241526725488, "method the": 0.0004442233155405471, "the polynomial": 0.001179884631705142, "remainder": 0.0001917968381054661, "files all": 0.0012622863415039814, "that the delay": 0.0009304708642664305, "size as": 0.0005784001409656974, "type rc circuit": 0.0013333602301336958, "widths": 0.002527853758817727, "tuned manually in": 0.0014544550282481192, "iterative": 0.0005814806180149592, "models for": 0.0004113754802263679, "a general ch": 0.007272275141240597, "methodology and platform": 0.0014544550282481192, "compare our stis": 0.0014544550282481192, "buffer insertion": 0.006612608495707611, "delay formulation": 0.0011914241526725488, "of uni segments": 0.0014544550282481192, "first": -0.004978114745538047, "driven interconnect design": 0.0024244464041454326, "that it": 9.298545419759341e-05, "approach with accurate": 0.0029089100564962385, "step model and": 0.0014544550282481192, "1 2 m": 0.0019618480955873457, "on the": 6.832634263127433e-06, "dimensional table and": 0.0014544550282481192, "one": -0.006310329851425717, "and spacing with": 0.0014544550282481192, "as a type": 0.0009696105698388175, "the general ch": 0.0013333602301336958, "fast": 8.825781275887912e-05, "all wires": 0.0011411282121553447, "that if": 0.0001766371419029998, "x as": 0.0005154693651193903, "cd let x": 0.0014544550282481192, "that in": 0.0002674301952854608, "this case since": 0.0009489559908407684, "extracted from an": 0.0011413275010502372, "1x": 0.0025265051776309764, "8 are": 0.0006834717587159872, "the circuit performance": 0.0014544550282481192, "can be provided": 0.0008713692450156823, "the input ports": 0.0012625067896949531, "2": 0, "the wire": 0.0018695007259066656, "types": -1.0120666348334424e-06, "ch posynomial subject": 0.0014544550282481192, "algorithm optimizes the": 0.0026667204602673915, "problem the authors": 0.0012625067896949531, "in its objective": 0.0014544550282481192, "an inverter": 0.0010432226918259636, "global interconnects and": 0.0014544550282481192, "a in": 0.00029796785205450665, "sbws stis": 0.0027667622050697696, "delay t": 0.0009807527671846642, "628 633": 0.0013833811025348848, "of length": 0.00037202470883748723, "power optimization simulataneous": 0.0014544550282481192, "we reveal the": 0.0014544550282481192, "corporation authors of": 0.0014544550282481192, "bpsk direct sequence": 0.0014544550282481192, "coefficients": 0.0016480637458027368, "11": -0.0038039311698929074, "10": -0.0016764689896202165, "13": -0.0018833796631743892, "12": -0.0012509321143158718, "15": -0.0026318464966460886, "14": -0.0028470967484503814, "17": -0.0016395302383265568, "16": -0.0010534301632989804, "19": -0.0002020692717686877, "18": -0.0010869752879432723, "crystal 21 the": 0.0014544550282481192, "conditions a": 0.0006834717587159872, "driver and wire": 0.008485562414509016, "penalty weight st": 0.0014544550282481192, "were": -0.0005033369552356634, "long wire and": 0.0014544550282481192, "under a non": 0.0013333602301336958, "san": 0.0008826662285722821, "approach the authors": 0.0014544550282481192, "quadratic programming technique": 0.0014544550282481192, "transceiver in": 0.0012622863415039814, "scaled weighted": 0.0013833811025348848, "assume a dp": 0.0014544550282481192, "say": -4.459131453628273e-05, "planning tool after": 0.0014544550282481192, "still monotonically decreases": 0.0014544550282481192, "ch posynomial if": 0.0014544550282481192, "a solution l": 0.0014544550282481192, "514 transistors": 0.0013833811025348848, "or wires": 0.0013833811025348848, "systems todaes v": 0.0008372064395673625, "the simultaneous transistor": 0.0026667204602673915, "capacitance c1": 0.0013833811025348848, "capacitance c0": 0.0013833811025348848, "or even": 0.0008595084378842884, "efficient": -0.0008512530045712576, "it is applicable": 0.0010519468377507917, "4 2 computation": 0.0013333602301336958, "in determining": 0.0005784001409656974, "and n t": 0.0012122232020727163, "sizing and": 0.004996067036483635, "note": -0.0009673250094947691, "optimization using": 0.00079363144604282, "theorem which is": 0.0009930154320670517, "6 3": 0.00041378879319634953, "61 7 respectively": 0.0014544550282481192, "performance": -0.001529804731364765, "off we": 0.0011021014159512685, "g and": 0.0003635218305078533, "also have the": 0.0009137409071305308, "organized as follows": 0.0003714238414924219, "for a much": 0.0011413275010502372, "similarly under the": 0.0013333602301336958, "standard cell vlsi": 0.0014544550282481192, "buffer": 0.0043813672998194095, "time optimal": 0.0016257812045616946, "optimization we": 0.0015752957941389382, "bundled refinement based": 0.0014544550282481192, "stis problems": 0.011067048820279079, "theorem theorem": 0.0009759898946144299, "a constant determined": 0.0011732107396129393, "drives a 2x": 0.0014544550282481192, "posynomial there": 0.0013833811025348848, "the 1998": 0.0023124409750545356, "bound has": 0.0009347503629533328, "long interconnects and": 0.0014544550282481192, "supportedby": 0.0010700157489630842, "the possible evaluations": 0.0014544550282481192, "be carried": 0.0005443506163447762, "especially": 0.00010862883279532111, "a lumped": 0.0011021014159512685, "6 m": 0.0008198028444190467, "average": 9.131636896549114e-05, "6 i": 0.000686800135509373, "drive": 0.00047116135826069726, "similar way as": 0.0009809240477936729, "15 3600 1": 0.0014544550282481192, "observed to": 0.0008681053111814816, "solution and": 0.00053081490751733, "use the": 0.0003698397298881104, "fbi 93 112": 0.0013333602301336958, "unit effective": 0.020750716538023274, "precise": 0.00017855211904563482, "1 even": 0.0007876478970694691, "original design": 0.0009807527671846642, "model rc": 0.0027667622050697696, "show": -0.0028513969531581535, "designs our stis": 0.0014544550282481192, "partially supportedby arpa": 0.0014544550282481192, "examples for": 0.0006345808938759472, "i time where": 0.0014544550282481192, "rc circuit": 0.0012622863415039814, "a rising input": 0.0014544550282481192, "output drives": 0.0013833811025348848, "the two clock": 0.0014544550282481192, "solution vector x": 0.0011143640701111455, "local refinement operations": 0.004000080690401088, "for two": 0.000343862934979923, "cascade buffers in": 0.0014544550282481192, "recent work": 0.0005459154897616924, "studied based on": 0.0014544550282481192, "wire sizing by": 0.0014544550282481192, "is built for": 0.0011732107396129393, "rd0 the": 0.0013833811025348848, "is stopped when": 0.0011732107396129393, "39 44": 0.0011914241526725488, "iterative gate": 0.0027667622050697696, "225 7": 0.0012622863415039814, "23967 19242 45": 0.0014544550282481192, "spread spectrum": 0.002204202831902537, "for an inverter": 0.0013333602301336958, "the starting": 0.0010203554929734742, "most general": 0.0006531589643220754, "compared with the": 0.0017225903592926694, "is linear": 0.0005050263024407978, "consistently outperforms": 0.0010198431390559452, "is lr tight": 0.0014544550282481192, "e the": 0.00035069062482871835, "systems rc interconnect": 0.0014544550282481192, "i time the": 0.0014544550282481192, "indicates the": 0.00043686161448873765, "each gate by": 0.0014544550282481192, "stopped when": 0.0009487902922217984, "without increase in": 0.0013333602301336958, "algorithm generalizes": 0.0010702025860067305, "functions before": 0.0012622863415039814, "mip 9357582 and": 0.0013333602301336958, "routing tree as": 0.0013333602301336958, "to simultaneous": 0.0031296680754778912, "sequential quadratic": 0.0032106077580201916, "chosen such": 0.0007044247665710485, "lra algorithm can": 0.0014544550282481192, "same step": 0.0009217466835538078, "maximum delay": 0.004388048805854806, "technique for": 0.0003397782694351865, "1997 ieee": 0.0026949100401288608, "is also planned": 0.0014544550282481192, "larger class": 0.0008776097611709612, "wire seg": 0.0013833811025348848, "used there": 0.0007876478970694691, "x in 14": 0.0014544550282481192, "nets transistors 16bit": 0.0014544550282481192, "by assuming all": 0.0013333602301336958, "insertion sizing": 0.0012622863415039814, "the average number": 0.0005933825910364743, "were used": 0.0004297542189421442, "5 the": 0.00020771504572618063, "the sizing procedure": 0.0029089100564962385, "psoynomial programming approach": 0.0014544550282481192, "where": -0.010137443404999866, "the wiresizing problem": 0.0026667204602673915, "faster than the": 0.000633852071325788, "functions defined in": 0.0010519468377507917, "ff is": 0.0005000073795623659, "large delay": 0.0012622863415039814, "rd and the": 0.0029089100564962385, "functions defined": 0.0007655369456330219, "net3 36": 0.0013833811025348848, "reveal that": 0.0008128906022808473, "a unified": 0.0005075849960311225, "global planning": 0.0012622863415039814, "designer after timing": 0.0014544550282481192, "8 120": 0.0013833811025348848, "14 for": 0.000610921898877627, "4 8 re": 0.0014544550282481192, "proposed in 17": 0.0011732107396129393, "the wiresizing": 0.002524572683007963, "relation was given": 0.0014544550282481192, "mos vlsi": 0.0013833811025348848, "spl mu m": 0.0014544550282481192, "is an": 0.00011432874071242429, "ground to the": 0.0014544550282481192, "form only": 0.0011021014159512685, "the wire width": 0.0013333602301336958, "buffer and wire": 0.008837547527864672, "the larger": 0.0008941073692202353, "x are our": 0.0014544550282481192, "a subset": 0.00028701625067537463, "by a dynamic": 0.0010200212464850503, "step input and": 0.0014544550282481192, "connected by dc": 0.0014544550282481192, "pro gram": 0.000736774525087499, "n and": 0.00026212704849271805, "circuit and": 0.002399468156372696, "geometric": 0.0002633575408247451, "to any particular": 0.0010200212464850503, "complexity of brute": 0.0014544550282481192, "fact is": 0.0006247508107921519, "order to minimize": 0.0008042134568285067, "wire due": 0.0013833811025348848, "in the clock": 0.0012122232020727163, "in wiresizing works": 0.0014544550282481192, "188 6 4320": 0.0014544550282481192, "csto under": 0.0011914241526725488, "still use": 0.0008128906022808473, "8 11934 3": 0.0014544550282481192, "x j j": 0.0012625067896949531, "studied the": 0.0005474933151613671, "it is easy": 0.0003564255800842823, "chip is": 0.0009807527671846642, "sparc": 0.0009509827924732269, "contract j": 0.0012622863415039814, "and the bundled": 0.0013333602301336958, "the hspice simulation": 0.0013333602301336958, "posynomial functions": 0.0013833811025348848, "number of variables": 0.0007227102262974722, "coefficient functions which": 0.0014544550282481192, "according": -5.874166142130114e-05, "11934 3 227661": 0.0014544550282481192, "for interconnect layout": 0.0024244464041454326, "s": -0.0025265051776309764, "the stis designs": 0.0014544550282481192, "solution the stis": 0.0014544550282481192, "15 where": 0.0009347503629533328, "minimize the weighted": 0.0011413275010502372, "there is": 0.00011356054465406433, "approach to simultaneous": 0.0025250135793899063, "of x j": 0.0020120002348204837, "geometric programming methods": 0.0014544550282481192, "interconnects are": 0.0011021014159512685, "linearly let": 0.0012622863415039814, "buffer insertion and": 0.0024244464041454326, "not cross": 0.0009217466835538078, "segment for simplicity": 0.0014544550282481192, "is partially supportedby": 0.0014544550282481192, "current can not": 0.0014544550282481192, "is needed in": 0.000769171715614513, "179800": 0.0012620659702851436, "wires in": 0.000999213407296727, "transistors and": 0.011914241526725489, "optimal stis": 0.006916905512674425, "0 188 6": 0.0014544550282481192, "with in essence": 0.0014544550282481192, "ucla": 0.0007761152437436498, "posynomial again we": 0.0014544550282481192, "timing verifier for": 0.0014544550282481192, "combined": 8.891061948397523e-05, "the stis": 0.03534401756211148, "mos digital circuits": 0.0029089100564962385, "and we simply": 0.0012625067896949531, "eqn 15 it": 0.0014544550282481192, "path delay is": 0.0013333602301336958, "as eqn 9": 0.0014544550282481192, "proceedings of": 0.001331384257023742, "enable": 0.00024841628741265206, "8 are instances": 0.0014544550282481192, "programming methods": 0.0009640470080961892, "authors of 8": 0.0014544550282481192, "uses a chain": 0.0014544550282481192, "posynomials is a": 0.0014544550282481192, "to use the": 0.0008353432629207263, "power and": 0.0012592006870847214, "traversal": 0.0004186269680164753, "practice a": 0.0007239538141667164, "tightened": 0.0008774565471763435, "we usually": 0.0007708136583515117, "when used": 0.0013119471265053944, "interconnect layout": 0.0022822564243106893, "technique most recently": 0.0014544550282481192, "026 transistors": 0.0013833811025348848, "previous transistor sizing": 0.0014544550282481192, "effective resis tance": 0.0014544550282481192, "those": -0.0005440449085358065, "solution can be": 0.0007727426510336661, "chains of": 0.00079363144604282, "as a ch": 0.0014544550282481192, "sizing works": 0.0013833811025348848, "weighted delay": 0.0023828483053450976, "model an exact": 0.0014544550282481192, "be the": 0.00023463669674203373, "determine the optimal": 0.0009304708642664305, "a smooth area": 0.0014544550282481192, "a near optimal": 0.0019179612255154326, "57 4": 0.0011021014159512685, "not meet": 0.0008983033467096201, "since increasing": 0.0011021014159512685, "our stis formulation": 0.0029089100564962385, "and reliability": 0.0007412594888516849, "during our experiments": 0.0012625067896949531, "routing with multiple": 0.0013333602301336958, "7 respectively although": 0.0014544550282481192, "formulated as": 0.001284627897883189, "a functional block": 0.0013333602301336958, "type of slope": 0.0014544550282481192, "or as": 0.0005840823674644055, "contribution of this": 0.0014400020449739173, "18 while the": 0.0013333602301336958, "or with bounded": 0.0014544550282481192, "technology": 0.0008731141949800457, "patrick madden at": 0.0013333602301336958, "different": -0.00029405363488254504, "total number of": 0.0011331530427602806, "367 drivers buffers": 0.0014544550282481192, "formulations": 0.0009214585648097969, "transition time with": 0.0014544550282481192, "brute force": 0.0007554282746312717, "same": -0.005757997003855203, "is of the": 0.0005428932694056245, "physical design": 0.0028042510888599986, "verifier": 0.0007043017873869405, "our ex": 0.0011021014159512685, "jason cong lei": 0.00378752036908486, "wire resistance r0": 0.0014544550282481192, "resistance rd0 of": 0.0029089100564962385, "pan": 0.001329141930785726, "would like": 0.000270752123696729, "wires": 0.006844907775114813, "experiments and": 0.00066173611818486, "and x 0": 0.0008984602281882631, "section 4": 0.00042681027778410633, "section 5": 0.0001509710690149333, "functions furthermore": 0.0011021014159512685, "32 bit": 0.000750579986036238, "a block level": 0.0014544550282481192, "section 2": 0.00012993383809327486, "section 3": 0.00019687304537186574, "it reduces": 0.0006676863820301896, "transceiver": 0.0017962930400160597, "we show that": 0.0006762169326135528, "5 1 simultaneous": 0.0014544550282481192, "r and": 0.0003224979718518152, "refinement with": 0.0011914241526725488, "speed and buffer": 0.0013333602301336958, "delay model a": 0.0012122232020727163, "implemented in cmos": 0.0013333602301336958, "and cd1 are": 0.0014544550282481192, "reveal a general": 0.0014544550282481192, "drain": 0.0016254973740441386, "both stis and": 0.0014544550282481192, "ideal assumption for": 0.0014544550282481192, "2 3222": 0.0013833811025348848, "operation can": 0.0013293740142379324, "x subject": 0.0008876539456751155, "drain effective": 0.0013833811025348848, "synthesismyampersandmdash a": 0.0013833811025348848, "roughly": 0.00020137469151872107, "is linear time": 0.0012625067896949531, "in 120 seconds": 0.0014544550282481192, "solve": 0.00021616146239743843, "it can be": 0.0002762601823199753, "solution minimizing": 0.0013833811025348848, "were proposed in": 0.0010910016221724926, "use the lagrangian": 0.0014544550282481192, "and test": 0.0004868330554872964, "compari son both": 0.0014544550282481192, "by the": 1.2147022295358018e-05, "gates": 0.0019563132863446115, "or computed iteratively": 0.0014544550282481192, "210": 0.0005764430028429618, "problem if it": 0.0012625067896949531, "stis cdws": 0.004150143307604655, "finished in": 0.004564512848621379, "local refinement based": 0.0029089100564962385, "an intel high": 0.0013333602301336958, "to the delay": 0.0009930154320670517, "primary input to": 0.0012625067896949531, "results show": 0.0004178735002877897, "optimizationunder the": 0.0013833811025348848, "by constants": 0.0010432226918259636, "interconnect layout optimization": 0.0012122232020727163, "along multiple": 0.0010702025860067305, "such that the": 0.000663378027502577, "a function of": 0.0016072138338424215, "for deep": 0.0010198431390559452, "j it": 0.0006247508107921519, "solution such that": 0.0011732107396129393, "propose the": 0.0006676863820301896, "minimum width": 0.0010198431390559452, "ns is": 0.0010198431390559452, "it reduces the": 0.0008271390933277149, "6 285 6": 0.0014544550282481192, "widths are monotonic": 0.0014544550282481192, "and area optimization": 0.0014544550282481192, "original sbws": 0.0027667622050697696, "4": 0, "upper bounds of": 0.00387844227935527, "proposed in": 0.00036545548577122575, "immediately 4 2": 0.0014544550282481192, "around": 0.00011873809574858152, "other stages are": 0.0014544550282481192, "mos": 0.0026944395600240895, "linear time": 0.0005222937763258477, "objective functions": 0.0007876478970694691, "defined in eqn": 0.0014544550282481192, "e the base": 0.0012625067896949531, "current paths containing": 0.0014544550282481192, "global planning tool": 0.0014544550282481192, "functions with respect": 0.0011413275010502372, "interconnect design and": 0.0014544550282481192, "intel": 0.0008977685610370264, "simulataneous buffer": 0.0013833811025348848, "elmore delay of": 0.0012625067896949531, "13 st": 0.0013833811025348848, "addition rd0": 0.0013833811025348848, "each transistor size": 0.0014544550282481192, "a sun sparc": 0.0009394712106483369, "of simple ch": 0.0014544550282481192, "either": -0.001164780203827787, "this case": 0.00011536788978641372, "all clock": 0.0010702025860067305, "inter": 0.00043839391519428394, "values of other": 0.0011413275010502372, "algorithm achieves the": 0.0011143640701111455, "the delay under": 0.0026667204602673915, "design p 39": 0.0014544550282481192, "we also use": 0.0007310910873365891, "delay for": 0.0006769924474293182, "interconnect synthesis": 0.0012622863415039814, "i th roughly": 0.0014544550282481192, "24 2 and": 0.0013333602301336958, "ideal assumption": 0.0012622863415039814, "written as": 0.0007744080605859582, "the simultaneous driver": 0.005333440920534783, "three steps": 0.0006247508107921519, "timing and area": 0.0014544550282481192, "the formulation of": 0.0008085684244810449, "rd and": 0.0027667622050697696, "long wire": 0.0037868590245119446, "optimal wiresizing solutions": 0.0013333602301336958, "objective function": 0.0011280738898266163, "submicron ics proceedings": 0.0013333602301336958, "transistor sizing formulation": 0.0029089100564962385, "designs proceedings": 0.0009807527671846642, "program nevertheless": 0.0011914241526725488, "become slower because": 0.0014544550282481192, "are given for": 0.0016260651342167001, "drivers m original": 0.0014544550282481192, "is treated": 0.0005840823674644055, "876 17": 0.0013833811025348848, "gates and": 0.0016124736580840715, "outperforms cdws": 0.0013833811025348848, "in polynomial times": 0.0014544550282481192, "critical": 0.0008267814684073116, "18 table 1": 0.0014544550282481192, "simply assume": 0.0009487902922217984, "discrete width": 0.0013833811025348848, "m 2 layer": 0.0014544550282481192, "certain objective": 0.0011914241526725488, "paths containing only": 0.0014544550282481192, "simulation results": 0.0011457695881919516, "this fact": 0.0004480059363761276, "the transistor sizing": 0.010181185197736836, "dominated by": 0.0028376322311246534, "simulataneous": 0.0025241319405702872, "path delay": 0.0009807527671846642, "ch posynomial again": 0.0014544550282481192, "power": 0.0010427798573021227, "seconds": 0.0012101033180166641, "is that the": 0.0003193493658128103, "of every": 0.000834100360957024, "deltax i st": 0.0014544550282481192, "the inputs": 0.0005337412833974788, "dcc is a": 0.0014544550282481192, "optimizes the 32bit": 0.0014544550282481192, "reduction under almost": 0.0014544550282481192, "solutions under the": 0.0012122232020727163, "16 solved": 0.0013833811025348848, "operation definition": 0.0012622863415039814, "and study the": 0.0009696105698388175, "the multi": 0.0005555848704710759, "bounds are used": 0.0013333602301336958, "formulation 1": 0.0011914241526725488, "stis formulation": 0.0037868590245119446, "gate source": 0.0013833811025348848, "formulation 5": 0.0012622863415039814, "time instead": 0.0009347503629533328, "property for": 0.005274138341061433, "while the": 0.0001543213309947145, "areas and the": 0.0014544550282481192, "theorems": 0.00027026708947793123, "dclk": 0.0012620659702851436, "enable us": 0.0007044247665710485, "acm": -0.00027811643585401837, "except that both": 0.0014544550282481192, "the size of": 0.0005525203646399506, "wiresizing optimal": 0.0013833811025348848, "of transistors based": 0.0014544550282481192, "alternative wiresizing algorithms": 0.0014544550282481192, "xng": 0.0009215857640908969, "time o r": 0.0012625067896949531, "of lower and": 0.0023464214792258786, "significantly reduces": 0.0008590851974555831, "problem their": 0.0010198431390559452, "x of all": 0.0011732107396129393, "3 similar delay": 0.0014544550282481192, "overall stis algorithm": 0.0014544550282481192, "given since": 0.0009640470080961892, "for the wire": 0.0013333602301336958, "stis problem to": 0.0029089100564962385, "16 1997": 0.0010702025860067305, "as the transistor": 0.0014544550282481192, "model where the": 0.0009809240477936729, "depends on": 0.0006295317107538704, "used in 12": 0.0011413275010502372, "france jason": 0.0013833811025348848, "an optimal stis": 0.0014544550282481192, "1 63x when": 0.0014544550282481192, "the slope": 0.001473549050174998, "be more precise": 0.0008271390933277149, "sizing problem by": 0.0014544550282481192, "optimization in": 0.0012793999113426388, "that the resulting": 0.0006477694053342444, "evaluation post routing": 0.0014544550282481192, "source drain": 0.0013833811025348848, "given a circuit": 0.0012625067896949531, "the larger the": 0.0015999248028346058, "penalty assignment and": 0.0014544550282481192, "is o r": 0.0010910016221724926, "brute": 0.000627050154308487, "to obtain the": 0.0009045272251842391, "fact determines": 0.0013833811025348848, "the area": 0.0008979253217426378, "instead of rd0": 0.0014544550282481192, "initialization of": 0.0007876478970694691, "09 13 1997": 0.002846867972522305, "effective resistance to": 0.0014544550282481192, "remainder of": 0.00036160469820680413, "effective approach": 0.0009217466835538078, "j 6 i": 0.0009394712106483369, "delay has": 0.0010702025860067305, "round of": 0.0007708136583515117, "compared with": 0.001176791841981667, "solution better than": 0.0014544550282481192, "size as the": 0.0008984602281882631, "be provided either": 0.0013333602301336958, "delay is an": 0.0012122232020727163, "following conditions": 0.0005367129890944654, "achieves the": 0.001221843797755254, "for performance optimization": 0.0011732107396129393, "used to obtain": 0.000672915129367523, "wire width": 0.0011021014159512685, "files and": 0.0007412594888516849, "and each": 0.00030487400863276606, "4 the stis": 0.0014544550282481192, "hspice": 0.0018972493029169833, "technologies": 0.00039366291671166656, "with": 0, "capacitance c for": 0.0014544550282481192, "spice": 0.0008589352174979269, "designed recently 4": 0.0014544550282481192, "resistance r": 0.0011914241526725488, "is its sink": 0.0014544550282481192, "transistor by the": 0.0014544550282481192, "resistance and the": 0.0014544550282481192, "to these co": 0.0014544550282481192, "fitting approach simultaneous": 0.0014544550282481192, "still dominated by": 0.0026667204602673915, "problem to": 0.0013673667848120728, "posynomial pro": 0.0013833811025348848, "gate increase or": 0.0014544550282481192, "uni segment": 0.005533524410139539, "p 45 51": 0.0012122232020727163, "linearly let st": 0.0014544550282481192, "is achieved in": 0.0019860308641341034, "multiplying factor in": 0.0029089100564962385, "ad": 0.0003028283965412197, "gates driven by": 0.0014544550282481192, "2 the sdws": 0.0014544550282481192, "certain": -9.215556732207444e-05, "becomes increasingly": 0.0008876539456751155, "simultaneous driver": 0.009129025697242757, "al": 1.3669841203519167e-05, "deep": 0.0018932585047537278, "general": -0.005884879127263271, "as": 0, "segments in": 0.0014917185344805396, "at": -0.0025241319405702872, "formulation": 0.002868069983988198, "to compute the": 0.0007915467713808736, "full custom layout": 0.0014544550282481192, "length and": 0.0005279324303344841, "again": -0.00011085959978546923, "achieved immediately we": 0.0014544550282481192, "we use rd0": 0.0014544550282481192, "problems under": 0.0038561880323847567, "x in the": 0.0006030575067775629, "drivers": 0.005687670957339886, "transistor or a": 0.0014544550282481192, "tight": 0.003438006279421682, "x we showed": 0.0014544550282481192, "computer aided design": 0.002901843039457173, "0 be": 0.00046080973103112595, "case since": 0.00069364574984473, "programs the": 0.0010282657514113637, "and apply the": 0.0008271390933277149, "real designs furthermore": 0.0014544550282481192, "p 628": 0.0011411282121553447, "examples for advanced": 0.0014544550282481192, "penalty assignment": 0.0027667622050697696, "of global": 0.0005623160678854698, "performance optimization via": 0.0026667204602673915, "coefficients and": 0.00079363144604282, "the cdws": 0.004150143307604655, "respectively we report": 0.0013333602301336958, "a sizing solution": 0.0014544550282481192, "assume the": 0.00038649072595828054, "be formulated": 0.0006296003435423607, "important": -0.00024680400406913494, "is treated as": 0.0007254607598642933, "stages grows": 0.0013833811025348848, "the sizes of": 0.0019487569433948627, "problems as": 0.0006531589643220754, "487": 0.0007366458982500187, "485": 0.0007761152437436498, "80 59": 0.0013833811025348848, "wires can": 0.0012622863415039814, "its input": 0.000591937154018514, "of x with": 0.000905935348557589, "a number": 0.0005969689048194893, "partitioned": 0.0002288764451997455, "timing and": 0.0008344898713308066, "maximum delay is": 0.0025250135793899063, "net1 15 3600": 0.0014544550282481192, "we proved": 0.0014397506040720535, "or wires and": 0.0014544550282481192, "which is the": 0.0007419621131223793, "proofs of": 0.000491522262280238, "property when used": 0.0014544550282481192, "n is chosen": 0.0011732107396129393, "u": -9.882466809346288e-05, "of eqn 15": 0.0029089100564962385, "9035 4": 0.0013833811025348848, "starting": 3.9512601187181855e-05, "original": -0.00047435802395986293, "x we say": 0.0009696105698388175, "time o": 0.000593953525995778, "consider": -0.0003634583665011306, "this paper most": 0.0013333602301336958, "the 1x": 0.0013833811025348848, "increasingly closer": 0.0013833811025348848, "technique for device": 0.0012625067896949531, "for cmos": 0.0011411282121553447, "a class": 0.0010228140039484248, "algorithm includes three": 0.0014544550282481192, "multiple in order": 0.0014544550282481192, "capacitance instead": 0.0013833811025348848, "polynomial times": 0.0013833811025348848, "wire segment which": 0.0014544550282481192, "technology feature sizes": 0.0014544550282481192, "near optimal": 0.0032798678162634866, "can show that": 0.00061628535554784, "designs the": 0.0008983033467096201, "120 79 table": 0.0014544550282481192, "is used instead": 0.0009589806127577163, "1 and more": 0.0014544550282481192, "tr": 0, "every 10 m": 0.0014544550282481192, "result all coefficients": 0.0014544550282481192, "to": 0, "comes from the": 0.0006570361920114717, "api and": 0.0011021014159512685, "its local": 0.0006087142097061052, "th": 0.00025231892434048894, "is no": 0.00012993383809327486, "capacitance when the": 0.0013333602301336958, "delay will": 0.0009487902922217984, "transistor including": 0.0013833811025348848, "ment and global": 0.0014544550282481192, "straightforward": 5.978316193352118e-05, "define a": 0.0006008250558996937, "in reasonable time": 0.0010352593875458818, "the scaled": 0.0007323987040209818, "of presentation": 0.0007998227187908986, "transistor sizing": 0.015147436098047778, "model in eqn": 0.0014544550282481192, "concerns such as": 0.0013333602301336958, "factor in determining": 0.0012122232020727163, "within a dcc": 0.0014544550282481192, "rtl level to": 0.0014544550282481192, "technology and assume": 0.0014544550282481192, "which can be": 0.0010189345421850553, "to solve": 0.0013669714995996633, "long interconnects": 0.0013833811025348848, "2 we": 0.00015523966848538437, "its sink": 0.0011021014159512685, "connected by": 0.0005154693651193903, "the falling input": 0.0014544550282481192, "width in our": 0.0014544550282481192, "24 f st": 0.0014544550282481192, "circuit and m": 0.0014544550282481192, "bound 5 experimental": 0.0014544550282481192, "programs the algorithm": 0.0011732107396129393, "operation on it": 0.0014544550282481192, "28046 8": 0.0013833811025348848, "applicable": 0.0007325305756724508, "23967": 0.0012620659702851436, "large": -0.00028557179133231037, "assumed uniform within": 0.0014544550282481192, "bounds are": 0.0038104543144134332, "minimize the": 0.0007494155815876299, "computation of": 0.0008723174401253356, "stis method": 0.0027667622050697696, "small": -0.0004761875995355711, "this fact is": 0.0008085684244810449, "x i but": 0.0013333602301336958, "reasonable time during": 0.0014544550282481192, "input transition": 0.005099215695279726, "21 is a": 0.0011143640701111455, "of all wires": 0.0014544550282481192, "drain capacitances": 0.0013833811025348848, "have the same": 0.0003781741871539086, "rd0 for each": 0.0014544550282481192, "number n is": 0.0012122232020727163, "197": 0.0005458201832865244, "slower input": 0.0013833811025348848, "192": 0.0005554878759057004, "discrete width in": 0.0014544550282481192, "factor called": 0.0012622863415039814, "zero": -6.134739644516212e-05, "are extracted": 0.00078185844529827, "or wire": 0.0013833811025348848, "multiple sources acm": 0.0012625067896949531, "effective resistance eqn": 0.0014544550282481192, "width the stage": 0.0014544550282481192, "and sbws": 0.0013833811025348848, "all coefficients of": 0.0014544550282481192, "richard": 0.00039662816098205993, "clock": 0.0029908722322194584, "used to": 0.0003930653691098719, "section": -0.005269736943746661, "solution of": 0.00031508616989793693, "a single local": 0.0012122232020727163, "was developed later": 0.0014544550282481192, "within each wire": 0.0014544550282481192, "the current": 0.00017988642601426738, "a transistor by": 0.0014544550282481192, "6 and the": 0.0007310910873365891, "is pre computed": 0.0013333602301336958, "slope model depends": 0.0014544550282481192, "to these": 0.0006996527447885154, "organized as": 0.00028285476031105215, "method": -0.001633293772676986, "a generalized delay": 0.0025250135793899063, "uni segments in": 0.0029089100564962385, "full": -8.604283563520417e-06, "type of": 0.0006935841027986746, "51 april": 0.0010702025860067305, "practice and": 0.000736774525087499, "space in the": 0.0007555602041238723, "or upper bound": 0.004363365084744358, "simple analytical": 0.0010432226918259636, "wiresizing solution": 0.0012622863415039814, "a uni segment": 0.004363365084744358, "wiresizing problem 11": 0.0014544550282481192, "lower or upper": 0.00378752036908486, "and h1": 0.0011914241526725488, "simple ch": 0.009683667717744194, "its size its": 0.0014544550282481192, "f x we": 0.0010703894883095607, "adders respectively and": 0.0014544550282481192, "november": 0.0003213153077137071, "the simplicity of": 0.0008271390933277149, "8773 2": 0.0013833811025348848, "are pre partitioned": 0.0014544550282481192, "nets then": 0.0012622863415039814, "to obtain a": 0.00046225070789036074, "can be used": 0.0007044431161878677, "stis problem under": 0.007272275141240597, "both simple and": 0.0010910016221724926, "10 becomes with": 0.0014544550282481192, "we proved that": 0.0018274818142610615, "call an": 0.00078185844529827, "ns device": 0.0013833811025348848, "theorem 3": 0.0006229268365635472, "based on spice": 0.0013333602301336958, "palais": 0.0008589352174979269, "via": -1.5183349140970245e-05, "respectively and report": 0.0014544550282481192, "every x i": 0.0012625067896949531, "drain capacitances cg": 0.0014544550282481192, "following dp": 0.0013833811025348848, "5 2": 0.0004175554745408168, "5 1": 0.00019795767565555786, "simultaneously we propose": 0.0014544550282481192, "wiresizing and": 0.0011914241526725488, "trying different stage": 0.0014544550282481192, "all gates driven": 0.0014544550282481192, "determining the circuit": 0.0014544550282481192, "very small": 0.0007994094179980712, "model is used": 0.0008130325671083501, "was used": 0.000376061646893975, "and tested the": 0.0010703894883095607, "vlsi": 0.0007117741871125954, "i in a": 0.0008321014600763386, "o m": 0.001787975757034222, "become the": 0.00069364574984473, "two": 0, "delay area": 0.002204202831902537, "79 seconds respectively": 0.0014544550282481192, "although we compute": 0.0014544550282481192, "and iii": 0.0005840823674644055, "sizing problem for": 0.004363365084744358, "function of x": 0.0035375861209859727, "o r": 0.0015310738912660438, "6": -0.017064783880152565, "the sdws": 0.0013833811025348848, "problem we": 0.0007270436610157066, "iteratively": 0.00035464949764201734, "global routing": 0.000999213407296727, "gate sizing": 0.007987897485087412, "more": -0.005529514584545381, "buffers are tuned": 0.0014544550282481192, "sbws problem": 0.0027667622050697696, "lagrangian relaxation buffered": 0.0014544550282481192, "formulation however may": 0.0014544550282481192, "the case that": 0.0005160070174140928, "increase of": 0.0026126358572883014, "model and a": 0.0008713692450156823, "level timing verifier": 0.0014544550282481192, "tested": 0.00018577620680812506, "5 m": 0.0017181703949111663, "off moreover": 0.0012622863415039814, "satisfy the": 0.00032629130843684256, "particular": -0.00028372424978834784, "every transistor in": 0.0014544550282481192, "is the scaled": 0.0011413275010502372, "paths in a": 0.0018979119816815368, "increase or": 0.0008062368290420358, "sizing": 0.045135978096808436, "and interconnect optimization": 0.0012625067896949531, "keeping": 0.00025578707426198013, "recall": 6.0304306414332645e-05, "des": 0.0004890783215861529, "for area delay": 0.0029089100564962385, "the foundation": 0.0008590851974555831, "that although": 0.0005195350541141663, "and register files": 0.0013333602301336958, "if the": 4.5615569204492476e-05, "and 120": 0.0009807527671846642, "we point out": 0.003076686862458052, "due to": 9.000628659376514e-05, "functions as": 0.0005980528369974393, "either the vdd": 0.0014544550282481192, "a lumped capacitance": 0.0014544550282481192, "greatly generalize": 0.0013833811025348848, "minimized in practice": 0.0014544550282481192, "compare": 4.865765394920089e-05, "construction with wire": 0.0024244464041454326, "uniform within": 0.0011411282121553447, "compari": 0.0010700157489630842, "states": -0.00017030178882220315, "section 2 we": 0.0004396681571433642, "the minimum size": 0.0010519468377507917, "minimum": 1.8218985379931355e-05, "bounds meet which": 0.0013333602301336958, "sense": 5.5668225341993835e-06, "sum of": 0.0002690050114841895, "to find": 0.00061996737722114, "simply assume that": 0.0010910016221724926, "x 0 we": 0.0010352593875458818, "a dcc the": 0.0014544550282481192, "uses the same": 0.0008424625484614178, "the total": 0.0014182778504544969, "interconnect": 0.012522318675236772, "with accurate": 0.002204202831902537, "18 is": 0.0015310738912660438, "posynomial programs": 0.016409722439551758, "is a ch": 0.0029089100564962385, "bounds widths": 0.0013833811025348848, "a table": 0.0011178411469116582, "f x subject": 0.0012122232020727163, "to any optimization": 0.0029089100564962385, "factor in": 0.0016869482036564096, "routing tree": 0.001998426814593454, "x such that": 0.0006459709718768956, "m cmos timing": 0.0014544550282481192, "of any form": 0.0013333602301336958, "similar delay": 0.0012622863415039814, "that an lr": 0.0014544550282481192, "stis": 0.06389202359929555, "is repeated and": 0.0013333602301336958, "time with the": 0.000905935348557589, "as part": 0.00046182906544629717, "optimization performance": 0.0011914241526725488, "international conference on": 0.0015424424400555413, "is given": 0.00014824930752307307, "which may": 0.0003553294862245705, "during our": 0.0008423154448210368, "interconnects are pre": 0.0014544550282481192, "associated with each": 0.0011709420948280557, "ratio to determine": 0.0014544550282481192, "its capacitance": 0.0013833811025348848, "time faster": 0.0012622863415039814, "evaluations": 0.00042880785421793127, "sizes of both": 0.0012625067896949531, "cascade buffers": 0.0013833811025348848, "for advanced": 0.0007554282746312717, "or the ground": 0.0014544550282481192, "we traverse": 0.0008983033467096201, "and then compute": 0.0009696105698388175, "solved the": 0.001408849533142097, "the percent of": 0.0010200212464850503, "register": 0.0006646382738265463, "synthesis a": 0.0009217466835538078, "following assuming an": 0.0014544550282481192, "total device area": 0.0014544550282481192, "the two": 0.00015058383581826942, "vector let x": 0.0014544550282481192, "in 14 18": 0.0012625067896949531, "simulations 4 3": 0.0013333602301336958, "with the cdws": 0.0014544550282481192, "identical for every": 0.0014544550282481192, "m i always": 0.0014544550282481192, "cs1": 0.0012620659702851436, "cs0": 0.0011409289928445633, "runtime drivers": 0.0027667622050697696, "to ch posynomial": 0.0014544550282481192, "theorem theorem 3": 0.0008042134568285067, "to the inputs": 0.0010060001174102419, "59 7": 0.0011914241526725488, "designs furthermore the": 0.0014544550282481192, "equivalent to the": 0.0009355733619228928, "trade": 0.0026378748587297216, "paper": -0.0018258238193017797, "through": -0.00042677221327427954, "499": 0.000745729054379369, "method can": 0.000502500729656343, "capacitance proceedings of": 0.0013333602301336958, "method the cdws": 0.0014544550282481192, "the single source": 0.0023464214792258786, "optimization simultaneous buffer": 0.0014544550282481192, "its": -0.0066457096539286305, "and assume that": 0.0006589471972969978, "24": -0.0002829825295027049, "25": -0.00010862883279532111, "26": -6.291407224512195e-05, "20": -0.0002112340440755355, "21": -0.000574901006425319, "22": -0.00014973313501999503, "23": -0.00021725766559064222, "thank professor c": 0.0014544550282481192, "achieves the identical": 0.0014544550282481192, "section 4 theorem": 0.0012122232020727163, "closed form relation": 0.0014544550282481192, "every transistor has": 0.0014544550282481192, "is also a": 0.0004892491488029137, "update the": 0.0004723175463049153, "because m i": 0.0012625067896949531, "wong greedy": 0.0013833811025348848, "of theorems are": 0.0013333602301336958, "before the": 0.0005234057428135431, "workstation b": 0.0013833811025348848, "device areas and": 0.0014544550282481192, "to the stis": 0.0014544550282481192, "computes the lr": 0.0014544550282481192, "propose": 0.00041235546543286455, "kei yong": 0.0012622863415039814, "and more significantly": 0.0025250135793899063, "some special": 0.0007081653066088481, "automation of": 0.000711984886311458, "paths given": 0.0013833811025348848, "seg mentation": 0.0012622863415039814, "the step input": 0.0026667204602673915, "may grow exponentially": 0.0013333602301336958, "penalty weight": 0.0012622863415039814, "general rd0 is": 0.0014544550282481192, "2 comparison": 0.000750579986036238, "between the lr": 0.0014544550282481192, "clock signal source": 0.0014544550282481192, "same timing criticality": 0.0014544550282481192, "easily": -0.00024430029310139973, "2 dominance": 0.0012622863415039814, "november 08 12": 0.0010519468377507917, "on distributed rc": 0.0024244464041454326, "always": -0.0008319698891383303, "m i is": 0.0015755709069217078, "1x driver but": 0.0014544550282481192, "2x": 0.002011856411299088, "wires without": 0.0013833811025348848, "micro": 0.00048674806368291664, "x when there": 0.0013333602301336958, "x is to": 0.0011143640701111455, "the number": 0.0001459401474933679, "m i time": 0.004363365084744358, "ports": 0.00048674806368291664, "st delta g": 0.0014544550282481192, "2 formulations 2": 0.0014544550282481192, "by performing local": 0.0012625067896949531, "nets are": 0.0019280940161923784, "it can not": 0.0009394712106483369, "a smooth": 0.001187907051991556, "practice we": 0.0005747053292898724, "which leads to": 0.0013945794301242055, "reduce": -7.723018212061761e-05, "1998 ieee": 0.0009640470080961892, "wiresizing": 0.019373636782488577, "mcnc 0 5": 0.0026667204602673915, "extended": -3.1458826375984836e-05, "operation is related": 0.0014544550282481192, "connect": 0.00038929013606782246, "files all clock": 0.0014544550282481192, "ripple": 0.0008589352174979269, "st st h": 0.0014544550282481192, "operation": 0.00017825109693481135, "and the delay": 0.0009696105698388175, "mw runtime drivers": 0.0029089100564962385, "or decrease": 0.0008590851974555831, "or computed": 0.0010432226918259636, "stage is a": 0.0012122232020727163, "sources acm transactions": 0.0011413275010502372, "area delay trade": 0.008726730169488717, "theorem 2 the": 0.000769171715614513, "chung ping chen": 0.0012625067896949531, "063 0": 0.0013833811025348848, "to minimize f": 0.0024244464041454326, "kok koh": 0.0032106077580201916, "for transistor sizing": 0.004363365084744358, "denoted": 8.133085114538152e-05, "the set of": 0.00022569482513125377, "evaluation": 3.5452660341977244e-05, "that in the": 0.00042607831418001526, "minimize delays along": 0.0014544550282481192, "bounds for the": 0.001299171295596575, "analysis tool crystal": 0.0014544550282481192, "simple analytical model": 0.0014544550282481192, "same as": 0.00025253147667040964, "extracted from": 0.0005765436564142631, "and exact simultaneous": 0.0014544550282481192, "cmos complex gates": 0.0014544550282481192, "model and": 0.0003628809667664208, "in 11 6": 0.0013333602301336958, "tree as": 0.000711984886311458, "gate by assuming": 0.0014544550282481192, "delay model performance": 0.0013333602301336958, "x be": 0.0009446350926098306, "beginning": 0.00031287989684240076, "trade off is": 0.0011732107396129393, "construction and wiresizing": 0.0013333602301336958, "the 1x driver": 0.0014544550282481192, "definition": -0.00021394134740697297, "increasing the": 0.0004027548654205662, "wiresizing algorithm owbr": 0.0014544550282481192, "khoo interconnect design": 0.0013333602301336958, "f wong a": 0.0026667204602673915, "is around": 0.0007762507623823338, "these coefficients": 0.0009096361363438836, "is of": 0.0002583327372051814, "reductions when applied": 0.0014544550282481192, "the starting point": 0.0007369031968522715, "c for": 0.0004315082767342343, "major": 0.00011817155371650925, "of dominance": 0.0012622863415039814, "dccs a dcc": 0.0014544550282481192, "algorithm optimizes a": 0.0014544550282481192, "of the most": 0.0005233135531155499, "time algorithm in": 0.0012122232020727163, "number": -0.009333965147883837, "instances": 0.0002020692717686877, "i 13": 0.0011411282121553447, "to this type": 0.0010352593875458818, "experimental results": 0.000714387674770237, "u a": 0.000610921898877627, "the sequential quadratic": 0.0012625067896949531, "koh": 0.0026944395600240895, "kok": 0.0026944395600240895, "in europe p": 0.000769171715614513, "lumped capacitance instead": 0.0014544550282481192, "introduction": -0.0011409289928445633, "wong a polynomial": 0.0014544550282481192, "26 1998": 0.0008505021357673573, "functional block the": 0.0014544550282481192, "and patrick madden": 0.0013333602301336958, "a 1x driver": 0.0014544550282481192, "assumption": -1.3163061711629145e-05, "larger loading capacitance": 0.0014544550282481192, "will show": 0.000380173889069573, "we propose the": 0.0008085684244810449, "capacitance c1 then": 0.0014544550282481192, "188": 0.0005764430028429618, "in both 21": 0.0014544550282481192, "h1 in eqn": 0.0014544550282481192, "todaes": 0.000642201813126486, "relation between the": 0.0007282539253279289, "moreover the": 0.0004042964521430255, "authors of 19": 0.0013333602301336958, "and we": 0.00016079281081966482, "systems todaes": 0.0007655369456330219, "ics proceedings of": 0.0013333602301336958, "then we": 0.00040074097841815397, "we define the": 0.0012938706232217463, "to associate": 0.0007239538141667164, "part": -0.0002476090101322959, "ch posynomial program": 0.015999005310729314, "9 according to": 0.0012122232020727163, "interconnect optimization under": 0.0012625067896949531, "a of length": 0.0011143640701111455, "step model assumes": 0.0014544550282481192, "believe": 0.00016955631533393752, "factor in coefficient": 0.0014544550282481192, "paper we": 0.00010476373982817133, "a constant independent": 0.0018979119816815368, "out that these": 0.0010910016221724926, "and reliability concerns": 0.0014544550282481192, "b": 0, "determines": 0.00012157992775746537, "ctr jason cong": 0.0014544550282481192, "08 net2": 0.0013833811025348848, "general in": 0.000750579986036238, "algorithm optimizes": 0.0037868590245119446, "for multi": 0.0011046136007549518, "number of dcc": 0.0014544550282481192, "stage which can": 0.0013333602301336958, "want to size": 0.0014544550282481192, "determined": -0.00031508212479757495, "reveal the": 0.0023629436912084075, "as we": 0.00018847231128692546, "i initialization": 0.0013833811025348848, "our results with": 0.0010060001174102419, "formulation in": 0.00234557533589481, "treated": 0.00020068154608318767, "iteratively using": 0.0011021014159512685, "the register": 0.000644965684201263, "our results greatly": 0.0014544550282481192, "are constants the": 0.0012625067896949531, "transistors for compari": 0.0014544550282481192, "for the": 0.0, "st where the": 0.0012625067896949531, "long wire in": 0.0014544550282481192, "includes three": 0.000999213407296727, "elmore": 0.0047431232572924574, "to optimize the": 0.0014509215197285865, "511 oct": 0.0011914241526725488, "a greedy": 0.0006769924474293182, "bound 5": 0.0009807527671846642, "with consideration": 0.0011914241526725488, "an exact solution": 0.0009137409071305308, "paths": 0.0009020309830297573, "generalizes": 0.00040734242187973627, "transistor m i": 0.0014544550282481192, "built": 0.0001582878560509735, "on it": 0.0005459154897616924, "cs0 and cd0": 0.0014544550282481192, "c1 then": 0.0011411282121553447, "either by": 0.0005337412833974788, "of 11 first": 0.0014544550282481192, "a minimum size": 0.0012122232020727163, "named dclk": 0.0013833811025348848, "also": -0.00684557395706738, "20mhz and": 0.0013833811025348848, "provided either by": 0.0013333602301336958, "generalized": 0.00024658493789360967, "v 1": 0.0004228825761866358, "by eqn 15": 0.0014544550282481192, "are constants determined": 0.0012625067896949531, "the most general": 0.0007656706405239813, "problem when": 0.0013539848948586363, "the class of": 0.0004830930401257635, "for values of": 0.0008843965302464932, "a new": 9.516043406414758e-05, "the lower": 0.0011957714880363203, "obtain the": 0.0005242540969854361, "a gate delay": 0.0013333602301336958, "trade off 3": 0.0014544550282481192, "most": -0.0023995884920738875, "contribution of": 0.0014570338761954046, "under the falling": 0.0014544550282481192, "plan": 0.000348560384405389, "initial floorplan place": 0.0014544550282481192, "be determined": 0.0011261510416142669, "is the cost": 0.0007801058111740036, "a sun": 0.0005710816962461603, "efficient and near": 0.0014544550282481192, "an efficient approach": 0.0011143640701111455, "all uni segments": 0.0014544550282481192, "to 11 6": 0.0014544550282481192, "chu d": 0.006916905512674425, "convex optimization": 0.0009487902922217984, "respectively although": 0.0009487902922217984, "sizing and in": 0.0014544550282481192, "wire and": 0.002140405172013461, "at university of": 0.0010910016221724926, "31 9": 0.0011914241526725488, "100x time faster": 0.0014544550282481192, "step model for": 0.0014544550282481192, "madden at": 0.0012622863415039814, "an ideal": 0.0006271596444698818, "1 optimization using": 0.0014544550282481192, "only to single": 0.0013333602301336958, "wire due to": 0.0014544550282481192, "2 these": 0.000658832137545418, "in a specific": 0.0009137409071305308, "implies that a": 0.0015678087215271182, "uses the": 0.00028011691414823856, "the optimal weight": 0.0012625067896949531, "its local refinement": 0.0014544550282481192, "minimizing": 0.00022736730265969624, "relation": 0.00017154403239916393, "mentation a": 0.0012622863415039814, "p ns n": 0.0014544550282481192, "a three": 0.0010501849745822344, "model the": 0.0005998433724722658, "improvement is achieved": 0.0012625067896949531, "find": -0.00046364534135033455, "similar to that": 0.0005046912231867276, "impact": 0.00016450872399011713, "discussions r gate": 0.0014544550282481192, "within a uni": 0.0014544550282481192, "2 we present": 0.000769171715614513, "needed in a": 0.0010910016221724926, "both logic and": 0.0013333602301336958, "distributed": -0.00020332712786345368, "europe p": 0.0006971679602663873, "wire uni": 0.0027667622050697696, "spectrum if transceiver": 0.0029089100564962385, "617 624 november": 0.0014544550282481192, "factor": 6.985828334358115e-05, "8": -0.007904605415619992, "of x": 0.004580492379425491, "nsf young investigator": 0.0010703894883095607, "sizing tr": 0.0013833811025348848, "formulation consistently": 0.0013833811025348848, "the definition": 0.00026170287140677155, "assumes the": 0.0007412594888516849, "drivers buffers and": 0.0014544550282481192, "its lr tight": 0.0014544550282481192, "based on a": 0.00037098105656118964, "studied based": 0.0013833811025348848, "thus the lower": 0.0012122232020727163, "let 0 be": 0.0009809240477936729, "optimization under": 0.0010432226918259636, "delay computation is": 0.0014544550282481192, "two types of": 0.0005693951145632064, "p 192": 0.000999213407296727, "criticality and": 0.0011914241526725488, "delay ns device": 0.0014544550282481192, "and appicaltions tilos": 0.0014544550282481192, "the criticality": 0.0011021014159512685, "i it monotonically": 0.0014544550282481192, "a number of": 0.0009107902793243746, "compute a gate": 0.0014544550282481192, "to size": 0.0008983033467096201, "on design": 0.0011385913832683498, "single source nets": 0.0013333602301336958, "wire segment": 0.004564512848621379, "particular variable x": 0.0013333602301336958, "to thank professor": 0.0010703894883095607, "eqn 18": 0.0013833811025348848, "10070 1": 0.0013833811025348848, "for low": 0.0011643382032475655, "it shows that": 0.0008478790898094171, "eqn 10": 0.0012622863415039814, "eqn 15": 0.00830028661520931, "of one": 0.00023813537368078848, "eqn 17": 0.0027667622050697696, "eqn 16": 0.0011914241526725488, "approach signal delay": 0.0014544550282481192, "optimization problem to": 0.0011143640701111455, "set": -0.004023712822598176, "efficient algorithm for": 0.0007491233825618944, "in essence the": 0.0010060001174102419, "the base of": 0.0008372064395673625, "feature sizes and": 0.0014544550282481192, "buffer insertion sizing": 0.0013333602301336958, "seg": 0.0008127486870220693, "see": -0.0004488842805185132, "meet the gap": 0.0014544550282481192, "migration": 0.0005588229965400722, "under the slope": 0.0014544550282481192, "i time instead": 0.0014544550282481192, "in most": 0.0003504313203922244, "bounds which leads": 0.0014544550282481192, "general in the": 0.0010519468377507917, "possible evaluations": 0.0013833811025348848, "instead of the": 0.000549180212413623, "of 367": 0.0013833811025348848, "paths which": 0.0008062368290420358, "greedy wiresizing algorithm": 0.0013333602301336958, "one discrete width": 0.0014544550282481192, "bounds is also": 0.0012625067896949531, "later on alternative": 0.0014544550282481192, "define the": 0.0006822210108091881, "has become": 0.0006271596444698818, "clock trees based": 0.0026667204602673915, "similar to": 0.0002494914531762609, "i increases its": 0.0013333602301336958, "micro processor design": 0.0014544550282481192, "refinement of x": 0.004363365084744358, "since increasing the": 0.0014544550282481192, "lei": 0.003021185564813752, "computation of coefficient": 0.0014544550282481192, "uni segment is": 0.0014544550282481192, "europe": 0.000514043117871236, "variables and the": 0.0007763863283555058, "but a pi": 0.0014544550282481192, "similarly under": 0.0011914241526725488, "determine the": 0.0007202776882530431, "2x times": 0.0012622863415039814, "i unchanged": 0.0012622863415039814, "are implemented in": 0.0007999624014173029, "optimization simultaneous": 0.0013833811025348848, "circuit performance": 0.0011411282121553447, "computation is": 0.00046700471819704955, "function it is": 0.000905935348557589, "each gate": 0.0009347503629533328, "le palais": 0.0009807527671846642, "be presented": 0.000610921898877627, "11 first": 0.0011411282121553447, "be computed based": 0.0012625067896949531, "todaes v 1": 0.0011732107396129393, "last": -0.0001354467347075871, "using the lagrangian": 0.0013333602301336958, "power reductions": 0.0012622863415039814, "functions in": 0.0004547995644715871, "of cascade": 0.0012622863415039814, "according to the": 0.0003305741203406972, "programming ctr jason": 0.0014544550282481192, "of 1 63x": 0.0014544550282481192, "recently 4": 0.0013833811025348848, "and function": 0.00069364574984473, "of electronic systems": 0.0008321014600763386, "insertion wiresizing and": 0.0014544550282481192, "17 6 and": 0.0014544550282481192, "lead to the": 0.0006424261239239454, "coefficients and the": 0.0010519468377507917, "designed recently": 0.0013833811025348848, "later on": 0.001284627897883189, "are our delay": 0.0014544550282481192, "on computer aided": 0.0030354694865610586, "will be discussed": 0.0006771106787334449, "the path delay": 0.0012122232020727163, "point": -0.0015803800807387767, "simple": -0.0036432122614777746, "clock source": 0.0011914241526725488, "most previous": 0.00078185844529827, "a spread": 0.0011914241526725488, "45 8": 0.0011914241526725488, "dimensional": 0.0002473949072651159, "clk each uses": 0.0014544550282481192, "the lagrangian relaxation": 0.0026667204602673915, "simply": -7.819857787718965e-05, "and wire fringing": 0.0013333602301336958, "the sbws": 0.0013833811025348848, "throughout": 0.00012962155152277353, "using the": 8.750770813633794e-05, "zhigang pan global": 0.0014544550282481192, "expensive": 0.0001721048873119353, "in x": 0.0004359596835053262, "posynomial programs the": 0.0026667204602673915, "method uses a": 0.0009930154320670517, "width uni segment": 0.0014544550282481192, "use the stis": 0.004363365084744358, "impact of weight": 0.0014544550282481192, "solution is": 0.0010715815121553555, "in o": 0.0017547097076836841, "size design we": 0.0014544550282481192, "in a": 3.416446302211496e-05, "interconnect design": 0.004564512848621379, "optimal solution thus": 0.0014544550282481192, "15 is minimized": 0.0014544550282481192, "in 24 f": 0.0013333602301336958, "4 where": 0.0006087142097061052, "to suboptimal": 0.0023828483053450976, "the coefficients and": 0.0012122232020727163, "both the step": 0.0014544550282481192, "in interconnects and": 0.0014544550282481192, "width for each": 0.0050500271587798125, "remainder of this": 0.0005428932694056245, "gap": 0.0003008518002152421, "rc tree model": 0.0013333602301336958, "transistor sizing number": 0.0014544550282481192, "test in": 0.0005879685402455866, "width for every": 0.0013333602301336958, "x its local": 0.0014544550282481192, "also a": 0.000341520044370898, "fact is helpful": 0.0014544550282481192, "off 3 we": 0.0014544550282481192, "same weight": 0.0009096361363438836, "cg1 cs1": 0.0013833811025348848, "in 8": 0.0004587864002868641, "wires 3": 0.0013833811025348848, "4320 3240": 0.0013833811025348848, "achieves the optimal": 0.0012625067896949531, "in 1": 0.0003553294862245705, "cl the": 0.0012622863415039814, "optimization size": 0.0013833811025348848, "and is stopped": 0.0014544550282481192, "refinement operation becomes": 0.0014544550282481192, "a recent": 0.0005747053292898724, "in 6": 0.0008491586478572247, "optimization": 0.0018700144903134423, "the design we": 0.0012625067896949531, "a grant from": 0.0008478790898094171, "algorithm owbr al": 0.0014544550282481192, "finished in o": 0.005817820112992477, "g and a": 0.000791752800000189, "order to initialize": 0.0014544550282481192, "the penalty": 0.0006971679602663873, "these adders comes": 0.0014544550282481192, "efficient functions a": 0.0014544550282481192, "1 simultaneous driver": 0.0029089100564962385, "and show that": 0.0012710704241711804, "x still dominates": 0.0014544550282481192, "our experiments and": 0.0009696105698388175, "therefore there": 0.0006154177205812708, "all transistor": 0.0013833811025348848, "sizing works 14": 0.0014544550282481192, "extended for power": 0.0014544550282481192, "all x": 0.0005657736356652613, "drive long interconnects": 0.0014544550282481192, "that each": 0.00022329413235194686, "any optimization": 0.002204202831902537, "10 becomes": 0.0011411282121553447, "smooth delay area": 0.0014544550282481192, "6 8773": 0.0013833811025348848, "6 that": 0.0006043760472157858, "following conditions a": 0.0012625067896949531, "to an increase": 0.0038359224510308653, "sizing is": 0.0012622863415039814, "876": 0.000842168392543659, "performance optimization in": 0.0013333602301336958, "is an increasing": 0.0018438153184466145, "assumes the first": 0.0014544550282481192, "in mos digital": 0.0029089100564962385, "migration thus": 0.0013833811025348848, "power and a": 0.0025250135793899063, "richard shi": 0.0012622863415039814, "into one factor": 0.0014544550282481192, "re spectively": 0.0007323987040209818, "still can be": 0.0012625067896949531, "it achieves a": 0.0011143640701111455, "given the": 0.0002711906809772179, "sdws": 0.0022818579856891267, "pan lei": 0.0012622863415039814, "sizing in": 0.0035742724580176467, "and drain": 0.0011914241526725488, "adders are implemented": 0.0014544550282481192, "linear time proceedings": 0.0012122232020727163, "can apply": 0.0005555848704710759, "wires we point": 0.0014544550282481192, "assignment": 0.000350629400906786, "first proposed": 0.00079363144604282, "length max": 0.002204202831902537, "every wire segment": 0.0014544550282481192, "but bqj": 0.0013833811025348848, "moment": 0.0006714108347872258, "problem for real": 0.0013333602301336958, "periments in this": 0.0014544550282481192, "is observed to": 0.0011143640701111455, "recent": 5.614239248035306e-05, "part of": 0.00011649584322624142, "by 14 4": 0.0014544550282481192, "owbr algorithm runs": 0.0014544550282481192, "of weight": 0.0007762507623823338, "of x and": 0.000633852071325788, "to achieve better": 0.0009930154320670517, "designs in 61": 0.0014544550282481192, "optimizes the": 0.0017181703949111663, "algorithm 3 2": 0.0010060001174102419, "property for the": 0.0009489559908407684, "form a dp": 0.0014544550282481192, "is related to": 0.000557899553685108, "have the minimum": 0.0014544550282481192, "buffer insertion for": 0.0024244464041454326, "inverter let 0": 0.0014544550282481192, "been used in": 0.0013140723840229433, "i 2 the": 0.0008912885588967811, "sizing and wire": 0.0013333602301336958, "transistors or": 0.0013833811025348848, "optimization for buffered": 0.0026667204602673915, "achieve the": 0.00046182906544629717, "segment which": 0.0010702025860067305, "nets the stis": 0.0014544550282481192, "increasingly closer to": 0.0014544550282481192, "given by eqn": 0.0012625067896949531, "lookup table": 0.0009807527671846642, "number of logic": 0.0011143640701111455, "constant coefficients in": 0.0014544550282481192, "vector x with": 0.0012625067896949531, "stis and sbws": 0.0014544550282481192, "with the minimum": 0.0007877854534608539, "m i will": 0.0012122232020727163, "thus the": 0.00048237843245899445, "alternative": 5.096201266782507e-05, "in the": 0.0, "technologies first": 0.0013833811025348848, "mention that if": 0.0012625067896949531, "minimize delay through": 0.0014544550282481192, "solution to simultaneous": 0.0014544550282481192, "dominates denoted as": 0.0014544550282481192, "conclusions": 1.0629952806391829e-05, "4 theorem": 0.0007198753020360268, "refinement based": 0.0035742724580176467, "1 the": 0.00010297600283431712, "with previous": 0.0007044247665710485, "it can": 0.00026393246158945934, "source": 0.0008655339097203823, "design we": 0.0023808943381284603, "computation of the": 0.0005072447785694806, "always dominated by": 0.0012625067896949531, "input": -0.000779943550757155, "367 59304": 0.0013833811025348848, "posynomial the local": 0.0014544550282481192, "tool crystal": 0.0013833811025348848, "optimizes the two": 0.0014544550282481192, "a signal source": 0.0014544550282481192, "with constant": 0.0006154177205812708, "gates the": 0.0009347503629533328, "for all x": 0.0006667975329148709, "or even impossible": 0.0011732107396129393, "model a sequential": 0.0014544550282481192, "using dominance property": 0.0014544550282481192, "some special cases": 0.0009589806127577163, "design we use": 0.0013333602301336958, "holds for": 0.0010604409452576262, "initialize the": 0.0006971679602663873, "transistors and wires": 0.008726730169488717, "13 1997 san": 0.0032111684649286827, "for all i": 0.0006147681477097004, "for their helpful": 0.0007523129273596982, "bit": 0.0001377969114012186, "0 08": 0.0008681053111814816, "resistance r0": 0.0013833811025348848, "terms independent of": 0.0014544550282481192, "capacitance instead of": 0.0014544550282481192, "methodology and": 0.0007281267638253397, "dc current path": 0.0014544550282481192, "either as": 0.0007412594888516849, "d": -0.0016449040604038052, "at ucla": 0.0011021014159512685, "follows": -0.0003673418565415865, "to generalize the": 0.0008042134568285067, "total device": 0.0027667622050697696, "i contributes a": 0.0014544550282481192, "that the coefficient": 0.0009930154320670517, "p 614": 0.0011021014159512685, "we simply assume": 0.0011143640701111455, "p 617": 0.0011021014159512685, "into dccs a": 0.0014544550282481192, "class of simple": 0.0012625067896949531, "25 6 3": 0.0014544550282481192, "the complexity": 0.00028239645694543047, "besides the": 0.0006247508107921519, "often": -0.0005209637496696169, "the first stage": 0.00228671013620439, "becomes very expensive": 0.0014544550282481192, "them is": 0.0005222937763258477, "effort to develop": 0.0011732107396129393, "lem in": 0.0011411282121553447, "for stis": 0.0027667622050697696, "we propose a": 0.0005502485044762441, "a functional": 0.0006296003435423607, "examples": -4.32322924794877e-05, "6 and simultaneous": 0.0014544550282481192, "are coefficient functions": 0.0014544550282481192, "p 192 197": 0.0014544550282481192, "and interconnect": 0.008295720151984272, "it will": 0.0002537645359569071, "seconds furthermore we": 0.0014544550282481192, "be obtained by": 0.0005089659254049222, "optimization problem that": 0.0010703894883095607, "gate sizing in": 0.0029089100564962385, "we assume": 0.0005881803513534352, "simultaneous buffer": 0.00833996906870784, "by the technology": 0.0025250135793899063, "a gate increase": 0.0014544550282481192, "n is": 0.00020280070195767056, "the gain comes": 0.0014544550282481192, "connecting": 0.00032460153984625455, "eliminate": 0.00020626744910507634, "time the larger": 0.0013333602301336958, "7 5": 0.0005539387616482862, "7 6": 0.0005860153712290481, "respectively the": 0.00032848632028331133, "7 2": 0.0004228825761866358, "for real": 0.0005075849960311225, "be": 0, "proposed an efficient": 0.0011413275010502372, "linear programming ctr": 0.0014544550282481192, "transistor delay models": 0.0014544550282481192, "21 and 14": 0.0013333602301336958, "than the": 8.515858326263951e-05, "to performance optimization": 0.0014544550282481192, "in the general": 0.0006305312401131719, "and optimization": 0.0005265072248434818, "approach signal": 0.0013833811025348848, "2016 6 1578": 0.0014544550282481192, "to this": 0.00016141450287365203, "other x": 0.0010432226918259636, "the the coefficient": 0.0014544550282481192, "optimiza": 0.0006530449351732761, "by": 0, "2 m cmos": 0.0014544550282481192, "solutions under": 0.000999213407296727, "experimental results show": 0.0007588673716402647, "posynomial program acknowledgments": 0.0014544550282481192, "device areas": 0.0013833811025348848, "separately which": 0.0011411282121553447, "same stage": 0.0011411282121553447, "1 026": 0.0011914241526725488, "dominates x": 0.0027667622050697696, "the dominance prop": 0.0013333602301336958, "achieves more": 0.0011411282121553447, "delay will be": 0.0010703894883095607, "79 table": 0.0012622863415039814, "very expensive": 0.000736774525087499, "that in general": 0.0007121092287645336, "contributes a": 0.0008681053111814816, "by assuming that": 0.0007727426510336661, "is divided": 0.000489163720280336, "delay t x": 0.0014544550282481192, "respectively moreover": 0.0010702025860067305, "three parameters": 0.0008269946653386581, "for deep submicron": 0.0012625067896949531, "variables and": 0.0004162300774965067, "into": -0.001740521564346601, "the function f": 0.0006372338858795888, "design process from": 0.0013333602301336958, "nsf": 0.0002746772909671228, "seconds a": 0.0009217466835538078, "and the coefficients": 0.0009930154320670517, "no closed form": 0.0021820032443449853, "refinement with respect": 0.0014544550282481192, "corporation authors": 0.0013833811025348848, "with wire": 0.002140405172013461, "these coefficient": 0.0011914241526725488, "model for comparison": 0.0014544550282481192, "called a": 0.00034445238178176427, "symposium on physical": 0.0032111684649286827, "congrs de": 0.0009807527671846642, "to thank": 0.000343862934979923, "c1 then the": 0.0014544550282481192, "is applicable to": 0.0022107095905568148, "method uses": 0.0014917185344805396, "most cases a": 0.0011732107396129393, "custom": 0.0005366192892011179, "x is called": 0.0010060001174102419, "optimal sizes": 0.0011914241526725488, "the algorithm is": 0.0008793363142867284, "of lower bounds": 0.0010910016221724926, "to minimize delay": 0.0025250135793899063, "the maximum delay": 0.00517629693772941, "stis net1": 0.0013833811025348848, "simulataneous driver and": 0.0014544550282481192, "beginning with": 0.0014562535276506795, "the nets are": 0.0013333602301336958, "and the unit": 0.0033430922103334366, "3600": 0.0009215857640908969, "an": 0, "13 we": 0.000600136801363433, "3 overview": 0.0009347503629533328, "quadratic programming approach": 0.0029089100564962385, "capacitance loading": 0.0027667622050697696, "algorithm in a": 0.0008713692450156823, "percent of non": 0.0014544550282481192, "chen chris": 0.0013833811025348848, "link": 0.0004777499495870155, "stis cdws stis": 0.004363365084744358, "weight penalty": 0.004150143307604655, "lsi logic": 0.0011021014159512685, "5 the larger": 0.0014544550282481192, "the entire": 0.00024886423043553936, "dynamic programming": 0.0006087142097061052, "simple and general": 0.0012122232020727163, "formulation 5 2": 0.0014544550282481192, "up": -0.0007142813993033565, "us": -0.0001831326439181127, "the class": 0.00034445238178176427, "experiments 2 the": 0.0012625067896949531, "computations and appicaltions": 0.0014544550282481192, "nets are extracted": 0.0014544550282481192, "functions furthermore rd0": 0.0014544550282481192, "transistors 32bit adder": 0.0014544550282481192, "seconds on": 0.000750579986036238, "ch posynomial": 0.04165544926963139, "optimizing f": 0.0012622863415039814, "constant": -0.00048253301576904926, "a factor of": 0.0005013376207880207, "koh and": 0.0011914241526725488, "514 transistors 32bit": 0.0014544550282481192, "defined": -0.0010561702203776774, "conclusions the": 0.0006531589643220754, "defined similarly under": 0.0014544550282481192, "is the average": 0.0006532730332994281, "reduced by 57": 0.0013333602301336958, "straightforward implementation": 0.0008423154448210368, "reasonable time": 0.0008505021357673573, "single": -0.0009904360405291837, "unified methodology": 0.0012622863415039814, "global interconnect sizing": 0.0014544550282481192, "optimization problem if": 0.0014544550282481192, "lead to": 0.0009954569217421575, "lem in section": 0.0014544550282481192, "o respectively the": 0.0014544550282481192, "see that the": 0.00043187748144276716, "a unified methodology": 0.0014544550282481192, "presented in section": 0.000498040542906695, "processor design and": 0.0012625067896949531, "we assume the": 0.0005960960042225514, "property holds": 0.0014015200109614243, "is around e": 0.0014544550282481192, "for transistors for": 0.0014544550282481192, "210 4 80": 0.0014544550282481192, "following relation was": 0.0014544550282481192, "the given": 0.00032683816603834315, "optimal wire sizing": 0.0025250135793899063, "multiple critical paths": 0.004000080690401088, "a type rc": 0.0014544550282481192, "professor c j": 0.0013333602301336958, "uniform wire": 0.0023828483053450976, "capacitance c": 0.0011021014159512685, "csto": 0.0010196650938151882, "delay area trade": 0.0029089100564962385, "a polynomial": 0.0013763592008605924, "and chains": 0.0012622863415039814, "of the 1997": 0.0035938409127530524, "to eqn 15": 0.0014544550282481192, "inter block": 0.0013833811025348848, "i deltax": 0.0012622863415039814, "multiplied by": 0.0005692956916341749, "step input": 0.0023828483053450976, "inverter and": 0.0012622863415039814, "vdd or the": 0.0014544550282481192, "model definition": 0.0009487902922217984, "better than an": 0.0012122232020727163, "programming approach": 0.00312743378119308, "moreover we compare": 0.0014544550282481192, "14 except": 0.0012622863415039814, "implies": -4.0527992755849864e-05, "algorithm": -0.011919804363841541, "drivers buffers": 0.004150143307604655, "practice we usually": 0.0013333602301336958, "3240 31": 0.0013833811025348848, "of the 1998": 0.002560398758853439, "a solution": 0.0010386894167246177, "developing ad hoc": 0.0013333602301336958, "equivalently": 0.00028188973553904385, "driver and": 0.007478002903626662, "and were": 0.0006769924474293182, "model optimal wire": 0.0014544550282481192, "st i deltax": 0.0014544550282481192, "formulations 2 1": 0.0014544550282481192, "tree connecting the": 0.0013333602301336958, "cd let": 0.0012622863415039814, "that our stis": 0.0029089100564962385, "designs our": 0.0010702025860067305, "monterey": 0.001038888706323963, "t where": 0.0005293682683844452, "upper bound has": 0.0012625067896949531, "jason": 0.0022626994493400504, "pan global interconnect": 0.0014544550282481192, "mu m": 0.0012622863415039814, "results": -0.003052729283032735, "approach to transistor": 0.0013333602301336958, "is very small": 0.0006771106787334449, "it shows": 0.0006371226175216564, "area delay": 0.005884516603107986, "we have implemented": 0.0006073629227674692, "independent of": 0.0010434258951019773, "can be written": 0.0009440827110030707, "closed form": 0.0032115697447079724, "algorithm on": 0.0004587864002868641, "concepts of dominance": 0.0014544550282481192, "delay formulations for": 0.0014544550282481192, "the input to": 0.0013716072713663627, "the power": 0.0008457651523732716, "14 2 2": 0.0014544550282481192, "delay is reduced": 0.0029089100564962385, "14 2 0": 0.0014544550282481192, "then the": 0.00022667090128629643, "of every wire": 0.0014544550282481192, "08 12": 0.00079363144604282, "young": 0.00044508470162806765, "increase in the": 0.0011532886902844866, "larger the effective": 0.0014544550282481192, "tion a switch": 0.0014544550282481192, "iterative local refinement": 0.0014544550282481192, "by up": 0.0023808943381284603, "always increases": 0.0011021014159512685, "we believe": 0.0003486212470532684, "computed iteratively using": 0.0013333602301336958, "connecting the": 0.00066173611818486, "may lead to": 0.0013335950658297418, "stis original sbws": 0.0014544550282481192, "operations beginning with": 0.0029089100564962385, "the concept of": 0.0009692283835131543, "california united states": 0.004191946295654074, "enumeration thus": 0.0013833811025348848, "rd0 is the": 0.0014544550282481192, "designs furthermore": 0.0012622863415039814, "jason cong zhigang": 0.0013333602301336958, "is the total": 0.0011508331692864965, "owbr": 0.004563715971378253, "property it worthwhile": 0.0014544550282481192, "capacitance in turn": 0.0014544550282481192, "natural logarithms": 0.0011914241526725488, "32bit adder with": 0.0014544550282481192, "transistors table": 0.0013833811025348848, "11 17 6": 0.0014544550282481192, "of the bundled": 0.0013333602301336958, "entire": 5.614239248035306e-05, "becomes with": 0.0011914241526725488, "a moment": 0.0015996454375817972, "solution vector is": 0.0013333602301336958, "when the coefficient": 0.0012122232020727163, "is twice the": 0.0009930154320670517, "lookup table is": 0.0013333602301336958, "326 1 225": 0.0014544550282481192, "determined by": 0.0010101259066816386, "solved the simultaneous": 0.0029089100564962385, "to achieve": 0.0008403507424447157, "form relation between": 0.0014544550282481192, "of coefficient": 0.002204202831902537, "sparc 5 workstation": 0.0025250135793899063, "sizing procedure because": 0.0014544550282481192, "in table": 0.0007637687662888359, "2 stis": 0.0013833811025348848, "in the layout": 0.0021038936755015834, "r0 wire": 0.0013833811025348848, "chris c": 0.005049145366015926, "stis problems in": 0.0014544550282481192, "if transceiver": 0.0027667622050697696, "the base": 0.00043062939004292783, "is an upper": 0.0006949335747418768, "given in a": 0.0009304708642664305, "fi is": 0.0006177072179416853, "stis problems it": 0.0014544550282481192, "insertion": 0.003516117133802938, "for a uni": 0.0014544550282481192, "often just of": 0.0014544550282481192, "stis net1 15": 0.0014544550282481192, "intel high": 0.0012622863415039814, "delay model rc": 0.0029089100564962385, "bounds which": 0.0018192722726877671, "a uni": 0.0032106077580201916, "applies the owbr": 0.0014544550282481192, "rd0": 0.020193055524562298, "be combined into": 0.0009489559908407684, "cmos complex": 0.0013833811025348848, "we introduce": 0.0002898282629314974, "18 is also": 0.0014544550282481192, "construction and": 0.0006223729976960435, "consistently": 0.0003864232520186929, "better than": 0.00033519615520338314, "and near": 0.0008423154448210368, "these constraints": 0.0006022443518141768, "the distributed": 0.0005692956916341749, "transistor sizing in": 0.0014544550282481192, "problems named": 0.002524572683007963, "is often": 0.0003273862824958622, "inverter the": 0.0012622863415039814, "used for": 0.00015769849887725305, "problem a spread": 0.0014544550282481192, "respectively": -0.000912373803837628, "spacing": 0.0005839803977773482, "lem": 0.0005087882138387892, "a of": 0.0004557889282706909, "theorem 2": 0.0003307018167464316, "be provided": 0.0005710816962461603, "let": -0.0011406046902541892, "sink": 0.0005522103781008737, "which is a": 0.00039087440053410457, "consideration": 0.00024360633304717352, "wiresizing for interconnects": 0.00378752036908486, "constants determined by": 0.0014544550282481192, "39": 0.0001714661586700035, "the lr tight": 0.008726730169488717, "l x u": 0.0023464214792258786, "ctr": -0.0003150311618375497, "technical": 0.00021051987063926456, "32": 3.810292702863442e-05, "31": 3.656740541706624e-05, "30": -2.432882697460045e-05, "36": 0.00012101033180166643, "total power": 0.0009807527671846642, "our experiments 2": 0.0012625067896949531, "register files": 0.0017181703949111663, "are identical": 0.00048567795873180153, "introduced in": 0.000380173889069573, "resulting": -0.00011030109291156122, "12 7mchip s": 0.0014544550282481192, "since same model": 0.0014544550282481192, "determine rd0": 0.0013833811025348848, "stage drivers": 0.0013833811025348848, "approach to performance": 0.0011732107396129393, "stis problems are": 0.0014544550282481192, "buffered": 0.0023206954191288013, "named": 0.0010349492949856848, "formulated": 0.0006342507701483179, "scmos": 0.0012620659702851436, "paper is": 0.000158933418159206, "reliability concerns": 0.0013833811025348848, "is able to": 0.0005133366052332761, "where l": 0.0005037594329449679, "where m": 0.00048799494730721493, "refinement is": 0.0008505021357673573, "posynomial program": 0.013885149756543796, "independent of the": 0.0004255072068463244, "optimization size transistor": 0.0014544550282481192, "decrease": 0.0001931488758840062, "9 2 17": 0.0014544550282481192, "eqn 9": 0.0011914241526725488, "to use": 0.00028929298281870106, "propose an": 0.0005765436564142631, "of coupling capacitance": 0.0014544550282481192, "results 5 1": 0.0010200212464850503, "time recalling the": 0.0014544550282481192, "where x": 0.00046491842623109006, "42 6 285": 0.0014544550282481192, "model where": 0.000673837310711, "sizes for": 0.0019764964126362545, "2x inverter and": 0.0014544550282481192, "vlsi a circuit": 0.0014544550282481192, "is equivalent": 0.00027830743208724813, "this experiment the": 0.0008984602281882631, "recalling": 0.0005222025937531653, "eqn 17 is": 0.0014544550282481192, "efficient and": 0.0005427984740032488, "of our work": 0.0006858036356831814, "average number": 0.0005063014515455017, "next": -0.0003129548071299578, "chu": 0.003185056940072037, "propose a": 0.0004042964521430255, "an lr tight": 0.0029089100564962385, "although the number": 0.0009589806127577163, "14 18 is": 0.0014544550282481192, "a gate": 0.0024187104871261074, "results with those": 0.0011143640701111455, "both the": 0.0003532742838059996, "22 21": 0.0009640470080961892, "of local refinement": 0.0013333602301336958, "comparison": -6.079198913377479e-05, "3 227661": 0.0013833811025348848, "the 50": 0.0008344898713308066, "the original designs": 0.0029089100564962385, "12 7mchip": 0.0013833811025348848, "t an efficient": 0.0010519468377507917, "is used to": 0.00031271964871558926, "by constants which": 0.0014544550282481192, "transient": 0.0004844449828907404, "stages in the": 0.0008713692450156823, "09 13": 0.0021718614425001496, "dcc we": 0.0013833811025348848, "and non": 0.0008630165534684686, "i 13 st": 0.0014544550282481192, "iii": 0.00018843940760129578, "2 dominance property": 0.0014544550282481192, "their gate sizing": 0.0014544550282481192, "slope model definition": 0.0014544550282481192, "more signif icantly": 0.0014544550282481192, "f": -0.0035188943127216522, "this": 0, "for a class": 0.0006996768950373947, "theorem which": 0.0007281267638253397, "area optimization": 0.0011021014159512685, "april 06": 0.002086445383651927, "f st st": 0.0029089100564962385, "there is a": 0.00022669467825279973, "observed that": 0.00046700471819704955, "sizing a in": 0.0014544550282481192, "computation can": 0.0006320737877819076, "show that the": 0.0012522564689070193, "propose a polynomial": 0.0014544550282481192, "delay model for": 0.0011413275010502372, "plan to use": 0.0011732107396129393, "and a grant": 0.0010519468377507917, "17 a": 0.0007081653066088481, "process": -0.0005713500467036204, "different stage": 0.0011914241526725488, "is observed": 0.001221843797755254, "obtain a solution": 0.0010519468377507917, "ucla for their": 0.0012625067896949531, "x becomes": 0.0010198431390559452, "high": -0.00014312892177633534, "we also": 0.00024720004684028864, "compute local refinement": 0.0014544550282481192, "operation is": 0.00045979552785393947, "can be achieved": 0.000503007227808618, "reveal that the": 0.0010910016221724926, "the stis method": 0.0014544550282481192, "so that a": 0.0006372338858795888, "1 the complexity": 0.0010519468377507917, "vector is the": 0.0009696105698388175, "the resulting": 0.0001772847313068121, "when no improvement": 0.0014544550282481192, "we want to": 0.0004232383125350852, "holds": -4.861393552767584e-05, "624 november 08": 0.0014544550282481192, "delay": 0.010846024686664195, "0 can be": 0.0006750008225740826, "in practice": 0.0011655326233039462, "design based on": 0.0021038936755015834, "x it is": 0.000791752800000189, "always appears": 0.0011914241526725488, "our formulation and": 0.0011732107396129393, "interconnect sizing problem": 0.0014544550282481192, "to x 0": 0.0009930154320670517, "spice simulations": 0.0013833811025348848, "tree construction problem": 0.0014544550282481192, "section 5 experimental": 0.0013333602301336958, "wire sizing an": 0.0014544550282481192, "grant from intel": 0.0013333602301336958, "out that in": 0.0009696105698388175, "of transistors": 0.004172890767303854, "through multiple": 0.0020396862781118905, "of the conference": 0.0006224816901511074, "bounds note that": 0.0012625067896949531, "formulation in 18": 0.0014544550282481192, "property 3": 0.0008128906022808473, "transistor sizing and": 0.0014544550282481192, "reduce the power": 0.0012122232020727163, "circuits with": 0.0015416273167030235, "problem when identical": 0.0014544550282481192, "coupling capacitance": 0.0013833811025348848, "logarithms for": 0.0011914241526725488, "efficiently": 0.0003613240639101109, "t is": 0.0002448440523513169, "when the wires": 0.0014544550282481192, "so that": 0.00021618271639819225, "to x i": 0.0008843965302464932, "the multi source": 0.0014544550282481192, "effective resistance": 0.022721154147071668, "61 24 and": 0.0014544550282481192, "0 77": 0.0008776097611709612, "x are": 0.0004723175463049153, "such that": 0.0002985968635076123, "processor": 0.00014193862741261232, "if it is": 0.0007314704646134895, "enumeration is": 0.0011021014159512685, "monterey california": 0.001317664275090836, "the output of": 0.0010541463104289074, "first stage": 0.002050415276147962, "when compared with": 0.0024390977013250504, "set of lower": 0.0035196322188388186, "that stis": 0.0013833811025348848, "work is partially": 0.0010703894883095607, "and platform": 0.0011411282121553447, "for performance": 0.003172904469379736, "models are": 0.002010002918625372, "m i contributes": 0.0014544550282481192, "is just 7": 0.0014544550282481192, "produces": 0.0001267348120431104, "posynomial the": 0.0027667622050697696, "a 12 7mchip": 0.0014544550282481192, "which can": 0.0006063136661556014, "polynomial time": 0.003269033027379347, "plan to": 0.000591937154018514, "outperforms cdws the": 0.0014544550282481192, "falling input let": 0.0014544550282481192, "formulated as a": 0.001644623045685631, "lei he an": 0.0012625067896949531, "delay of": 0.001179884631705142, "often achieved in": 0.0014544550282481192, "in addition rd0": 0.0014544550282481192, "the complexity of": 0.00038608390100914355, "relation was": 0.0010702025860067305, "le": 0.0004508109961788152, "0 7": 0.000593953525995778, "0 6": 0.0010336302651747608, "0 5": 0.0008291988222683084, "solution immediately": 0.0012622863415039814, "chosen": -8.837126767839423e-05, "verify that": 0.0004350616851580319, "valley california": 0.0011914241526725488, "connecting the output": 0.0013333602301336958, "lr": 0.008364554975793855, "x when": 0.0007554282746312717, "used in 14": 0.0012122232020727163, "moreover we": 0.0005195350541141663, "2016": 0.0012620659702851436, "210 4": 0.0013833811025348848, "in cmos": 0.0009640470080961892, "identical lower and": 0.006666801150668479, "time moreover": 0.0008681053111814816, "designs": 0.004562695635186792, "objective function it": 0.0012625067896949531, "is driven by": 0.0008424625484614178, "the simple analytical": 0.0014544550282481192, "transition time the": 0.0013333602301336958, "respectively moreover we": 0.0013333602301336958, "1026 transistors in": 0.0014544550282481192, "mention": 0.0007019531746441218, "is just a": 0.0007173319050397217, "smooth delay": 0.0012622863415039814, "in 66 seconds": 0.0029089100564962385, "to our stis": 0.0014544550282481192, "only keeping the": 0.0014544550282481192, "determined by the": 0.001309910319992287, "block drivers buffers": 0.0014544550282481192, "define that a": 0.0013333602301336958, "wire and f": 0.0014544550282481192, "exact solution": 0.0006271596444698818, "february": 0.0001721048873119353, "are reduced": 0.000673837310711, "to see": 0.0002181373430339793, "total runtime of": 0.0014544550282481192, "a psoynomial": 0.0013833811025348848, "gate and": 0.0034363407898223325, "l we traverse": 0.0014544550282481192, "1 for two": 0.0014544550282481192, "technical report 7": 0.0014544550282481192, "same stage number": 0.0014544550282481192, "sizing based": 0.0012622863415039814, "posynomial again": 0.0013833811025348848, "construction problem their": 0.0014544550282481192, "determined in": 0.000644965684201263, "the same weight": 0.0009809240477936729, "constraints": 4.734908914074739e-05, "subset": 2.0771777766356248e-05, "enumeration can": 0.0012622863415039814, "paths formulation 1": 0.0014544550282481192, "wire sizing and": 0.0023464214792258786, "are tuned manually": 0.0014544550282481192, "even though": 0.00031982471366793374, "method 3": 0.0007998227187908986, "h st st": 0.0014544550282481192, "design automation of": 0.0008321014600763386, "determined before": 0.0010702025860067305, "is a lower": 0.0007045477887098141, "1997 napa valley": 0.0012625067896949531, "uni segment for": 0.0014544550282481192, "general form": 0.0006371226175216564, "supportedby arpa csto": 0.0014544550282481192, "becomes very": 0.0008062368290420358, "2 formulations": 0.0013833811025348848, "to minimize the": 0.0009784982976058273, "thus the optimal": 0.0010703894883095607, "transition time and": 0.0014544550282481192, "other transistors": 0.0013833811025348848, "with bounded": 0.000686800135509373, "effort to": 0.0006476562973535679, "class of optimization": 0.004281557953238243, "global interconnect": 0.0011914241526725488, "operation then": 0.0008590851974555831, "sizing in order": 0.0014544550282481192, "sizing buffered steiner": 0.0014544550282481192, "develop a": 0.0004359596835053262, "where fi": 0.0008344898713308066, "8 42 6": 0.0013333602301336958, "we compute": 0.0004178735002877897, "area m 2": 0.0029089100564962385, "source and drain": 0.0014544550282481192, "study the": 0.0010963664573136775, "the free space": 0.0010703894883095607, "wires have the": 0.0014544550282481192, "local refinements": 0.0011021014159512685, "upper bound": 0.0012458536731270943, "psoynomial": 0.0012620659702851436, "greedy": 0.0012460219208551336, "a function f": 0.0006406790311951283, "reduces the power": 0.0013333602301336958, "initialize": 0.0003981262723010522, "icantly": 0.0012620659702851436, "adders are": 0.0011914241526725488, "an lr": 0.002524572683007963, "the sizing solution": 0.004363365084744358, "all transistors gates": 0.0014544550282481192, "14 for transistor": 0.0014544550282481192, "order to": 0.0006909720033788062, "the coefficient functions": 0.00757504073816972, "sizing formulation and": 0.0014544550282481192, "one discrete": 0.0012622863415039814, "reduce the": 0.00044214726953199394, "rd0 of": 0.004150143307604655, "algorithm often": 0.002140405172013461, "its sink can": 0.0014544550282481192, "was formulated": 0.0010702025860067305, "p 478 511": 0.0012625067896949531, "computed for values": 0.0013333602301336958, "length": -0.00016064783559138033, "sizing cmos": 0.0013833811025348848, "kok koh zhigang": 0.0014544550282481192, "refinements": 0.0005427037116998265, "retain": 0.00043409178457053793, "special cases": 0.0005293682683844452, "and clk": 0.0013833811025348848, "delay under the": 0.0029089100564962385, "design p 614": 0.0014544550282481192, "on the dominance": 0.004000080690401088, "called a simple": 0.0011732107396129393, "that the dominance": 0.0029089100564962385, "in this experiment": 0.0007459895255824355, "seconds respectively we": 0.0014544550282481192, "is always": 0.0005675475826043849, "madden": 0.0009805815463803374, "award mip": 0.0010702025860067305, "two designs": 0.0010702025860067305, "fi is a": 0.0008843965302464932, "and wire due": 0.0014544550282481192, "small often": 0.0013833811025348848, "optimal solution immediately": 0.0014544550282481192, "depends on the": 0.0007054496965582939, "is equivalent to": 0.0003631577963115326, "8 11934": 0.0013833811025348848, "adder with": 0.002086445383651927, "to real designs": 0.0014544550282481192, "interconnect as": 0.0011021014159512685, "where ns is": 0.0013333602301336958, "of a dcc": 0.0014544550282481192, "sizing is linear": 0.0014544550282481192, "increases its": 0.0009487902922217984, "assume the nets": 0.0014544550282481192, "algorithm to optimize": 0.0011732107396129393, "1 delay": 0.0011021014159512685, "and 59304": 0.0013833811025348848, "achieves a smooth": 0.0014544550282481192, "which is": 0.00011362084565499209, "gram the dominance": 0.0014544550282481192, "for a transistor": 0.0029089100564962385, "and report the": 0.0023464214792258786, "are two clock": 0.0014544550282481192, "sizing formulation in": 0.0014544550282481192, "transistor m": 0.0013833811025348848, "yong khoo": 0.0012622863415039814, "179800 28046 8": 0.0014544550282481192, "are extracted from": 0.0009930154320670517, "eqn 9 according": 0.0014544550282481192, "insertion and": 0.003279211377676187, "simultaneous logic and": 0.0014544550282481192, "loading capacitance in": 0.0013333602301336958, "cmos technology and": 0.0012625067896949531, "are connected": 0.000508877054106615, "prove the dominance": 0.0014544550282481192, "for device": 0.0011411282121553447, "c n chu": 0.006666801150668479, "madden at ucla": 0.0013333602301336958, "a 2x inverter": 0.0029089100564962385, "refinements in": 0.0010198431390559452, "4 cascade drivers": 0.0014544550282481192, "our stis problems": 0.0014544550282481192, "for a general": 0.001538343431229026, "bit adder": 0.0010702025860067305, "is multiplied by": 0.0008843965302464932, "a class of": 0.001411839154055973, "most recently the": 0.0014544550282481192, "method applies the": 0.0012625067896949531, "for the width": 0.0012625067896949531, "10 m long": 0.0014544550282481192, "the nets": 0.000999213407296727, "o is": 0.0006503869763309692, "to generalize": 0.000589942315852571, "or general": 0.002204202831902537, "area when compared": 0.0014544550282481192, "the conference": 0.0005412588474219667, "on the other": 0.0002503962989224386, "solely 22 21": 0.0014544550282481192, "8 14 2": 0.0013333602301336958, "have": 0, "definition 3 the": 0.0010200212464850503, "those terms independent": 0.0014544550282481192, "upper bounds is": 0.0011143640701111455, "models for the": 0.0007877854534608539, "or even without": 0.0014544550282481192, "of 20": 0.0006223729976960435, "the algorithm on": 0.0008223115228428155, "table and a": 0.0010910016221724926, "a sequence of": 0.0003535420475893832, "concerns": 0.00032351916990979915, "326": 0.0006530449351732761, "is just an": 0.0009930154320670517, "the stis prob": 0.0014544550282481192, "mip": 0.0005522103781008737, "drivers buffers or": 0.0014544550282481192, "immediately 4": 0.0013833811025348848, "compute the lower": 0.0011143640701111455, "however may lead": 0.0014544550282481192, "of its size": 0.0011413275010502372, "step model in": 0.0014544550282481192, "the optimization": 0.0005322725202851688, "as p": 0.0005802751598031156, "simultaneous driver buffer": 0.0029089100564962385, "as cg1 cs1": 0.0014544550282481192, "sizing by lagrangian": 0.0014544550282481192, "in rc tree": 0.0012122232020727163, "relaxation a 12": 0.0014544550282481192, "method as in": 0.0010519468377507917, "faster than": 0.00043327733704732525, "not be tightened": 0.0013333602301336958, "also called": 0.0005236880568410563, "several delay": 0.0011411282121553447, "as a": 0.00013088270827298833, "type transistor": 0.002524572683007963, "the values": 0.0002365789353294906, "device": 0.0019981746407450045, "tree networks post": 0.0014544550282481192, "segment": 0.002329560407655574, "as i": 0.0006177072179416853, "ping chen chris": 0.0014544550282481192, "as a block": 0.0009489559908407684, "2 layer metal": 0.0014544550282481192, "dcc in most": 0.0014544550282481192, "in practice and": 0.0008478790898094171, "the simplicity": 0.0007158869814209387, "formulation 1 given": 0.0013333602301336958, "st delta": 0.0027667622050697696, "studied in": 0.00042372922362529707, "post routing": 0.002524572683007963, "the coefficients": 0.0015627284764084788, "the interconnect delay": 0.0013333602301336958, "with wire sizing": 0.0024244464041454326, "is a constant": 0.0010579616602305344, "into dccs": 0.0013833811025348848, "be achieved efficiently": 0.0013333602301336958, "optimization a": 0.0007554282746312717, "to eqn": 0.0011411282121553447, "algorithm has": 0.0004508897129583121, "problem also called": 0.0011732107396129393, "fact": -0.0007189746970502692, "length and the": 0.000877763028680771, "it in": 0.00037336218302316864, "120 seconds": 0.0011411282121553447, "6 42 8": 0.0014544550282481192, "real designs": 0.0023828483053450976, "electronic systems": 0.0007604113227881841, "optimal solution": 0.005920379378378281, "delay by up": 0.0013333602301336958, "roughly number of": 0.0014544550282481192, "given since the": 0.0013333602301336958, "is still a": 0.0007310910873365891, "dp slope": 0.009683667717744194, "as in 3": 0.0008424625484614178, "nets are driven": 0.0014544550282481192, "thus the sensitivity": 0.0013333602301336958, "and the coefficient": 0.0012625067896949531, "tr performance driven": 0.0014544550282481192, "more general in": 0.0011732107396129393, "with consideration of": 0.0013333602301336958, "it is": 2.5306455915080887e-05, "192 197": 0.0013833811025348848, "this delay": 0.0008681053111814816, "these adders are": 0.0014544550282481192, "our stis": 0.009683667717744194, "x dominates": 0.0011021014159512685, "stis algorithm achieves": 0.0014544550282481192, "have been used": 0.0005947343664712523, "and the first": 0.0013217567704918829, "states jason cong": 0.0011413275010502372, "report hspice simulation": 0.0014544550282481192, "be updated": 0.000589942315852571, "thus a": 0.00039008091935102294, "on computer": 0.0018638354418563706, "results with": 0.0005382163071252982, "same power": 0.0010702025860067305, "handle": 0.00012044135463670365, "4 cascade buffers": 0.0014544550282481192, "koh and patrick": 0.0013333602301336958, "of delay": 0.0007198753020360268, "vdd or": 0.0013833811025348848, "is its": 0.00094035090379571, "1998 monterey": 0.002086445383651927, "timing": 0.0014847236963836687, "insertion sizing and": 0.0013333602301336958, "are used to": 0.00038279224207748763, "and wire uni": 0.0029089100564962385, "under certain objective": 0.0014544550282481192, "areas": 0.0002444024332268989, "practice and is": 0.0012122232020727163, "suboptimal designs the": 0.0014544550282481192, "478 485": 0.0012622863415039814, "h": -0.0001457950956261149, "for our": 0.0002545895887629453, "chen chris c": 0.0014544550282481192, "that it is": 0.0003141004464221854, "st are coefficient": 0.0014544550282481192, "be developed": 0.0006296003435423607, "property instead": 0.0012622863415039814, "192570": 0.0012620659702851436, "both wires and": 0.0014544550282481192, "algorithm computes": 0.000658832137545418, "exists": -7.078650630379966e-05, "all stages": 0.0009487902922217984, "we report hspice": 0.0014544550282481192, "designs the transistor": 0.0014544550282481192, "cd0 as well": 0.0014544550282481192, "algorithm gwsa": 0.0012622863415039814, "starting solution": 0.0011914241526725488, "reductions when": 0.0011914241526725488, "on layout": 0.0010702025860067305, "definitions we": 0.0007239538141667164, "table based slope": 0.0014544550282481192, "by the source": 0.000905935348557589, "performance driven": 0.004743951461108993, "is organized as": 0.00036921868821849824, "wire": 0.030551479150676977, "optimal width for": 0.005333440920534783, "a three dimensional": 0.0015527726567110115, "find that the": 0.0007070332991547982, "stis problem in": 0.0029089100564962385, "given driver": 0.0013833811025348848, "be finished": 0.0037951611688871937, "discussed in": 0.00047861624179198966, "patrick madden": 0.0012622863415039814, "operation becomes": 0.0011021014159512685, "x we have": 0.0008085684244810449, "starting solution is": 0.0014544550282481192, "routing": 0.0019872066880787863, "capacitance when": 0.0011914241526725488, "stis problem is": 0.0029089100564962385, "boundary": 0.0001917968381054661, "wong greedy wire": 0.0014544550282481192, "roughly number": 0.0013833811025348848, "ns average": 0.0012622863415039814, "delay ns": 0.002204202831902537, "a lookup table": 0.0011732107396129393, "input is": 0.0005728847940959758, "power delay trade": 0.0013333602301336958, "for each source": 0.0011732107396129393, "where the unit": 0.0014544550282481192, "can be determined": 0.0016637481495399332, "produces a": 0.00043686161448873765, "optimal solution to": 0.0026953806845647897, "used to find": 0.0007656706405239813, "we can": 6.449451780444354e-05, "monotonic within": 0.0012622863415039814, "any particular variable": 0.0014544550282481192, "power consumption": 0.0014825189777033698, "optimize the sizes": 0.0014544550282481192, "i ii a": 0.0013333602301336958, "cdws method applies": 0.0014544550282481192, "size is": 0.0007701421916125671, "technical report": 0.0007007600054807122, "2 m 2": 0.0011143640701111455, "delta g": 0.0008505021357673573, "the variables and": 0.0008984602281882631, "and wires in": 0.0014544550282481192, "the 1997 ieee": 0.003060063739455151, "interconnect optimizationunder": 0.0013833811025348848, "resistance in general": 0.0014544550282481192, "generalized delay": 0.0023828483053450976, "used instead of": 0.0008372064395673625, "delta h": 0.0009217466835538078, "program with respect": 0.0010060001174102419, "most effective": 0.0007158869814209387, "1578 0 7": 0.0014544550282481192, "4 and 61": 0.0014544550282481192, "problem is to": 0.0016255958838454826, "upper bounds note": 0.0014544550282481192, "still can": 0.0011411282121553447, "gate sizing problem": 0.0014544550282481192, "delay for multiple": 0.0014544550282481192, "and 14 except": 0.0014544550282481192, "adjusted": 0.0004253586358942133, "ch": 0.01888658778079381, "co": 0.0002902492558917683, "denoted as p": 0.0011732107396129393, "cl": 0.0011679607955546963, "c0 and": 0.0011021014159512685, "it is the": 0.00042837856381242555, "he an efficient": 0.0012625067896949531, "cg": 0.0009466292523768639, "19242 45 8": 0.0014544550282481192, "cd": 0.001208541069275421, "192 197 april": 0.0014544550282481192, "as part of": 0.0005378077958584903, "the dominating": 0.0009640470080961892, "5 m cmos": 0.0025250135793899063, "cs": 0.0006156793529365669, "step model has": 0.0014544550282481192, "denoted as i": 0.0012122232020727163, "slope model": 0.012450429922813965, "still the": 0.0007158869814209387, "coefficient functions before": 0.0014544550282481192, "algorithm lra algorithm": 0.0014544550282481192, "every x": 0.0006476562973535679, "efficient algorithm": 0.0011643382032475655, "delay through": 0.002086445383651927, "and 21": 0.0007158869814209387, "tance furthermore we": 0.0014544550282481192, "optimal solution minimizing": 0.0014544550282481192, "refinement operation": 0.013885149756543796, "in table 1": 0.00044713175895252254, "can be carried": 0.0007173319050397217, "same step model": 0.0014544550282481192, "ns average power": 0.0013333602301336958, "with accurate delay": 0.0029089100564962385, "only to": 0.00038366065607407356, "define": -0.0008550510258548991, "where x i": 0.0009809240477936729, "formulation it was": 0.0014544550282481192, "x and l": 0.0011143640701111455, "are computed basically": 0.0014544550282481192, "segments in the": 0.0019179612255154326, "type of transistors": 0.0014544550282481192, "f x": 0.0033898337890023765, "hoc heuristic methods": 0.0014544550282481192, "finished": 0.0018188806604251253, "c1": 0.00048674806368291664, "c0": 0.0007761152437436498, "i will": 0.0005710816962461603, "enumeration can be": 0.0014544550282481192, "59304 0": 0.0013833811025348848, "multi": 0.0002703371185546053, "table and": 0.0006503869763309692, "is to find": 0.001104806512665667, "lower bounds": 0.00047888545016970655, "algorithm 4 1": 0.0008984602281882631, "we already observed": 0.0013333602301336958, "san jose california": 0.0029595248980091413, "we define that": 0.0024244464041454326, "drain effective resistance": 0.0014544550282481192, "upper bound 5": 0.0014544550282481192, "ratio is the": 0.0010352593875458818, "the following where": 0.0010703894883095607, "eqn 15 we": 0.0014544550282481192, "of a three": 0.0009394712106483369, "assuming that the": 0.0005682135693955834, "overview of": 0.000380866812640087, "ff is around": 0.0014544550282481192, "manually": 0.00039514042944147423, "almost": 6.700105021302558e-05, "polynomial time o": 0.0012625067896949531, "any form or": 0.0014544550282481192, "problem under": 0.0041349733266932915, "the register files": 0.0011413275010502372, "16 solved the": 0.0014544550282481192, "interconnect designs": 0.0013833811025348848, "p 479 487": 0.0014544550282481192, "their gate": 0.0012622863415039814, "circuit speed and": 0.0013333602301336958, "refinement of": 0.0018261426291183158, "interconnect optimization in": 0.0012625067896949531, "solve the": 0.0016845197066537815, "mw runtime": 0.002524572683007963, "meet which": 0.0011914241526725488, "by 57 4": 0.0014544550282481192, "and the lower": 0.0008321014600763386, "a transistor": 0.011411282121553446, "l we": 0.00053081490751733, "simulation results in": 0.0019618480955873457, "the slower": 0.000999213407296727, "program still": 0.0013833811025348848, "total loading capacitance": 0.0014544550282481192, "segments a uni": 0.0014544550282481192, "c n": 0.0025443852705330752, "kok koh and": 0.0013333602301336958, "by lagrangian relaxation": 0.0014544550282481192, "but the": 0.0001825066229572877, "the unit width": 0.0013333602301336958, "prop erty simulataneous": 0.0014544550282481192, "keeping the": 0.0005692956916341749, "al gorithm": 0.0007081653066088481, "weighted sum": 0.0007239538141667164, "model without a": 0.0014544550282481192, "therefore there is": 0.0008223115228428155, "concurrent gate": 0.0027667622050697696, "automation and": 0.0006559735632526972, "primary output drives": 0.0014544550282481192, "36 10070": 0.0013833811025348848, "problems it is": 0.0008478790898094171, "symposium on": 0.0008513213739065775, "rd cg": 0.0013833811025348848, "off": 0.0010027679055093922, "transactions on": 0.0001959030838544646, "17 is": 0.000736774525087499, "nevertheless": 0.00023039313124327302, "related to": 0.00023541695573059813, "total loading": 0.0013833811025348848, "optimiza tion": 0.0008269946653386581, "to suboptimal designs": 0.0029089100564962385, "are computed": 0.0008491586478572247, "been used": 0.000692459611149745, "output of g": 0.0012625067896949531, "showed the": 0.0008198028444190467, "17 23": 0.0008269946653386581, "programs we": 0.0006154177205812708, "always increases the": 0.0013333602301336958, "respect to eqn": 0.0014544550282481192, "more delay": 0.0013833811025348848, "bounds widths of": 0.0014544550282481192, "100x time": 0.0013833811025348848, "uniform factor 1": 0.0014544550282481192, "h st": 0.0027667622050697696, "the enumeration of": 0.0010352593875458818, "485 november 09": 0.0013333602301336958, "deltax": 0.0006768742574070715, "distributed rc": 0.004408405663805074, "driver we": 0.0012622863415039814, "the dominance property": 0.021333763682139132, "appears as a": 0.0008651983508402731, "and a 32": 0.0012122232020727163, "multi source nets": 0.0026667204602673915, "rd0 x for": 0.0014544550282481192, "is the": 1.9485797104149783e-05, "lei he cheng": 0.0026667204602673915, "fl 0": 0.0008269946653386581, "timing criticality": 0.0013833811025348848, "a chain of": 0.0016260651342167001, "1998 international": 0.002086445383651927, "posynomials": 0.0012620659702851436, "fast and": 0.0005367129890944654, "alternative wiresizing": 0.0013833811025348848, "net2 net3 36": 0.0014544550282481192, "where api": 0.0013833811025348848, "chris c n": 0.005333440920534783, "term solution": 0.0011411282121553447, "for all": 0.00048045724240286546, "algorithm has been": 0.0007727426510336661, "general no": 0.000999213407296727, "285": 0.0005878658921065772, "286": 0.0006587171179683327, "2 the local": 0.0011732107396129393, "for stis problems": 0.0029089100564962385, "area when": 0.0013833811025348848, "b introduction the": 0.0005233135531155499, "g since": 0.0006559735632526972, "a p type": 0.0013333602301336958, "stages are determined": 0.0014544550282481192, "complex gates": 0.0011021014159512685, "ripple adders": 0.0012622863415039814, "functions and": 0.0008719193670106524, "increases": 0.00014626962166826497, "both stis": 0.0013833811025348848, "a clock": 0.001473549050174998, "all ch posynomial": 0.004363365084744358, "the nsf young": 0.0013333602301336958, "level to layout": 0.0014544550282481192, "algorithm based on": 0.0012813580623902566, "the ground": 0.0007281267638253397, "function the": 0.00044516241853074406, "like to": 0.0002677020637979354, "two designs in": 0.0014544550282481192, "local refinement since": 0.0014544550282481192, "like": -0.00020556404741278446, "heuristic methods for": 0.0012625067896949531, "driven by g": 0.0014544550282481192, "cs and cd": 0.0029089100564962385, "posynomial program and": 0.0014544550282481192, "implementation the": 0.0005114871964633906, "overall stis": 0.0013833811025348848, "more significantly": 0.0018975805844435969, "sum of area": 0.0014544550282481192, "resis": 0.0009805815463803374, "that the weighted": 0.0010200212464850503, "model performance driven": 0.0014544550282481192, "become": 0.0, "works": 0.0001622022711327632, "power optimization gate": 0.0014544550282481192, "introduction the interconnect": 0.0014544550282481192, "the function": 0.0002638303433781127, "drivers m cdws": 0.0014544550282481192, "delay is": 0.002489491990784174, "driven by a": 0.0020120002348204837, "the sensitivity based": 0.0013333602301336958, "h st and": 0.0014544550282481192, "and then": 0.00011649584322624142, "1 optimization": 0.0010702025860067305, "convex": 0.0003028283965412197, "by trying": 0.0008776097611709612, "delay in": 0.0006345808938759472, "6 2016": 0.0013833811025348848, "delay under": 0.002140405172013461, "fl 0 can": 0.0014544550282481192, "significantly reduces the": 0.0009589806127577163, "will be": 0.00026520313573434877, "a much larger": 0.0008130325671083501, "clock of 20mhz": 0.0014544550282481192, "algorithm for": 0.0003166309898585563, "under a dp": 0.0014544550282481192, "and wires the": 0.0014544550282481192, "minimizing f": 0.0010702025860067305, "cmos circuit speed": 0.0013333602301336958, "as cg1": 0.0013833811025348848, "computation can be": 0.0007369031968522715, "advanced ic technologies": 0.0014544550282481192, "vlsi circuit": 0.0010198431390559452, "sizes for both": 0.0013333602301336958, "assuming": 7.60380638152049e-05, "21 the": 0.000620025393499553, "increasing function of": 0.0019179612255154326, "process from rtl": 0.0014544550282481192, "chains": 0.00040891803220104855, "and assume": 0.0004903394621348449, "to the elmore": 0.0013333602301336958, "block the remainder": 0.0014544550282481192, "of models": 0.0006296003435423607, "satisfies the dominance": 0.0014544550282481192, "solution l": 0.0012622863415039814, "for an": 0.0001530999904648416, "dcc": 0.006117990562891129, "adjusted for": 0.0009217466835538078, "submicron designs is": 0.0014544550282481192, "although": -0.0002874505032126595, "in a straightforward": 0.0007369031968522715, "is the unit": 0.0008042134568285067, "around e the": 0.0014544550282481192, "almost same power": 0.0014544550282481192, "stage": 0.002119275652957709, "about": -0.0002404435886910305, "technology in addition": 0.0014544550282481192, "repeated and": 0.0012622863415039814, "gain comes from": 0.0013333602301336958, "step model is": 0.0029089100564962385, "migration thus the": 0.0014544550282481192, "owbr algorithm achieves": 0.0014544550282481192, "cg0 cs0": 0.0013833811025348848, "gates and we": 0.0014544550282481192, "iii computation": 0.0013833811025348848, "to handle": 0.000341520044370898, "work is that": 0.0017184704595976685, "introduced": -2.5854778442484643e-05, "compute the optimal": 0.0019179612255154326, "level timing": 0.002204202831902537, "of x however": 0.0012625067896949531, "and show": 0.0009037202695883551, "the sizing": 0.005705641060776723, "our formulation": 0.0016124736580840715, "refinement operations": 0.0035742724580176467, "observed during": 0.0009807527671846642, "is observed and": 0.0013333602301336958, "st where x": 0.0014544550282481192, "and the gate": 0.0013333602301336958, "functional": 0.0001917968381054661, "11 we": 0.0005195350541141663, "7mchip": 0.0012620659702851436, "chris": 0.001984956984776723, "11 6 each": 0.0014544550282481192, "2 area delay": 0.0014544550282481192, "designs for": 0.00079363144604282, "every transistor": 0.006916905512674425, "twice the elmore": 0.0014544550282481192, "the gate source": 0.0014544550282481192, "though the owbr": 0.0014544550282481192, "the dc current": 0.0014544550282481192, "minimum size": 0.0017966066934192403, "acknowledgments the authors": 0.0007200010224869586, "non identical": 0.0010432226918259636, "off moreover the": 0.0014544550282481192, "is dominated": 0.0013007739526619383, "property it can": 0.0012625067896949531, "p 478": 0.002204202831902537, "p 479": 0.0010432226918259636, "is often the": 0.0007622367120681301, "objective functions as": 0.0013333602301336958, "generalize the concept": 0.0023464214792258786, "larger the input": 0.0014544550282481192, "chain of 4": 0.0014544550282481192, "capacitances cg": 0.0013833811025348848, "perform a": 0.00045186013479417756, "16bit and ripple": 0.0014544550282481192, "weighted sum of": 0.0008321014600763386, "function": -0.003011683464034443, "the polynomial time": 0.0017825771177935623, "stages are": 0.0008423154448210368, "single source wiresizing": 0.0026667204602673915, "all i 2": 0.000905935348557589, "563": 0.0007654032974232397, "computed in polynomial": 0.0008912885588967811, "but": -0.0029119985868908665, "iteratively using the": 0.0014544550282481192, "assumes that the": 0.0006459709718768956, "repeated": 0.00017082849170983324, "construction": 0.00019764933618692584, "the lower and": 0.0034607934033610926, "single source": 0.002399468156372696, "logic and": 0.0012044887036283536, "expensive or even": 0.0012625067896949531, "leads to": 0.00048491719722968486, "the definition of": 0.00037053915279278664, "partially": 0.00018843940760129578, "3222 4 23967": 0.0014544550282481192, "resistance to": 0.0011411282121553447, "compute": -0.00057351259697728, "f wong closed": 0.0014544550282481192, "clock trees": 0.0023828483053450976, "rc tree networks": 0.0011413275010502372, "j": -0.0017078782623558928, "smooth": 0.0005440449085358065, "algorithm was": 0.0005293682683844452, "optimization via": 0.001998426814593454, "maximum delays": 0.0011914241526725488, "bounds do": 0.0010432226918259636, "where api and": 0.0014544550282481192, "of dominance relation": 0.0014544550282481192, "problem": -0.01698507422607568, "step input is": 0.0013333602301336958, "the optimal": 0.006840659756422737, "total runtime": 0.0011021014159512685, "its unit": 0.0011914241526725488, "channels or wires": 0.0014544550282481192, "enumeration of the": 0.0009809240477936729, "the wire widths": 0.0013333602301336958, "loading capacitance": 0.0022822564243106893, "pi still": 0.0013833811025348848, "experimental results 5": 0.0013333602301336958, "methods for the": 0.0006570361920114717, "denote": -7.660464867680249e-05, "we define": 0.0015892157244535416, "pi still monotonically": 0.0014544550282481192, "our": -0.009737341247973133, "bound of x": 0.0013333602301336958, "definition of the": 0.0004939956610672653, "a stage": 0.0017362106223629632, "use both": 0.0007762507623823338, "size 1x driver": 0.0014544550282481192, "wire widths of": 0.0014544550282481192, "acm international": 0.0018191982578863483, "form or": 0.0008505021357673573, "compared": -7.909093566127299e-05, "given in": 0.0003729454000332675, "transistor sizing problem": 0.007272275141240597, "corporation": 0.0004844449828907404, "44": 0.00022661552508301873, "45": 0.00039859904037994686, "42": 0.0005876066486912633, "the identical lower": 0.0026667204602673915, "x this": 0.001121221414239858, "lookup": 0.0005036714861165906, "a global": 0.0004042964521430255, "the general": 0.0008083221846044986, "deep submicron": 0.004079372556223781, "are determined by": 0.0006903111972495177, "solution x such": 0.0013333602301336958, "traversal similarly a": 0.0014544550282481192, "non uniform wiresizing": 0.0013333602301336958, "then we use": 0.000877763028680771, "constants the": 0.0008505021357673573, "f x satisfies": 0.0014544550282481192, "critical paths formulation": 0.0014544550282481192, "achieves identical lower": 0.0014544550282481192, "21 the delay": 0.0014544550282481192, "every 0 6": 0.0014544550282481192, "method can not": 0.0013333602301336958, "1 063": 0.0012622863415039814, "that a three": 0.0012625067896949531, "bqj still monotonically": 0.0014544550282481192, "the size": 0.00035069062482871835, "and a generalized": 0.002228728140222291, "of length max": 0.0013333602301336958, "not cross the": 0.0012122232020727163, "sizing number": 0.0013833811025348848, "and exact": 0.0008344898713308066, "on the gate": 0.0011413275010502372, "approach to concurrent": 0.0026667204602673915, "3 we still": 0.0013333602301336958, "bundled refinement operation": 0.0013333602301336958, "lra algorithm computes": 0.0014544550282481192, "an increase": 0.0021774024653791048, "in 18 the": 0.0010060001174102419, "wire widths": 0.0023828483053450976, "and were used": 0.0012122232020727163, "under certain": 0.000620025393499553, "478": 0.0016537005755567374, "479": 0.000745729054379369, "conference on": 0.0011559735046644576, "net of wire": 0.0014544550282481192, "7 respectively": 0.0008876539456751155, "comparison with": 0.0004868330554872964, "time is s": 0.0014544550282481192, "practice it": 0.0014015200109614243, "appicaltions tilos a": 0.0014544550282481192, "first stage is": 0.0021038936755015834, "optimization under the": 0.0011732107396129393, "of coupling": 0.0010432226918259636, "section 3 similar": 0.0014544550282481192, "computed in": 0.0004162300774965067, "it was formulated": 0.0014544550282481192, "for the widths": 0.0014544550282481192, "of buffer and": 0.0013333602301336958, "critical stages grows": 0.0014544550282481192, "cdws method uses": 0.0014544550282481192, "the last": 0.00014734583221726692, "dcc the computation": 0.0014544550282481192, "for transistors": 0.004150143307604655, "a simple or": 0.0029089100564962385, "lra algorithm": 0.004150143307604655, "table 2 comparison": 0.0010352593875458818, "paris": 0.0005489884595461602, "solution instead of": 0.0012122232020727163, "use same": 0.0012622863415039814, "using convex optimization": 0.0013333602301336958, "achieved efficiently in": 0.0014544550282481192, "functional block": 0.0011914241526725488, "14 4 and": 0.0013333602301336958, "the delay": 0.00318488944510398, "under": -0.004808871773820609, "one can easily": 0.0008223115228428155, "and power optimization": 0.004848892808290865, "buffers and 59304": 0.0014544550282481192, "t is its": 0.0012122232020727163, "mos vlsi a": 0.0014544550282481192, "or equivalently": 0.00053081490751733, "p ns": 0.0013833811025348848, "formulations for": 0.0008198028444190467, "of rd0 x": 0.0014544550282481192, "comparison since": 0.0011021014159512685, "every": -0.0019861062021191427, "last round of": 0.0012625067896949531, "time algorithm": 0.0016424799454841015, "proposed an": 0.000658832137545418, "jason cong": 0.003996853629186908, "x 0 and": 0.0007459895255824355, "on layout optimization": 0.0014544550282481192, "sizing problem 8": 0.0014544550282481192, "are given": 0.0006777150907272347, "investigator": 0.0007279996467227166, "and power": 0.0035038000274035612, "rd cg cs": 0.0014544550282481192, "all digital bpsk": 0.0014544550282481192, "transistors have": 0.0013833811025348848, "results greatly": 0.0013833811025348848, "b introduction": 1.5446733592143772e-05, "logic systems": 0.0011411282121553447, "determine the sizes": 0.0014544550282481192, "area and delays": 0.0014544550282481192, "i when the": 0.0010352593875458818, "source and": 0.0020512221199180825, "the possible": 0.0003628809667664208, "iowa cheng kok": 0.0014544550282481192, "x can be": 0.0006589471972969978, "assuming all": 0.0009640470080961892, "designs it reduces": 0.0014544550282481192, "direct": 1.9248688245466656e-05, "any local refinement": 0.0013333602301336958, "dc current can": 0.0014544550282481192, "the conference on": 0.0006389483902081954, "to l": 0.0005236880568410563, "of a single": 0.0004415087009523592, "when identical lower": 0.0014544550282481192, "chen": 0.00027916187241850587, "6 4320 3240": 0.0014544550282481192, "optimal weight": 0.0011914241526725488, "states chung": 0.0012622863415039814, "2 comparison of": 0.0009219076592233073, "in reasonable": 0.0009487902922217984, "the first polynomial": 0.0011143640701111455, "286 8 42": 0.0014544550282481192, "design we point": 0.0014544550282481192, "to model": 0.00039595213360888446, "by up to": 0.002614107735047047, "of traversal similarly": 0.0014544550282481192, "to concurrent": 0.0019615055343693284, "practice a novel": 0.0014544550282481192, "and 120 79": 0.0014544550282481192, "buffer optimization": 0.0012622863415039814, "problems are": 0.00046388335509263466, "property if dominates": 0.0014544550282481192, "and is": 0.00021340513889205317, "simultaneously": 0.00014671893057773786, "a sparc 5": 0.0012625067896949531, "simulataneous buffer and": 0.0014544550282481192, "we observed that": 0.000769171715614513, "an iterative gate": 0.0029089100564962385, "as a lumped": 0.0014544550282481192, "sbws stis original": 0.0014544550282481192, "circuits using": 0.0008269946653386581, "wire sizing is": 0.0013333602301336958, "stis solution such": 0.0014544550282481192, "to compute": 0.0010350424852868703, "rd0 under": 0.0013833811025348848, "path": 8.44100061200851e-05, "and in": 0.00012589401221158028, "obtained": -0.00019586888289708777, "cong zhigang pan": 0.0013333602301336958, "formulation in 24": 0.0014544550282481192, "21 thus": 0.0010702025860067305, "study": -0.0002028883201858602, "tilos a psoynomial": 0.0014544550282481192, "is worthwhile to": 0.0008592352297988342, "1998 san jose": 0.0009489559908407684, "08 net2 net3": 0.0014544550282481192, "for ch posynomial": 0.0014544550282481192, "similar way": 0.0005821691016237827, "any optimization problem": 0.0029089100564962385, "transistor models are": 0.0014544550282481192, "optimal solution and": 0.0010200212464850503, "or upper": 0.0033063042478538055, "that the most": 0.0008085684244810449, "a dynamic": 0.00046388335509263466, "the width of": 0.001491979051164871, "for transistors and": 0.0014544550282481192, "determines whether eqn": 0.0014544550282481192, "even impossible we": 0.0014544550282481192, "width for either": 0.0014544550282481192, "8 14": 0.0007554282746312717, "n t is": 0.0010352593875458818, "transistor is driven": 0.0014544550282481192, "initialization of the": 0.0009304708642664305, "transistor model where": 0.0014544550282481192, "1997 san jose": 0.002942772143381019, "aided design": 0.0026126358572883014, "spectively and": 0.0011914241526725488, "deep submicron designs": 0.00378752036908486, "cmos circuits using": 0.0014544550282481192, "about 2x": 0.0013833811025348848, "total": -0.0011199359862855242, "it in fact": 0.0011732107396129393, "linearly": 0.0002508519305006978, "will lead": 0.0006503869763309692, "to the number": 0.00046919487772691945, "source drain effective": 0.0014544550282481192, "considered simultaneous": 0.0013833811025348848, "both our": 0.0009487902922217984, "would": -0.00035464949764201734, "79 seconds": 0.0011914241526725488, "minimum width the": 0.0013333602301336958, "ch posynomial programs": 0.017333682991738045, "upper bounds for": 0.0024126403704855205, "verify that eqn": 0.0014544550282481192, "by a clock": 0.0012122232020727163, "a distributed": 0.0008491586478572247, "and function f": 0.0013333602301336958, "technology it shows": 0.0014544550282481192, "bundled": 0.001754913094352687, "of brute": 0.0013833811025348848, "refinement operations beginning": 0.0029089100564962385, "upper bounds which": 0.0029089100564962385, "time is twice": 0.0013333602301336958, "its capacitance loading": 0.0014544550282481192, "award": 0.00047549139623661343, "solutions by": 0.0008876539456751155, "with a solution": 0.0012122232020727163, "the this work": 0.0012122232020727163, "shown in 6": 0.0010352593875458818, "size of": 0.0003061999809296832, "since the stis": 0.0029089100564962385, "we model": 0.0011961056739948786, "179800 28046": 0.0013833811025348848, "been developed": 0.00043327733704732525, "4 we propose": 0.0011413275010502372, "the enumeration": 0.0008590851974555831, "each uses": 0.0012622863415039814, "power mw runtime": 0.0029089100564962385, "minimize delay": 0.002204202831902537, "1997": 0.001849234709836131, "1996": 0.0002616571830563165, "o is the": 0.000905935348557589, "1998": 0.001434034991994099, "work": -0.00246303274144219, "rd0 for a": 0.0014544550282481192, "mu": 0.0006370113880144075, "was given": 0.0006271596444698818, "mw": 0.001491458108758738, "st i 13": 0.0014544550282481192, "stis algorithm includes": 0.0014544550282481192, "17 a lookup": 0.0014544550282481192, "output of the": 0.0006102896438424071, "increases the": 0.00036160469820680413, "mos digital": 0.0027667622050697696, "problem for": 0.001366080177483592, "optimizationunder": 0.0012620659702851436, "by trying different": 0.0014544550282481192, "of delay models": 0.0012625067896949531, "heuristic methods": 0.0008681053111814816, "already observed": 0.0009347503629533328, "used in our": 0.0006059166764021238, "indicates": 5.303136726084551e-05, "gap between them": 0.0012625067896949531, "wiresizing problem": 0.006311431707519907, "4 the": 0.00016079281081966482, "systems rc": 0.0013833811025348848, "f wong greedy": 0.0014544550282481192, "th dcc we": 0.0014544550282481192, "at university": 0.0010198431390559452, "work is to": 0.0007095534468018306, "i time": 0.0028921410242885677, "wires without increase": 0.0014544550282481192, "16 are": 0.0008198028444190467, "problems in": 0.0003214251011516776, "in eqn": 0.003923011068738657, "between its": 0.00079363144604282, "verify": 0.00015215972359347243, "lei he optimal": 0.0012625067896949531, "a circuit model": 0.0013333602301336958, "1997 international": 0.0011021014159512685, "steiner tree": 0.0019615055343693284, "based algorithm": 0.0005879685402455866, "optimize the size": 0.0013333602301336958, "wong fast and": 0.0014544550282481192, "problems it": 0.0006834717587159872, "gate": 0.009161199781773021, "without a closed": 0.0029089100564962385, "standard cell": 0.0009096361363438836, "following relation": 0.0008681053111814816, "transistor is": 0.005049145366015926, "sizing for some": 0.0014544550282481192, "source either": 0.0012622863415039814, "ports for": 0.0009807527671846642, "as follows in": 0.0004396681571433642, "previous works": 0.0007762507623823338, "both model the": 0.0013333602301336958, "spread spectrum if": 0.0029089100564962385, "g to": 0.0005141328757056818, "after": -0.0005804985117835366, "a general": 0.001567676084506463, "15 are positive": 0.0014544550282481192, "treated as": 0.00048338781401361725, "a ch": 0.006916905512674425, "erty simulataneous driver": 0.0014544550282481192, "general dominance property": 0.0026667204602673915, "layer metal scmos": 0.0014544550282481192, "model a transistor": 0.0014544550282481192, "11 to": 0.0006769924474293182, "2 computation of": 0.0010703894883095607, "later on that": 0.0012122232020727163, "and wire the": 0.0029089100564962385, "loading so": 0.0013833811025348848, "insertion and non": 0.0026667204602673915, "signal source and": 0.0014544550282481192, "to model the": 0.0006355352120855902, "x i and": 0.0006903111972495177, "complexity": -4.32322924794877e-05, "algorithms": -0.0003610164054765004, "recalling the": 0.0007998227187908986, "bound associated": 0.002524572683007963, "if eqn": 0.0013833811025348848, "order": -0.003490798087210786, "15 we define": 0.0012625067896949531, "input let": 0.000999213407296727, "polynomial time algorithm": 0.0021681306788924166, "i initialization of": 0.0014544550282481192, "device and interconnect": 0.0012122232020727163, "as a distributed": 0.0009930154320670517, "multiplying factor": 0.002524572683007963, "turn the slower": 0.0014544550282481192, "the scaled weighted": 0.0014544550282481192, "tight lower": 0.009881336813805822, "upper bounds widths": 0.0014544550282481192, "sun sparc 5": 0.0012625067896949531, "layer metal": 0.0013833811025348848, "general no closed": 0.0014544550282481192, "united states chris": 0.004000080690401088, "the capacitance c": 0.0013333602301336958, "satisfies": 8.246496908837197e-05, "93 112 the": 0.0013333602301336958, "nets": 0.003893984509463333, "cost of a": 0.0006406790311951283, "respect to this": 0.0008478790898094171, "transistors gates and": 0.0014544550282481192, "approach to": 0.0010289765917881402, "although we": 0.0004845295725507527, "can be finished": 0.005333440920534783, "clk": 0.0019611630927606747, "associate the input": 0.0014544550282481192, "and cd0 as": 0.0014544550282481192, "an inverter let": 0.0014544550282481192, "eqn 15 in": 0.0014544550282481192, "between the variables": 0.0011413275010502372, "2x inverter": 0.0027667622050697696, "in a circuit": 0.003060063739455151, "off we introduce": 0.0014544550282481192, "eqn 15 is": 0.0029089100564962385, "cases the this": 0.0014544550282481192, "insertion and wire": 0.0025250135793899063, "a step": 0.0005222937763258477, "that the unit": 0.0035196322188388186, "iii computation of": 0.0014544550282481192, "after timing": 0.0013833811025348848, "m 2 average": 0.0014544550282481192, "technology is used": 0.0014544550282481192, "then": -0.004961101726670212, "them": -0.0002404435886910305, "procedure because the": 0.0012625067896949531, "iowa": 0.0009486246514584917, "wires the": 0.0010432226918259636, "model performance": 0.0011021014159512685, "net5 total": 0.0013833811025348848, "and x is": 0.0007839043607635591, "times o respectively": 0.0014544550282481192, "optimal solution between": 0.0014544550282481192, "effective resistance rd0": 0.011635640225984954, "net5": 0.0012620659702851436, "net4": 0.0012620659702851436, "net3": 0.0011409289928445633, "net2": 0.0011409289928445633, "net1": 0.0011409289928445633, "paris france jason": 0.0014544550282481192, "12 1998": 0.0009807527671846642, "h1 in": 0.0013833811025348848, "2 2 stis": 0.0014544550282481192, "5 9035": 0.0013833811025348848, "deep submicron ics": 0.0013333602301336958, "especially in": 0.0006131561792964939, "l": -0.0007090151230405818, "moment fitting": 0.002524572683007963, "delays in lsi": 0.0014544550282481192, "consumption by": 0.0018434933671076157, "it is worthwhile": 0.0008176115576154278, "11 finally": 0.0010432226918259636, "reasonable": 0.0001221501465506999, "each": -0.013728141649324722, "and the dc": 0.0014544550282481192, "the owbr algorithm": 0.004000080690401088, "of optimizing f": 0.0014544550282481192, "positive constants": 0.0007876478970694691, "multi link insertion": 0.0026667204602673915, "sources simultaneous": 0.0013833811025348848, "dominance relation and": 0.0013333602301336958, "with the": 1.8220587661294774e-05, "is related": 0.0004723175463049153, "optimization problems one": 0.0012625067896949531, "11 the": 0.0004105771358762838, "with previous transistor": 0.0014544550282481192, "wires which": 0.0011914241526725488, "when applied": 0.0005523068003774759, "always dominated": 0.0011411282121553447, "de paris": 0.0009640470080961892, "by local": 0.0007762507623823338, "for area": 0.0018695007259066656, "cross the boundary": 0.0011732107396129393, "that our": 0.0005872524656189285, "are often": 0.0004129812829589534, "computed basically": 0.0013833811025348848, "has been used": 0.0005398257864754306, "st st are": 0.0014544550282481192, "cheng kok": 0.0032106077580201916, "developing ad": 0.0012622863415039814, "st st st": 0.0050500271587798125, "we associate the": 0.0009489559908407684, "interconnects with": 0.0035742724580176467, "width of": 0.001179884631705142, "these nets": 0.0010702025860067305, "wong a new": 0.0013333602301336958, "following assuming": 0.0011914241526725488, "associate": 0.0006321520322955106, "be determined in": 0.0008130325671083501, "and appicaltions": 0.0013833811025348848, "free": 4.8896206890112024e-05, "standard": -0.00010696138745415017, "in section 3": 0.0005206782147581572, "that eqn 18": 0.0014544550282481192, "transistor depends on": 0.0029089100564962385, "i st st": 0.0012625067896949531, "posynomial": 0.03879158575671515, "when applied to": 0.0006424261239239454, "n 4 p": 0.0003718675116521147, "stage which": 0.0029976402218901813, "all x and": 0.0010703894883095607, "the optimization on": 0.0013333602301336958, "on distributed": 0.0011961056739948786, "following important theorem": 0.0013333602301336958, "achieved immediately": 0.0013833811025348848, "same weight penalty": 0.0014544550282481192, "4 where the": 0.0010060001174102419, "be updated during": 0.0013333602301336958, "cg cs and": 0.0029089100564962385, "width for": 0.00654325254067333, "problem is studied": 0.0012122232020727163, "1x driver": 0.004150143307604655, "a local": 0.0013993054895770308, "formulation of the": 0.0006688140151747061, "problem 6 and": 0.0014544550282481192, "and power reductions": 0.0014544550282481192, "the simple ch": 0.0014544550282481192, "s in a": 0.0008912885588967811, "16bit adder 514": 0.0014544550282481192, "1 for": 0.00018021292876235735, "nets named dclk": 0.0014544550282481192, "already": -6.186934706513302e-05, "time and its": 0.0011732107396129393, "each source and": 0.0011732107396129393, "19 studied": 0.0013833811025348848, "off 3": 0.0012622863415039814, "cs0 and": 0.0013833811025348848, "a closed": 0.0011315472713305226, "off 6": 0.0012622863415039814, "primary": 0.0004139447146115856, "under the step": 0.004363365084744358, "ic technologies": 0.0013833811025348848, "f wong fast": 0.0014544550282481192, "containing only transistor": 0.0014544550282481192, "under this type": 0.0014544550282481192, "2 area": 0.0011914241526725488, "electronic": 0.00035964096644949974, "transistor and interconnect": 0.006312533948474766, "d f wong": 0.005455008110862463, "j j 6": 0.0011143640701111455, "for simultaneous": 0.0018192722726877671, "bounds do not": 0.0011143640701111455, "width x are": 0.0014544550282481192, "a wire and": 0.0013333602301336958, "closed form a": 0.0014544550282481192, "term solution instead": 0.0014544550282481192, "are pre": 0.0008983033467096201, "compute a set": 0.0022826550021004745, "property instead of": 0.0013333602301336958, "eqn": 0.009966048221836606, "cmos circuit": 0.0011914241526725488, "compare our results": 0.0010060001174102419, "des congrs": 0.0009807527671846642, "closed form to": 0.0014544550282481192, "for ch": 0.0013833811025348848, "in 10 11": 0.0010352593875458818, "tool": 0.0003819324665859704, "input let xng": 0.0014544550282481192, "for each transistor": 0.004363365084744358, "there exists": 0.00023310652466078922, "0 and": 0.0001718153855510389, "p st": 0.0011914241526725488, "however can": 0.0008269946653386581, "x for the": 0.0008372064395673625, "367 59304 0": 0.0014544550282481192, "were used in": 0.0007523129273596982, "refinement operation which": 0.0013333602301336958, "25 6": 0.0009347503629533328, "that eqn": 0.0011914241526725488, "its size": 0.001284627897883189, "r gate sizing": 0.0014544550282481192, "the effective resistance": 0.004363365084744358, "sizing formulation 5": 0.0014544550282481192, "report the hspice": 0.0014544550282481192, "the total loading": 0.0014544550282481192, "the transistor always": 0.0014544550282481192, "dominates x implies": 0.0014544550282481192, "functions ii": 0.0013833811025348848, "solely": 0.0004153406402850446, "the following assuming": 0.0012625067896949531, "deltax i": 0.0010432226918259636, "apply the": 0.0006960421000960746, "compute the": 0.0006890218046870645, "6 conclusions the": 0.0010200212464850503, "this type of": 0.00111357497029419, "4 3 overview": 0.0013333602301336958, "circuit performance in": 0.0014544550282481192, "of our": 0.000370800070260433, "acm transactions on": 0.0003846671020705476, "width for a": 0.0013333602301336958, "during the": 0.0006359604276137651, "wiresizing solutions under": 0.0013333602301336958, "following form where": 0.0010352593875458818, "outperforms": 0.0004137165535327329, "3 the dp": 0.0014544550282481192, "g st": 0.0010702025860067305, "program the": 0.0004868330554872964, "submicron designs we": 0.0014544550282481192, "is reduced by": 0.0014858188378705452, "of this paper": 0.00027477323134119443, "cl and": 0.0011411282121553447, "the maximum delays": 0.0014544550282481192, "factor 1": 0.0007762507623823338, "of all stages": 0.0013333602301336958, "other hand": 0.00017277484778158766, "maximum delay by": 0.0026667204602673915, "and the input": 0.0008372064395673625, "in both": 0.00046086672106215046, "respect to": 0.0017279066648211098, "that a lower": 0.0010200212464850503, "x u": 0.001317664275090836, "adder 514 transistors": 0.0014544550282481192, "x j": 0.0014604991664618893, "x i": 0.00315388188353002, "stis algorithm is": 0.0014544550282481192, "x however it": 0.0013333602301336958, "sizing problem is": 0.0029089100564962385, "segments a": 0.0009640470080961892, "is called": 0.0002084231224849643, "in this case": 0.00022719583254870803, "observed and the": 0.0014544550282481192, "sizing problem it": 0.0014544550282481192, "digital bpsk direct": 0.0014544550282481192, "clock nets named": 0.0014544550282481192, "614 621 november": 0.0014544550282481192, "9 where": 0.0008128906022808473, "optimizes": 0.0018128116039131312, "vector is": 0.0005412588474219667, "though": 2.9928966650839095e-05, "x for": 0.0004341675819835937, "want to": 0.00028331387052205314, "a dcc in": 0.0014544550282481192, "ripple adders respectively": 0.0014544550282481192, "and interconnect we": 0.0014544550282481192, "a dcc is": 0.0029089100564962385, "in 120": 0.0013833811025348848, "khoo": 0.0008589352174979269, "assume that each": 0.0006532730332994281, "16bit": 0.0025241319405702872, "7 2 formulations": 0.0014544550282481192, "a clock net": 0.0014544550282481192, "timing verifier": 0.0013833811025348848, "tool to compute": 0.0012625067896949531, "x 0": 0.0008148270970934622, "metal": 0.0007197496254819004, "resistance rd": 0.0027667622050697696, "for compari": 0.0012622863415039814, "transistor delay": 0.0012622863415039814, "the 50 delay": 0.0014544550282481192, "is to determine": 0.0006178150955557163, "of examples": 0.0006022443518141768, "to perform": 0.0002672691386389595, "given the definitions": 0.0014544550282481192, "and delays": 0.0009217466835538078, "transistors or equivalent": 0.0014544550282481192, "and upper bounds": 0.016084269136570135, "precise we define": 0.0014544550282481192, "reductions": 0.00036865150492999203, "that we want": 0.0007622367120681301, "upper bounds": 0.011116733636073352, "manually in": 0.0010702025860067305, "17 0": 0.0008344898713308066, "workstation and": 0.0009807527671846642, "sdws problem": 0.0012622863415039814, "is its source": 0.0014544550282481192, "solutions": 0.0001497860273955343, "17 6": 0.0008423154448210368, "17 7": 0.0017966066934192403, "the gate of": 0.0014544550282481192, "mcnc": 0.0018431715281817939, "algorithm achieves": 0.00156371689059654, "posynomial programs we": 0.0014544550282481192, "4 1": 0.00013080382612070657, "all transistors": 0.006311431707519907, "study the simultaneous": 0.0029089100564962385, "implementation": -9.70525178548261e-05, "delays": 0.0012518192285198312, "p 617 624": 0.0013333602301336958, "effective resistance as": 0.0014544550282481192, "study the impact": 0.0009930154320670517, "power dissipation": 0.001668979742661613, "2 layer": 0.0011021014159512685, "sensitivity based method": 0.0014544550282481192, "that ff": 0.000600136801363433, "p 478 485": 0.0013333602301336958, "both our formulation": 0.0013333602301336958, "oct": 0.0005036714861165906, "reveal the dominance": 0.004363365084744358, "do": -0.0004587063048957526, "of other transistors": 0.0014544550282481192, "step so that": 0.0010703894883095607, "logic systems rc": 0.0014544550282481192, "de": 0.0001273108221953235, "dc": 0.0014672349647584587, "mip 9357582": 0.0011914241526725488, "current layout or": 0.0014544550282481192, "holds for both": 0.0011413275010502372, "transistor under": 0.0013833811025348848, "report": 0.0006110741229335213, "the problem": 0.00010753544722512638, "of every transistor": 0.0014544550282481192, "dp": 0.004389351080159409, "finally if": 0.0006676863820301896, "runs": 0.00013486102004128253, "relation and": 0.000670735901514532, "dominance property when": 0.0014544550282481192, "use the algorithm": 0.0008651983508402731, "1 even though": 0.0010703894883095607, "8 re spectively": 0.0014544550282481192, "614 621": 0.0013833811025348848, "program with the": 0.0019179612255154326, "specific order": 0.000999213407296727, "06 08": 0.0014015200109614243, "twice": 0.00022288402592689576, "local refinement is": 0.0014544550282481192, "can be combined": 0.0006792452768791214, "the stis problems": 0.005817820112992477, "analytical": 0.000352194328393411, "into a": 0.00015523966848538437, "is first": 0.0005168151325873804, "on alternative": 0.0011021014159512685, "an efficient algorithm": 0.0007070332991547982, "size design": 0.0013833811025348848, "the area delay": 0.0026667204602673915, "of wire": 0.0010432226918259636, "output of": 0.0008612587800858557, "the following theorem": 0.0008842518118036832, "interconnect sizing": 0.007148544916035293, "16 1997 napa": 0.0012625067896949531, "observed": 0.0003085424247758654, "report 7": 0.0012622863415039814, "depends": -0.00011430878108590325, "part of our": 0.0008176115576154278, "the cdws method": 0.004363365084744358, "discussions": 0.00023809379976778557, "equivalent to": 0.00046621304932157844, "sequence spread spectrum": 0.0012625067896949531, "cost of": 0.000538010022968379, "by 24 2": 0.0014544550282481192, "x is dominated": 0.0026667204602673915, "recently the": 0.0007655369456330219, "of buffer": 0.0008505021357673573, "of slope": 0.0011021014159512685, "nets then we": 0.0013333602301336958, "solution to ch": 0.0014544550282481192, "08 12 1998": 0.0010519468377507917, "to be more": 0.0005693951145632064, "cmos timing and": 0.0014544550282481192, "367": 0.0012950864577318032, "the following conditions": 0.0006117704940364058, "are instances of": 0.0009589806127577163, "approach": -0.00374327791873156, "algorithm lra": 0.0013833811025348848, "constraints it will": 0.0013333602301336958, "and wires without": 0.0014544550282481192, "we": -0.05043786755448049, "are positive": 0.0006131561792964939, "terms": -0.00018379172209706483, "the 1 2": 0.0010352593875458818, "acknowledgments the": 0.0005523068003774759, "every transistor and": 0.004363365084744358, "and the maximum": 0.0013217567704918829, "studied the simultaneous": 0.0014544550282481192, "however": -0.002351463568426309, "transceiver chip": 0.0013833811025348848, "use parameters": 0.002524572683007963, "form a": 0.0003187636595389467, "has zero": 0.0009096361363438836, "the optimal stis": 0.0014544550282481192, "in table 3": 0.0005612754598401426, "in table 2": 0.0005072447785694806, "net2 net3": 0.0013833811025348848, "wire the optimal": 0.0014544550282481192, "first stage drivers": 0.0014544550282481192, "26 1998 le": 0.0010519468377507917, "efficient algorithm has": 0.0013333602301336958, "minimize f x": 0.0025250135793899063, "minimize a": 0.0008681053111814816, "minimize f": 0.0020396862781118905, "timing analysis tool": 0.0014544550282481192, "concept of the": 0.001755526057361542, "its lr": 0.0013833811025348848, "co efficient": 0.0010432226918259636, "we say": 0.0006482326546865774, "i th": 0.0008577654579920763, "transistor sizes": 0.0012622863415039814, "are connected by": 0.0007801058111740036, "transistors have been": 0.0014544550282481192, "coefficient functions furthermore": 0.0014544550282481192, "when there is": 0.000601644234223229, "problems under a": 0.004000080690401088, "stage ratio": 0.0013833811025348848, "current path from": 0.0014544550282481192, "time where m": 0.0011413275010502372, "7 and": 0.00032303621046831337, "predicting transient": 0.0013833811025348848, "delay trade": 0.00833996906870784, "ics proceedings": 0.0012622863415039814, "the clock": 0.000670735901514532, "of the following": 0.00040488350168698924, "fact are functions": 0.0014544550282481192, "1 simultaneous": 0.002524572683007963, "following stis problem": 0.0014544550282481192, "polynomial": 0.0013210891580890268, "functions before the": 0.0014544550282481192, "by the sequential": 0.0009930154320670517, "cmos circuits": 0.0009807527671846642, "function the local": 0.0013333602301336958, "of x eqn": 0.0014544550282481192, "conference": 0.00020076292801505646, "programming approach to": 0.003060063739455151, "stis designs": 0.0013833811025348848, "3 is": 0.00028285476031105215, "1 2": 0.00022231693042998113, "using convex": 0.0011021014159512685, "been": -0.0016098578676033537, "1 5": 0.0003584453169790229, "driver buffer": 0.0027667622050697696, "states jason": 0.0010198431390559452, "turn the": 0.0007198753020360268, "posynomial program still": 0.0014544550282481192, "wiresizing for": 0.0035742724580176467, "proceedings of the": 0.002073733523548857, "inter connect": 0.0011021014159512685, "define the effective": 0.0014544550282481192, "coefficient functions ii": 0.0014544550282481192, "and cd can": 0.0014544550282481192, "models are ch": 0.005817820112992477, "driven routing": 0.0010432226918259636, "consideration of": 0.000658832137545418, "of lr tight": 0.0014544550282481192, "also very": 0.0007655369456330219, "its unit effective": 0.0014544550282481192, "monterey california united": 0.0017427384900313646, "better sizing": 0.0013833811025348848, "the starting solution": 0.0014544550282481192, "fact determines whether": 0.0014544550282481192, "driven optimization for": 0.0026667204602673915, "adders comes from": 0.0014544550282481192, "direct sequence": 0.0011914241526725488, "6 for": 0.0004195299034382547, "and report": 0.00156371689059654, "applied": -0.0001805082027382502, "driven optimization": 0.0022822564243106893, "dominance property it": 0.0029089100564962385, "trade off we": 0.0012625067896949531, "lead to an": 0.0007429094189352726, "both wires": 0.0013833811025348848, "clock signal": 0.0010432226918259636, "063 0 876": 0.0014544550282481192, "n type": 0.0010198431390559452, "is denoted": 0.0003872040302929791, "model has": 0.0005980528369974393, "n": -0.008839750779000224, "dominance property if": 0.0014544550282481192, "of solution vector": 0.0014544550282481192, "1 n": 0.00036160469820680413, "applies": 0.00014912862044815826, "delay in rc": 0.0012122232020727163, "studies considered": 0.0013833811025348848, "property": -0.0005750160442305104, "when used to": 0.0023464214792258786, "procedure": -4.255929385790394e-05, "the three parameters": 0.0014544550282481192, "from an intel": 0.0013333602301336958, "efficient technique for": 0.0011732107396129393, "2 average power": 0.0014544550282481192, "concepts of": 0.0006154177205812708, "2 the stis": 0.0014544550282481192, "gap between": 0.00053081490751733, "meet which leads": 0.0014544550282481192, "lower or": 0.0031296680754778912, "the algorithm often": 0.0026667204602673915, "the gap between": 0.0006926076622658125, "11 the multi": 0.0014544550282481192, "simplicity we also": 0.0011732107396129393, "the 32bit adder": 0.0014544550282481192, "cong": 0.0028789985019276017, "the driver however": 0.0014544550282481192, "computation is similar": 0.0012625067896949531, "sizing proceedings": 0.0037868590245119446, "transistor sizing works": 0.0014544550282481192, "containing": 2.7890925189746476e-05, "bounds is": 0.0008590851974555831, "perform": -3.9639918057846735e-05, "determined in a": 0.0011143640701111455, "also use": 0.0005293682683844452, "input to these": 0.0013333602301336958, "of logic gates": 0.0011732107396129393, "complex": 9.110641265811845e-06, "small thus": 0.0008876539456751155, "power optimization performance": 0.0014544550282481192, "current layout": 0.0012622863415039814, "is the foundation": 0.0012625067896949531, "several": -0.0004904014668335307, "the step model": 0.008726730169488717, "feature sizes": 0.0013833811025348848, "if it can": 0.0007523129273596982, "independent": -0.00039915640990372794, "updated during the": 0.0011143640701111455, "spectively": 0.0005958878701428648, "order to use": 0.0008372064395673625, "stage which is": 0.0026667204602673915, "buffer optimization optimal": 0.0014544550282481192, "monotonic": 0.00043951464172536724, "clock net": 0.0012622863415039814, "hand": -0.00015952441974004315, "of critical stages": 0.0014544550282481192, "achieves a": 0.0006531589643220754, "simple or general": 0.0029089100564962385, "reveal a": 0.0009807527671846642, "wire between": 0.0013833811025348848, "transient delays in": 0.0014544550282481192, "of theorems": 0.0006834717587159872, "becomes increasingly closer": 0.0014544550282481192, "falling input": 0.0013833811025348848, "of 8 proposed": 0.0014544550282481192, "of the coefficient": 0.0008984602281882631, "solution thus": 0.0009096361363438836, "wire or equivalently": 0.0014544550282481192, "in most cases": 0.0005556818989150981, "stis algorithm in": 0.0014544550282481192, "3222": 0.0012620659702851436, "works 14 18": 0.0014544550282481192, "stis algorithm it": 0.0014544550282481192, "retain the sizes": 0.0014544550282481192, "the": 0, "1998 international symposium": 0.002228728140222291, "not be used": 0.0008321014600763386, "comes from": 0.0009667756280272345, "constants independent": 0.0009807527671846642, "unified": 0.0003213689864342978, "to the technology": 0.0013333602301336958, "0 5 m": 0.0024244464041454326, "proposed": -0.0002768263076733565, "x the capacitance": 0.0014544550282481192, "son both stis": 0.0014544550282481192, "relation between": 0.00046182906544629717, "basically within a": 0.0014544550282481192, "given in 15": 0.0010519468377507917, "is helpful": 0.0008423154448210368, "their helpful": 0.000673837310711, "fact are": 0.0011021014159512685, "a closed form": 0.0017687930604929863, "15 is a": 0.0010703894883095607, "results in table": 0.0015111204082477445, "under contract": 0.0006131561792964939, "which enable": 0.0008983033467096201, "jose": 0.001715231416871725, "certain objective functions": 0.0014544550282481192, "with 1026": 0.0013833811025348848, "transistor including both": 0.0014544550282481192, "transistor always": 0.0013833811025348848, "handle these constraints": 0.0014544550282481192, "minimize a simple": 0.0014544550282481192, "11 to determine": 0.0013333602301336958, "constant stage": 0.0013833811025348848, "mentation a very": 0.0014544550282481192, "spread": 0.0008681835691410759, "by x this": 0.0029089100564962385, "let xng denote": 0.0014544550282481192, "consideration of coupling": 0.0014544550282481192, "for predicting transient": 0.0014544550282481192, "a in this": 0.0006459709718768956, "two vectors": 0.0007007600054807122, "posynomial program nevertheless": 0.0014544550282481192, "are our": 0.0009096361363438836, "a dynamic programming": 0.000877763028680771, "dominance prop": 0.002524572683007963, "from rtl": 0.0012622863415039814, "is o": 0.00037538368053808896, "timing criticality and": 0.0014544550282481192, "rc delay": 0.002204202831902537, "obtained by": 0.000197271437864224, "and iii computation": 0.0014544550282481192, "circuit may grow": 0.0014544550282481192, "is a": 2.1257110419214984e-05, "layout optimiza": 0.0013833811025348848, "the delay of": 0.0007839043607635591, "is x": 0.0005728847940959758, "this work is": 0.0017081853436896192, "is helpful to": 0.0011143640701111455, "respect to x": 0.0016171368489620898, "achieved in": 0.0017818605779873343, "as a general": 0.0008592352297988342, "advanced": 0.0002492258542030893, "is s": 0.0005765436564142631, "or with": 0.0006022443518141768, "59": 0.0003224416698315897, "cdws method": 0.004150143307604655, "stis and": 0.0013833811025348848, "2016 6": 0.0013833811025348848, "algorithm in": 0.0011860494211928098, "57": 0.00029309720652552463, "design as part": 0.0014544550282481192, "51": 0.00023809379976778557, "50": 8.62179564477753e-05, "bounds are the": 0.0011413275010502372, "implementation the three": 0.0014544550282481192, "specific": -1.975630059359093e-05, "algorithm it": 0.0005879685402455866, "that all": 0.00018021292876235735, "algorithm is": 0.0008479472368183535, "assume that": 0.00042016131714360587, "a p": 0.00045979552785393947, "x furthermore we": 0.0012625067896949531, "aided design p": 0.003289246091371262, "delay and": 0.0006223729976960435, "other transistors and": 0.0014544550282481192, "dominance property will": 0.0014544550282481192, "primary input": 0.0009487902922217984, "practice it is": 0.0017687930604929863, "those in a": 0.0009930154320670517, "penalty we plan": 0.0014544550282481192, "posynomial there are": 0.0014544550282481192, "sizing formulation": 0.005533524410139539, "posynomial pro gram": 0.0014544550282481192, "solution x furthermore": 0.0014544550282481192, "operation which": 0.0007412594888516849, "elmore delay": 0.005351012930033652, "first proposed the": 0.0014544550282481192, "wiresizing solutions": 0.0012622863415039814, "with the original": 0.0014982467651237887, "trade off": 0.004713192511569507, "in the set": 0.0005378077958584903, "it is a": 0.001585077869719065, "59304": 0.0025241319405702872, "the dc": 0.0008505021357673573, "implemented in": 0.0003787945751433773, "0 188": 0.0011914241526725488, "comes from a": 0.0009930154320670517, "that the owbr": 0.0013333602301336958, "stis problems under": 0.005817820112992477, "ment and": 0.000999213407296727, "ics": 0.0006370113880144075, "the dp": 0.0032106077580201916, "average number of": 0.0005829064717881741, "zero sensitivity": 0.0013833811025348848, "formulation and 21": 0.0014544550282481192, "achieve large": 0.0011914241526725488, "of a solution": 0.0008176115576154278, "furthermore rd0": 0.0013833811025348848, "the distributed elmore": 0.0013333602301336958, "a straightforward": 0.000415413163532868, "its input transition": 0.0014544550282481192, "in order to": 0.001222600455896778, "rc delay model": 0.0024244464041454326, "erty a": 0.0013833811025348848, "problem our": 0.0007708136583515117, "scmos technology": 0.0013833811025348848, "post": 0.0005422866724708545, "4 and 4": 0.0009394712106483369, "signal delay": 0.0011021014159512685, "lr tight if": 0.0014544550282481192, "thus enumeration can": 0.0014544550282481192, "simulations 4": 0.0011411282121553447, "of the width": 0.0011143640701111455, "has the same": 0.0005005081317159819, "function of its": 0.0009219076592233073, "simultaneous buffer insertion": 0.005333440920534783, "optimization optimal wire": 0.0014544550282481192, "sizing and spacing": 0.0014544550282481192, "monotonically decreases": 0.002204202831902537, "the circuit": 0.0006371226175216564, "wire length and": 0.0013333602301336958, "international conference": 0.0012155025888587118, "solved it by": 0.0014544550282481192, "112 the": 0.0011021014159512685, "runtime": 0.001010535372905678, "within a": 0.001038366910673099, "method applies": 0.000999213407296727, "for the optimal": 0.0007801058111740036, "input ports for": 0.0013333602301336958, "cl the total": 0.0014544550282481192, "of dcc": 0.0013833811025348848, "8 120 79": 0.0014544550282481192, "of each transistor": 0.0014544550282481192, "input is just": 0.0014544550282481192, "bound": -0.0002573950629504776, "refinements in order": 0.0014544550282481192, "on its": 0.00038366065607407356, "is a set": 0.00046848954170471976, "buffer and": 0.004905320038364985, "called the": 0.0005133258254447439, "off for": 0.001775307891350231, "it achieves": 0.000736774525087499, "sizing solutions": 0.0027667622050697696, "moment fitting approach": 0.0026667204602673915, "9 according": 0.0011411282121553447, "constants independent of": 0.0010519468377507917, "rc interconnect optimization": 0.0012625067896949531, "repeated and x": 0.0014544550282481192, "x of": 0.0004547995644715871, "width is": 0.0008128906022808473, "is to reveal": 0.0014544550282481192, "for multiple": 0.0005443506163447762, "width in": 0.0008681053111814816, "states chris c": 0.004363365084744358, "way": -0.0003181793170207417, "zero sensitivity thus": 0.0014544550282481192, "model of the": 0.0005816372211755878, "was": -0.0026818538251698436, "synthesis": 0.0003058229983614448, "performance in": 0.0004129812829589534, "beginning with a": 0.0010910016221724926, "wires can be": 0.0014544550282481192, "already observed during": 0.0014544550282481192, "lumped capacitance": 0.0012622863415039814, "algorithm is just": 0.0012122232020727163, "from an": 0.0003161312066517099, "gate of a": 0.0014544550282481192, "upper bounds do": 0.0014544550282481192, "x such": 0.0005657736356652613, "we showed the": 0.0011413275010502372, "the total number": 0.0011596746703963008, "sizing problem also": 0.0014544550282481192, "we model a": 0.0020120002348204837, "or as a": 0.0007958103670718318, "is stopped": 0.0008776097611709612, "then the lra": 0.0014544550282481192, "out in reasonable": 0.0014544550282481192, "device and": 0.0017362106223629632, "decreases with respect": 0.0029089100564962385, "point for our": 0.0010519468377507917, "maximum": -0.0004373852868783447, "crystal": 0.0008268502877783687, "performing local refinement": 0.0014544550282481192, "each transistor and": 0.004363365084744358, "he cheng kok": 0.0026667204602673915, "th roughly": 0.0013833811025348848, "segment is divided": 0.0012625067896949531, "source and n": 0.0013333602301336958, "design automation": 0.0011178411469116582, "distributed elmore": 0.0012622863415039814, "was formulated as": 0.0013333602301336958, "as eqn": 0.0012622863415039814, "there are two": 0.0007349403263256051, "for comparison since": 0.0013333602301336958, "it was": 0.0005693921591743527, "1 63x": 0.0013833811025348848, "the optimal width": 0.005333440920534783, "prop erty": 0.0018434933671076157, "operations rather": 0.0011411282121553447, "our delay computation": 0.0014544550282481192, "p type transistor": 0.0013333602301336958, "lumped": 0.000755296391203438, "trying different": 0.0011914241526725488, "simulations": 0.00025745161833855154, "the definitions": 0.0004963258952680752, "very small often": 0.0014544550282481192, "total 129 179800": 0.0014544550282481192, "optimization on the": 0.0011143640701111455, "interconnect sizing a": 0.0014544550282481192, "performance and": 0.0017583655441263512, "physical": 0.00046196632775066815, "wire segment under": 0.0014544550282481192, "bounded increase": 0.0013833811025348848, "in the switch": 0.0011732107396129393, "no": -0.0016970245870050376, "on spice simulations": 0.0014544550282481192, "average power mw": 0.0029089100564962385, "when": -0.00841806197525672, "interconnect we model": 0.0014544550282481192, "power consumption by": 0.0022826550021004745, "in a technical": 0.0010910016221724926, "used to handle": 0.0010352593875458818, "each primary": 0.002086445383651927, "the total runtime": 0.0011732107396129393, "level optimization": 0.0011021014159512685, "test": 0.0, "be determined by": 0.0006532730332994281, "ns": 0.002024852243715844, "programs and": 0.003323632569889718, "wires the delay": 0.0014544550282481192, "227661": 0.0012620659702851436, "and wires we": 0.0014544550282481192, "this paper": 6.613640616612063e-05, "stage ratio is": 0.0014544550282481192, "its objective": 0.0010702025860067305, "cd can": 0.0013833811025348848, "percent of": 0.000644965684201263, "buffers the stis": 0.0014544550282481192, "san jose": 0.0024616708823250832, "update": 0.0003116516114608734, "gates driven": 0.0013833811025348848, "near optimal stis": 0.004363365084744358, "concurrent": 0.0005353106562048799, "to performance": 0.0007281267638253397, "needed in": 0.000492712211850571, "of the unit": 0.0008651983508402731, "dissipation": 0.0012639268794088635, "then the cdws": 0.0014544550282481192, "to an efficient": 0.0009304708642664305, "faster": 0.00014372525160632975, "driver sizing": 0.0011914241526725488, "identical lr": 0.0013833811025348848, "class of": 0.0010617267350726963, "which may lead": 0.0011143640701111455, "optimal wiresizing": 0.006846769272932068, "designs reduce the": 0.0014544550282481192, "refinement operation for": 0.0013333602301336958, "factor in these": 0.0014544550282481192, "all stages in": 0.0013333602301336958, "time instead of": 0.0010910016221724926, "an optimization problem": 0.0008713692450156823, "inverter let": 0.0013833811025348848, "resistance eqn": 0.0013833811025348848, "if it": 0.0005154461566531167, "in coefficient": 0.0012622863415039814, "gorithm 6": 0.0013833811025348848, "logarithms": 0.0006530449351732761, "concept": 0.00025116953664593904, "and x": 0.0009805144981150295, "and tree construction": 0.0014544550282481192, "be written": 0.0006818760026322832, "reduced by up": 0.0022826550021004745, "global": 0.00012583530550393932, "1998 le palais": 0.0010519468377507917, "functions and local": 0.0014544550282481192, "runs 100x": 0.0013833811025348848, "leads": 8.54371115643899e-05, "st i": 0.0020396862781118905, "and l": 0.00038791968403359146, "and m": 0.0003363332947702122, "investigator award mip": 0.0013333602301336958, "operation definition 1": 0.0014544550282481192, "computation": -0.0006801658824646241, "and f": 0.00032959147898891804, "and 61 7": 0.0014544550282481192, "general dominance": 0.0037868590245119446, "can not be": 0.0012710704241711804, "and a": 0.00014898353819857823, "source wiresizing": 0.0037868590245119446, "algorithm 6 to": 0.0014544550282481192, "based method": 0.0006834717587159872, "for the stis": 0.0014544550282481192, "weighted delay through": 0.0014544550282481192, "bqj": 0.0012620659702851436, "area m": 0.0027667622050697696, "8 42": 0.000999213407296727, "intel corporation": 0.0008876539456751155, "wiresizing under": 0.0011411282121553447, "model we use": 0.0009304708642664305, "design optimal": 0.0012622863415039814, "by any": 0.0004211995167662428, "with constant coefficients": 0.0012122232020727163, "ping chen": 0.0011914241526725488, "for real designs": 0.0014544550282481192, "lsi logic systems": 0.0014544550282481192, "every 10": 0.0011914241526725488, "for the register": 0.0011413275010502372, "ports for the": 0.0013333602301336958, "and 4": 0.0002747252527780128, "of iowa cheng": 0.0014544550282481192, "size transistor and": 0.0014544550282481192, "0 6 m": 0.0012122232020727163, "transistor can be": 0.0014544550282481192, "capacitances": 0.0008589352174979269, "s the following": 0.0009696105698388175, "in a similar": 0.000556787485147095, "fringing capacitance c1": 0.0014544550282481192, "is still": 0.0010900426924207948, "be seen": 0.00029362623280946426, "and global routing": 0.0013333602301336958, "ch posynomial there": 0.0014544550282481192, "is denoted as": 0.0008424625484614178, "level": -0.0005347670141060872, "rd0 is": 0.005533524410139539, "table 2": 0.0005740325013507493, "table 1": 0.0004700612753560156, "is proposed": 0.0005490843192387647, "topology construction": 0.0013833811025348848, "discrete": 0.0001244373318095027, "to see that": 0.00043424340587147067, "achieves identical": 0.0012622863415039814, "assignment comparison with": 0.0014544550282481192, "the problem of": 0.0003055951788857563, "and transistors in": 0.0014544550282481192, "show that": 0.0005222392937629158, "we call an": 0.0009394712106483369, "to solve the": 0.0023495135395504405, "upper": 0.0006972731297436618, "slower": 0.0007068372082740253, "source nets 2": 0.0014544550282481192, "of wire length": 0.0013333602301336958, "cascade drivers in": 0.0014544550282481192, "method as": 0.0006087142097061052, "congrs de paris": 0.0010519468377507917, "cases the": 0.0003130094526349569, "device area m": 0.0014544550282481192, "cost": -4.5607605592550356e-05, "again we": 0.000470175451897855, "a function": 0.0010403444621069021, "its objective function": 0.0012625067896949531, "call an optimization": 0.0014544550282481192, "drivers and": 0.0018975805844435969, "of natural": 0.000620025393499553, "constant determined": 0.0010702025860067305, "is chosen": 0.00035103787186673035, "programs based": 0.0009096361363438836, "often achieved": 0.0012622863415039814, "if eqn 17": 0.0014544550282481192, "planned besides": 0.0013833811025348848, "evaluations for": 0.0010432226918259636, "such that ff": 0.0008713692450156823, "uniform": 0.0006050516590083321, "th roughly number": 0.0014544550282481192, "dc current": 0.004150143307604655, "sequential": 0.0005415246082147504, "is still dominated": 0.0026667204602673915, "often achieves": 0.002524572683007963, "lagrangian relaxation proceedings": 0.0014544550282481192, "and its capacitance": 0.0014544550282481192, "because x": 0.0008681053111814816, "satisfy": 3.656740541706624e-05, "cg cs": 0.0027667622050697696, "resulting solution vector": 0.0014544550282481192, "work 9 where": 0.0014544550282481192, "7 5 9035": 0.0014544550282481192, "to that": 0.00023043336053107523, "respectively and": 0.0005168151325873804, "for multiple in": 0.0014544550282481192, "as ch posynomial": 0.0014544550282481192, "in its": 0.00026255188144192035, "the wires": 0.0009807527671846642, "3 recently several": 0.0014544550282481192, "cong zhigang": 0.0012622863415039814, "algorithm generalizes the": 0.0012122232020727163, "of optimization": 0.0027079697897172727, "off 6 conclusions": 0.0014544550282481192, "is a function": 0.0010010162634319637, "following where": 0.000999213407296727, "time moreover when": 0.0014544550282481192, "appears": 4.992867579851144e-05, "for clock": 0.0009487902922217984, "a dc": 0.0011021014159512685, "be discussed": 0.0011111697409421518, "sequence of uni": 0.0014544550282481192, "8 with": 0.00066173611818486, "optimizing f x": 0.0014544550282481192, "ex periments": 0.0009487902922217984, "is minimized": 0.0005623160678854698, "a dp": 0.0033063042478538055, "point out that": 0.0026435135409837657, "that both": 0.0003480210500480373, "usually": -2.6872623803351215e-05, "model has been": 0.0008321014600763386, "it is often": 0.0006240637691475923, "and patrick": 0.0012622863415039814, "similarly a set": 0.0012625067896949531, "5 workstation b": 0.0014544550282481192, "observed that the": 0.0007020959596155838, "designs when": 0.0011914241526725488, "m original sbws": 0.0014544550282481192, "x be the": 0.0013898671494837536, "step model": 0.00883600439052787, "proposed the dominance": 0.0014544550282481192, "30 8 with": 0.0014544550282481192, "refinement is still": 0.0014544550282481192, "according to": 0.00015677473030034427, "our work is": 0.0006648030893765839, "1 given a": 0.0007173319050397217, "a much": 0.0004254329083991712, "operation and": 0.0005802751598031156, "i always increases": 0.0014544550282481192, "fbi": 0.0011409289928445633, "there is no": 0.00025394621851845773, "source and the": 0.0008223115228428155, "11 6": 0.00156371689059654, "and h1 in": 0.0014544550282481192, "positive constants independent": 0.0013333602301336958, "prove": 1.9756300593590927e-05, "in rc": 0.0009807527671846642, "delay reduction under": 0.0014544550282481192, "refinement operation can": 0.0029089100564962385, "introduced in 10": 0.0013333602301336958, "has become the": 0.0010910016221724926, "electro migration": 0.0013833811025348848, "built for every": 0.0014544550282481192, "its size given": 0.0013333602301336958, "unit width uni": 0.0014544550282481192, "can not cross": 0.0014544550282481192, "was shown": 0.000489163720280336, "proved that there": 0.0011143640701111455, "spice simulations 4": 0.0014544550282481192, "terms independent": 0.0013833811025348848, "case that": 0.00039373165477988925, "test in europe": 0.0007398812245022853, "program a function": 0.0014544550282481192, "8 to model": 0.0013333602301336958, "xng denote the": 0.0014544550282481192, "120 79 seconds": 0.0014544550282481192, "three dimensional table": 0.0029089100564962385, "adders respectively": 0.0013833811025348848, "20mhz and report": 0.0014544550282481192, "cases": -0.0004684372109504448, "assignment comparison": 0.0012622863415039814, "first 1": 0.0009347503629533328, "7mchip s": 0.0013833811025348848, "interconnect designs throughout": 0.0014544550282481192, "topology construction and": 0.0014544550282481192, "32bit adder 1026": 0.0014544550282481192, "cascade drivers": 0.0027667622050697696, "and propose": 0.0007412594888516849, "february 23 26": 0.0010352593875458818, "m 2 wire": 0.0014544550282481192, "algorithm will be": 0.0007877854534608539, "written as the": 0.000905935348557589, "also planned": 0.0013833811025348848, "can": -0.03407578119769888, "o m i": 0.004000080690401088, "stage as": 0.0009096361363438836, "just a gate": 0.0014544550282481192, "the vdd": 0.0012622863415039814, "for some special": 0.0010703894883095607, "layout area": 0.0023828483053450976, "chip": 0.00039514042944147423, "sizes for every": 0.0012625067896949531, "called the wiresizing": 0.0014544550282481192, "assignment and study": 0.0014544550282481192, "and cd let": 0.0014544550282481192, "each wire": 0.0032106077580201916, "spl": 0.0009805815463803374, "process from": 0.00078185844529827, "computations and": 0.0006423139489415945, "we use both": 0.0010703894883095607, "to perform a": 0.0006835911215798915, "propose to": 0.0005980528369974393, "moreover when the": 0.0012625067896949531, "i e the": 0.0003016142428411393, "update of coefficient": 0.0014544550282481192, "solution vector": 0.002728908409031651, "form solution to": 0.0011732107396129393, "interconnect layout optimiza": 0.0014544550282481192, "states c c": 0.0014544550282481192, "from a": 0.00016656423774836758, "a sparc": 0.0008344898713308066, "sources fast performance": 0.0014544550282481192, "a table based": 0.0012122232020727163, "1": 0, "api and the": 0.0014544550282481192, "and 59304 spl": 0.0014544550282481192, "to the": 0.0, "dominance": 0.015049203703403687, "resistance rd0 under": 0.0014544550282481192, "delay evaluation fast": 0.0014544550282481192, "a simple": 0.0009075092945446355, "general ch": 0.011360577073535834, "algorithms use same": 0.0014544550282481192, "number of critical": 0.0025250135793899063, "used in": 0.00035663117337382614, "tightened by": 0.0013833811025348848, "487 february": 0.0013833811025348848, "increase of x": 0.005333440920534783, "resistance and": 0.0011021014159512685, "and reveal a": 0.0013333602301336958, "where cg0": 0.0013833811025348848, "wires which are": 0.0014544550282481192, "become slower": 0.0011914241526725488, "as well": 0.00010008088566593406, "loading cl and": 0.0014544550282481192, "wires and the": 0.0013333602301336958, "is applicable": 0.0022223394818843036, "however the step": 0.0013333602301336958, "stis algorithm efficiently": 0.0014544550282481192, "paper is organized": 0.0003795494221535058, "4 we": 0.0004533101895147656, "update of": 0.000686800135509373, "a transistor m": 0.0014544550282481192, "to 16 1": 0.0014544550282481192, "algorithm to compute": 0.0007555602041238723, "posynomial programs in": 0.0029089100564962385, "stis solution": 0.0027667622050697696, "used in both": 0.0010060001174102419, "layout optimization": 0.002086445383651927, "20 solved the": 0.0014544550282481192, "and spacing": 0.0011411282121553447, "wire area": 0.002524572683007963, "and reveal": 0.0033063042478538055, "in x the": 0.0009930154320670517, "inter connect sizing": 0.0014544550282481192, "wire segment is": 0.0014544550282481192, "bounds of": 0.003011221759070884, "layout in order": 0.0012625067896949531, "gain comes": 0.0011914241526725488, "will lead to": 0.0007369031968522715, "subsection in": 0.0010198431390559452, "the stage": 0.0007412594888516849, "still": -0.0015767096771473956, "ieee": 0.00016676652797388902, "can be easily": 0.0004408933492478795, "of slope model": 0.0014544550282481192, "the other hand": 0.00026401886464151527, "a non": 0.0002448440523513169, "9035 4 8": 0.0014544550282481192, "time with": 0.0005154693651193903, "experiments 2": 0.000999213407296727, "concurrent gate and": 0.0029089100564962385, "suboptimal": 0.0010979769190923203, "efficient stis algorithm": 0.0014544550282481192, "achieves more delay": 0.0014544550282481192, "platform": 0.0004105054569070317, "novel contribution of": 0.0026667204602673915, "to m i": 0.0025250135793899063, "resistance of": 0.002086445383651927, "the following concepts": 0.0011732107396129393, "the power consumption": 0.0019860308641341034, "sequence of": 0.0001914930773490262, "is called a": 0.0005038474104917623, "non": -0.001081068357911725, "he optimal": 0.0011914241526725488, "nevertheless theorem": 0.0013833811025348848, "algorithm on a": 0.0007656706405239813, "4 p 478": 0.0012625067896949531, "the optimal solution": 0.00777736629070278, "is used for": 0.0005160070174140928, "introduce": -2.531267529265135e-05, "the simultaneous": 0.0070076000548071225, "cmos technology the": 0.0013333602301336958, "1 the dominance": 0.0014544550282481192, "u a local": 0.0013333602301336958, "total number": 0.0008880871408531096, "resistance rd0": 0.011067048820279079, "not": 0, "the local refinement": 0.010100054317559625, "impossible we": 0.0011021014159512685, "simultaneous transistor": 0.005957120763362744, "greedy algorithm based": 0.0014544550282481192, "term": -6.579193243434001e-06, "and the step": 0.0010910016221724926, "a spread spectrum": 0.0014544550282481192, "upper bound of": 0.0006667975329148709, "3240": 0.0011409289928445633, "routing performance": 0.0020396862781118905, "tree networks": 0.0009640470080961892, "several delay models": 0.0014544550282481192, "propose an efficient": 0.0010703894883095607, "wong": 0.0027449422977308007, "technique most": 0.0012622863415039814, "to initialize": 0.0007281267638253397, "tion a": 0.0008876539456751155, "algorithm 4": 0.0006177072179416853, "algorithm 6": 0.0007239538141667164, "capacitances cg cs": 0.0014544550282481192, "algorithm 3": 0.0005879685402455866, "high performance micro": 0.0014544550282481192, "constant independent of": 0.0017303967016805463, "weighted": 0.0007525557915020933, "significantly": 0.00014051909689293175, "simultaneous gate": 0.002524572683007963, "linear programming": 0.0011605503196062312, "to layout design": 0.0014544550282481192, "m long wire": 0.004363365084744358, "112 the nsf": 0.0013333602301336958, "width the": 0.0008983033467096201, "ex": 0.0002828053792425621, "step so": 0.0008876539456751155, "and 42": 0.0009807527671846642, "is given since": 0.0012625067896949531, "time algorithm is": 0.0011413275010502372, "0 876": 0.0012622863415039814, "algorithm based": 0.0011246321357709396, "shown": -0.0004121048957495444, "layout design as": 0.0014544550282481192, "space": -0.0001503384971716262, "furthermore": -2.5301612727053977e-06, "a near": 0.001473549050174998, "as in 11": 0.0009489559908407684, "developed based on": 0.0021820032443449853, "12 1998 san": 0.0010519468377507917, "increase": -2.4796413814269744e-05, "these coefficients defined": 0.0014544550282481192, "100x": 0.0011409289928445633, "eqn 16 are": 0.0014544550282481192, "function it": 0.0007198753020360268, "solve the transistor": 0.0029089100564962385, "shows": -0.0003078396764682834, "the delay is": 0.0009589806127577163, "in this paper": 0.0003366941681878632, "wire or": 0.0010702025860067305, "is a general": 0.0015527726567110115, "for topology construction": 0.0014544550282481192, "november 09 13": 0.0029088317095164527, "relaxation proceedings of": 0.0014544550282481192, "fringing capacitance": 0.0012622863415039814, "which are connected": 0.0009809240477936729, "optimization optimal": 0.0011411282121553447, "is a subset": 0.0005988494708077249, "supportedby arpa": 0.0013833811025348848, "be used either": 0.0010703894883095607, "2 and 42": 0.0014544550282481192, "any local": 0.0008681053111814816, "table 3 delay": 0.0014544550282481192, "a technical report": 0.0010910016221724926, "place ment and": 0.0014544550282481192, "efficient approach": 0.0009217466835538078, "is divided into": 0.0006193575830725132, "which are": 0.00012017807765187244, "entire design process": 0.0013333602301336958, "obtain a": 0.00029077248004177853, "transition": 0.0014473863614519874, "delay models": 0.0029976402218901813, "is to consider": 0.0008271390933277149, "authors of 16": 0.0012625067896949531, "ch posynomials is": 0.0014544550282481192, "turn": 5.718134413305465e-05, "time the": 0.0004739345536451303, "place": 7.66046486768025e-05, "i but": 0.0006971679602663873, "511": 0.0006900701668035507, "algorithm we": 0.000331817392654614, "514": 0.000842168392543659, "to these adders": 0.0014544550282481192, "621": 0.000842168392543659, "posynomial and the": 0.0014544550282481192, "first 1 the": 0.0014544550282481192, "form will be": 0.0011732107396129393, "624": 0.0008589352174979269, "accurate delay": 0.002204202831902537, "variables": -1.1133645068398718e-05, "628": 0.000842168392543659, "total power dissipation": 0.0014544550282481192, "often the": 0.0005293682683844452, "width rd cg": 0.0014544550282481192, "pre computed for": 0.0013333602301336958, "space in": 0.0004845295725507527, "impossible": 0.0002342186054752224, "finally if the": 0.0009489559908407684, "procedure this fact": 0.0014544550282481192, "size": -0.0025343244436760036, "relation and local": 0.0014544550282481192, "given": -0.005981138688535768, "input whose": 0.0012622863415039814, "only keeping": 0.0011914241526725488, "define the following": 0.0015678087215271182, "indicates the criticality": 0.0014544550282481192, "and solved it": 0.0014544550282481192, "as a simple": 0.0007310910873365891, "for digital": 0.0006901906609831916, "both 21": 0.0013833811025348848, "capacitance of m": 0.0014544550282481192, "generalizes the greedy": 0.0014544550282481192, "insertion wiresizing": 0.0013833811025348848, "and wire or": 0.0014544550282481192, "we present": 0.00016516497942932479, "the 1998 ieee": 0.0010352593875458818, "is used": 0.0005966303633405193, "grows almost linearly": 0.0014544550282481192, "stis method with": 0.0014544550282481192, "of the transistor": 0.0014544550282481192, "palais des congrs": 0.0010519468377507917, "either as a": 0.0009696105698388175, "high performance": 0.00040662997590171343, "that": 0, "gwsa 11": 0.0013833811025348848, "even without": 0.0007604113227881841, "the optimal wiresizing": 0.0026667204602673915, "the sense": 0.00032574570268679694, "table 1 even": 0.0011732107396129393, "to reveal": 0.00079363144604282, "to determine rd0": 0.0014544550282481192, "a novel contribution": 0.0025250135793899063, "for advanced ic": 0.0014544550282481192, "than": -0.002091138743948464, "computer aided": 0.002400547205453732, "and more signif": 0.0014544550282481192, "in general no": 0.0010703894883095607, "much larger class": 0.0013333602301336958, "vector let": 0.0010432226918259636, "a gate g": 0.0012625067896949531, "192570 210": 0.0013833811025348848, "7 286 8": 0.0014544550282481192, "wire length": 0.0023828483053450976, "efficient functions": 0.0013833811025348848, "elmore delay formulation": 0.0013333602301336958, "r": 0, "511 oct 1996": 0.0012625067896949531, "which be": 0.0012622863415039814, "furthermore the": 0.0003872040302929791, "sbws algorithms use": 0.0014544550282481192, "design p 45": 0.0012625067896949531, "pre": 0.0003493411165314853, "where l x": 0.0012122232020727163, "conference on computer": 0.0024236667056084953, "be written as": 0.001016206901786432, "pro": 0.0002288764451997455, "algorithm often achieves": 0.0029089100564962385, "for performance and": 0.004281557953238243, "the same": 2.9104609976944048e-05, "more significantly reduce": 0.0014544550282481192, "6 each wire": 0.0014544550282481192, "dominance property 3": 0.0014544550282481192, "and a routing": 0.0012122232020727163, "using the free": 0.0013333602301336958, "any": -0.0036832294912500932, "wire the stis": 0.0014544550282481192, "wiresizing optimal wiresizing": 0.0014544550282481192, "on design automation": 0.0013065460665988562, "6 4320": 0.0013833811025348848, "after timing simulation": 0.0014544550282481192, "sized 8bit 16bit": 0.0014544550282481192, "v 1 n": 0.0006814052171012062, "free space": 0.0008590851974555831, "solution minimizing f": 0.0014544550282481192, "are two": 0.0004841258463837578, "j but bqj": 0.0014544550282481192, "of all transistors": 0.004363365084744358, "192570 210 4": 0.0014544550282481192, "ideal": 0.00030482078342176173, "have the": 0.000508179655785319, "formulation can": 0.0009487902922217984, "solution of the": 0.000508103450893216, "objective": 0.0006358494010027991, "form to": 0.0007708136583515117, "objective function the": 0.0011143640701111455, "submicron designs proceedings": 0.0012625067896949531, "coefficient functions efficiently": 0.0014544550282481192, "multiple sources simultaneous": 0.0014544550282481192, "carried out in": 0.0007095534468018306, "contribution of our": 0.0010060001174102419, "multiple": -0.0007546200786738797, "constants which can": 0.0012625067896949531, "we usually find": 0.0014544550282481192, "dissipation are reduced": 0.0014544550282481192, "original designs for": 0.0014544550282481192, "sources simultaneous transistor": 0.0014544550282481192, "implies that": 0.00046010681853817176, "layout optimization simultaneous": 0.0014544550282481192, "type transistor is": 0.0013333602301336958, "monotonic within each": 0.0014544550282481192, "furthermore we associate": 0.0013333602301336958, "of examples for": 0.0012122232020727163, "designs especially in": 0.0014544550282481192, "chip is designed": 0.0014544550282481192, "areas and": 0.0008198028444190467, "there is an": 0.00040231371940540966, "mention that an": 0.0013333602301336958, "fitting approach signal": 0.0014544550282481192, "coefficients defined in": 0.0014544550282481192, "considered": -0.0001539887759168894, "driven by": 0.0017941585109923182, "later": -0.00010502737493252499, "wire sizing for": 0.009130620008401898, "28046": 0.0012620659702851436, "1 given": 0.0005075849960311225, "total device areas": 0.0014544550282481192, "off is": 0.0009096361363438836, "seen later": 0.0010702025860067305, "programming methods computations": 0.0014544550282481192, "form where api": 0.0014544550282481192, "slope": 0.00568397397130014, "subject to": 0.0007413905116594973, "a transistor model": 0.0014544550282481192, "input and": 0.00044050943312369414, "or decrease by": 0.0012625067896949531, "cell vlsi circuit": 0.0014544550282481192, "comparison since the": 0.0014544550282481192, "in section 4": 0.0011218747301193952, "an upper bound": 0.0004900323336547979, "furthermore we point": 0.0013333602301336958, "shi at": 0.0013833811025348848, "table 2 when": 0.0014544550282481192, "80 59 7": 0.0014544550282481192, "ground": 0.00039514042944147423, "source drivers and": 0.0014544550282481192, "ratio": 0.00026972204008256505, "a one dimensional": 0.0007429094189352726, "wong a": 0.0023828483053450976, "wiresizing solution the": 0.0013333602301336958, "designs is to": 0.0013333602301336958, "x and": 0.0009478691072902606, "for interconnects with": 0.00378752036908486, "only": -0.004280062995852337, "almost same": 0.0013833811025348848, "compari son": 0.0012622863415039814, "developed": -0.00015133570361720115, "sized 8bit": 0.0013833811025348848, "the most effective": 0.0009219076592233073, "size given": 0.0011411282121553447, "al gorithm 6": 0.0014544550282481192, "under a number": 0.0036366696062181494, "that we proved": 0.0014544550282481192, "first we use": 0.0009930154320670517, "sizing work 8": 0.0014544550282481192, "shows that the": 0.0004085341703857231, "the delay model": 0.0011413275010502372, "logic gates the": 0.0014544550282481192, "12 6": 0.0008590851974555831, "applicable to any": 0.0019860308641341034, "under the": 0.002221623889954958, "stis problems recall": 0.0014544550282481192, "tree construction": 0.00250346961399242, "chung ping": 0.0011411282121553447, "refinement since the": 0.0014544550282481192, "4 80 59": 0.0014544550282481192, "reveal": 0.0021440392710896563, "number of transistor": 0.0029089100564962385, "the update": 0.0005443506163447762, "lagrangian relaxation method": 0.0029089100564962385, "coefficient functions will": 0.0014544550282481192, "length max delay": 0.0029089100564962385, "on iterative local": 0.0014544550282481192, "has wire": 0.0013833811025348848, "l is": 0.0003409380013161416, "to develop a": 0.0006424261239239454, "clock net of": 0.0014544550282481192, "to achieve the": 0.000628892994961284, "digital circuits": 0.0017552195223419225, "interconnect separately": 0.0013833811025348848, "find that": 0.0004691129509104838, "delay model we": 0.0011413275010502372, "21 thus a": 0.0014544550282481192, "of iowa": 0.0011914241526725488, "sizes within": 0.0012622863415039814, "just of one": 0.0014544550282481192, "9 2": 0.000593953525995778, "where ns": 0.0012622863415039814, "are tuned": 0.0009640470080961892, "increases its unit": 0.0014544550282481192, "report the total": 0.0013333602301336958, "identical lr tight": 0.0014544550282481192, "in eqn 15": 0.0014544550282481192, "rc circuit and": 0.0014544550282481192, "in eqn 17": 0.0014544550282481192, "in eqn 16": 0.0014544550282481192, "rather than": 0.0002073615810519654, "drivers is": 0.0011411282121553447, "on a of": 0.0014544550282481192, "instances of": 0.0004323909139332111, "drivers in": 0.0011914241526725488, "program and introduce": 0.0014544550282481192, "3": 0, "x with the": 0.0007877854534608539, "problem of optimizing": 0.0010910016221724926, "between": -0.002470397511977676, "tight if": 0.0011021014159512685, "11934": 0.0012620659702851436, "program proofs": 0.0012622863415039814, "sizing and buffer": 0.0023464214792258786, "multiplied": 0.0004153406402850446, "be the optimal": 0.0008984602281882631, "dominance property and": 0.0014544550282481192, "optimization problems as": 0.0012122232020727163, "le palais des": 0.0010519468377507917, "furthermore rd0 is": 0.0014544550282481192, "paper most previous": 0.0014544550282481192, "the near": 0.0006345808938759472, "other hand there": 0.0008912885588967811, "by a uniform": 0.0011143640701111455, "propose to minimize": 0.0014544550282481192, "observed to achieve": 0.0014544550282481192, "in deep": 0.0031296680754778912, "is defined": 0.00017923428679966584, "the same wire": 0.0012122232020727163, "the dominance": 0.015463814317846021, "as a result": 0.0004012944139436584, "with about": 0.0008876539456751155, "input if": 0.0009487902922217984, "resistance of a": 0.0029089100564962385, "tree connecting": 0.0011411282121553447, "of weight penalty": 0.0014544550282481192, "trade off moreover": 0.0014544550282481192, "contract": 0.000352194328393411, "15 where fi": 0.0014544550282481192, "level optimization tool": 0.0014544550282481192, "within each": 0.0004987725172377306, "just of": 0.0011021014159512685, "sizes of global": 0.0014544550282481192, "efficient polynomial": 0.0010702025860067305, "efficiently we use": 0.0013333602301336958, "comes": 0.00045023497657158606, "reduction under": 0.0010702025860067305, "process produces a": 0.0012122232020727163, "63x": 0.0012620659702851436, "overview": 0.00016702440306934222, "for every": 0.0009619422916167087, "4 80": 0.0009640470080961892, "61": 0.0005881072697650902, "if transceiver chip": 0.0014544550282481192, "66": 0.0005919547318046739, "moreover": 0.00011584527318092646, "2 wire area": 0.0014544550282481192, "buffers in": 0.0008423154448210368, "are used": 0.00016203715237250678, "verifier for": 0.0011021014159512685, "three steps i": 0.0012122232020727163, "number of the": 0.0005635599810683155, "the variables": 0.0004074135485467311, "7mchip s all": 0.0014544550282481192, "the identical lr": 0.0014544550282481192, "the falling": 0.0010432226918259636, "it monotonically increases": 0.0014544550282481192, "we introduce the": 0.0005160070174140928, "an n type": 0.0014544550282481192, "also a 1x": 0.0014544550282481192, "in the polynomial": 0.0021407789766191214, "are the": 7.821223224734457e-05, "design we retain": 0.0014544550282481192, "to ch": 0.0013833811025348848, "a clock of": 0.0013333602301336958, "increasing the size": 0.0009809240477936729, "633": 0.0009215857640908969, "under a": 0.0023194167754631736, "circuit design optimal": 0.0014544550282481192, "napa valley california": 0.0012625067896949531, "sizes and": 0.0006065324665136641, "36 10070 1": 0.0014544550282481192, "resis tance furthermore": 0.0014544550282481192, "4 and": 0.00042040014183031006, "in our ex": 0.0012625067896949531, "operation for a": 0.0012625067896949531, "layout optimiza tion": 0.0014544550282481192, "rd0 instead of": 0.0014544550282481192, "a larger loading": 0.0014544550282481192, "case": -0.001329141930785726, "oct 1996": 0.0011021014159512685, "critical paths given": 0.0014544550282481192, "in polynomial": 0.0005250924872911172, "developing": 0.00023653763314106018, "these": -0.0055977815945545285, "synthesismyampersandmdash a moment": 0.0014544550282481192, "same timing": 0.0010702025860067305, "thus it": 0.00041217685399919503, "device area and": 0.0014544550282481192, "which enable us": 0.0012625067896949531, "all transistors and": 0.004363365084744358, "59304 spl mu": 0.0014544550282481192, "relaxation buffered": 0.0013833811025348848, "slope ratio": 0.0013833811025348848, "several studies considered": 0.0014544550282481192, "in the design": 0.000613263262108107, "function f": 0.0011594721778748417, "wiresizing optimization we": 0.0014544550282481192, "adder 514": 0.0013833811025348848, "algorithm it is": 0.0007763863283555058, "the following objective": 0.0010910016221724926, "of 20 solved": 0.0014544550282481192, "work 8 to": 0.0014544550282481192, "minimum size design": 0.0014544550282481192, "the effective": 0.001787975757034222, "metal scmos technology": 0.0014544550282481192, "model for predicting": 0.0011732107396129393, "shi at university": 0.0014544550282481192, "set of upper": 0.0012625067896949531, "increasing function": 0.001501159972072476, "three parameters however": 0.0014544550282481192, "seconds a smooth": 0.0014544550282481192, "18 is still": 0.0013333602301336958, "develop": 0.0001221501465506999, "coefficients in the": 0.0009589806127577163, "77 net4 net5": 0.0014544550282481192, "psoynomial programming": 0.0013833811025348848, "same model": 0.0008681053111814816, "associate x": 0.0013833811025348848, "then we show": 0.0008478790898094171, "assuming an n": 0.0014544550282481192, "and cd1": 0.0013833811025348848, "and cd0": 0.0013833811025348848, "optimization simulataneous": 0.0013833811025348848, "slope input": 0.0013833811025348848, "iterative local": 0.0012622863415039814, "10 11": 0.0004963258952680752, "generalizes the": 0.0007044247665710485, "containing only": 0.0008269946653386581, "conference on design": 0.0006628301972607948, "we want": 0.00031508616989793693, "essence the lra": 0.0014544550282481192, "initialization": 0.0003647453889421808, "and fl 0": 0.0011732107396129393, "driver": 0.007554922197453985, "drives": 0.0006530449351732761, "dominates x and": 0.0014544550282481192, "even without a": 0.0012625067896949531, "driven": 0.0016727698202686323, "the resistance r": 0.0014544550282481192, "design as": 0.0007998227187908986, "be formulated as": 0.0008130325671083501, "stis algorithm 4": 0.0014544550282481192, "let st st": 0.0014544550282481192, "changing": 0.0001689217922942922, "in 61 24": 0.0014544550282481192, "worthwhile to": 0.0014163306132176962, "563 0": 0.0013833811025348848, "first introduced in": 0.0010703894883095607, "also very small": 0.0012625067896949531, "widths of other": 0.0014544550282481192, "we show": 0.00033853695030141553, "ch posynomial f": 0.0014544550282481192, "model without": 0.0009217466835538078, "up to 30": 0.0012122232020727163, "minimize": 0.0010462479220576628, "presented in": 0.000204197370566915, "that the identical": 0.0014544550282481192, "tree as a": 0.0010703894883095607, "59304 0 6": 0.0014544550282481192, "without": -0.0010243812643743711, "used either": 0.0008983033467096201, "on physical design": 0.0032111684649286827, "model": -0.007800940907441351, "international symposium on": 0.0016872428156374881, "us to generalize": 0.0011413275010502372, "in addition": 0.0001537102188867853, "of upper bounds": 0.0010200212464850503, "wire sizing buffered": 0.0014544550282481192, "pre partitioned": 0.0013833811025348848, "by the designer": 0.0009304708642664305, "partitioned into dccs": 0.0014544550282481192, "suboptimal designs especially": 0.0014544550282481192, "of local": 0.0004499239041454728, "11 finally if": 0.0014544550282481192, "let x": 0.0008491586478572247, "and every": 0.0009533439726345509, "by any local": 0.0013333602301336958, "the local": 0.002668005678090543, "optimization for": 0.0019594768929662265, "than the local": 0.0010910016221724926, "only unit": 0.0012622863415039814, "speed": 0.00011422231023319447, "still monotonically increases": 0.0014544550282481192, "10 11 to": 0.0014544550282481192, "heuristic": 0.0002460012511296554, "and cl": 0.0011021014159512685, "up to 16": 0.0009809240477936729, "of the": 0.0, "wire seg mentation": 0.0014544550282481192, "the technology feature": 0.0014544550282481192, "form where": 0.0005352213778559227, "and cd": 0.002204202831902537, "except": -2.789092518974649e-05, "improvement": 0.00011030109291156124, "the percent": 0.0008776097611709612, "spectively and more": 0.0014544550282481192, "we plan": 0.0006131561792964939, "to determine the": 0.0011525906251405305, "gates the number": 0.0014544550282481192, "pro gram the": 0.0011143640701111455, "april 06 08": 0.0023464214792258786, "3 the": 0.0003251085382836005, "real": -0.00019629147925988552, "he cheng": 0.002524572683007963, "max delay": 0.0023828483053450976, "problem by a": 0.0011143640701111455, "tight lower or": 0.0029089100564962385, "63x when compared": 0.0014544550282481192, "steps i": 0.0008876539456751155, "more general": 0.00030890815304318055, "rc interconnect synthesis": 0.0013333602301336958, "since these coefficients": 0.0014544550282481192, "as ch": 0.0013833811025348848, "posynomial the class": 0.0014544550282481192, "used the": 0.00027031428121697046, "increases with": 0.001183874308037028, "using": -0.0034357408699917076, "let 0": 0.000750579986036238, "functions of the": 0.0006272691728744347, "time during": 0.00069364574984473, "1 dominance": 0.0013833811025348848, "an optimal": 0.0003553294862245705, "us to": 0.00020140985385354185, "parameters of mcnc": 0.0029089100564962385, "on the sizing": 0.0014544550282481192, "f x where": 0.0010519468377507917, "patrick": 0.0005427037116998265, "reduces": 0.00014262756493798202, "optimiza tion a": 0.0013333602301336958, "model depends": 0.0010198431390559452, "designs proceedings of": 0.0010519468377507917, "t": 0, "with linear programming": 0.0023464214792258786, "output": 9.590713364192012e-05, "gwsa": 0.0011409289928445633, "authors would like": 0.0006688140151747061, "reduced": -2.1256257043511694e-05, "5 workstation and": 0.0014544550282481192, "performance in deep": 0.0013333602301336958, "it monotonically decreases": 0.0014544550282481192, "overview of near": 0.0014544550282481192, "for compari son": 0.0013333602301336958, "interconnects": 0.004983024110918303, "wire sizing we": 0.0013333602301336958, "driver but": 0.0013833811025348848, "of its": 0.00014524492318828433, "erty simulataneous": 0.0013833811025348848, "model for": 0.0011387843183487054, "define that": 0.0020396862781118905, "r is the": 0.0005590181844536383, "r is": 0.00028285476031105215, "table": -0.0009001662700323165, "sensitivity thus the": 0.0014544550282481192, "sizing we": 0.0012622863415039814, "computed for": 0.0005352213778559227, "is achieved immediately": 0.0014544550282481192, "presentation we": 0.000711984886311458, "provided": -7.926297722157039e-05, "compute local": 0.0011914241526725488, "gate g": 0.0009640470080961892, "posynomial if": 0.0013833811025348848, "628 633 november": 0.0014544550282481192, "driver and cl": 0.0014544550282481192, "of area": 0.0008269946653386581, "by local refinement": 0.0013333602301336958, "wiresizing optimization": 0.0012622863415039814, "uses a constant": 0.0014544550282481192, "10070 1 326": 0.0014544550282481192, "used the gain": 0.0014544550282481192, "designs when used": 0.0014544550282481192, "44 april 06": 0.0014544550282481192, "treated as a": 0.0007429094189352726, "the this": 0.0008983033467096201, "problem that can": 0.0010060001174102419, "be combined": 0.0005279324303344841, "because the": 0.00016831768875883577, "source wiresizing problem": 0.004000080690401088, "equivalent": -9.779241378022401e-05, "ns n": 0.0012622863415039814, "of stage which": 0.0014544550282481192, "the ground to": 0.0014544550282481192, "segment with": 0.0009096361363438836, "novel contribution": 0.0023828483053450976, "cd1 are": 0.0013833811025348848, "as defined in": 0.0006193575830725132, "for their": 0.000312493021830786, "the interconnect as": 0.0012625067896949531, "on": 0, "cdws the": 0.0013833811025348848, "6 we assume": 0.0010703894883095607, "the stis algorithm": 0.015999005310729314, "width uni": 0.0013833811025348848, "performance driven optimization": 0.0026667204602673915, "of": 0, "function f x": 0.002496304380229016, "discussed": -8.954925938183332e-05, "circuit speed": 0.0011021014159512685, "the greedy": 0.0007007600054807122, "design optimal wiresizing": 0.0014544550282481192, "greatly": 0.0002599672733381807, "lagrangian relaxation": 0.005510507079756343, "a set of": 0.0010951458496118683, "or": -0.021455121494847438, "paper we study": 0.0007555602041238723, "eliminate those": 0.0010198431390559452, "adders": 0.002011856411299088, "cell vlsi": 0.0013833811025348848, "grows almost": 0.0013833811025348848, "verifier for digital": 0.0014544550282481192, "programs based on": 0.0010060001174102419, "these coefficient functions": 0.0013333602301336958, "planned besides the": 0.0014544550282481192, "united states": 0.0025536635437446624, "and ripple": 0.0013833811025348848, "for power": 0.0007998227187908986, "rising": 0.0007654032974232397, "the switch": 0.0007323987040209818, "determine": -0.0003947722130237852, "9035": 0.0012620659702851436, "u as a": 0.0010352593875458818, "in practice it": 0.0015454853020673322, "since these": 0.0005337412833974788, "problem was": 0.0005980528369974393, "transistor is an": 0.0014544550282481192, "and local refinements": 0.0014544550282481192, "approach simultaneous driver": 0.0014544550282481192, "runtime drivers m": 0.0029089100564962385, "area": 0.0015850911768181535, "r n update": 0.0014544550282481192, "assumed": 1.3669841203519167e-05, "problems recall that": 0.0014544550282481192, "there": -0.0042258107243216434, "transistor or": 0.0027667622050697696, "seconds respectively": 0.000999213407296727, "to associate x": 0.0014544550282481192, "eqn are computed": 0.0014544550282481192, "posynomial programs and": 0.008726730169488717, "low": 9.10909081155652e-06, "would like to": 0.0003670351655770166, "width of every": 0.0014544550282481192, "in deep submicron": 0.0036366696062181494, "valley": 0.0008774565471763435, "assumes": 0.0003728802908503008, "transistor in both": 0.0014544550282481192, "optimization gate": 0.0013833811025348848, "size transistor": 0.0013833811025348848, "ns is its": 0.0014544550282481192, "and register": 0.0007554282746312717, "functions with": 0.0005840823674644055, "is similar": 0.0002484596637505973, "6 3 recently": 0.0014544550282481192, "1 225 7": 0.0014544550282481192, "based slope": 0.0013833811025348848, "cases a": 0.000610921898877627, "refinement operation is": 0.0013333602301336958, "x j it": 0.0012122232020727163, "with the transistor": 0.0014544550282481192, "to simultaneous buffer": 0.0029089100564962385, "workstation b introduction": 0.0014544550282481192, "instances of the": 0.0006532730332994281, "trying": 0.0003018381442799651, "program and": 0.00046805606085594746, "where the 1": 0.0013333602301336958, "number n": 0.0012354144358833706, "stis prob lem": 0.0014544550282481192, "1026": 0.0019611630927606747, "16bit and": 0.0013833811025348848, "66 seconds a": 0.0014544550282481192, "ad hoc heuristic": 0.0014544550282481192, "wires within a": 0.0014544550282481192, "posynomial program the": 0.0014544550282481192, "ch posynomial pro": 0.0014544550282481192, "we will show": 0.0004830930401257635, "is needed": 0.00031560812684598553, "equivalently a sizing": 0.0014544550282481192, "x i e": 0.0007727426510336661, "11934 3": 0.0013833811025348848, "be more": 0.0003273862824958622, "an upper": 0.0003872040302929791, "0 77 net4": 0.0014544550282481192, "traverse every x": 0.0014544550282481192, "7 18": 0.0017181703949111663, "sbws problem a": 0.0014544550282481192, "sizing in mos": 0.0029089100564962385, "that there": 0.00015006190776850422, "richard shi at": 0.0014544550282481192, "we use the": 0.0008598017799741266, "networks post": 0.0013833811025348848, "478 511 oct": 0.0012625067896949531, "reliability": 0.0003509765873220609, "instead of developing": 0.0013333602301336958, "iowa cheng": 0.0013833811025348848, "seconds and": 0.0006802032488297731, "to prove the": 0.0005280246295015003, "in our": 0.0003242740745972884, "the source": 0.000379483148463589, "intel corporation authors": 0.0014544550282481192, "algorithm efficiently we": 0.0014544550282481192, "achieved in our": 0.0012625067896949531, "important theorem": 0.0011411282121553447, "table is": 0.002383967676045629, "minimized in": 0.0008423154448210368, "different stage number": 0.0014544550282481192, "delay evaluation post": 0.0014544550282481192, "full custom": 0.0011021014159512685, "design p 192": 0.0014544550282481192, "in these coefficient": 0.0014544550282481192, "5": -0.013882725673136578, "4 4 the": 0.0007622367120681301, "for x can": 0.0011732107396129393, "0 08 net2": 0.0014544550282481192, "39 44 april": 0.0014544550282481192, "theorems are": 0.0007554282746312717, "x furthermore": 0.0009807527671846642, "very efficient algorithm": 0.0012625067896949531, "thus it is": 0.0006030575067775629, "chu d f": 0.007272275141240597, "states c": 0.0011021014159512685, "every 0": 0.0008505021357673573, "includes": 2.6872623803351225e-05, "solve the simultaneous": 0.004363365084744358, "each device and": 0.0014544550282481192, "bounded": 3.2479398901511444e-05, "the algorithm optimizes": 0.0014544550282481192, "these nets are": 0.0012625067896949531, "4 23967": 0.0013833811025348848, "off formulation": 0.0013833811025348848, "and the capacitance": 0.0013333602301336958, "in the next": 0.0003200578962336972, "however can be": 0.0010060001174102419, "award mip 9357582": 0.0012625067896949531, "combined into one": 0.0010200212464850503, "the boundary of": 0.0006355352120855902, "given by": 0.00019624466009231657, "if dominates": 0.0013833811025348848, "respectively although we": 0.0014544550282481192, "sdws formulation": 0.0013833811025348848, "reduces the maximum": 0.0012625067896949531, "the stage number": 0.0012625067896949531, "delay models are": 0.0036366696062181494, "in 17 23": 0.0014544550282481192, "table 1 simultaneous": 0.0014544550282481192, "in cmos complex": 0.0014544550282481192, "design based": 0.0019280940161923784, "fitting approach": 0.002140405172013461, "dominating factor in": 0.0012625067896949531, "closer to but": 0.0013333602301336958, "following concepts": 0.0011021014159512685, "that the algorithm": 0.0005601434588617649, "is organized": 0.00027740733052505386, "all": -0.022717187465132585, "tree construction with": 0.0024244464041454326, "in a sun": 0.0012625067896949531, "technology feature": 0.0013833811025348848, "the slope ratio": 0.0014544550282481192, "lr tight": 0.01660057323041862, "2 1": 0.00012131623168803749, "2 0": 0.0003504313203922244, "dominance prop erty": 0.0026667204602673915, "2 2": 0.00014524492318828433, "generalize": 0.0006116459967228896, "it by the": 0.0009304708642664305, "f x it": 0.0011732107396129393, "i and": 0.0001763137672391145, "is worthwhile": 0.0007158869814209387, "following important": 0.0008681053111814816, "showed the following": 0.0011732107396129393, "becomes with respect": 0.0014544550282481192, "upper bounds meet": 0.0013333602301336958, "defined as": 0.00021198680920458837, "617 624": 0.0012622863415039814, "form or even": 0.0013333602301336958, "the width": 0.0031603689389095384, "program": 0.0001169294808703101, "st st where": 0.0013333602301336958, "problems one can": 0.0013333602301336958, "the transistor as": 0.0014544550282481192, "on the general": 0.0019618480955873457, "simulation or": 0.0009640470080961892, "multi link": 0.002524572683007963, "presentation": 0.00023731469118913452, "under almost same": 0.0014544550282481192, "interconnect as a": 0.0012625067896949531, "3 overview of": 0.0010352593875458818, "is no closed": 0.0013333602301336958, "i but a": 0.0013333602301336958, "efficiently all transistors": 0.0014544550282481192, "observed and": 0.0008776097611709612, "very": -0.0012601246473501989, "3 delay": 0.0010702025860067305, "current can": 0.0013833811025348848, "2 m": 0.0010282657514113637, "resistance eqn 5": 0.0014544550282481192, "st where": 0.0020396862781118905, "paths formulation": 0.0013833811025348848, "relaxation buffered steiner": 0.0014544550282481192, "the coefficient": 0.0036391947990819847, "l x": 0.001221843797755254, "for predicting": 0.0007458592672402698, "when no": 0.0005784001409656974, "posynomial f x": 0.0014544550282481192, "icantly the": 0.0013833811025348848, "adder 1026 transistors": 0.0014544550282481192, "cd0 as": 0.0013833811025348848, "and n": 0.0003187636595389467, "the transistor width": 0.0014544550282481192, "15 we": 0.000589942315852571, "the width for": 0.004000080690401088, "inverter and each": 0.0014544550282481192, "refinement operation of": 0.0014544550282481192, "jose california": 0.0026707455281207585, "rd0 solely 22": 0.0014544550282481192, "to any": 0.0008982954074917746, "program nevertheless theorem": 0.0014544550282481192, "near optimal algorithm": 0.0025250135793899063, "form solution": 0.0008983033467096201, "876 17 7": 0.0014544550282481192, "efficient technique": 0.0010702025860067305, "immediately we observed": 0.0014544550282481192, "are monotonic within": 0.0014544550282481192, "9357582": 0.0010700157489630842, "present the formulation": 0.0013333602301336958, "will be updated": 0.0009696105698388175, "operation becomes very": 0.0014544550282481192, "fringing": 0.0010700157489630842, "maximum delays in": 0.0014544550282481192, "we retain the": 0.0011143640701111455, "considered simultaneous transistor": 0.0014544550282481192, "in lsi": 0.0013833811025348848, "as used": 0.0006769924474293182, "every type": 0.0009217466835538078, "this delay model": 0.0013333602301336958, "design": -0.0015959143870850811, "wires and transistors": 0.0014544550282481192, "is the input": 0.0008534662529511463, "multiple sources": 0.0034363407898223325, "a 12": 0.000750579986036238, "i is still": 0.0010703894883095607, "and f st": 0.0014544550282481192, "can easily verify": 0.0010910016221724926, "delay and power": 0.0011732107396129393, "to single": 0.000670735901514532, "sun": 0.0002693936889682241, "sum": 2.4328826974600444e-05, "theorem 3 the": 0.0008321014600763386, "method with the": 0.0008843965302464932, "circuits using convex": 0.0014544550282481192, "but a": 0.00046805606085594746, "time and": 0.0002500813884591462, "acknowledgments": 0.00014671893057773786, "sizing procedure this": 0.0014544550282481192, "sbws problem is": 0.0014544550282481192, "delay model is": 0.0011143640701111455, "smooth area delay": 0.0014544550282481192, "device area": 0.0027667622050697696, "formulations 2": 0.0013833811025348848, "buffers and": 0.0007762507623823338, "3 is more": 0.0013333602301336958, "functions which can": 0.0010519468377507917, "we sized": 0.0013833811025348848, "the original design": 0.0011413275010502372, "be developed based": 0.0012625067896949531, "performance optimization": 0.0038561880323847567, "is similar to": 0.0003749983365609924, "area capacitance c0": 0.0014544550282481192, "to drive": 0.00069364574984473, "a 1x": 0.0013833811025348848, "level to": 0.0006531589643220754, "tr performance": 0.0012622863415039814, "relaxation": 0.002052527284535158, "method 3 to": 0.0014544550282481192, "proposed to": 0.0005012500814793446, "that the lr": 0.0014544550282481192, "design p 617": 0.0014544550282481192, "621 november 09": 0.0014544550282481192, "rd0 instead": 0.0013833811025348848, "on alternative wiresizing": 0.0014544550282481192, "of optimization problems": 0.003721883457065722, "used to compute": 0.0011894687329425046, "stages grows almost": 0.0014544550282481192, "time where": 0.0006834717587159872, "23 25": 0.0006901906609831916, "23 26": 0.0005959919190114073, "reduces the": 0.0006912716156963566, "sense that it": 0.0007877854534608539, "optimization for standard": 0.0014544550282481192, "theorem 1 the": 0.0007459895255824355, "to handle these": 0.0010352593875458818, "recently several": 0.0009347503629533328, "it because x": 0.0014544550282481192, "is twice": 0.0007708136583515117, "area therefore there": 0.0014544550282481192, "large delay and": 0.0014544550282481192, "of cascade drivers": 0.0014544550282481192, "easy to see": 0.0004670862768275415, "c for a": 0.0008651983508402731, "still the total": 0.0013333602301336958, "solution x when": 0.0014544550282481192, "brute force enumeration": 0.0014544550282481192, "subset of posynomial": 0.0014544550282481192, "input ports": 0.0009347503629533328, "st st": 0.008412753266579996, "following the": 0.00038436473561448534, "0 6 2016": 0.0014544550282481192, "seconds furthermore": 0.0012622863415039814, "rising input if": 0.0014544550282481192, "in 66": 0.002524572683007963, "delay we": 0.0008776097611709612, "discussions r": 0.0007876478970694691, "in 61": 0.0011914241526725488, "wire the": 0.0033063042478538055, "during the sizing": 0.0014544550282481192, "algorithm to": 0.0016807014848894315, "and the wire": 0.0012625067896949531, "dominance property still": 0.0013333602301336958, "the simultaneous gate": 0.0013333602301336958, "the greedy wiresizing": 0.0013333602301336958, "st are": 0.0012622863415039814, "285 6 42": 0.0014544550282481192, "thus enumeration": 0.0013833811025348848, "5 2 the": 0.0006858036356831814, "weighted delay t": 0.0013333602301336958, "and interconnect designs": 0.0014544550282481192, "basically": 0.00037531814567765985, "we retain": 0.0008983033467096201, "st f": 0.0013833811025348848, "solutions the": 0.0007044247665710485, "st h": 0.0012622863415039814, "the first": 0.0001801588656255069, "because m": 0.0010198431390559452, "timing simulation or": 0.0014544550282481192, "starting point for": 0.0007588673716402647, "and the simultaneous": 0.0012122232020727163, "property if": 0.0007762507623823338, "clock nets": 0.004150143307604655, "30 8": 0.0010432226918259636, "segment is treated": 0.0014544550282481192, "real designs it": 0.0014544550282481192, "custom layout": 0.0013833811025348848, "were proposed": 0.0007604113227881841, "v": -0.0004821684095670011, "property it": 0.0016846308896420737, "we say that": 0.0008756879373955161, "coefficients defined": 0.0013833811025348848, "the delay will": 0.0013333602301336958, "286 8": 0.0013833811025348848, "of 11": 0.0006345808938759472, "programs and reveal": 0.0029089100564962385, "of 16": 0.000610921898877627, "for all transistors": 0.0014544550282481192, "operation for": 0.0006531589643220754, "signal delay in": 0.0012122232020727163, "of 19": 0.0007281267638253397, "our ex periments": 0.0011732107396129393, "similarly a": 0.000673837310711, "all digital": 0.0013833811025348848, "solution and iii": 0.0014544550282481192, "clock of": 0.0008983033467096201, "problem under this": 0.0026667204602673915, "follows in section": 0.0005187147331117474, "straightforward implementation the": 0.0014544550282481192, "gate delay": 0.0009807527671846642, "ucla for": 0.0011914241526725488, "he optimal wiresizing": 0.0012625067896949531, "table based": 0.0010198431390559452, "2 1 delay": 0.0014544550282481192, "rather": -8.299994705221278e-05, "direct sequence spread": 0.0012625067896949531, "table is built": 0.0011732107396129393, "by x implies": 0.0014544550282481192, "monotonically increases": 0.002140405172013461, "to but always": 0.0014544550282481192, "routing tree connecting": 0.0014544550282481192, "1996 jason cong": 0.0014544550282481192, "of transistor delay": 0.0014544550282481192, "simplicity": 0.0003026612094514923, "driven interconnect": 0.0022822564243106893, "united states chung": 0.0013333602301336958, "617": 0.0007996830849363611, "614": 0.0007875103887075506, "local refinement of": 0.00378752036908486, "function of the": 0.00041877318770491975, "dclk and clk": 0.0014544550282481192, "as follows": 6.84296104246718e-05, "ff": 0.00010529866039225947, "is also very": 0.0009489559908407684, "fi": 0.0001733855574502002, "fl": 0.0002608109331899888, "report the": 0.0011759370804911731, "17 7 563": 0.0014544550282481192, "a": 0, "in lsi logic": 0.0014544550282481192, "workstation": 0.0007452547425827503, "transistor as the": 0.0014544550282481192, "delta g st": 0.0014544550282481192, "x where": 0.0005555848704710759, "original design we": 0.0014544550282481192, "a sizing": 0.0013833811025348848, "of 367 drivers": 0.0014544550282481192, "gates and wires": 0.0014544550282481192, "times area": 0.0012622863415039814, "used in 6": 0.0011732107396129393, "ex periments in": 0.0014544550282481192, "3 delay area": 0.0014544550282481192, "be used to": 0.0007310742625013325, "bpsk": 0.0010700157489630842, "the same as": 0.00034235815875119905, "11 first proposed": 0.0014544550282481192, "3 1 dominance": 0.0014544550282481192, "general rd0": 0.0027667622050697696, "segment has": 0.0010432226918259636, "essence": 0.0004432111181455278, "segment in": 0.0007458592672402698, "performance and power": 0.004364006488689971, "the previous stage": 0.0021820032443449853, "of variables in": 0.0007369031968522715, "r n": 0.0004811238557184229, "3222 4": 0.0013833811025348848, "m i the": 0.0010703894883095607, "r r": 0.0004254329083991712, "segment is": 0.0015208226455763682, "grow exponentially with": 0.0011413275010502372, "dp slope model": 0.010181185197736836, "procedure because": 0.0011411282121553447, "8bit 16bit and": 0.0014544550282481192, "shown in": 0.0001031068668587152, "n update": 0.0011411282121553447, "dccs a": 0.0013833811025348848, "segment for": 0.0009807527671846642, "interconnects and": 0.0033063042478538055, "posynomial programs then": 0.0014544550282481192, "delays and fl": 0.0014544550282481192, "systems": -0.0005335806383922258, "14 18 while": 0.0014544550282481192, "cs1 and cd1": 0.0014544550282481192, "both 21 and": 0.0014544550282481192, "based slope model": 0.0014544550282481192, "eliminate those terms": 0.0014544550282481192, "our effort": 0.0011914241526725488, "and the same": 0.0006648030893765839, "our experiments": 0.0007729814519165611, "42 8": 0.002140405172013461, "and buffer": 0.00250346961399242, "that these": 0.0002792106172888426, "e the unit": 0.0013333602301336958, "the impact": 0.0004254329083991712, "42 6": 0.0010702025860067305, "except that": 0.0003886377048472745, "in order": 0.0005254698132717448, "the step": 0.004484885656959432, "the bundled refinement": 0.0026667204602673915, "complexity of": 0.00023813537368078848, "up to 17": 0.0011732107396129393, "problems as ch": 0.0014544550282481192, "greedy wiresizing": 0.0012622863415039814, "results in": 0.0003147806933774213, "recent work 9": 0.0014544550282481192, "programs in section": 0.0011413275010502372, "solution to the": 0.0010266732104665523, "with each device": 0.0014544550282481192, "3 we sized": 0.0014544550282481192, "478 511": 0.0011914241526725488, "the lra algorithm": 0.0029089100564962385, "proofs of theorems": 0.0009589806127577163, "presented": -0.0001805082027382502, "because the unit": 0.0012625067896949531, "a greedy algorithm": 0.0009394712106483369, "on it because": 0.0014544550282481192, "table 3": 0.0007094228470380566, "appicaltions": 0.0012620659702851436, "stopped": 0.0005036714861165906, "transistor or wire": 0.0014544550282481192, "respect to any": 0.0009137409071305308, "algorithm in practice": 0.0021820032443449853, "of this": 5.166610971274354e-05, "original sbws stis": 0.0029089100564962385, "california united": 0.0036756474110378203, "sense that": 0.00037336218302316864, "model an": 0.000711984886311458, "register files all": 0.0014544550282481192, "weight": 0.0009185353527567082, "efficient stis": 0.0013833811025348848, "to transistor": 0.0012622863415039814, "stage as the": 0.0012625067896949531, "delay note": 0.0011914241526725488, "lower bound associated": 0.0014544550282481192, "the switch level": 0.0014544550282481192, "problem it achieves": 0.0014544550282481192, "functions in eqn": 0.0014544550282481192, "identical lower": 0.006311431707519907, "8 proposed an": 0.0013333602301336958, "st indicates": 0.0013833811025348848, "model as": 0.0005443506163447762, "improvement is": 0.0006043760472157858, "bounds which lead": 0.0014544550282481192, "order to perform": 0.0008984602281882631, "buffers": 0.0020931348400823765, "france jason cong": 0.0014544550282481192, "dominates": 0.0013240636286591526, "18 the": 0.0005589205734558291, "and an": 0.00018747110142173777, "p": -0.007356589606489569, "and general ch": 0.0014544550282481192, "since": -0.0037150556612189664, "drivers is used": 0.0014544550282481192, "for either": 0.0007412594888516849, "formulation can be": 0.0010352593875458818, "periments": 0.0008127486870220693, "l is the": 0.0005933825910364743, "it by": 0.000491522262280238, "dominated": 0.0019250193485357767, "for the transistor": 0.004363365084744358, "7": -0.0060918683166636435, "tuned manually": 0.0013833811025348848, "to minimize delays": 0.0014544550282481192, "of global interconnects": 0.0012625067896949531, "633 november": 0.0013833811025348848, "that a chain": 0.0012122232020727163, "that every transistor": 0.0014544550282481192, "respectively we": 0.00048567795873180153, "boundary of a": 0.0008912885588967811, "the computation can": 0.0009696105698388175, "functions as studied": 0.0014544550282481192, "for every type": 0.0011732107396129393, "026 transistors in": 0.0014544550282481192, "12 6 for": 0.0013333602301336958, "17 is used": 0.0014544550282481192, "base": 0.00013310819247734084, "x is still": 0.0013333602301336958, "lei he": 0.004408405663805074, "2 3222 4": 0.0014544550282481192, "will be computed": 0.0011143640701111455, "slower because m": 0.0014544550282481192, "x can": 0.0005322725202851688, "better sizing solutions": 0.0014544550282481192, "closer to": 0.0005128055299795206, "can show": 0.0004951139326944415, "results show the": 0.0009489559908407684, "of coefficient functions": 0.0026667204602673915, "based wiresizing": 0.002524572683007963, "optimizationunder the elmore": 0.0014544550282481192, "multiple critical": 0.0037868590245119446, "is used there": 0.0010519468377507917, "grow exponentially": 0.0009487902922217984, "exponentially": 0.000334571226152383, "circuit": 0.0028165932641696203, "programming technique": 0.0009347503629533328, "critical paths which": 0.0014544550282481192, "theorem 3 is": 0.0010060001174102419, "been developed based": 0.0012625067896949531, "operation of a": 0.0009589806127577163, "3 2 dominance": 0.0014544550282481192, "effective resistance for": 0.0014544550282481192, "two types": 0.0004557889282706909, "impossible we propose": 0.0014544550282481192, "the sizes": 0.0033946418139915685, "closed form solution": 0.0009809240477936729, "distributed elmore delay": 0.0013333602301336958, "since the": 0.00031710726979232066, "iterative gate sizing": 0.0029089100564962385, "of developing ad": 0.0014544550282481192, "f st f": 0.0014544550282481192, "dominating": 0.0006475432288659016, "designs we": 0.0008776097611709612, "we call": 0.0002537645359569071, "i contributes": 0.0010198431390559452, "227661 192570": 0.0013833811025348848, "consider both": 0.0007458592672402698, "design p 628": 0.0014544550282481192, "specific order to": 0.0014544550282481192, "still holds": 0.0007198753020360268, "optimal stis solution": 0.0029089100564962385, "sizing problem when": 0.0014544550282481192, "optimization we assume": 0.0013333602301336958, "9 where the": 0.0011143640701111455, "where the sbws": 0.0014544550282481192, "sizing solution": 0.005533524410139539, "very efficient": 0.000673837310711, "paths which is": 0.0014544550282481192, "tance furthermore": 0.0013833811025348848, "constant independent": 0.00156371689059654, "designs reduce": 0.0013833811025348848, "simplicity of presentation": 0.0011732107396129393, "submicron ics": 0.0012622863415039814, "optimal solution of": 0.0008651983508402731, "a constant": 0.0010865198247877932, "circuit may": 0.0010432226918259636, "the unit": 0.00636719390260222, "an iterative": 0.000983044524560476, "optimal sizes of": 0.0013333602301336958, "will be seen": 0.0008223115228428155, "off one can": 0.0014544550282481192, "wiresizing algorithms": 0.0012622863415039814, "authors": 0.0005334637169038513, "is first 1": 0.0014544550282481192, "type rc": 0.0012622863415039814, "for clock nets": 0.0014544550282481192, "transistors 16bit": 0.0013833811025348848, "whether eqn": 0.0013833811025348848, "assumed uniform": 0.0012622863415039814, "uni segments": 0.005533524410139539, "a non uniform": 0.0009930154320670517, "functions of": 0.0004145994111341542, "stage drivers and": 0.0014544550282481192, "delay of the": 0.0007958103670718318, "that an": 0.0002629773730370418, "487 february 23": 0.0014544550282481192, "divided into": 0.0003989489206147266, "and wires within": 0.0014544550282481192, "in 11": 0.00045283521787708574, "in 10": 0.00045186013479417756, "in 13": 0.00047888545016970655, "much larger": 0.0004712436284472278, "in 15": 0.0005063014515455017, "width rd": 0.0013833811025348848, "in 17": 0.0005141328757056818, "in 18": 0.0005572453857272362, "in general": 0.00046296399298414363, "6 for topology": 0.0014544550282481192, "power mw": 0.002524572683007963, "f st": 0.0037868590245119446, "do not": 5.459533655312076e-05, "bounds are often": 0.0011732107396129393, "dominance property for": 0.012000242071203263, "a polynomial time": 0.0020187453881025694, "are coefficient": 0.0013833811025348848, "functions a novel": 0.0013333602301336958, "the elmore": 0.004280810344026922, "8 respectively": 0.0008590851974555831, "used there are": 0.0012625067896949531, "7 and more": 0.0013333602301336958, "same wire": 0.0011411282121553447, "design process": 0.0007198753020360268, "if the transistor": 0.0014544550282481192, "as a constant": 0.0010519468377507917, "6 42": 0.0010702025860067305, "times area when": 0.0014544550282481192, "stis algorithm will": 0.0014544550282481192, "transistor as": 0.0013833811025348848, "sizing sbws": 0.0013833811025348848, "single local": 0.0010702025860067305, "15 is": 0.00138729149968946, "15 it": 0.0007876478970694691, "a straightforward implementation": 0.0009589806127577163, "and simultaneous driver": 0.0014544550282481192, "problem we define": 0.0022826550021004745, "segment in interconnects": 0.0014544550282481192, "stage number n": 0.0029089100564962385, "15 in": 0.0005980528369974393, "we showed": 0.0005728847940959758, "stis algorithm we": 0.0014544550282481192, "show that our": 0.0006903111972495177, "owbr al": 0.0013833811025348848, "x subject to": 0.0009589806127577163, "instead of a": 0.0013296061787531678, "the general dominance": 0.0026667204602673915, "one factor called": 0.0014544550282481192, "model optimal": 0.0023828483053450976, "link insertion and": 0.0026667204602673915, "a multiplying factor": 0.0026667204602673915, "77": 0.0003129548071299578, "this experiment": 0.0005367129890944654, "p 39": 0.0007323987040209818, "adder": 0.002527853758817727, "st delta h": 0.0014544550282481192, "the overall": 0.00029077248004177853, "coefficient functions satisfy": 0.0014544550282481192, "sizing procedure": 0.0027667622050697696, "79": 0.0007320797041728738, "of our effort": 0.0014544550282481192, "tool after": 0.0011914241526725488, "the the": 0.0003915338191373139, "often achieves identical": 0.0014544550282481192, "the gate": 0.00469115067178962, "loading so that": 0.0014544550282481192, "rd0 for": 0.005533524410139539, "can be formulated": 0.0007491233825618944, "sizing buffered": 0.0013833811025348848, "can not": 0.0013854871963388917, "algorithm will": 0.0005154693651193903, "that the optimal": 0.0007147016858285455, "variables in": 0.00041870006509487875, "form will": 0.000999213407296727, "both transistors": 0.0013833811025348848, "evaluations for all": 0.0013333602301336958, "performance driven interconnect": 0.0024244464041454326, "of any": 0.00021450502460735525, "rtl": 0.0006900701668035507, "buffers in order": 0.0013333602301336958, "the gate sizing": 0.0029089100564962385, "delay has become": 0.0013333602301336958, "of the previous": 0.000951314955516354, "decreases with": 0.001501159972072476, "499 7": 0.0013833811025348848, "automation of electronic": 0.0008321014600763386, "helpful discussions r": 0.0009696105698388175, "algorithm in section": 0.0007555602041238723, "for simultaneous logic": 0.0014544550282481192, "ieee acm": 0.002134965133589915, "sizing solutions by": 0.0014544550282481192, "synthesismyampersandmdash": 0.0012620659702851436, "time optimal algorithm": 0.002228728140222291, "parameters": -3.188985841917547e-05, "local refinement": 0.020983481553231268, "1 225": 0.0012622863415039814, "free space in": 0.0011732107396129393, "complex gates and": 0.0014544550282481192, "posynomial and": 0.0013833811025348848, "penalty": 0.0013337699474881759, "subsection": 0.0002921443566031368, "order to achieve": 0.001385215324531625, "algorithm 11 finally": 0.0014544550282481192, "programs in order": 0.0011413275010502372, "a stage which": 0.0014544550282481192, "one dimensional table": 0.0014544550282481192, "1x driver and": 0.0014544550282481192, "source nets": 0.0037868590245119446, "trees": 0.00042533430143781165, "1998 ieee acm": 0.0010519468377507917, "performance driven routing": 0.0011413275010502372, "delay reduction": 0.0012622863415039814, "cd0": 0.0012620659702851436, "cd1": 0.0012620659702851436, "precise we": 0.0008681053111814816, "for topology": 0.0011914241526725488, "during": -0.00039258295851977103, "transistors for": 0.0011914241526725488, "although the": 0.00026127934741774383, "the next": 9.679640164181457e-05, "wiresizing problem 6": 0.0014544550282481192, "8 re": 0.0013833811025348848, "under almost": 0.0012622863415039814, "submicron": 0.0035925860800321194, "stage is": 0.001373600271018746, "these co": 0.0013833811025348848, "in practice we": 0.0006570361920114717, "algorithm owbr": 0.0013833811025348848, "proposed to compute": 0.0012625067896949531, "most recently": 0.0006834717587159872, "proposed the": 0.0006247508107921519, "227661 192570 210": 0.0014544550282481192, "slower input to": 0.0014544550282481192, "wiresizing algorithm 11": 0.0014544550282481192, "respect to the": 0.0003535420475893832, "rc interconnect synthesismyampersandmdash": 0.0014544550282481192, "x": -0.015858003673629023, "following concepts of": 0.0013333602301336958, "stis problem we": 0.0029089100564962385, "from a 2x": 0.0014544550282481192, "rd0 the step": 0.0014544550282481192, "achieved": 0.0001930754553015441, "same power dissipation": 0.0014544550282481192, "a transistor depends": 0.0029089100564962385, "the boundary": 0.0004315082767342343, "comparison of": 0.00031982471366793374, "achieves": 0.0012022179434551523, "is partially": 0.000711984886311458, "major contribution of": 0.0011732107396129393, "on lagrangian relaxation": 0.0026667204602673915, "are": 0, "tool to": 0.0006223729976960435, "on its size": 0.0011143640701111455, "on the sizes": 0.0010352593875458818, "f wong": 0.005099215695279726, "a dp slope": 0.004363365084744358, "model the interconnect": 0.0014544550282481192, "a minimum": 0.0004377675161102432, "the elmore delay": 0.004565310004200949, "g st i": 0.0014544550282481192, "find even better": 0.0014544550282481192, "x we": 0.0012892626568264327, "transistor and wire": 0.005817820112992477, "following form": 0.0006901906609831916, "starting point": 0.000502500729656343, "in 12": 0.0004868330554872964, "property for a": 0.0022826550021004745, "16 are constants": 0.0014544550282481192, "in practice a": 0.0008321014600763386, "following the starting": 0.0014544550282481192, "of mcnc": 0.002524572683007963, "conditions": -6.657953151695248e-05, "a moment fitting": 0.0026667204602673915, "in 14": 0.0014817282112473344, "spectrum if": 0.0023828483053450976, "device and wire": 0.0014544550282481192, "present the": 0.00032959147898891804, "recently": 0.00018091291924299794, "problem for multi": 0.0013333602301336958, "i for simplicity": 0.0010910016221724926, "transistor and": 0.014297089832070587, "nets the": 0.0008876539456751155, "between its lr": 0.0014544550282481192, "of a stage": 0.0011732107396129393, "an increasing": 0.001240050786999106, "designs for the": 0.0011732107396129393, "observed during our": 0.0012625067896949531, "6 1578 0": 0.0014544550282481192, "report 7 2": 0.0014544550282481192, "resistance r0 wire": 0.0014544550282481192, "sizing formulation however": 0.0014544550282481192, "posynomial f": 0.0013833811025348848, "definitions we also": 0.0013333602301336958, "both": -0.006175993779944189, "c": -0.004070305710710313, "algorithm is applicable": 0.0021038936755015834, "x and is": 0.0009696105698388175, "bound has zero": 0.0014544550282481192, "net4 net5 total": 0.0014544550282481192, "the stis problem": 0.012000242071203263, "implemented the near": 0.0014544550282481192, "theorem theorem 2": 0.0008176115576154278, "the clock signal": 0.0011732107396129393, "time is": 0.0006147752538306195, "sizing approach with": 0.0029089100564962385, "by g": 0.0005980528369974393, "to be": 7.085926729433828e-06, "wiresizing problem our": 0.0014544550282481192, "in 14 for": 0.0010910016221724926, "experimental": 0.00020728111303051116, "unit width": 0.0011021014159512685, "slope input whose": 0.0014544550282481192, "co efficient functions": 0.0014544550282481192, "as the": 4.658032093499014e-05, "with linear": 0.001317664275090836, "between them is": 0.0009219076592233073, "bounds are given": 0.0021407789766191214, "and 61": 0.0010198431390559452, "14 18": 0.0014317739628418773, "a 32": 0.000711984886311458, "14 16": 0.000658832137545418, "and the lr": 0.0013333602301336958, "parameters of": 0.0009037202695883551, "1 5 2": 0.0008713692450156823, "buffers are": 0.00078185844529827, "and a table": 0.0023464214792258786, "chain of cascade": 0.0014544550282481192, "due": -0.00019998982557438777, "construction problem": 0.0011411282121553447, "we still use": 0.0012122232020727163, "resistance for": 0.0012622863415039814, "design for": 0.0005623160678854698, "reduction": 5.978316193352118e-05, "the lagrangian": 0.001668979742661613, "optimal solution can": 0.0011143640701111455, "napa": 0.0009805815463803374, "one factor": 0.0010432226918259636, "uniform wiresizing optimal": 0.0014544550282481192, "use rd0 instead": 0.0014544550282481192, "pi": 0.00040891803220104855, "as i for": 0.0014544550282481192, "solution between the": 0.0014544550282481192, "efficient approach to": 0.0011732107396129393, "upper bound associated": 0.0014544550282481192, "optimization we study": 0.0014544550282481192, "wiresizing works": 0.0012622863415039814, "dominating factor": 0.0011411282121553447, "technology in": 0.0008776097611709612, "property when": 0.0010702025860067305, "and wire": 0.028977188811605083, "technology is": 0.0008505021357673573, "technology it": 0.0011914241526725488, "that a local": 0.0021820032443449853, "delay trade off": 0.00933352161093587, "basically within": 0.0012622863415039814, "slope ratio to": 0.0014544550282481192, "the dp slope": 0.004363365084744358, "by dc": 0.0010702025860067305, "cdws stis cdws": 0.004363365084744358, "parameters however": 0.0010702025860067305, "the single": 0.0007919042672177689, "trade off 6": 0.0013333602301336958, "tight if it": 0.0014544550282481192, "while": -0.00036865150492999203, "i will become": 0.0013333602301336958, "14 16 1997": 0.0011732107396129393, "adders comes": 0.0013833811025348848, "are functions of": 0.0008478790898094171, "under contract j": 0.0013333602301336958, "variable x": 0.0005101777464867371, "studied": 0.0001622022711327632, "size of every": 0.0011413275010502372, "uses a": 0.0006137657161580197, "for a ch": 0.0014544550282481192, "we traverse every": 0.0014544550282481192, "cdws the maximum": 0.0014544550282481192, "our formulation note": 0.0014544550282481192, "most general form": 0.0011413275010502372, "stis algorithm the": 0.0014544550282481192, "that although the": 0.0007491233825618944, "sizing sdws": 0.0012622863415039814, "stis formulation is": 0.0014544550282481192, "sbws": 0.006310329851425717, "the following relation": 0.0009394712106483369, "grant": 0.0001503384971716262, "often just": 0.0011021014159512685, "a distributed rc": 0.0026667204602673915, "retain the": 0.0007323987040209818, "optimization performance driven": 0.0013333602301336958, "g to the": 0.0010060001174102419, "an efficient technique": 0.0012122232020727163, "two vectors x": 0.0011143640701111455, "time proceedings of": 0.0009489559908407684, "physical design p": 0.0032730048665174784, "significantly reduce": 0.0007323987040209818, "9": -0.0017183543378776118, "posynomial programs based": 0.0014544550282481192, "for both the": 0.000628892994961284, "1998 san": 0.0007655369456330219, "06 08 1998": 0.0023464214792258786, "used": -0.014601898697464756, "in 13 we": 0.0010910016221724926, "net4 net5": 0.0013833811025348848, "other x j": 0.0014544550282481192, "gate and wire": 0.0050500271587798125, "wire sizing tr": 0.0014544550282481192, "stis formulation it": 0.0014544550282481192, "for each wire": 0.0012122232020727163, "prove the": 0.0003584453169790229, "4 23967 19242": 0.0014544550282481192, "the 1997": 0.003224947316168143, "we assume that": 0.0005682609395325244, "uses": -0.0004383557210191991, "under several delay": 0.0014544550282481192, "given for": 0.0011111697409421518, "the transistor": 0.01653152123926903, "the designer after": 0.0014544550282481192, "well as": 0.00015036474800053692, "without increase": 0.0012622863415039814, "april 14": 0.0009807527671846642, "is designed": 0.0005181703154508982, "a lower or": 0.0013333602301336958, "ieee acm international": 0.0027432145427327254, "lower": -0.0028134608051033736, "a subset of": 0.0003918453418123015, "when the lr": 0.0014544550282481192, "through multiple critical": 0.0029089100564962385, "simple or": 0.002204202831902537, "both model": 0.0009807527671846642, "interconnect design based": 0.0024244464041454326, "of the possible": 0.0006972897150621028, "capacitance loading so": 0.0014544550282481192, "analysis": -0.0002764620114951434, "introduction the": 0.00042457932392861236, "m cmos": 0.0031296680754778912, "sizing problem the": 0.0014544550282481192, "also have": 0.0004377675161102432, "of posynomial": 0.0013833811025348848, "arpa csto": 0.0012622863415039814, "refinement since": 0.0012622863415039814, "32 bit adder": 0.0014544550282481192, "definition 1 for": 0.0011732107396129393, "weight st": 0.0013833811025348848, "implemented the": 0.0005692956916341749, "several studies": 0.0008983033467096201, "rd0 x": 0.0013833811025348848, "khoo interconnect": 0.0012622863415039814, "we also have": 0.0006406790311951283, "signal source either": 0.0014544550282481192, "is chosen such": 0.0009304708642664305, "188 6": 0.0013833811025348848, "20 solved": 0.0013833811025348848, "nets named": 0.0013833811025348848, "effective resistance in": 0.0014544550282481192, "shows that": 0.00017053982722047229, "transistor can": 0.0013833811025348848, "in 6 we": 0.0010352593875458818, "with a": 1.6207474693121886e-05, "197 april 14": 0.0014544550282481192, "between the": 0.00015961930520732228, "loading": 0.0019563132863446115, "defined as a": 0.0006792452768791214, "extracted": 0.0003368451243018927, "for standard": 0.0006802032488297731, "bounded increase in": 0.0014544550282481192, "logic and interconnect": 0.0029089100564962385, "intel high performance": 0.0013333602301336958, "wire fringing capacitance": 0.0013333602301336958, "model assumes that": 0.0009394712106483369, "since the coefficients": 0.0012122232020727163, "resistance rd0 for": 0.005817820112992477, "source nets then": 0.0014544550282481192, "theorem": -0.00013118810017451435, "to but": 0.0008062368290420358, "expensive or": 0.0009487902922217984, "as defined": 0.0004432885078990018, "the full": 0.00031560812684598553, "technologies first we": 0.0014544550282481192, "reduce the maximum": 0.0012625067896949531, "constants determined": 0.0011914241526725488, "where fi is": 0.0010703894883095607, "cdws method the": 0.0014544550282481192, "capacitance of the": 0.0012122232020727163, "transition time": 0.006846769272932068, "and ripple adders": 0.0014544550282481192, "koh kei yong": 0.0013333602301336958, "the 1997 international": 0.0011732107396129393, "has zero sensitivity": 0.0014544550282481192, "be defined": 0.0003498263723942577, "dimensional table is": 0.0029089100564962385, "off for transistor": 0.0029089100564962385, "the next subsection": 0.0007958103670718318, "whose transition": 0.0011411282121553447, "delay formulations": 0.0013833811025348848, "experiments and the": 0.0011143640701111455, "signal": 0.0006686520777806873, "resistance as defined": 0.0014544550282481192, "stis algorithm to": 0.007272275141240597, "developed later on": 0.0014544550282481192, "separately": 0.00020416172158462328, "32bit": 0.0022818579856891267, "to changing only": 0.0014544550282481192, "with width x": 0.0014544550282481192, "for every 0": 0.0009589806127577163, "can be defined": 0.0005590181844536383, "methods computations and": 0.0014544550282481192, "of presentation we": 0.0010200212464850503, "of the local": 0.0006209130390306346, "of optimizing": 0.0009096361363438836, "the last round": 0.0011413275010502372, "of all gates": 0.0013333602301336958, "45 51 april": 0.0012625067896949531, "we use": 0.0005775037317257653, "for a": 6.479500831979763e-05, "for simplicity": 0.000714387674770237, "circuit model": 0.0011021014159512685, "some": -0.0007875103887075506, "is just": 0.0012246000795153316, "achieve better designs": 0.0014544550282481192, "for x": 0.00042801488624125426, "scaled weighted sum": 0.0014544550282481192, "0 we": 0.0003571938373851185, "delay formulation in": 0.0014544550282481192, "a sequence": 0.00023813537368078848, "6 conclusions": 0.0005075849960311225, "cg1": 0.0012620659702851436, "cg0": 0.0012620659702851436, "a general dominance": 0.0014544550282481192, "we study the": 0.0012118333528042477, "a switch": 0.000736774525087499, "6 and": 0.0006027942087337155, "of this work": 0.0009272409326850113, "possible evaluations for": 0.0014544550282481192, "transistors 16bit adder": 0.0014544550282481192, "1998 le": 0.0009807527671846642, "of uni": 0.0012622863415039814, "7 6 8773": 0.0014544550282481192, "wires in the": 0.0012122232020727163, "prop": 0.0011528860056859236, "that both model": 0.0014544550282481192, "lower and": 0.01295312594707136, "time during the": 0.0009137409071305308, "we assume a": 0.0006389483902081954, "to an": 0.0007639760293703531, "dc current paths": 0.0014544550282481192, "very expensive or": 0.0013333602301336958, "algorithm we use": 0.000877763028680771, "propose the following": 0.0008912885588967811, "prob": 0.00037804214309414817, "buffered steiner": 0.0022822564243106893, "stopped when no": 0.0014544550282481192, "gate increase": 0.0013833811025348848, "x is defined": 0.0008534662529511463, "cs1 and": 0.0013833811025348848, "st indicates the": 0.0014544550282481192, "boundary of": 0.0005506887346804192, "2 when compared": 0.0013333602301336958, "instead of": 0.0010137077278802576, "clock source drivers": 0.0014544550282481192, "ii a function": 0.0014544550282481192, "step": -0.0016765584282557415, "tightened by any": 0.0014544550282481192, "tilos": 0.0011409289928445633, "transistor in other": 0.0014544550282481192, "sizes of": 0.0018191982578863483, "479 487 february": 0.0014544550282481192, "of critical": 0.002070571982949575, "transistor depends": 0.0027667622050697696, "are often achieved": 0.0014544550282481192, "there are": 9.780948945924975e-05, "the authors of": 0.0033284058403053544, "prob lem in": 0.0012625067896949531, "exact simultaneous gate": 0.0014544550282481192, "is a greedy": 0.0011732107396129393, "of area and": 0.0010910016221724926, "simulation": 0.0003359347972210666, "st h st": 0.0014544550282481192, "transistor has the": 0.0014544550282481192, "sizing proceedings of": 0.004000080690401088, "construction with": 0.0018695007259066656, "transition time is": 0.0029089100564962385, "for some": 0.00019115615156463248, "be tightened": 0.0011411282121553447, "block": 0.0002960791597678389, "case since the": 0.0010060001174102419, "to concurrent gate": 0.0029089100564962385, "insertion for": 0.001998426814593454, "i the output": 0.0011732107396129393, "model of": 0.0005693921591743527, "22 21 thus": 0.0014544550282481192, "given driver sizing": 0.0014544550282481192, "within": -0.0007638426536669015, "and drain capacitances": 0.0014544550282481192, "a 2x": 0.0027667622050697696, "as a global": 0.0010352593875458818, "wire sizing": 0.028895469822181722, "in general rd0": 0.0029089100564962385, "ns n t": 0.0014544550282481192, "was developed": 0.000593953525995778, "32bit adder": 0.0027667622050697696, "sources geometric": 0.0013833811025348848, "programs then we": 0.0014544550282481192, "for buffered clock": 0.0026667204602673915, "as studied in": 0.0010910016221724926, "university of iowa": 0.0013333602301336958, "may grow": 0.0009347503629533328, "off is observed": 0.0014544550282481192, "we associate": 0.0005959919190114073, "switch level timing": 0.0029089100564962385, "november 09": 0.002551506407302072, "november 08": 0.0007876478970694691, "leads to the": 0.0010776282626057648, "traverse every": 0.0011914241526725488, "long": -0.00018733518616946887, "provided either": 0.0011914241526725488, "pan global": 0.0013833811025348848, "capacitance": 0.007830466460014476, "j j": 0.000502500729656343, "wire resistance": 0.0011021014159512685, "periments in": 0.0013833811025348848, "via multi link": 0.0026667204602673915, "and introduce": 0.00069364574984473, "sizing for performance": 0.004848892808290865, "files": 0.0007506362913553197, "was first introduced": 0.0009809240477936729, "479 487": 0.0013833811025348848, "and solved": 0.0008423154448210368, "by a rising": 0.0014544550282481192, "it because": 0.0009347503629533328, "the i": 0.0006772485719148499, "delta": 0.00024202066360333286, "size 1x": 0.0013833811025348848, "investigator award": 0.0008876539456751155, "transistor size is": 0.0029089100564962385, "greedy wire": 0.0013833811025348848, "divided into a": 0.000905935348557589, "studied in 14": 0.0012625067896949531, "circuits": 0.0010208939778358801, "gorithm": 0.0005801738547822003, "equivalently a": 0.0008269946653386581, "and cl the": 0.0014544550282481192, "is used the": 0.0006814052171012062, "smooth area": 0.0013833811025348848, "optimal algorithm was": 0.0013333602301336958, "all ch": 0.004150143307604655, "to the wiresizing": 0.0014544550282481192, "simultaneous driver and": 0.007273339212436299, "appears as": 0.000673837310711, "similar": -0.0015400154788286215, "called": -0.0007003487809446146, "resistance in": 0.0011914241526725488, "0 we define": 0.000905935348557589, "of both wires": 0.0014544550282481192, "associated": -0.00017674253535678846, "worthwhile": 0.0009643368191340023, "transistor and every": 0.0014544550282481192, "is a transistor": 0.0014544550282481192, "subject to changing": 0.0014544550282481192, "consumption by a": 0.0012122232020727163, "be defined similarly": 0.0011413275010502372, "to obtain": 0.000556431237056183, "a circuit simultaneously": 0.0014544550282481192, "the wires have": 0.0014544550282481192, "6 m long": 0.0014544550282481192, "before the local": 0.0012122232020727163, "consistently outperforms cdws": 0.0014544550282481192, "to the gate": 0.0012122232020727163, "and assumes": 0.0008983033467096201, "a transistor or": 0.0029089100564962385, "by a factor": 0.000549180212413623, "and each primary": 0.0014544550282481192, "area optimization for": 0.0014544550282481192, "block the": 0.0006087142097061052, "only transistor channels": 0.0014544550282481192, "that ff is": 0.0009304708642664305, "sizing sdws problem": 0.0013333602301336958, "delay by": 0.002728908409031651, "and the": 0.0, "that these adders": 0.0014544550282481192, "functions satisfy": 0.0011411282121553447, "exact simultaneous": 0.0013833811025348848, "solely 22": 0.0013833811025348848, "3 the dominance": 0.0014544550282481192, "program acknowledgments": 0.0013833811025348848, "presentation we model": 0.0013333602301336958, "weight penalty we": 0.0014544550282481192, "to 17 7": 0.0013333602301336958, "uniform wiresizing": 0.0012622863415039814, "18 the path": 0.0014544550282481192, "10070": 0.0012620659702851436, "resistance r and": 0.0014544550282481192, "the design": 0.0002960290469510365, "3 the stis": 0.0014544550282481192, "the near optimal": 0.0011143640701111455, "relaxation a": 0.0010198431390559452, "that there exists": 0.0004956036275237993, "problems": -0.002166098432859002, "slope model is": 0.004363365084744358, "local refinement operation": 0.013333602301336959, "44 april": 0.0013833811025348848, "for low power": 0.0017687930604929863, "with multiple": 0.002025205806182007, "natural logarithms for": 0.0014544550282481192, "of one discrete": 0.0014544550282481192, "to reveal the": 0.0010060001174102419, "resistance for the": 0.0013333602301336958, "formulation and": 0.0014397506040720535, "under the given": 0.0009930154320670517, "e": -0.0012740227760288149, "j but": 0.0007081653066088481, "be the transistor": 0.0014544550282481192, "wiresizing algorithms were": 0.0014544550282481192, "simplicity of": 0.000591937154018514, "c0 and wire": 0.0014544550282481192, "stage p ns": 0.0014544550282481192, "designs especially": 0.0013833811025348848, "register files and": 0.0010910016221724926, "be carried out": 0.0006514200648161697, "have the following": 0.0009557181551061496, "wiresizing and tree": 0.0014544550282481192, "3 to minimize": 0.0013333602301336958, "sink can be": 0.0013333602301336958, "problem by": 0.0004822526017111546, "problem under the": 0.0020705187750917637, "still a": 0.0006271596444698818, "that all uni": 0.0014544550282481192, "has been developed": 0.0007200010224869586, "interconnect sizing stis": 0.0026667204602673915, "resistance": 0.014237211745480864, "interconnect delay": 0.0010702025860067305, "process is": 0.0003335007097613179, "24 and 120": 0.0014544550282481192, "at ucla for": 0.0012625067896949531, "during the optimization": 0.0014544550282481192, "designer after": 0.0013833811025348848, "say that": 0.0006097480172655321, "that can": 0.00015523966848538437, "still use parameters": 0.0014544550282481192, "appicaltions tilos": 0.0013833811025348848, "be finished in": 0.0050500271587798125, "u as": 0.0006646870071189662, "multiple sources fast": 0.0014544550282481192, "europe p 479": 0.0014544550282481192, "for interconnects": 0.003423384636466034, "theorem 1": 0.00036160469820680413, "drives a": 0.0011021014159512685, "wire in": 0.0010198431390559452, "to minimize a": 0.0010519468377507917, "was given in": 0.0008713692450156823, "this process is": 0.0006589471972969978, "algorithm achieves more": 0.0014544550282481192, "for the single": 0.0008321014600763386, "develop a unified": 0.0014544550282481192, "function of": 0.0013757696137149586, "uniform wire seg": 0.0014544550282481192, "of transistors and": 0.004363365084744358, "are driven": 0.0009640470080961892, "sizing work": 0.0013833811025348848, "decrease by": 0.0008681053111814816, "parameters however can": 0.0014544550282481192, "225 7 6": 0.0014544550282481192, "however may": 0.0008983033467096201, "will become": 0.000589942315852571, "next subsection in": 0.0014544550282481192, "define that x": 0.0014544550282481192, "algorithm efficiently": 0.0011021014159512685, "napa valley": 0.0011914241526725488, "program a": 0.0006476562973535679, "number n and": 0.0012122232020727163, "tree model as": 0.0014544550282481192, "and eliminate": 0.0008423154448210368, "the criticality of": 0.0012122232020727163, "easily verify that": 0.0010519468377507917, "digital mos": 0.0013833811025348848, "model a": 0.001370349461774521, "sizing problem and": 0.0013333602301336958, "lower and upper": 0.015383434312290261, "technology the": 0.0008776097611709612, "let x be": 0.0012919419437537913, "or a wire": 0.0014544550282481192, "vectors x and": 0.0009219076592233073, "based on iterative": 0.0012122232020727163, "of the stis": 0.004000080690401088, "for simultaneous buffer": 0.0013333602301336958, "inputs of": 0.0006646870071189662, "property for all": 0.0033430922103334366, "hspice simulation": 0.0022822564243106893, "however it": 0.00030337796453465876, "4320": 0.0011409289928445633, "algorithm was developed": 0.0010703894883095607, "simultaneous buffer and": 0.00378752036908486, "owbr al gorithm": 0.0014544550282481192, "dcc in": 0.0013833811025348848, "the algorithm 3": 0.0010910016221724926, "gate capacitance": 0.002524572683007963, "dcc is": 0.002524572683007963, "x u a": 0.0013333602301336958, "in section 2": 0.00029447606536953043, "the lr": 0.0062593361509557825, "of all": 0.0005595416300997987, "in section 5": 0.00031758707565093076, "the lra": 0.0027667622050697696, "types of": 0.0002432515696434286, "drivers and buffers": 0.0014544550282481192, "delay model an": 0.0014544550282481192, "optimize": 0.0006342507701483179, "the driver": 0.0008983033467096201, "that x dominates": 0.0012625067896949531, "following since increasing": 0.0014544550282481192, "to simultaneous transistor": 0.0012625067896949531, "layout area using": 0.0014544550282481192, "always a": 0.0013007739526619383, "networks": 0.00013020092773138395, "cell": 0.000352194328393411, "same as was": 0.0014544550282481192, "experiment": 0.00018577620680812506, "koh zhigang pan": 0.0014544550282481192, "the sensitivity": 0.0006345808938759472, "for each": 0.0002471137829789758, "and local refinement": 0.0014544550282481192, "handle these": 0.0009096361363438836, "program the coefficients": 0.0014544550282481192, "the formulation": 0.0006065324665136641, "i the": 0.0002365789353294906, "x satisfies": 0.0008505021357673573, "gram the": 0.000999213407296727, "i in": 0.0002902999367466472, "n chu d": 0.007272275141240597, "i ii": 0.0007655369456330219, "stis original": 0.0013833811025348848, "model as used": 0.0014544550282481192, "for the unit": 0.0009809240477936729, "wire the total": 0.0014544550282481192, "sizing an iterative": 0.0014544550282481192, "problem is equivalent": 0.0009219076592233073, "to the optimal": 0.0021932732620097675, "furthermore we proved": 0.0014544550282481192, "i it": 0.000502500729656343, "50 delay": 0.0012622863415039814, "is s the": 0.0011732107396129393, "i is": 0.0004898560454224944, "the previous": 0.0002685989479790003, "the entire design": 0.0012122232020727163, "unchanged we say": 0.0014544550282481192, "floorplan": 0.0009486246514584917, "8 is applicable": 0.0014544550282481192, "i for": 0.0006449959437036304, "is also": 0.0002740765216275788, "larger": -0.00035348507071357693, "accurate delay evaluation": 0.0029089100564962385, "critical paths in": 0.0022826550021004745, "in the current": 0.0005398257864754306, "6 2016 6": 0.0014544550282481192, "of the 1x": 0.0014544550282481192, "refinement based wiresizing": 0.0029089100564962385, "of upper": 0.0008062368290420358, "ctr jason": 0.0013833811025348848, "and wire sizing": 0.024637425531871728, "transistors in 66": 0.0029089100564962385, "be tightened by": 0.0014544550282481192, "which is denoted": 0.0009589806127577163, "tree similar to": 0.0012625067896949531, "scaled": 0.0003267811063026521, "api": 0.0006587171179683327, "just a": 0.00047888545016970655, "widths of": 0.0026949100401288608, "depends on its": 0.000905935348557589, "apply": -9.366759308473444e-05, "for comparison": 0.00053081490751733, "11 6 we": 0.0013333602301336958, "p 45": 0.0007876478970694691, "a generalized": 0.0011246321357709396, "non identical lower": 0.0014544550282481192, "use": -0.008103104880750205, "x it": 0.0006087142097061052, "from": 0, "consumption": 0.0009214585648097969, "from intel": 0.0009807527671846642, "this paper is": 0.0003305741203406972, "still a ch": 0.0014544550282481192, "can be obtained": 0.0004080087859065025, "method with": 0.0005427984740032488, "routing performance optimization": 0.0026667204602673915, "keeping the values": 0.0014544550282481192, "property the step": 0.0013333602301336958, "x in": 0.000736119950061243, "solution x": 0.0028030400219228487, "optimal wire": 0.0035742724580176467, "the remainder": 0.0003480210500480373, "optimizing": 0.00029119505095694673, "just 7": 0.0012622863415039814, "efficient polynomial time": 0.0012625067896949531, "becomes": -0.000155988710151431, "constant determined by": 0.0011413275010502372, "model for transistors": 0.0029089100564962385, "pre computed": 0.0008344898713308066, "respectively the optimal": 0.0014544550282481192, "a very efficient": 0.0009219076592233073, "one can show": 0.0007459895255824355, "or general ch": 0.0029089100564962385, "procedure this": 0.0008505021357673573, "6 285": 0.0013833811025348848, "transistor and the": 0.0014544550282481192, "no improvement": 0.0008776097611709612, "the cost": 0.0005467885998398653, "following where cg0": 0.0014544550282481192, "bounds meet": 0.0012622863415039814, "r0 wire area": 0.0014544550282481192, "in our formulation": 0.0010060001174102419, "layout or": 0.0010432226918259636, "assume that every": 0.000905935348557589, "either the": 0.00037470779079381493, "section 4 we": 0.0008904803251573773, "size the transistors": 0.0014544550282481192, "meet": 0.0006279815489572045, "of other": 0.0006726665895404244, "and study": 0.0007323987040209818, "cg1 cs1 and": 0.0014544550282481192, "capacitance loading cl": 0.0014544550282481192, "cascade drivers is": 0.0014544550282481192, "functions a": 0.000610921898877627, "08 1998 monterey": 0.0023464214792258786, "formulation note that": 0.0013333602301336958, "easily extended for": 0.0012122232020727163, "based on lagrangian": 0.0026667204602673915, "sizing approach": 0.0027667622050697696, "approach with": 0.00132347223636972, "coefficient functions and": 0.0025250135793899063, "of 16 solved": 0.0014544550282481192, "are given in": 0.0004575285875312387, "7 286": 0.0013833811025348848, "delta h st": 0.0014544550282481192, "wire sizing sbws": 0.0014544550282481192, "to drive long": 0.0014544550282481192, "united": 0.0014047708225823137, "formulation consistently outperforms": 0.0014544550282481192, "15 3600": 0.0013833811025348848, "model assumes": 0.00079363144604282, "both logic": 0.0012622863415039814, "timing analysis": 0.0008269946653386581, "x j but": 0.0014544550282481192, "algorithms use": 0.0007323987040209818, "2 0 77": 0.0014544550282481192, "solution such": 0.0009487902922217984, "area using the": 0.0014544550282481192, "to determine": 0.00072477672421152, "cross the": 0.0007876478970694691, "instead": -0.0009608646424281092, "problem and solved": 0.0013333602301336958, "stis algorithm can": 0.0014544550282481192, "variable x i": 0.000905935348557589, "compare our": 0.001284627897883189, "in our experiments": 0.0005601434588617649, "is the local": 0.0009137409071305308, "as studied": 0.0009807527671846642, "criticality of": 0.0010432226918259636, "the same stage": 0.0012122232020727163, "interconnect synthesismyampersandmdash": 0.0013833811025348848, "eqn 15 are": 0.0014544550282481192, "analysis tool": 0.0008681053111814816, "furthermore we": 0.0014400044926767136, "oct 1996 jason": 0.0014544550282481192, "45 8 14": 0.0014544550282481192, "power dissipation since": 0.0013333602301336958, "source drivers": 0.0013833811025348848, "performance micro processor": 0.0014544550282481192, "applicable only to": 0.0010200212464850503, "1997 international symposium": 0.0011732107396129393, "designs we believe": 0.0014544550282481192, "computations": 7.819857787718966e-05, "assume that a": 0.000557899553685108, "are implemented": 0.0005352213778559227, "x becomes increasingly": 0.0014544550282481192, "delays in": 0.0015208226455763682, "wiresizing algorithm": 0.0037868590245119446, "optimal weight penalty": 0.0014544550282481192, "a one": 0.00038366065607407356, "2x times area": 0.0014544550282481192, "form relation": 0.0013833811025348848, "uniform within a": 0.0012625067896949531, "and fl": 0.0006476562973535679, "insertion for low": 0.0024244464041454326, "adjusted for area": 0.0014544550282481192, "lower bound": 0.0003468253388765772, "erty a polynomial": 0.0014544550282481192, "the stis formulation": 0.0013333602301336958, "1 326": 0.0013833811025348848, "segments have the": 0.0014544550282481192, "n chu": 0.006311431707519907, "variables in x": 0.0009589806127577163, "a step so": 0.0012625067896949531, "tool after initial": 0.0014544550282481192, "including": -4.32322924794877e-05, "rc interconnect optimizationunder": 0.0014544550282481192, "given a": 0.00019318260189690717, "and area": 0.0008269946653386581, "yong khoo interconnect": 0.0013333602301336958, "tilos a": 0.0012622863415039814, "in 6 that": 0.0010519468377507917, "the source drain": 0.0014544550282481192, "more precise": 0.0005382163071252982, "n update the": 0.0014544550282481192, "number as": 0.0008776097611709612, "evaluation fast": 0.0013833811025348848, "2x inverter the": 0.0014544550282481192, "are constants": 0.0014317739628418773, "the gain": 0.0007158869814209387, "sizes for all": 0.0011413275010502372, "in 24": 0.0006423139489415945, "authors of 20": 0.0014544550282481192, "a signal": 0.000658832137545418, "that every": 0.0003622419266775847, "the following important": 0.0009394712106483369, "st and eliminate": 0.0014544550282481192, "the interconnect": 0.002632829283512884, "easily extended": 0.0006834717587159872, "in the last": 0.0004956036275237993, "transistor sizing cmos": 0.0014544550282481192, "and m i": 0.0009930154320670517, "same model is": 0.0013333602301336958, "practice": 2.2772727028891298e-05, "our work": 0.0003781081535958234, "delay model": 0.008876539456751155, "p 628 633": 0.0014544550282481192, "026": 0.0008127486870220693, "st and": 0.0009487902922217984, "for standard cell": 0.0012625067896949531, "the technology in": 0.0012625067896949531, "tance": 0.0007761152437436498, "delay of a": 0.0008843965302464932, "algorithm includes": 0.0010702025860067305, "about 2x times": 0.0014544550282481192, "the penalty weight": 0.0013333602301336958, "wire area capacitance": 0.0013333602301336958, "university of": 0.0003740339630943781, "form only unit": 0.0014544550282481192, "university": 0.00011478474164822995, "easily verify": 0.0009807527671846642, "built for": 0.0008128906022808473, "geometric programming": 0.0011021014159512685, "interconnect design for": 0.0012625067896949531, "paper most": 0.0011914241526725488, "bounds for x": 0.0014544550282481192, "for every transistor": 0.0029089100564962385, "wire sizing work": 0.0014544550282481192, "delay by assuming": 0.0014544550282481192, "coupling capacitance proceedings": 0.0014544550282481192, "we propose to": 0.0007121092287645336, "digital circuits with": 0.0026667204602673915, "simplicity we assume": 0.0007588673716402647, "a wire": 0.0008681053111814816, "algorithm to solve": 0.002511619318702088, "chung": 0.0005036714861165906, "stage number": 0.0035742724580176467, "and inter": 0.0014917185344805396, "transistors table 3": 0.0014544550282481192, "this process produces": 0.0014544550282481192, "related": -0.00015337821296985128, "suboptimal designs": 0.0027667622050697696, "the minimum width": 0.0010910016221724926, "effective resistance of": 0.0029089100564962385, "inverter": 0.002480550863335106, "80": 0.00023115433872951638, "special": -6.030430641433268e-05, "out": -0.001312530224352198, "helpful to prove": 0.0014544550282481192, "greedy wire sizing": 0.0014544550282481192, "is designed recently": 0.0014544550282481192, "the following": 0.00027663650378928646, "source nets net": 0.0014544550282481192, "drivers buffers the": 0.0014544550282481192, "criticality and the": 0.0014544550282481192, "methods computations": 0.0012622863415039814, "problem 8": 0.0008590851974555831, "computed based on": 0.0010060001174102419, "we report": 0.0005114871964633906, "solution immediately 4": 0.0014544550282481192, "problem 6": 0.00079363144604282, "the nsf": 0.0007604113227881841, "property and reveal": 0.0014544550282481192, "driver however": 0.0013833811025348848, "net1 15": 0.0013833811025348848, "in fact determines": 0.0014544550282481192, "layout area therefore": 0.0014544550282481192, "2 17": 0.0007044247665710485, "for values": 0.0007604113227881841, "design and optimization": 0.0011732107396129393, "and buffer insertion": 0.0023464214792258786, "transistor by": 0.0013833811025348848, "simple and": 0.00042801488624125426, "operation can be": 0.001583505600000378, "programming an iterative": 0.0014544550282481192, "model is a": 0.0046364559062019965, "using dominance": 0.0013833811025348848, "will show that": 0.0005368067217156833, "area therefore": 0.0011914241526725488, "every wire": 0.0012622863415039814, "13 1997": 0.00257725559236675, "g": -0.001562951688169192, "following dp slope": 0.0014544550282481192, "determining": 0.00011591133533758361, "recalling the definition": 0.0012122232020727163, "the computation": 0.00024886423043553936, "used for each": 0.0008042134568285067, "problem a": 0.0005154693651193903, "optimal stis algorithm": 0.004363365084744358, "times": -0.00025924310304554707, "then the resistance": 0.0014544550282481192, "compute a": 0.0013025027459507813, "we have": 5.731992918388383e-05, "palais des": 0.0009807527671846642, "as was": 0.0005675264462249307, "wire length max": 0.0014544550282481192, "computation of lr": 0.0014544550282481192, "use parameters of": 0.0029089100564962385, "the gate capacitance": 0.0029089100564962385, "solution can": 0.000670735901514532, "m 2": 0.0013326699466216414, "yong": 0.0006130491338741307, "penalty we": 0.0011021014159512685, "time recalling": 0.0013833811025348848, "the technology it": 0.0014544550282481192, "circuits with linear": 0.0026667204602673915, "that if eqn": 0.0014544550282481192, "studies considered simultaneous": 0.0014544550282481192, "assumption for": 0.000736774525087499, "for both simple": 0.0013333602301336958, "local refinements in": 0.0014544550282481192, "the sizes for": 0.0036366696062181494, "in 1 2": 0.0008372064395673625, "3 1": 0.00010145449317954237, "3 2": 0.00011143811114521463, "the same timing": 0.0011413275010502372, "than enumeration": 0.0012622863415039814, "conclusions the major": 0.0014544550282481192, "1 dominance property": 0.0014544550282481192, "unit effective resistance": 0.020362370395473672, "delays along": 0.0011914241526725488, "gate sizing approach": 0.0029089100564962385, "a type": 0.0005337412833974788, "property for stis": 0.0029089100564962385, "one dimensional": 0.0005075849960311225, "their": -0.0010023251454721392, "if the lr": 0.0013333602301336958, "j richard": 0.0012622863415039814, "uniform factor": 0.0013833811025348848, "7 18 table": 0.0014544550282481192, "ground to": 0.0012622863415039814, "sources geometric programming": 0.0014544550282481192, "but bqj still": 0.0014544550282481192, "of solution": 0.0007604113227881841, "of each": 0.00012417255428601685, "and interconnect design": 0.0014544550282481192, "works 11": 0.0013833811025348848, "it monotonically": 0.0027667622050697696, "throughout the": 0.00038577975355656447, "we study": 0.0008630165534684686, "transistor": 0.037855981629581266, "programs and show": 0.0026667204602673915, "the algorithm": 0.001229674973841092, "young investigator award": 0.0009589806127577163, "dclk and": 0.0013833811025348848, "gate source and": 0.0014544550282481192, "decrease by a": 0.0011143640701111455, "45 51": 0.0010702025860067305, "given for the": 0.0016849250969228355, "m i": 0.004649184262310901, "the given driver": 0.0014544550282481192, "based algorithm lra": 0.0014544550282481192, "discussed in the": 0.0005612754598401426, "in coefficient functions": 0.0014544550282481192, "16 1 and": 0.0014544550282481192, "where m i": 0.0011732107396129393, "become the dominating": 0.0013333602301336958, "buffers or": 0.0010432226918259636, "immediately we": 0.000999213407296727, "51 april 06": 0.0012625067896949531, "power reductions when": 0.0014544550282481192, "the identical": 0.0026949100401288608, "bound of": 0.0004377675161102432, "works 14": 0.0013833811025348848, "simultaneous logic": 0.0013833811025348848, "1997 napa": 0.0011914241526725488, "transistor size": 0.004150143307604655, "unchanged": 0.00028930693816724845, "buffers the": 0.0008128906022808473, "coefficient functions in": 0.0014544550282481192, "p type": 0.0011411282121553447, "t where ns": 0.0014544550282481192, "be adjusted for": 0.0011413275010502372, "optimal width": 0.005049145366015926, "based on": 0.00048211229193782074, "chains of 4": 0.0014544550282481192, "layout in": 0.0008681053111814816, "is a dc": 0.0013333602301336958, "we compare": 0.0008148270970934622, "to the transistor": 0.004000080690401088, "to our": 0.00027339429991993263, "as in": 0.00022511616541480176, "functions efficiently": 0.0011021014159512685, "stages in": 0.000686800135509373, "exists an": 0.00043062939004292783, "bit adder with": 0.0014544550282481192, "optimizes a": 0.0010198431390559452, "traversal similarly": 0.0013833811025348848, "uni segments have": 0.0014544550282481192, "able": -6.186934706513302e-05, "the slower input": 0.0014544550282481192, "of the input": 0.000516905390207462, "often achieves the": 0.0014544550282481192, "which": -0.01766892358399201, "almost linearly": 0.000999213407296727, "simplicity we": 0.0008612587800858557, "a lower bound": 0.0005214608718949548, "factor of 1": 0.0008478790898094171, "while the gate": 0.0013333602301336958, "the input transition": 0.0050500271587798125, "contract j fbi": 0.0013333602301336958, "wiresizing works 11": 0.0014544550282481192, "effective resis": 0.0013833811025348848, "original designs when": 0.0014544550282481192, "a dcc": 0.005533524410139539, "delay evaluation": 0.002524572683007963, "stis formulation consistently": 0.0014544550282481192, "an ideal assumption": 0.0014544550282481192, "since same": 0.0013833811025348848, "connected": 8.62179564477753e-05, "operation which be": 0.0014544550282481192, "criticality of stage": 0.0014544550282481192, "x eqn": 0.0013833811025348848, "digital bpsk": 0.0013833811025348848, "of lr": 0.0011914241526725488, "seconds and a": 0.0012122232020727163, "class": -0.00031979956537571733, "values of": 0.00035004609499449997, "interconnect separately which": 0.0014544550282481192, "are ch": 0.006916905512674425, "it is of": 0.0007656706405239813, "for cmos circuits": 0.0014544550282481192, "refinement based algorithm": 0.0014544550282481192, "including both": 0.0008776097611709612, "bounds note": 0.0011914241526725488, "129 179800": 0.0013833811025348848, "s in": 0.000331817392654614, "8 to": 0.0005710816962461603, "each wire segment": 0.00378752036908486, "proceedings": -0.00032942752214166555, "digital mos vlsi": 0.0014544550282481192, "efficiently all": 0.0012622863415039814, "wiresizing under the": 0.0013333602301336958, "sbws stis clk": 0.0014544550282481192, "output drives a": 0.0014544550282481192, "of mcnc 0": 0.0029089100564962385, "with width": 0.0011021014159512685, "these constraints it": 0.0014544550282481192, "important theorem which": 0.0014544550282481192, "achieved in the": 0.001811870697115178, "this paper we": 0.00021514509955747178, "planning": 0.00046483726030472293, "model rc interconnect": 0.0029089100564962385, "block level": 0.0010432226918259636, "larger class of": 0.0010060001174102419, "2 stis problem": 0.0014544550282481192, "which leads": 0.001221843797755254, "update the the": 0.0014544550282481192, "even though the": 0.000557899553685108, "assume that all": 0.0005854710474140278, "based": -0.008932306431495254, "the path": 0.00038649072595828054, "primary output": 0.0009217466835538078, "resis tance": 0.0011914241526725488, "i when": 0.0007044247665710485, "wire widths are": 0.0013333602301336958, "from the": 1.518370345303634e-06, "that the stis": 0.005817820112992477, "2 wire": 0.0013833811025348848, "for both": 0.0005503407737142826, "relaxation method as": 0.0013333602301336958, "off one": 0.0012622863415039814, "the impact of": 0.0005196257867467395, "local": -0.0008157399026430731, "tree model": 0.0009347503629533328, "achieve": 0.0001343238890727499, "methods for": 0.00025707943068144207, "23967 19242": 0.0013833811025348848, "an intel": 0.0009096361363438836, "area and the": 0.0009696105698388175, "factor 1 5": 0.0013333602301336958, "overall": 5.044523453906703e-05, "property still holds": 0.0012122232020727163, "120": 0.0013022753537116137, "multiplied by constants": 0.0014544550282481192, "more precise we": 0.0009930154320670517, "drive long": 0.0013833811025348848, "129": 0.00046903105269978016, "input and the": 0.0008372064395673625, "whose transition time": 0.0014544550282481192, "by x its": 0.0014544550282481192, "6 i unchanged": 0.0014544550282481192, "problems in section": 0.0010519468377507917, "logic gates": 0.0008423154448210368, "in eqn are": 0.0014544550282481192, "or equivalently a": 0.0011143640701111455, "tuned": 0.00044508470162806765, "sizing stis": 0.002524572683007963, "usually find": 0.0013833811025348848, "c j": 0.0005427984740032488, "to the dp": 0.0013333602301336958, "the input": 0.0018921999685187934, "gram": 0.0004938231765487362, "and wiresizing": 0.0011411282121553447, "achieved efficiently": 0.0012622863415039814, "shi": 0.0005396372998181418, "authors of 11": 0.0014544550282481192, "c c": 0.0004557889282706909, "programming technique most": 0.0014544550282481192, "lead to suboptimal": 0.0026667204602673915, "rd0 solely": 0.0013833811025348848, "optimal algorithm for": 0.0007801058111740036, "their helpful discussions": 0.0012625067896949531, "multiplying": 0.0007588337958278541, "computed": -0.0003777188814206877, "the original": 0.0004694017939008045, "of x in": 0.0014565078506558577, "14 2": 0.0015310738912660438, "optimization in deep": 0.0025250135793899063, "120 79": 0.0027667622050697696, "sizing by": 0.0013833811025348848, "dissipation are": 0.0011914241526725488, "14 4": 0.00079363144604282, "we have the": 0.000421552694394738, "computes": 0.0001372082601276033, "computer": -0.0005940997922431994, "better designs": 0.0013833811025348848, "used to solve": 0.0013178943945939955, "based on distributed": 0.0022826550021004745, "to m": 0.0010203554929734742, "4 8 499": 0.0014544550282481192, "transistor sizes within": 0.0014544550282481192, "61 24": 0.0013833811025348848, "authors would": 0.0005840823674644055, "property 3 1": 0.0012625067896949531, "closer": 0.00027916187241850587, "bounds are computed": 0.0012122232020727163, "computed based": 0.0009347503629533328, "refinement operations rather": 0.0014544550282481192, "ii a": 0.0006271596444698818, "x as a": 0.0010200212464850503, "besides the area": 0.0014544550282481192, "design for deep": 0.0013333602301336958, "of developing": 0.00079363144604282, "written": 1.1133645068398767e-05, "hand there": 0.00079363144604282, "21 is": 0.0007458592672402698, "vlsi a": 0.0011914241526725488, "closed": 0.0009522500778393673, "that the single": 0.0009589806127577163, "an efficient stis": 0.0014544550282481192, "of critical paths": 0.0029089100564962385, "channels or": 0.0009347503629533328, "just an ideal": 0.0014544550282481192, "solution the": 0.0005337412833974788, "trees based": 0.002140405172013461, "the weighted delay": 0.0026667204602673915, "lr tight lower": 0.015999005310729314, "layout or with": 0.0014544550282481192, "kei": 0.0010196650938151882, "its source and": 0.0011143640701111455, "runs 100x time": 0.0014544550282481192, "operations rather than": 0.0012122232020727163, "model of any": 0.0012625067896949531, "input to the": 0.0006688140151747061, "evaluation fast performance": 0.0014544550282481192, "is still the": 0.0009219076592233073, "minimum size 1x": 0.0014544550282481192, "assume a": 0.0004587864002868641, "and 4 8": 0.0010352593875458818, "not meet the": 0.0010910016221724926, "1997 ieee acm": 0.0032111684649286827, "spacing with consideration": 0.0014544550282481192, "clk 367 59304": 0.0014544550282481192, "x i is": 0.0007070332991547982, "1997 san": 0.0026949100401288608, "stis method uses": 0.0014544550282481192, "and the percent": 0.0011732107396129393, "may lead": 0.0011759370804911731, "technology the same": 0.0014544550282481192, "was used in": 0.0006996768950373947, "predicting transient delays": 0.0014544550282481192, "still dominated": 0.002524572683007963, "in essence": 0.0006646870071189662, "april": 0.0003511207871470345, "exponentially with respect": 0.0014544550282481192, "operations beginning": 0.0027667622050697696, "in a recent": 0.0009394712106483369, "first we": 0.00028469607958717634, "still dominates": 0.0012622863415039814, "post routing performance": 0.0026667204602673915, "initialize the coefficient": 0.0014544550282481192, "an increase of": 0.003623741394230356, "bounds of x": 0.0026667204602673915, "x i for": 0.0008843965302464932, "as electro migration": 0.0014544550282481192, "cd1 are constants": 0.0014544550282481192, "in the original": 0.0004956036275237993, "3 we reveal": 0.0014544550282481192, "recently the authors": 0.0014544550282481192, "be computed": 0.00029077248004177853, "sizes of all": 0.0021820032443449853, "general dominance prop": 0.0014544550282481192, "tool crystal 21": 0.0014544550282481192, "the authors": 0.0016071255057583881, "the bundled": 0.002524572683007963, "greedy algorithm": 0.0007158869814209387, "the sdws formulation": 0.0014544550282481192, "respect": -0.0008018730259436319, "sizing number of": 0.0014544550282481192, "a sequential quadratic": 0.0029089100564962385, "addition": -0.00012558476832296952, "4 we will": 0.0008372064395673625, "problem 11 the": 0.0013333602301336958, "transistor always appears": 0.0014544550282481192, "worthwhile to mention": 0.0029089100564962385, "koh zhigang": 0.0013833811025348848, "functions which": 0.0005784001409656974, "loading cl": 0.0013833811025348848, "was shown in": 0.0007656706405239813, "chosen such that": 0.0007877854534608539, "formulation is able": 0.0014544550282481192, "5 9035 4": 0.0014544550282481192, "dominates denoted": 0.0013833811025348848, "uniform wire sizing": 0.0013333602301336958, "applied to": 0.0001766371419029998, "solution to minimize": 0.0013333602301336958, "use rd0": 0.0013833811025348848, "electronic systems todaes": 0.0008372064395673625, "international symposium": 0.0014639848419216448, "increases the gate": 0.0014544550282481192, "result all": 0.0009217466835538078, "with in": 0.0005523068003774759, "greatly generalize the": 0.0014544550282481192, "a result all": 0.0010060001174102419, "for the simultaneous": 0.0011413275010502372, "there exists an": 0.0005107024250929782, "the cost of": 0.0007866199698589242, "into one": 0.000491522262280238, "of non identical": 0.0013333602301336958, "meet the": 0.0006087142097061052, "present": -0.0002667903191961129, "is the gate": 0.0012625067896949531, "624 november": 0.0012622863415039814, "novel": 0.0005199345466763614, "posynomial subject": 0.0013833811025348848, "6 to our": 0.0014544550282481192, "de paris france": 0.0010519468377507917, "to mention that": 0.0021038936755015834, "loading capacitance when": 0.0014544550282481192, "a lookup": 0.0008983033467096201, "will": -0.004940795023955352, "authors of": 0.0036406338191266987, "size given the": 0.0013333602301336958, "interconnect sizing for": 0.0013333602301336958, "and wires which": 0.0014544550282481192, "x i ii": 0.0014544550282481192, "stage p": 0.0011914241526725488, "the average": 0.00026813568231721436, "layer": 0.00030682928216104914, "optimization using dominance": 0.0014544550282481192, "that we": 0.00021340513889205317, "problem that": 0.0004939094037491114, "with the unit": 0.0010910016221724926, "cmos technology": 0.0018975805844435969, "thus": -0.0023271117637503965, "optimization then": 0.0012622863415039814, "upper bounds are": 0.006513296049865014, "3 recently": 0.0010702025860067305, "time faster than": 0.0014544550282481192, "fast performance driven": 0.0026667204602673915, "non uniform": 0.001839468537889482, "sizes and reliability": 0.0014544550282481192, "r gate": 0.0013833811025348848, "global interconnects": 0.0011914241526725488, "able to": 0.00016141450287365203, "average power": 0.0018434933671076157, "in turn": 0.0003187636595389467, "widths of all": 0.0029089100564962385, "produces a set": 0.0011143640701111455, "nets 2 these": 0.0014544550282481192, "however the": 0.0001530999904648416, "computed iteratively": 0.0011411282121553447, "is assumed": 0.0003380494286838837, "cross": 0.00024202066360333286, "enumeration": 0.0018429171296195938, "x i when": 0.0012625067896949531, "and more": 0.0010404760166297317, "interconnects and register": 0.0014544550282481192, "zhigang": 0.0018972493029169833, "in o m": 0.0025436372694282515, "each uses a": 0.0014544550282481192, "total 129": 0.0013833811025348848, "of a transistor": 0.006312533948474766, "identical for": 0.0007554282746312717, "7 563 0": 0.0014544550282481192, "of our stis": 0.0014544550282481192, "works on layout": 0.0014544550282481192, "and the 50": 0.0014544550282481192, "assuming all transistor": 0.0014544550282481192, "solution better": 0.0013833811025348848, "automation": 0.0007425883087938576, "applicable only": 0.0009096361363438836, "capacitance c0 and": 0.0014544550282481192, "number as we": 0.0014544550282481192, "of the effective": 0.0010703894883095607, "of traversal": 0.0009640470080961892, "and transistors": 0.0013833811025348848, "way as": 0.00046595886046409265, "circuit model for": 0.0014544550282481192, "paths given by": 0.0014544550282481192, "wiresizing problem was": 0.0014544550282481192, "and upper": 0.012641475755638154, "i": -0.01932196467049942, "a chain": 0.0012793999113426388, "with about 2x": 0.0014544550282481192, "recently several studies": 0.0014544550282481192, "well": -0.00044508470162806765, "constraints it": 0.0008062368290420358, "still holds for": 0.0011143640701111455, "widths are": 0.0011021014159512685, "3 227661 192570": 0.0014544550282481192, "is very": 0.0002311947009328915, "path from": 0.0004423579528984458, "note that": 0.00018407432521628527, "time the local": 0.0011732107396129393, "61 7": 0.0012622863415039814, "on spice": 0.0012622863415039814, "consumption by 24": 0.0014544550282481192, "area trade": 0.0027667622050697696, "on physical": 0.002765240050661424, "planning tool": 0.0013833811025348848, "number of transistors": 0.0024244464041454326, "operation of": 0.000508877054106615, "a dc current": 0.0014544550282481192, "increasingly": 0.0003864232520186929, "accurate": 0.0002340805247646897, "computed basically within": 0.0014544550282481192, "property for ch": 0.0014544550282481192, "obtain": -0.0003681629767503391, "operation on": 0.0006043760472157858, "the sequential": 0.0005293682683844452, "sources": 0.0010916178756498359, "polynomial times o": 0.0014544550282481192, "routing to determine": 0.0013333602301336958, "as we already": 0.0010352593875458818, "ratio is": 0.0005728847940959758, "is studied based": 0.0014544550282481192, "x the": 0.0006749519664671709, "are the starting": 0.0012625067896949531, "throughout the entire": 0.0010519468377507917, "contributes a larger": 0.0013333602301336958, "find the": 0.0006333108305940219, "significantly reduce the": 0.0008592352297988342, "by 57": 0.0011411282121553447, "i e": 6.370946961514311e-05, "gate capacitance of": 0.0029089100564962385, "a factor": 0.000379483148463589, "a constant stage": 0.0014544550282481192, "identical": 0.0005772547836186038, "n and assumes": 0.0014544550282481192, "coefficient functions with": 0.0014544550282481192, "low power": 0.0014015200109614243, "criticality": 0.0015308065948464794, "weight st indicates": 0.0014544550282481192, "long wire the": 0.0014544550282481192, "multiple in": 0.0012622863415039814, "states chris": 0.0037868590245119446, "with bounded increase": 0.0014544550282481192, "kok koh kei": 0.0013333602301336958, "factor of": 0.0003635218305078533, "out that the": 0.0006240637691475923, "15 it in": 0.0014544550282481192, "nevertheless theorem 3": 0.0014544550282481192, "in determining the": 0.0007763863283555058, "immediately": 0.00010089046907813406, "i th dcc": 0.0014544550282481192, "6 each": 0.0008590851974555831, "i 2": 0.0003357640354165557, "wire segment in": 0.0013333602301336958, "tested the algorithm": 0.0012625067896949531, "respect to these": 0.0009696105698388175, "helpful": 0.00039310451355806334, "sizes": 0.001017892433507529, "rc interconnect": 0.004765696610690195, "capacitance in": 0.0010702025860067305, "and test in": 0.0007369031968522715, "simulation or computed": 0.0014544550282481192, "sized": 0.00037396866386897755, "recently 4 where": 0.0014544550282481192, "achieve the area": 0.0014544550282481192, "the sense that": 0.0004581964476579859, "distributed rc delay": 0.0024244464041454326, "2 computation": 0.0009347503629533328, "transceiver chip is": 0.0014544550282481192, "p 39 44": 0.0014544550282481192, "developed later": 0.0012622863415039814, "because": -0.0010981195562593106, "in this": 8.09801486357201e-06, "routing with": 0.0008269946653386581, "sequence": -0.00020949090013824622, "problem under a": 0.0012122232020727163, "net of": 0.0020396862781118905, "our results": 0.0006449959437036304, "is pre": 0.0008776097611709612, "works 11 17": 0.0014544550282481192, "transistor under certain": 0.0014544550282481192, "report hspice": 0.0013833811025348848, "08 1998": 0.002204202831902537, "112": 0.0005307222373169952, "for transistor": 0.004150143307604655, "proofs": 0.0002162782175238757, "a 32 bit": 0.0009219076592233073, "n t where": 0.0012625067896949531, "of natural logarithms": 0.0013333602301336958, "during the enumeration": 0.0013333602301336958, "lead": 0.00023496664568520455, "cheng kok koh": 0.003423982503150712, "be used": 0.0002716158402690785, "lower bounds of": 0.0009696105698388175, "can apply the": 0.0008223115228428155, "formulation of": 0.0004987725172377306, "floorplan place ment": 0.0014544550282481192, "slope model of": 0.0029089100564962385, "segments have": 0.0010432226918259636, "dominated by x": 0.006666801150668479, "have implemented the": 0.0008042134568285067, "especially in the": 0.0008223115228428155, "adder 1026": 0.0013833811025348848, "transceiver in 1": 0.0013333602301336958, "j fbi 93": 0.0013333602301336958, "changing only keeping": 0.0014544550282481192, "sizing stis problem": 0.0026667204602673915, "where cg0 cs0": 0.0014544550282481192, "generalized delay model": 0.0025250135793899063, "i and function": 0.0014544550282481192, "be achieved": 0.0003713589866222469, "o r r": 0.0013333602301336958, "with multiple sources": 0.004457456280444582, "all wires 3": 0.0014544550282481192, "simple ch posynomials": 0.0014544550282481192, "the 1": 0.0004461058602191432, "o r n": 0.0011732107396129393, "transistor channels or": 0.0014544550282481192, "be discussed in": 0.0014454204525949444, "between them": 0.0004733972723602825, "gate sizing formulation": 0.0029089100564962385, "the transistor size": 0.0029089100564962385, "circuit design": 0.0008681053111814816, "determine rd0 solely": 0.0014544550282481192, "based method can": 0.0013333602301336958, "synthesis a moment": 0.0013333602301336958, "carried": 0.0001917968381054661, "like to thank": 0.0004699027079100881, "ic technologies first": 0.0014544550282481192, "8773 2 3222": 0.0014544550282481192, "comparison of buffer": 0.0014544550282481192, "reliability concerns such": 0.0014544550282481192, "transistor channels": 0.0013833811025348848, "coefficients in its": 0.0014544550282481192, "4 cascade": 0.0027667622050697696, "interconnect synthesismyampersandmdash a": 0.0014544550282481192, "in the sense": 0.0004122488373827087, "february 23": 0.0009347503629533328, "the designer": 0.0006345808938759472, "rather than enumeration": 0.0014544550282481192, "to achieve large": 0.0013333602301336958, "h1": 0.0006222643431922558, "nets 2": 0.0013833811025348848, "optimal algorithm in": 0.0022826550021004745, "to x": 0.0007904188510007908, "relaxation method": 0.0018695007259066656, "simultaneously we": 0.0008776097611709612, "2 and": 0.00011199781843212091, "dissipation since": 0.0012622863415039814, "x eqn 10": 0.0014544550282481192, "under the elmore": 0.0012122232020727163, "states chung ping": 0.0013333602301336958, "csto under contract": 0.0012625067896949531, "of near optimal": 0.0012625067896949531, "performance optimization then": 0.0014544550282481192, "program still can": 0.0014544550282481192, "a circuit": 0.0033234350355948314, "convex optimization a": 0.0013333602301336958, "mentation": 0.0006706188037663626, "x this process": 0.0029089100564962385, "bpsk direct": 0.0013833811025348848, "quadratic": 0.0008429318675457927, "particular variable": 0.0011021014159512685, "holds for a": 0.001811870697115178, "on a sparc": 0.0009394712106483369, "r r is": 0.0009219076592233073, "input to": 0.0018035588518332485, "relaxation method 3": 0.0013333602301336958, "net3 36 10070": 0.0014544550282481192, "partially supportedby": 0.0013833811025348848, "and eliminate those": 0.0012625067896949531, "8773": 0.0012620659702851436, "minimize delay for": 0.0013333602301336958, "discussed in section": 0.00046021338743956384, "8bit 16bit": 0.0013833811025348848, "and wire during": 0.0014544550282481192, "can easily": 0.00036937371386726694, "concerns such": 0.0012622863415039814, "problem of": 0.00018580864546829758, "we will": 0.00011621363583730415, "gain": 0.0002342186054752224, "the capacitance loading": 0.0014544550282481192, "files and apply": 0.0014544550282481192, "them is very": 0.0012625067896949531, "technology and": 0.0007081653066088481, "usually find that": 0.0014544550282481192, "he": 0.0007510869499777821, "note that although": 0.0007839043607635591, "we plan to": 0.0006949335747418768, "unit effective resis": 0.0014544550282481192, "recall that the": 0.0005460108295258841, "in 14 2": 0.0014544550282481192, "has the": 0.00014345203161232565, "wire sizing problem": 0.006312533948474766, "whether": -0.00010253767602424747, "i increases": 0.000999213407296727, "and an efficient": 0.0010519468377507917, "for simplicity we": 0.0010899319455624989, "the gap": 0.0005802751598031156, "inter block drivers": 0.0014544550282481192, "1 026 transistors": 0.0014544550282481192, "our delay": 0.0011914241526725488, "ii computation of": 0.0014544550282481192, "of g to": 0.0009219076592233073, "m cdws": 0.0013833811025348848, "dissipation since same": 0.0014544550282481192, "capacitance proceedings": 0.0012622863415039814, "determining the": 0.0003997047089990356, "1 n 4": 0.0009394712106483369, "program proofs of": 0.0014544550282481192, "s all digital": 0.0014544550282481192, "either a transistor": 0.0014544550282481192, "advanced ic": 0.0013833811025348848, "assuming an": 0.0008590851974555831, "multiple sources geometric": 0.0014544550282481192, "even impossible": 0.0010702025860067305, "almost linearly let": 0.0014544550282481192, "logarithms for performance": 0.0014544550282481192, "the full custom": 0.0014544550282481192, "ratio to": 0.0008876539456751155, "563 0 188": 0.0014544550282481192, "8bit": 0.0011409289928445633, "including both transistors": 0.0014544550282481192, "as the following": 0.0014400020449739173, "where the": 0.00030965892659366576, "the free": 0.0006131561792964939, "cmos": 0.0037917806382265903, "just 7 18": 0.0014544550282481192, "inverter the stis": 0.0014544550282481192, "functions": -0.0011650037248532232, "segment under a": 0.0014544550282481192, "1996 jason": 0.0013833811025348848, "well as cg1": 0.0014544550282481192, "and 14": 0.0006223729976960435, "sdws problem for": 0.0014544550282481192, "percent": 0.0003850038697071554, "sizing sbws problem": 0.0014544550282481192, "trade off formulation": 0.0014544550282481192, "sizing for clock": 0.0014544550282481192, "width is assumed": 0.0014544550282481192, "other": -0.004387282735881717, "named dclk and": 0.0014544550282481192, "8 respectively moreover": 0.0014544550282481192, "6 to obtain": 0.0010910016221724926, "129 179800 28046": 0.0014544550282481192, "design p": 0.004738947132005227, "8 proposed": 0.0010198431390559452, "the dominating factor": 0.0012625067896949531, "nets net of": 0.0014544550282481192, "and sbws algorithms": 0.0014544550282481192, "and local": 0.0011643382032475655, "first polynomial time": 0.0011413275010502372, "in 12 6": 0.0014544550282481192, "algorithm can be": 0.0010231530472042745, "three dimensional": 0.001005001459312686, "find the optimal": 0.001674412879134725, "satisfy the following": 0.000769171715614513, "in the full": 0.0007999624014173029, "achieve large delay": 0.0014544550282481192, "even better sizing": 0.0014544550282481192, "work 8": 0.0009807527671846642, "driver but the": 0.0014544550282481192, "set of critical": 0.0011413275010502372, "then compute": 0.0007239538141667164, "path from a": 0.0008321014600763386, "better designs our": 0.0014544550282481192, "coupling": 0.00047549139623661343, "n type transistor": 0.0014544550282481192, "prop erty a": 0.0014544550282481192, "ns device area": 0.0014544550282481192, "for power delay": 0.0013333602301336958, "transistor width": 0.0013833811025348848, "5 workstation": 0.0022822564243106893, "method uses the": 0.0011413275010502372, "work 9": 0.0011411282121553447, "1578 0": 0.0013833811025348848, "wong closed": 0.0013833811025348848, "a switch level": 0.0013333602301336958, "wire fringing": 0.0012622863415039814, "a pi still": 0.0014544550282481192, "s the": 0.00031560812684598553}