Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 15 17:14:23 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_new_control_sets_placed.rpt
| Design       : top_new
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   201 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             208 |          108 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             316 |           83 |
| Yes          | No                    | No                     |              46 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             269 |           81 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|            Clock Signal            |                     Enable Signal                     |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  top_Pong/pong/pix_stb             |                                                       |                                                 |                1 |              1 |
|  segment1/XLXI_47/CLK              |                                                       |                                                 |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b6/detectx/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b6/detecty/E[0]                         | top_Pong/change_mode/SR[0]                      |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b0/detecty/o_state_reg_0[0]             | top_Pong/pong/b0/detecty/n_clicks_reg[0]        |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b5/detecty/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b4/detecty/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/display/v_count[9]_i_1_n_0              |                                                 |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b0/detectx/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b5/detectx/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b3/detectx/E[0]                         | top_Pong/change_mode/SR[0]                      |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b3/detecty/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b4/detectx/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b2/detectx/E[0]                         | top_Pong/change_mode/SR[0]                      |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b2/detecty/E[0]                         | top_Pong/change_mode/SR[0]                      |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b1/detectx/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b1/detecty/E[0]                         | top_Pong/change_mode/SR[0]                      |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/display/v_count[9]_i_1_n_0              | top_Pong/pong/display/v_count[5]_i_1__1_n_0     |                3 |              6 |
|  top_Pong/pong/b0/endgame_reg_1[0] |                                                       |                                                 |                4 |              7 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/b0/detecty/E[0]                         | top_Pong/pong/b0/detecty/SR[0]                  |                5 |              9 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/end_screen/display/v_count[9]_i_1__1_n_0     |                                                 |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/end_screen/pix_stb                           | top_Pong/end_screen/display/h_count             |                3 |             10 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/pix_stb                                 | top_Pong/pong/b0/SR[0]                          |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/nolabel_line60/display/v_count[9]_i_1__0_n_0 |                                                 |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/nolabel_line60/pix_stb                       | top_Pong/change_mode/n_clicks_reg_0[0]          |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b0/detectx/counter[0]_i_1__1_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b0/detecty/counter[0]_i_1__0_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b3/detectx/counter[0]_i_1__7_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b3/detecty/counter[0]_i_1__6_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b4/detectx/counter[0]_i_1__9_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b2/detectx/counter[0]_i_1__5_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b2/detecty/counter[0]_i_1__4_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b1/detectx/counter[0]_i_1__3_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b1/detecty/counter[0]_i_1__2_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b6/detecty/counter[0]_i_1__12_n_0 |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b5/detectx/counter[0]_i_1__11_n_0 |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b5/detecty/counter[0]_i_1__10_n_0 |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/change_mode/d_btn0/idle                |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b6/detectx/counter[0]_i_1__13_n_0 |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/pong/b4/detecty/counter[0]_i_1__8_n_0  |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/nolabel_line60/display/x0                    |                                                 |                6 |             22 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/display/E[0]                            | top_Pong/pong/b0/x__0                           |                6 |             24 |
|  top_Pong/clk600Hz/CLK             |                                                       |                                                 |               12 |             27 |
|  CLK100MHZ_IBUF_BUFG               |                                                       | top_Pong/clk600Hz/clk_out                       |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG               | top_Pong/pong/display/v_count_reg[6]_0                | top_Pong/change_mode/SR[0]                      |               36 |            144 |
|  CLK100MHZ_IBUF_BUFG               |                                                       |                                                 |               90 |            170 |
+------------------------------------+-------------------------------------------------------+-------------------------------------------------+------------------+----------------+


