
9. I2C Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e0  0800a140  0800a140  0001a140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a820  0800a820  0001a820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a828  0800a828  0001a828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a82c  0800a82c  0001a82c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  0800a830  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          000002f0  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200004cc  200004cc  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001df0d  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000368e  00000000  00000000  0003e119  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001120  00000000  00000000  000417a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000f98  00000000  00000000  000428c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008c20  00000000  00000000  00043860  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004d86  00000000  00000000  0004c480  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00051206  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000051e0  00000000  00000000  00051284  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a124 	.word	0x0800a124

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800a124 	.word	0x0800a124

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eb4:	4a0e      	ldr	r2, [pc, #56]	; (8000ef0 <HAL_Init+0x40>)
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <HAL_Init+0x40>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ec0:	4a0b      	ldr	r2, [pc, #44]	; (8000ef0 <HAL_Init+0x40>)
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <HAL_Init+0x40>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ecc:	4a08      	ldr	r2, [pc, #32]	; (8000ef0 <HAL_Init+0x40>)
 8000ece:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <HAL_Init+0x40>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed8:	2003      	movs	r0, #3
 8000eda:	f000 fd11 	bl	8001900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ede:	2000      	movs	r0, #0
 8000ee0:	f000 f808 	bl	8000ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ee4:	f005 fe36 	bl	8006b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40023c00 	.word	0x40023c00

08000ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000efc:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <HAL_InitTick+0x54>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <HAL_InitTick+0x58>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	4619      	mov	r1, r3
 8000f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 fd29 	bl	800196a <HAL_SYSTICK_Config>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e00e      	b.n	8000f40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b0f      	cmp	r3, #15
 8000f26:	d80a      	bhi.n	8000f3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	6879      	ldr	r1, [r7, #4]
 8000f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f30:	f000 fcf1 	bl	8001916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f34:	4a06      	ldr	r2, [pc, #24]	; (8000f50 <HAL_InitTick+0x5c>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e000      	b.n	8000f40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20000008 	.word	0x20000008
 8000f4c:	20000004 	.word	0x20000004
 8000f50:	20000000 	.word	0x20000000

08000f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <HAL_IncTick+0x20>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <HAL_IncTick+0x24>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4413      	add	r3, r2
 8000f64:	4a04      	ldr	r2, [pc, #16]	; (8000f78 <HAL_IncTick+0x24>)
 8000f66:	6013      	str	r3, [r2, #0]
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000004 	.word	0x20000004
 8000f78:	20000208 	.word	0x20000208

08000f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f80:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <HAL_GetTick+0x14>)
 8000f82:	681b      	ldr	r3, [r3, #0]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000208 	.word	0x20000208

08000f94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f9c:	f7ff ffee 	bl	8000f7c <HAL_GetTick>
 8000fa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fac:	d005      	beq.n	8000fba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fae:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <HAL_Delay+0x40>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fba:	bf00      	nop
 8000fbc:	f7ff ffde 	bl	8000f7c <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	1ad2      	subs	r2, r2, r3
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d3f7      	bcc.n	8000fbc <HAL_Delay+0x28>
  {
  }
}
 8000fcc:	bf00      	nop
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000004 	.word	0x20000004

08000fd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d101      	bne.n	8000fee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e033      	b.n	8001056 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d109      	bne.n	800100a <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f005 f95b 	bl	80062c0 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100e:	f003 0310 	and.w	r3, r3, #16
 8001012:	2b00      	cmp	r3, #0
 8001014:	d118      	bne.n	8001048 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800101e:	f023 0302 	bic.w	r3, r3, #2
 8001022:	f043 0202 	orr.w	r2, r3, #2
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f000 fa2c 	bl	8001488 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	f023 0303 	bic.w	r3, r3, #3
 800103e:	f043 0201 	orr.w	r2, r3, #1
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	641a      	str	r2, [r3, #64]	; 0x40
 8001046:	e001      	b.n	800104c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2200      	movs	r2, #0
 8001050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001054:	7bfb      	ldrb	r3, [r7, #15]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001076:	2b01      	cmp	r3, #1
 8001078:	d101      	bne.n	800107e <HAL_ADC_Start_DMA+0x1e>
 800107a:	2302      	movs	r3, #2
 800107c:	e0b0      	b.n	80011e0 <HAL_ADC_Start_DMA+0x180>
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2201      	movs	r2, #1
 8001082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	2b01      	cmp	r3, #1
 8001092:	d018      	beq.n	80010c6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	68fa      	ldr	r2, [r7, #12]
 800109a:	6812      	ldr	r2, [r2, #0]
 800109c:	6892      	ldr	r2, [r2, #8]
 800109e:	f042 0201 	orr.w	r2, r2, #1
 80010a2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010a4:	4b50      	ldr	r3, [pc, #320]	; (80011e8 <HAL_ADC_Start_DMA+0x188>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a50      	ldr	r2, [pc, #320]	; (80011ec <HAL_ADC_Start_DMA+0x18c>)
 80010aa:	fba2 2303 	umull	r2, r3, r2, r3
 80010ae:	0c9a      	lsrs	r2, r3, #18
 80010b0:	4613      	mov	r3, r2
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	4413      	add	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80010b8:	e002      	b.n	80010c0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	3b01      	subs	r3, #1
 80010be:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f9      	bne.n	80010ba <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f003 0301 	and.w	r3, r3, #1
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f000 8084 	beq.w	80011de <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010de:	f023 0301 	bic.w	r3, r3, #1
 80010e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d007      	beq.n	8001108 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001100:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d006      	beq.n	8001122 <HAL_ADC_Start_DMA+0xc2>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001118:	f023 0206 	bic.w	r2, r3, #6
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	645a      	str	r2, [r3, #68]	; 0x44
 8001120:	e002      	b.n	8001128 <HAL_ADC_Start_DMA+0xc8>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2200      	movs	r2, #0
 8001126:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	2200      	movs	r2, #0
 800112c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001130:	4b2f      	ldr	r3, [pc, #188]	; (80011f0 <HAL_ADC_Start_DMA+0x190>)
 8001132:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001138:	4a2e      	ldr	r2, [pc, #184]	; (80011f4 <HAL_ADC_Start_DMA+0x194>)
 800113a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001140:	4a2d      	ldr	r2, [pc, #180]	; (80011f8 <HAL_ADC_Start_DMA+0x198>)
 8001142:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001148:	4a2c      	ldr	r2, [pc, #176]	; (80011fc <HAL_ADC_Start_DMA+0x19c>)
 800114a:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001154:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	6812      	ldr	r2, [r2, #0]
 800115e:	6852      	ldr	r2, [r2, #4]
 8001160:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001164:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	68fa      	ldr	r2, [r7, #12]
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	6892      	ldr	r2, [r2, #8]
 8001170:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001174:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	334c      	adds	r3, #76	; 0x4c
 8001180:	4619      	mov	r1, r3
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f000 fdcf 	bl	8001d28 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f003 031f 	and.w	r3, r3, #31
 8001192:	2b00      	cmp	r3, #0
 8001194:	d10f      	bne.n	80011b6 <HAL_ADC_Start_DMA+0x156>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d11c      	bne.n	80011de <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	68fa      	ldr	r2, [r7, #12]
 80011aa:	6812      	ldr	r2, [r2, #0]
 80011ac:	6892      	ldr	r2, [r2, #8]
 80011ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	e013      	b.n	80011de <HAL_ADC_Start_DMA+0x17e>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a11      	ldr	r2, [pc, #68]	; (8001200 <HAL_ADC_Start_DMA+0x1a0>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d10e      	bne.n	80011de <HAL_ADC_Start_DMA+0x17e>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d107      	bne.n	80011de <HAL_ADC_Start_DMA+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	6812      	ldr	r2, [r2, #0]
 80011d6:	6892      	ldr	r2, [r2, #8]
 80011d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011dc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000008 	.word	0x20000008
 80011ec:	431bde83 	.word	0x431bde83
 80011f0:	40012300 	.word	0x40012300
 80011f4:	0800167d 	.word	0x0800167d
 80011f8:	08001723 	.word	0x08001723
 80011fc:	0800173f 	.word	0x0800173f
 8001200:	40012000 	.word	0x40012000

08001204 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001240:	b490      	push	{r4, r7}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001254:	2b01      	cmp	r3, #1
 8001256:	d101      	bne.n	800125c <HAL_ADC_ConfigChannel+0x1c>
 8001258:	2302      	movs	r3, #2
 800125a:	e107      	b.n	800146c <HAL_ADC_ConfigChannel+0x22c>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2201      	movs	r2, #1
 8001260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2b09      	cmp	r3, #9
 800126a:	d926      	bls.n	80012ba <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	68d9      	ldr	r1, [r3, #12]
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	b29b      	uxth	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	4603      	mov	r3, r0
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4403      	add	r3, r0
 8001284:	3b1e      	subs	r3, #30
 8001286:	2007      	movs	r0, #7
 8001288:	fa00 f303 	lsl.w	r3, r0, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	400b      	ands	r3, r1
 8001290:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	68d9      	ldr	r1, [r3, #12]
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	6898      	ldr	r0, [r3, #8]
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	461c      	mov	r4, r3
 80012a8:	4623      	mov	r3, r4
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	4423      	add	r3, r4
 80012ae:	3b1e      	subs	r3, #30
 80012b0:	fa00 f303 	lsl.w	r3, r0, r3
 80012b4:	430b      	orrs	r3, r1
 80012b6:	60d3      	str	r3, [r2, #12]
 80012b8:	e023      	b.n	8001302 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6919      	ldr	r1, [r3, #16]
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	4403      	add	r3, r0
 80012d2:	2007      	movs	r0, #7
 80012d4:	fa00 f303 	lsl.w	r3, r0, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	400b      	ands	r3, r1
 80012dc:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6919      	ldr	r1, [r3, #16]
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	6898      	ldr	r0, [r3, #8]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	461c      	mov	r4, r3
 80012f4:	4623      	mov	r3, r4
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	4423      	add	r3, r4
 80012fa:	fa00 f303 	lsl.w	r3, r0, r3
 80012fe:	430b      	orrs	r3, r1
 8001300:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b06      	cmp	r3, #6
 8001308:	d824      	bhi.n	8001354 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6819      	ldr	r1, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685a      	ldr	r2, [r3, #4]
 8001318:	4613      	mov	r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	4413      	add	r3, r2
 800131e:	3b05      	subs	r3, #5
 8001320:	221f      	movs	r2, #31
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43db      	mvns	r3, r3
 8001328:	4003      	ands	r3, r0
 800132a:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6819      	ldr	r1, [r3, #0]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	b29b      	uxth	r3, r3
 800133c:	461c      	mov	r4, r3
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685a      	ldr	r2, [r3, #4]
 8001342:	4613      	mov	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	4413      	add	r3, r2
 8001348:	3b05      	subs	r3, #5
 800134a:	fa04 f303 	lsl.w	r3, r4, r3
 800134e:	4303      	orrs	r3, r0
 8001350:	634b      	str	r3, [r1, #52]	; 0x34
 8001352:	e04c      	b.n	80013ee <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b0c      	cmp	r3, #12
 800135a:	d824      	bhi.n	80013a6 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6819      	ldr	r1, [r3, #0]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	4613      	mov	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	4413      	add	r3, r2
 8001370:	3b23      	subs	r3, #35	; 0x23
 8001372:	221f      	movs	r2, #31
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	4003      	ands	r3, r0
 800137c:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6819      	ldr	r1, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	b29b      	uxth	r3, r3
 800138e:	461c      	mov	r4, r3
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685a      	ldr	r2, [r3, #4]
 8001394:	4613      	mov	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	4413      	add	r3, r2
 800139a:	3b23      	subs	r3, #35	; 0x23
 800139c:	fa04 f303 	lsl.w	r3, r4, r3
 80013a0:	4303      	orrs	r3, r0
 80013a2:	630b      	str	r3, [r1, #48]	; 0x30
 80013a4:	e023      	b.n	80013ee <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6819      	ldr	r1, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	4613      	mov	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	3b41      	subs	r3, #65	; 0x41
 80013bc:	221f      	movs	r2, #31
 80013be:	fa02 f303 	lsl.w	r3, r2, r3
 80013c2:	43db      	mvns	r3, r3
 80013c4:	4003      	ands	r3, r0
 80013c6:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6819      	ldr	r1, [r3, #0]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	461c      	mov	r4, r3
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	4613      	mov	r3, r2
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	4413      	add	r3, r2
 80013e4:	3b41      	subs	r3, #65	; 0x41
 80013e6:	fa04 f303 	lsl.w	r3, r4, r3
 80013ea:	4303      	orrs	r3, r0
 80013ec:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013ee:	4b22      	ldr	r3, [pc, #136]	; (8001478 <HAL_ADC_ConfigChannel+0x238>)
 80013f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a21      	ldr	r2, [pc, #132]	; (800147c <HAL_ADC_ConfigChannel+0x23c>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d109      	bne.n	8001410 <HAL_ADC_ConfigChannel+0x1d0>
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b12      	cmp	r3, #18
 8001402:	d105      	bne.n	8001410 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a19      	ldr	r2, [pc, #100]	; (800147c <HAL_ADC_ConfigChannel+0x23c>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d123      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x222>
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2b10      	cmp	r3, #16
 8001420:	d003      	beq.n	800142a <HAL_ADC_ConfigChannel+0x1ea>
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2b11      	cmp	r3, #17
 8001428:	d11b      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x222>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b10      	cmp	r3, #16
 800143c:	d111      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800143e:	4b10      	ldr	r3, [pc, #64]	; (8001480 <HAL_ADC_ConfigChannel+0x240>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a10      	ldr	r2, [pc, #64]	; (8001484 <HAL_ADC_ConfigChannel+0x244>)
 8001444:	fba2 2303 	umull	r2, r3, r2, r3
 8001448:	0c9a      	lsrs	r2, r3, #18
 800144a:	4613      	mov	r3, r2
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001454:	e002      	b.n	800145c <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	3b01      	subs	r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f9      	bne.n	8001456 <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2200      	movs	r2, #0
 8001466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bc90      	pop	{r4, r7}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	40012300 	.word	0x40012300
 800147c:	40012000 	.word	0x40012000
 8001480:	20000008 	.word	0x20000008
 8001484:	431bde83 	.word	0x431bde83

08001488 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001490:	4b78      	ldr	r3, [pc, #480]	; (8001674 <ADC_Init+0x1ec>)
 8001492:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	431a      	orrs	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	6852      	ldr	r2, [r2, #4]
 80014b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	6812      	ldr	r2, [r2, #0]
 80014c6:	6851      	ldr	r1, [r2, #4]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6912      	ldr	r2, [r2, #16]
 80014cc:	0212      	lsls	r2, r2, #8
 80014ce:	430a      	orrs	r2, r1
 80014d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	6852      	ldr	r2, [r2, #4]
 80014dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80014e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	6851      	ldr	r1, [r2, #4]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	6892      	ldr	r2, [r2, #8]
 80014f0:	430a      	orrs	r2, r1
 80014f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	6812      	ldr	r2, [r2, #0]
 80014fc:	6892      	ldr	r2, [r2, #8]
 80014fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001502:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	6812      	ldr	r2, [r2, #0]
 800150c:	6891      	ldr	r1, [r2, #8]
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	68d2      	ldr	r2, [r2, #12]
 8001512:	430a      	orrs	r2, r1
 8001514:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800151a:	4a57      	ldr	r2, [pc, #348]	; (8001678 <ADC_Init+0x1f0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d022      	beq.n	8001566 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	6892      	ldr	r2, [r2, #8]
 800152a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800152e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6812      	ldr	r2, [r2, #0]
 8001538:	6891      	ldr	r1, [r2, #8]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800153e:	430a      	orrs	r2, r1
 8001540:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	6812      	ldr	r2, [r2, #0]
 800154a:	6892      	ldr	r2, [r2, #8]
 800154c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001550:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	6891      	ldr	r1, [r2, #8]
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001560:	430a      	orrs	r2, r1
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	e00f      	b.n	8001586 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	6812      	ldr	r2, [r2, #0]
 800156e:	6892      	ldr	r2, [r2, #8]
 8001570:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001574:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	6892      	ldr	r2, [r2, #8]
 8001580:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001584:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	6812      	ldr	r2, [r2, #0]
 800158e:	6892      	ldr	r2, [r2, #8]
 8001590:	f022 0202 	bic.w	r2, r2, #2
 8001594:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	6812      	ldr	r2, [r2, #0]
 800159e:	6891      	ldr	r1, [r2, #8]
 80015a0:	687a      	ldr	r2, [r7, #4]
 80015a2:	6992      	ldr	r2, [r2, #24]
 80015a4:	0052      	lsls	r2, r2, #1
 80015a6:	430a      	orrs	r2, r1
 80015a8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a1b      	ldr	r3, [r3, #32]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d01b      	beq.n	80015ea <ADC_Init+0x162>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	6852      	ldr	r2, [r2, #4]
 80015bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015c0:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	6812      	ldr	r2, [r2, #0]
 80015ca:	6852      	ldr	r2, [r2, #4]
 80015cc:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80015d0:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	6851      	ldr	r1, [r2, #4]
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015e0:	3a01      	subs	r2, #1
 80015e2:	0352      	lsls	r2, r2, #13
 80015e4:	430a      	orrs	r2, r1
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	e007      	b.n	80015fa <ADC_Init+0x172>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	6852      	ldr	r2, [r2, #4]
 80015f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015f8:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001604:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001608:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	69d2      	ldr	r2, [r2, #28]
 8001618:	3a01      	subs	r2, #1
 800161a:	0512      	lsls	r2, r2, #20
 800161c:	430a      	orrs	r2, r1
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	6892      	ldr	r2, [r2, #8]
 800162a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800162e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	6812      	ldr	r2, [r2, #0]
 8001638:	6891      	ldr	r1, [r2, #8]
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800163e:	0252      	lsls	r2, r2, #9
 8001640:	430a      	orrs	r2, r1
 8001642:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	6892      	ldr	r2, [r2, #8]
 800164e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001652:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	6891      	ldr	r1, [r2, #8]
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	6952      	ldr	r2, [r2, #20]
 8001662:	0292      	lsls	r2, r2, #10
 8001664:	430a      	orrs	r2, r1
 8001666:	609a      	str	r2, [r3, #8]
}
 8001668:	bf00      	nop
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	40012300 	.word	0x40012300
 8001678:	0f000001 	.word	0x0f000001

0800167c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001688:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001692:	2b00      	cmp	r3, #0
 8001694:	d13c      	bne.n	8001710 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d12b      	bne.n	8001708 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d127      	bne.n	8001708 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d006      	beq.n	80016d4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d119      	bne.n	8001708 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	6812      	ldr	r2, [r2, #0]
 80016dc:	6852      	ldr	r2, [r2, #4]
 80016de:	f022 0220 	bic.w	r2, r2, #32
 80016e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d105      	bne.n	8001708 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001700:	f043 0201 	orr.w	r2, r3, #1
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc);
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	f7ff fd7b 	bl	8001204 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800170e:	e004      	b.n	800171a <ADC_DMAConvCplt+0x9e>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	4798      	blx	r3
}
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b084      	sub	sp, #16
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800172e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f7ff fd71 	bl	8001218 <HAL_ADC_ConvHalfCpltCallback>
}
 8001736:	bf00      	nop
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800174a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2240      	movs	r2, #64	; 0x40
 8001750:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	f043 0204 	orr.w	r2, r3, #4
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_ADC_ErrorCallback(hadc); 
 800175e:	68f8      	ldr	r0, [r7, #12]
 8001760:	f7ff fd64 	bl	800122c <HAL_ADC_ErrorCallback>
}
 8001764:	bf00      	nop
 8001766:	3710      	adds	r7, #16
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800177c:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <NVIC_SetPriorityGrouping+0x44>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001788:	4013      	ands	r3, r2
 800178a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800179c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179e:	4a04      	ldr	r2, [pc, #16]	; (80017b0 <NVIC_SetPriorityGrouping+0x44>)
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	60d3      	str	r3, [r2, #12]
}
 80017a4:	bf00      	nop
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b8:	4b04      	ldr	r3, [pc, #16]	; (80017cc <NVIC_GetPriorityGrouping+0x18>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	0a1b      	lsrs	r3, r3, #8
 80017be:	f003 0307 	and.w	r3, r3, #7
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80017da:	4909      	ldr	r1, [pc, #36]	; (8001800 <NVIC_EnableIRQ+0x30>)
 80017dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e0:	095b      	lsrs	r3, r3, #5
 80017e2:	79fa      	ldrb	r2, [r7, #7]
 80017e4:	f002 021f 	and.w	r2, r2, #31
 80017e8:	2001      	movs	r0, #1
 80017ea:	fa00 f202 	lsl.w	r2, r0, r2
 80017ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	e000e100 	.word	0xe000e100

08001804 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	6039      	str	r1, [r7, #0]
 800180e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	da0b      	bge.n	8001830 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001818:	490d      	ldr	r1, [pc, #52]	; (8001850 <NVIC_SetPriority+0x4c>)
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	f003 030f 	and.w	r3, r3, #15
 8001820:	3b04      	subs	r3, #4
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	b2d2      	uxtb	r2, r2
 8001826:	0112      	lsls	r2, r2, #4
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	440b      	add	r3, r1
 800182c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800182e:	e009      	b.n	8001844 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001830:	4908      	ldr	r1, [pc, #32]	; (8001854 <NVIC_SetPriority+0x50>)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	0112      	lsls	r2, r2, #4
 800183c:	b2d2      	uxtb	r2, r2
 800183e:	440b      	add	r3, r1
 8001840:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000ed00 	.word	0xe000ed00
 8001854:	e000e100 	.word	0xe000e100

08001858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001858:	b480      	push	{r7}
 800185a:	b089      	sub	sp, #36	; 0x24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f003 0307 	and.w	r3, r3, #7
 800186a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	f1c3 0307 	rsb	r3, r3, #7
 8001872:	2b04      	cmp	r3, #4
 8001874:	bf28      	it	cs
 8001876:	2304      	movcs	r3, #4
 8001878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3304      	adds	r3, #4
 800187e:	2b06      	cmp	r3, #6
 8001880:	d902      	bls.n	8001888 <NVIC_EncodePriority+0x30>
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3b03      	subs	r3, #3
 8001886:	e000      	b.n	800188a <NVIC_EncodePriority+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800188c:	2201      	movs	r2, #1
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	1e5a      	subs	r2, r3, #1
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	401a      	ands	r2, r3
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800189e:	2101      	movs	r1, #1
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	fa01 f303 	lsl.w	r3, r1, r3
 80018a6:	1e59      	subs	r1, r3, #1
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ac:	4313      	orrs	r3, r2
         );
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3724      	adds	r7, #36	; 0x24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
	...

080018bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018cc:	d301      	bcc.n	80018d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ce:	2301      	movs	r3, #1
 80018d0:	e00f      	b.n	80018f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d2:	4a0a      	ldr	r2, [pc, #40]	; (80018fc <SysTick_Config+0x40>)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018da:	210f      	movs	r1, #15
 80018dc:	f04f 30ff 	mov.w	r0, #4294967295
 80018e0:	f7ff ff90 	bl	8001804 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <SysTick_Config+0x40>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <SysTick_Config+0x40>)
 80018ec:	2207      	movs	r2, #7
 80018ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	e000e010 	.word	0xe000e010

08001900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ff2f 	bl	800176c <NVIC_SetPriorityGrouping>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001916:	b580      	push	{r7, lr}
 8001918:	b086      	sub	sp, #24
 800191a:	af00      	add	r7, sp, #0
 800191c:	4603      	mov	r3, r0
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607a      	str	r2, [r7, #4]
 8001922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001928:	f7ff ff44 	bl	80017b4 <NVIC_GetPriorityGrouping>
 800192c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	68b9      	ldr	r1, [r7, #8]
 8001932:	6978      	ldr	r0, [r7, #20]
 8001934:	f7ff ff90 	bl	8001858 <NVIC_EncodePriority>
 8001938:	4602      	mov	r2, r0
 800193a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193e:	4611      	mov	r1, r2
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ff5f 	bl	8001804 <NVIC_SetPriority>
}
 8001946:	bf00      	nop
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	4603      	mov	r3, r0
 8001956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ff37 	bl	80017d0 <NVIC_EnableIRQ>
}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7ff ffa2 	bl	80018bc <SysTick_Config>
 8001978:	4603      	mov	r3, r0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2b04      	cmp	r3, #4
 8001990:	d106      	bne.n	80019a0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001992:	4a09      	ldr	r2, [pc, #36]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f043 0304 	orr.w	r3, r3, #4
 800199c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800199e:	e005      	b.n	80019ac <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80019a0:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80019a2:	4b05      	ldr	r3, [pc, #20]	; (80019b8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f023 0304 	bic.w	r3, r3, #4
 80019aa:	6013      	str	r3, [r2, #0]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000e010 	.word	0xe000e010

080019bc <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80019c0:	f000 f802 	bl	80019c8 <HAL_SYSTICK_Callback>
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b082      	sub	sp, #8
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d101      	bne.n	80019e8 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e014      	b.n	8001a12 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	791b      	ldrb	r3, [r3, #4]
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d105      	bne.n	80019fe <HAL_DAC_Init+0x28>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	715a      	strb	r2, [r3, #5]
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f004 fd01 	bl	8006400 <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2202      	movs	r2, #2
 8001a02:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b085      	sub	sp, #20
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
 8001a22:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	2300      	movs	r3, #0
 8001a2a:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	795b      	ldrb	r3, [r3, #5]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d101      	bne.n	8001a38 <HAL_DAC_Start+0x1e>
 8001a34:	2302      	movs	r3, #2
 8001a36:	e051      	b.n	8001adc <HAL_DAC_Start+0xc2>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2202      	movs	r2, #2
 8001a42:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	687a      	ldr	r2, [r7, #4]
 8001a4a:	6812      	ldr	r2, [r2, #0]
 8001a4c:	6811      	ldr	r1, [r2, #0]
 8001a4e:	2001      	movs	r0, #1
 8001a50:	683a      	ldr	r2, [r7, #0]
 8001a52:	fa00 f202 	lsl.w	r2, r0, r2
 8001a56:	430a      	orrs	r2, r1
 8001a58:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d11a      	bne.n	8001a96 <HAL_DAC_Start+0x7c>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a76:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d127      	bne.n	8001ace <HAL_DAC_Start+0xb4>
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	2b38      	cmp	r3, #56	; 0x38
 8001a82:	d124      	bne.n	8001ace <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	6812      	ldr	r2, [r2, #0]
 8001a8c:	6852      	ldr	r2, [r2, #4]
 8001a8e:	f042 0201 	orr.w	r2, r2, #1
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	e01b      	b.n	8001ace <HAL_DAC_Start+0xb4>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001aa0:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8001aac:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001ab4:	d10b      	bne.n	8001ace <HAL_DAC_Start+0xb4>
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8001abc:	d107      	bne.n	8001ace <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6812      	ldr	r2, [r2, #0]
 8001ac6:	6852      	ldr	r2, [r2, #4]
 8001ac8:	f042 0202 	orr.w	r2, r2, #2
 8001acc:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b087      	sub	sp, #28
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	2300      	movs	r3, #0
 8001afa:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	795b      	ldrb	r3, [r3, #5]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d101      	bne.n	8001b08 <HAL_DAC_ConfigChannel+0x20>
 8001b04:	2302      	movs	r3, #2
 8001b06:	e036      	b.n	8001b76 <HAL_DAC_ConfigChannel+0x8e>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2202      	movs	r2, #2
 8001b12:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001b1c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	697a      	ldr	r2, [r7, #20]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	697a      	ldr	r2, [r7, #20]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	68fa      	ldr	r2, [r7, #12]
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	6811      	ldr	r1, [r2, #0]
 8001b5a:	20c0      	movs	r0, #192	; 0xc0
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b62:	43d2      	mvns	r2, r2
 8001b64:	400a      	ands	r2, r1
 8001b66:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2200      	movs	r2, #0
 8001b72:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	371c      	adds	r7, #28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8001b82:	b480      	push	{r7}
 8001b84:	b087      	sub	sp, #28
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	60f8      	str	r0, [r7, #12]
 8001b8a:	60b9      	str	r1, [r7, #8]
 8001b8c:	607a      	str	r2, [r7, #4]
 8001b8e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d105      	bne.n	8001bac <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001ba0:	697a      	ldr	r2, [r7, #20]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	3308      	adds	r3, #8
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	e004      	b.n	8001bb6 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001bac:	697a      	ldr	r2, [r7, #20]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	3314      	adds	r3, #20
 8001bb4:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	371c      	adds	r7, #28
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bd8:	f7ff f9d0 	bl	8000f7c <HAL_GetTick>
 8001bdc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d101      	bne.n	8001be8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e099      	b.n	8001d1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	6812      	ldr	r2, [r2, #0]
 8001c02:	f022 0201 	bic.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c08:	e00f      	b.n	8001c2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c0a:	f7ff f9b7 	bl	8000f7c <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b05      	cmp	r3, #5
 8001c16:	d908      	bls.n	8001c2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2203      	movs	r2, #3
 8001c22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e078      	b.n	8001d1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1e8      	bne.n	8001c0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	4b38      	ldr	r3, [pc, #224]	; (8001d24 <HAL_DMA_Init+0x158>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d107      	bne.n	8001c94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	695b      	ldr	r3, [r3, #20]
 8001ca2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	f023 0307 	bic.w	r3, r3, #7
 8001caa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d117      	bne.n	8001cee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc2:	697a      	ldr	r2, [r7, #20]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d00e      	beq.n	8001cee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f000 fa99 	bl	8002208 <DMA_CheckFifoParam>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d008      	beq.n	8001cee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2240      	movs	r2, #64	; 0x40
 8001ce0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001cea:	2301      	movs	r3, #1
 8001cec:	e016      	b.n	8001d1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 fa50 	bl	800219c <DMA_CalcBaseAndBitshift>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d04:	223f      	movs	r2, #63	; 0x3f
 8001d06:	409a      	lsls	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2201      	movs	r2, #1
 8001d16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	f010803f 	.word	0xf010803f

08001d28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d36:	2300      	movs	r3, #0
 8001d38:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d3e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d101      	bne.n	8001d4e <HAL_DMA_Start_IT+0x26>
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	e048      	b.n	8001de0 <HAL_DMA_Start_IT+0xb8>
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2201      	movs	r2, #1
 8001d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d137      	bne.n	8001dd2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2202      	movs	r2, #2
 8001d66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	f000 f9e2 	bl	8002140 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d80:	223f      	movs	r2, #63	; 0x3f
 8001d82:	409a      	lsls	r2, r3
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68fa      	ldr	r2, [r7, #12]
 8001d8e:	6812      	ldr	r2, [r2, #0]
 8001d90:	6812      	ldr	r2, [r2, #0]
 8001d92:	f042 0216 	orr.w	r2, r2, #22
 8001d96:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	68fa      	ldr	r2, [r7, #12]
 8001d9e:	6812      	ldr	r2, [r2, #0]
 8001da0:	6952      	ldr	r2, [r2, #20]
 8001da2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001da6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d007      	beq.n	8001dc0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68fa      	ldr	r2, [r7, #12]
 8001db6:	6812      	ldr	r2, [r2, #0]
 8001db8:	6812      	ldr	r2, [r2, #0]
 8001dba:	f042 0208 	orr.w	r2, r2, #8
 8001dbe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	6812      	ldr	r2, [r2, #0]
 8001dc8:	6812      	ldr	r2, [r2, #0]
 8001dca:	f042 0201 	orr.w	r2, r2, #1
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	e005      	b.n	8001dde <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3718      	adds	r7, #24
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d004      	beq.n	8001e06 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2280      	movs	r2, #128	; 0x80
 8001e00:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e00c      	b.n	8001e20 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2205      	movs	r2, #5
 8001e0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6812      	ldr	r2, [r2, #0]
 8001e16:	6812      	ldr	r2, [r2, #0]
 8001e18:	f022 0201 	bic.w	r2, r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e34:	2300      	movs	r3, #0
 8001e36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e38:	4b92      	ldr	r3, [pc, #584]	; (8002084 <HAL_DMA_IRQHandler+0x258>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a92      	ldr	r2, [pc, #584]	; (8002088 <HAL_DMA_IRQHandler+0x25c>)
 8001e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e42:	0a9b      	lsrs	r3, r3, #10
 8001e44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e56:	2208      	movs	r2, #8
 8001e58:	409a      	lsls	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d01a      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0304 	and.w	r3, r3, #4
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d013      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	6812      	ldr	r2, [r2, #0]
 8001e78:	6812      	ldr	r2, [r2, #0]
 8001e7a:	f022 0204 	bic.w	r2, r2, #4
 8001e7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e84:	2208      	movs	r2, #8
 8001e86:	409a      	lsls	r2, r3
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e90:	f043 0201 	orr.w	r2, r3, #1
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	409a      	lsls	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d012      	beq.n	8001ece <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00b      	beq.n	8001ece <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eba:	2201      	movs	r2, #1
 8001ebc:	409a      	lsls	r2, r3
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ec6:	f043 0202 	orr.w	r2, r3, #2
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ed2:	2204      	movs	r2, #4
 8001ed4:	409a      	lsls	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d012      	beq.n	8001f04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0302 	and.w	r3, r3, #2
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00b      	beq.n	8001f04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	409a      	lsls	r2, r3
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001efc:	f043 0204 	orr.w	r2, r3, #4
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f08:	2210      	movs	r2, #16
 8001f0a:	409a      	lsls	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d043      	beq.n	8001f9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0308 	and.w	r3, r3, #8
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d03c      	beq.n	8001f9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f26:	2210      	movs	r2, #16
 8001f28:	409a      	lsls	r2, r3
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d018      	beq.n	8001f6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d108      	bne.n	8001f5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d024      	beq.n	8001f9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	4798      	blx	r3
 8001f5a:	e01f      	b.n	8001f9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d01b      	beq.n	8001f9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	4798      	blx	r3
 8001f6c:	e016      	b.n	8001f9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d107      	bne.n	8001f8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	6812      	ldr	r2, [r2, #0]
 8001f86:	f022 0208 	bic.w	r2, r2, #8
 8001f8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fa0:	2220      	movs	r2, #32
 8001fa2:	409a      	lsls	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	f000 808e 	beq.w	80020ca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0310 	and.w	r3, r3, #16
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	f000 8086 	beq.w	80020ca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b05      	cmp	r3, #5
 8001fd4:	d136      	bne.n	8002044 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	6812      	ldr	r2, [r2, #0]
 8001fde:	6812      	ldr	r2, [r2, #0]
 8001fe0:	f022 0216 	bic.w	r2, r2, #22
 8001fe4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6812      	ldr	r2, [r2, #0]
 8001fee:	6952      	ldr	r2, [r2, #20]
 8001ff0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ff4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d103      	bne.n	8002006 <HAL_DMA_IRQHandler+0x1da>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002002:	2b00      	cmp	r3, #0
 8002004:	d007      	beq.n	8002016 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	6812      	ldr	r2, [r2, #0]
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	f022 0208 	bic.w	r2, r2, #8
 8002014:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800201a:	223f      	movs	r2, #63	; 0x3f
 800201c:	409a      	lsls	r2, r3
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2201      	movs	r2, #1
 800202e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002036:	2b00      	cmp	r3, #0
 8002038:	d07d      	beq.n	8002136 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	4798      	blx	r3
        }
        return;
 8002042:	e078      	b.n	8002136 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d01c      	beq.n	800208c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d108      	bne.n	8002072 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002064:	2b00      	cmp	r3, #0
 8002066:	d030      	beq.n	80020ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	4798      	blx	r3
 8002070:	e02b      	b.n	80020ca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002076:	2b00      	cmp	r3, #0
 8002078:	d027      	beq.n	80020ca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	4798      	blx	r3
 8002082:	e022      	b.n	80020ca <HAL_DMA_IRQHandler+0x29e>
 8002084:	20000008 	.word	0x20000008
 8002088:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002096:	2b00      	cmp	r3, #0
 8002098:	d10f      	bne.n	80020ba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	6812      	ldr	r2, [r2, #0]
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	f022 0210 	bic.w	r2, r2, #16
 80020a8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d032      	beq.n	8002138 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d022      	beq.n	8002124 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2205      	movs	r2, #5
 80020e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	6812      	ldr	r2, [r2, #0]
 80020ee:	6812      	ldr	r2, [r2, #0]
 80020f0:	f022 0201 	bic.w	r2, r2, #1
 80020f4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	3301      	adds	r3, #1
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	4293      	cmp	r3, r2
 8002100:	d807      	bhi.n	8002112 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1f2      	bne.n	80020f6 <HAL_DMA_IRQHandler+0x2ca>
 8002110:	e000      	b.n	8002114 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002112:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002128:	2b00      	cmp	r3, #0
 800212a:	d005      	beq.n	8002138 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	4798      	blx	r3
 8002134:	e000      	b.n	8002138 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002136:	bf00      	nop
    }
  }
}
 8002138:	3718      	adds	r7, #24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop

08002140 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
 800214c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	6812      	ldr	r2, [r2, #0]
 8002156:	6812      	ldr	r2, [r2, #0]
 8002158:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800215c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	2b40      	cmp	r3, #64	; 0x40
 800216c:	d108      	bne.n	8002180 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800217e:	e007      	b.n	8002190 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68ba      	ldr	r2, [r7, #8]
 8002186:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	60da      	str	r2, [r3, #12]
}
 8002190:	bf00      	nop
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	3b10      	subs	r3, #16
 80021ac:	4a14      	ldr	r2, [pc, #80]	; (8002200 <DMA_CalcBaseAndBitshift+0x64>)
 80021ae:	fba2 2303 	umull	r2, r3, r2, r3
 80021b2:	091b      	lsrs	r3, r3, #4
 80021b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021b6:	4a13      	ldr	r2, [pc, #76]	; (8002204 <DMA_CalcBaseAndBitshift+0x68>)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	4413      	add	r3, r2
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2b03      	cmp	r3, #3
 80021c8:	d909      	bls.n	80021de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021d2:	f023 0303 	bic.w	r3, r3, #3
 80021d6:	1d1a      	adds	r2, r3, #4
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	659a      	str	r2, [r3, #88]	; 0x58
 80021dc:	e007      	b.n	80021ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021e6:	f023 0303 	bic.w	r3, r3, #3
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3714      	adds	r7, #20
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	aaaaaaab 	.word	0xaaaaaaab
 8002204:	0800a1d0 	.word	0x0800a1d0

08002208 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002210:	2300      	movs	r3, #0
 8002212:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002218:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d11f      	bne.n	8002262 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	2b03      	cmp	r3, #3
 8002226:	d855      	bhi.n	80022d4 <DMA_CheckFifoParam+0xcc>
 8002228:	a201      	add	r2, pc, #4	; (adr r2, 8002230 <DMA_CheckFifoParam+0x28>)
 800222a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800222e:	bf00      	nop
 8002230:	08002241 	.word	0x08002241
 8002234:	08002253 	.word	0x08002253
 8002238:	08002241 	.word	0x08002241
 800223c:	080022d5 	.word	0x080022d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002244:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d045      	beq.n	80022d8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002250:	e042      	b.n	80022d8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002256:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800225a:	d13f      	bne.n	80022dc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002260:	e03c      	b.n	80022dc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800226a:	d121      	bne.n	80022b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	2b03      	cmp	r3, #3
 8002270:	d836      	bhi.n	80022e0 <DMA_CheckFifoParam+0xd8>
 8002272:	a201      	add	r2, pc, #4	; (adr r2, 8002278 <DMA_CheckFifoParam+0x70>)
 8002274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002278:	08002289 	.word	0x08002289
 800227c:	0800228f 	.word	0x0800228f
 8002280:	08002289 	.word	0x08002289
 8002284:	080022a1 	.word	0x080022a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	73fb      	strb	r3, [r7, #15]
      break;
 800228c:	e02f      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002292:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d024      	beq.n	80022e4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800229e:	e021      	b.n	80022e4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022a8:	d11e      	bne.n	80022e8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022ae:	e01b      	b.n	80022e8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d902      	bls.n	80022bc <DMA_CheckFifoParam+0xb4>
 80022b6:	2b03      	cmp	r3, #3
 80022b8:	d003      	beq.n	80022c2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022ba:	e018      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	73fb      	strb	r3, [r7, #15]
      break;
 80022c0:	e015      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00e      	beq.n	80022ec <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	73fb      	strb	r3, [r7, #15]
      break;
 80022d2:	e00b      	b.n	80022ec <DMA_CheckFifoParam+0xe4>
      break;
 80022d4:	bf00      	nop
 80022d6:	e00a      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
      break;
 80022d8:	bf00      	nop
 80022da:	e008      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
      break;
 80022dc:	bf00      	nop
 80022de:	e006      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
      break;
 80022e0:	bf00      	nop
 80022e2:	e004      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
      break;
 80022e4:	bf00      	nop
 80022e6:	e002      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
      break;   
 80022e8:	bf00      	nop
 80022ea:	e000      	b.n	80022ee <DMA_CheckFifoParam+0xe6>
      break;
 80022ec:	bf00      	nop
    }
  } 
  
  return status; 
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b089      	sub	sp, #36	; 0x24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800230e:	2300      	movs	r3, #0
 8002310:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002312:	2300      	movs	r3, #0
 8002314:	61fb      	str	r3, [r7, #28]
 8002316:	e16b      	b.n	80025f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002318:	2201      	movs	r2, #1
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	4013      	ands	r3, r2
 800232a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	429a      	cmp	r2, r3
 8002332:	f040 815a 	bne.w	80025ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2b02      	cmp	r3, #2
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_Init+0x4a>
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b12      	cmp	r3, #18
 8002344:	d123      	bne.n	800238e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	08da      	lsrs	r2, r3, #3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3208      	adds	r2, #8
 800234e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002352:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	220f      	movs	r2, #15
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	43db      	mvns	r3, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4013      	ands	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	691a      	ldr	r2, [r3, #16]
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	f003 0307 	and.w	r3, r3, #7
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4313      	orrs	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	08da      	lsrs	r2, r3, #3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3208      	adds	r2, #8
 8002388:	69b9      	ldr	r1, [r7, #24]
 800238a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	2203      	movs	r2, #3
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	43db      	mvns	r3, r3
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4013      	ands	r3, r2
 80023a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f003 0203 	and.w	r2, r3, #3
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d00b      	beq.n	80023e2 <HAL_GPIO_Init+0xe6>
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d007      	beq.n	80023e2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023d6:	2b11      	cmp	r3, #17
 80023d8:	d003      	beq.n	80023e2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b12      	cmp	r3, #18
 80023e0:	d130      	bne.n	8002444 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	2203      	movs	r2, #3
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43db      	mvns	r3, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4013      	ands	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	68da      	ldr	r2, [r3, #12]
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4313      	orrs	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002418:	2201      	movs	r2, #1
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	43db      	mvns	r3, r3
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4013      	ands	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	091b      	lsrs	r3, r3, #4
 800242e:	f003 0201 	and.w	r2, r3, #1
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4313      	orrs	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	2203      	movs	r2, #3
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247c:	2b00      	cmp	r3, #0
 800247e:	f000 80b4 	beq.w	80025ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	4a5f      	ldr	r2, [pc, #380]	; (8002604 <HAL_GPIO_Init+0x308>)
 8002488:	4b5e      	ldr	r3, [pc, #376]	; (8002604 <HAL_GPIO_Init+0x308>)
 800248a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002490:	6453      	str	r3, [r2, #68]	; 0x44
 8002492:	4b5c      	ldr	r3, [pc, #368]	; (8002604 <HAL_GPIO_Init+0x308>)
 8002494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002496:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800249e:	4a5a      	ldr	r2, [pc, #360]	; (8002608 <HAL_GPIO_Init+0x30c>)
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	089b      	lsrs	r3, r3, #2
 80024a4:	3302      	adds	r3, #2
 80024a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	f003 0303 	and.w	r3, r3, #3
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	220f      	movs	r2, #15
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	43db      	mvns	r3, r3
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	4013      	ands	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a51      	ldr	r2, [pc, #324]	; (800260c <HAL_GPIO_Init+0x310>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d02b      	beq.n	8002522 <HAL_GPIO_Init+0x226>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a50      	ldr	r2, [pc, #320]	; (8002610 <HAL_GPIO_Init+0x314>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d025      	beq.n	800251e <HAL_GPIO_Init+0x222>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a4f      	ldr	r2, [pc, #316]	; (8002614 <HAL_GPIO_Init+0x318>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d01f      	beq.n	800251a <HAL_GPIO_Init+0x21e>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a4e      	ldr	r2, [pc, #312]	; (8002618 <HAL_GPIO_Init+0x31c>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d019      	beq.n	8002516 <HAL_GPIO_Init+0x21a>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a4d      	ldr	r2, [pc, #308]	; (800261c <HAL_GPIO_Init+0x320>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d013      	beq.n	8002512 <HAL_GPIO_Init+0x216>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a4c      	ldr	r2, [pc, #304]	; (8002620 <HAL_GPIO_Init+0x324>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d00d      	beq.n	800250e <HAL_GPIO_Init+0x212>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a4b      	ldr	r2, [pc, #300]	; (8002624 <HAL_GPIO_Init+0x328>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d007      	beq.n	800250a <HAL_GPIO_Init+0x20e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a4a      	ldr	r2, [pc, #296]	; (8002628 <HAL_GPIO_Init+0x32c>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d101      	bne.n	8002506 <HAL_GPIO_Init+0x20a>
 8002502:	2307      	movs	r3, #7
 8002504:	e00e      	b.n	8002524 <HAL_GPIO_Init+0x228>
 8002506:	2308      	movs	r3, #8
 8002508:	e00c      	b.n	8002524 <HAL_GPIO_Init+0x228>
 800250a:	2306      	movs	r3, #6
 800250c:	e00a      	b.n	8002524 <HAL_GPIO_Init+0x228>
 800250e:	2305      	movs	r3, #5
 8002510:	e008      	b.n	8002524 <HAL_GPIO_Init+0x228>
 8002512:	2304      	movs	r3, #4
 8002514:	e006      	b.n	8002524 <HAL_GPIO_Init+0x228>
 8002516:	2303      	movs	r3, #3
 8002518:	e004      	b.n	8002524 <HAL_GPIO_Init+0x228>
 800251a:	2302      	movs	r3, #2
 800251c:	e002      	b.n	8002524 <HAL_GPIO_Init+0x228>
 800251e:	2301      	movs	r3, #1
 8002520:	e000      	b.n	8002524 <HAL_GPIO_Init+0x228>
 8002522:	2300      	movs	r3, #0
 8002524:	69fa      	ldr	r2, [r7, #28]
 8002526:	f002 0203 	and.w	r2, r2, #3
 800252a:	0092      	lsls	r2, r2, #2
 800252c:	4093      	lsls	r3, r2
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4313      	orrs	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002534:	4934      	ldr	r1, [pc, #208]	; (8002608 <HAL_GPIO_Init+0x30c>)
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	089b      	lsrs	r3, r3, #2
 800253a:	3302      	adds	r3, #2
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002542:	4b3a      	ldr	r3, [pc, #232]	; (800262c <HAL_GPIO_Init+0x330>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	43db      	mvns	r3, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4013      	ands	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d003      	beq.n	8002566 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002566:	4a31      	ldr	r2, [pc, #196]	; (800262c <HAL_GPIO_Init+0x330>)
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800256c:	4b2f      	ldr	r3, [pc, #188]	; (800262c <HAL_GPIO_Init+0x330>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	43db      	mvns	r3, r3
 8002576:	69ba      	ldr	r2, [r7, #24]
 8002578:	4013      	ands	r3, r2
 800257a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d003      	beq.n	8002590 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	4313      	orrs	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002590:	4a26      	ldr	r2, [pc, #152]	; (800262c <HAL_GPIO_Init+0x330>)
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002596:	4b25      	ldr	r3, [pc, #148]	; (800262c <HAL_GPIO_Init+0x330>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	43db      	mvns	r3, r3
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	4013      	ands	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025ba:	4a1c      	ldr	r2, [pc, #112]	; (800262c <HAL_GPIO_Init+0x330>)
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025c0:	4b1a      	ldr	r3, [pc, #104]	; (800262c <HAL_GPIO_Init+0x330>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	43db      	mvns	r3, r3
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	4013      	ands	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d003      	beq.n	80025e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025e4:	4a11      	ldr	r2, [pc, #68]	; (800262c <HAL_GPIO_Init+0x330>)
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3301      	adds	r3, #1
 80025ee:	61fb      	str	r3, [r7, #28]
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	2b0f      	cmp	r3, #15
 80025f4:	f67f ae90 	bls.w	8002318 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025f8:	bf00      	nop
 80025fa:	3724      	adds	r7, #36	; 0x24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	40023800 	.word	0x40023800
 8002608:	40013800 	.word	0x40013800
 800260c:	40020000 	.word	0x40020000
 8002610:	40020400 	.word	0x40020400
 8002614:	40020800 	.word	0x40020800
 8002618:	40020c00 	.word	0x40020c00
 800261c:	40021000 	.word	0x40021000
 8002620:	40021400 	.word	0x40021400
 8002624:	40021800 	.word	0x40021800
 8002628:	40021c00 	.word	0x40021c00
 800262c:	40013c00 	.word	0x40013c00

08002630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	460b      	mov	r3, r1
 800263a:	807b      	strh	r3, [r7, #2]
 800263c:	4613      	mov	r3, r2
 800263e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002640:	787b      	ldrb	r3, [r7, #1]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d003      	beq.n	800264e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002646:	887a      	ldrh	r2, [r7, #2]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800264c:	e003      	b.n	8002656 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800264e:	887b      	ldrh	r3, [r7, #2]
 8002650:	041a      	lsls	r2, r3, #16
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	619a      	str	r2, [r3, #24]
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002662:	b480      	push	{r7}
 8002664:	b083      	sub	sp, #12
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
 800266a:	460b      	mov	r3, r1
 800266c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	695a      	ldr	r2, [r3, #20]
 8002672:	887b      	ldrh	r3, [r7, #2]
 8002674:	405a      	eors	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	615a      	str	r2, [r3, #20]
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
	...

08002688 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002692:	4b08      	ldr	r3, [pc, #32]	; (80026b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002694:	695a      	ldr	r2, [r3, #20]
 8002696:	88fb      	ldrh	r3, [r7, #6]
 8002698:	4013      	ands	r3, r2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d006      	beq.n	80026ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800269e:	4a05      	ldr	r2, [pc, #20]	; (80026b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026a0:	88fb      	ldrh	r3, [r7, #6]
 80026a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026a4:	88fb      	ldrh	r3, [r7, #6]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f004 fa20 	bl	8006aec <HAL_GPIO_EXTI_Callback>
  }
}
 80026ac:	bf00      	nop
 80026ae:	3708      	adds	r7, #8
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40013c00 	.word	0x40013c00

080026b8 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e0c8      	b.n	8002864 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d106      	bne.n	80026ec <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f003 ffa8 	bl	800663c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2224      	movs	r2, #36	; 0x24
 80026f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	6812      	ldr	r2, [r2, #0]
 80026fc:	6812      	ldr	r2, [r2, #0]
 80026fe:	f022 0201 	bic.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002704:	f001 f942 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 8002708:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	4a57      	ldr	r2, [pc, #348]	; (800286c <HAL_I2C_Init+0x1b4>)
 800270e:	fba2 2303 	umull	r2, r3, r2, r3
 8002712:	0c9b      	lsrs	r3, r3, #18
 8002714:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4952      	ldr	r1, [pc, #328]	; (8002870 <HAL_I2C_Init+0x1b8>)
 8002728:	428b      	cmp	r3, r1
 800272a:	d802      	bhi.n	8002732 <HAL_I2C_Init+0x7a>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	3301      	adds	r3, #1
 8002730:	e009      	b.n	8002746 <HAL_I2C_Init+0x8e>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002738:	fb01 f303 	mul.w	r3, r1, r3
 800273c:	494d      	ldr	r1, [pc, #308]	; (8002874 <HAL_I2C_Init+0x1bc>)
 800273e:	fba1 1303 	umull	r1, r3, r1, r3
 8002742:	099b      	lsrs	r3, r3, #6
 8002744:	3301      	adds	r3, #1
 8002746:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6819      	ldr	r1, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4a47      	ldr	r2, [pc, #284]	; (8002870 <HAL_I2C_Init+0x1b8>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d812      	bhi.n	800277c <HAL_I2C_Init+0xc4>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002762:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002766:	2b03      	cmp	r3, #3
 8002768:	d906      	bls.n	8002778 <HAL_I2C_Init+0xc0>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	68ba      	ldr	r2, [r7, #8]
 8002772:	fbb2 f3f3 	udiv	r3, r2, r3
 8002776:	e045      	b.n	8002804 <HAL_I2C_Init+0x14c>
 8002778:	2304      	movs	r3, #4
 800277a:	e043      	b.n	8002804 <HAL_I2C_Init+0x14c>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d10f      	bne.n	80027a4 <HAL_I2C_Init+0xec>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	4413      	add	r3, r2
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	fbb2 f3f3 	udiv	r3, r2, r3
 8002794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002798:	2b00      	cmp	r3, #0
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	e010      	b.n	80027c6 <HAL_I2C_Init+0x10e>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	4613      	mov	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	009a      	lsls	r2, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027bc:	2b00      	cmp	r3, #0
 80027be:	bf0c      	ite	eq
 80027c0:	2301      	moveq	r3, #1
 80027c2:	2300      	movne	r3, #0
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_I2C_Init+0x116>
 80027ca:	2301      	movs	r3, #1
 80027cc:	e01a      	b.n	8002804 <HAL_I2C_Init+0x14c>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10a      	bne.n	80027ec <HAL_I2C_Init+0x134>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	4613      	mov	r3, r2
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	4413      	add	r3, r2
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027ea:	e00b      	b.n	8002804 <HAL_I2C_Init+0x14c>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	4613      	mov	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	009a      	lsls	r2, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	68ba      	ldr	r2, [r7, #8]
 80027fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002800:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002804:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	69d1      	ldr	r1, [r2, #28]
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6a12      	ldr	r2, [r2, #32]
 8002812:	430a      	orrs	r2, r1
 8002814:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6911      	ldr	r1, [r2, #16]
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	68d2      	ldr	r2, [r2, #12]
 8002822:	430a      	orrs	r2, r1
 8002824:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6951      	ldr	r1, [r2, #20]
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6992      	ldr	r2, [r2, #24]
 8002832:	430a      	orrs	r2, r1
 8002834:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	6812      	ldr	r2, [r2, #0]
 800283e:	6812      	ldr	r2, [r2, #0]
 8002840:	f042 0201 	orr.w	r2, r2, #1
 8002844:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2220      	movs	r2, #32
 8002850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3710      	adds	r7, #16
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	431bde83 	.word	0x431bde83
 8002870:	000186a0 	.word	0x000186a0
 8002874:	10624dd3 	.word	0x10624dd3

08002878 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08c      	sub	sp, #48	; 0x30
 800287c:	af02      	add	r7, sp, #8
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	4608      	mov	r0, r1
 8002882:	4611      	mov	r1, r2
 8002884:	461a      	mov	r2, r3
 8002886:	4603      	mov	r3, r0
 8002888:	817b      	strh	r3, [r7, #10]
 800288a:	460b      	mov	r3, r1
 800288c:	813b      	strh	r3, [r7, #8]
 800288e:	4613      	mov	r3, r2
 8002890:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0x00U;
 8002892:	2300      	movs	r3, #0
 8002894:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002896:	f7fe fb71 	bl	8000f7c <HAL_GetTick>
 800289a:	6278      	str	r0, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b20      	cmp	r3, #32
 80028a6:	f040 8212 	bne.w	8002cce <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	2319      	movs	r3, #25
 80028b0:	2201      	movs	r2, #1
 80028b2:	4984      	ldr	r1, [pc, #528]	; (8002ac4 <HAL_I2C_Mem_Read+0x24c>)
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f000 faf3 	bl	8002ea0 <I2C_WaitOnFlagUntilTimeout>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80028c0:	2302      	movs	r3, #2
 80028c2:	e205      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d101      	bne.n	80028d2 <HAL_I2C_Mem_Read+0x5a>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e1fe      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d007      	beq.n	80028f8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	6812      	ldr	r2, [r2, #0]
 80028f0:	6812      	ldr	r2, [r2, #0]
 80028f2:	f042 0201 	orr.w	r2, r2, #1
 80028f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002906:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2222      	movs	r2, #34	; 0x22
 800290c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2240      	movs	r2, #64	; 0x40
 8002914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002922:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002928:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4a66      	ldr	r2, [pc, #408]	; (8002ac8 <HAL_I2C_Mem_Read+0x250>)
 800292e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002934:	b29a      	uxth	r2, r3
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800293a:	88f8      	ldrh	r0, [r7, #6]
 800293c:	893a      	ldrh	r2, [r7, #8]
 800293e:	8979      	ldrh	r1, [r7, #10]
 8002940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002942:	9301      	str	r3, [sp, #4]
 8002944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	4603      	mov	r3, r0
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 f9c6 	bl	8002cdc <I2C_RequestMemoryRead>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00f      	beq.n	8002976 <HAL_I2C_Mem_Read+0xfe>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	2b04      	cmp	r3, #4
 800295c:	d105      	bne.n	800296a <HAL_I2C_Mem_Read+0xf2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e1b2      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e1ac      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800297a:	2b00      	cmp	r3, #0
 800297c:	d113      	bne.n	80029a6 <HAL_I2C_Mem_Read+0x12e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800297e:	2300      	movs	r3, #0
 8002980:	623b      	str	r3, [r7, #32]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	623b      	str	r3, [r7, #32]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	623b      	str	r3, [r7, #32]
 8002992:	6a3b      	ldr	r3, [r7, #32]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	6812      	ldr	r2, [r2, #0]
 800299c:	6812      	ldr	r2, [r2, #0]
 800299e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	e180      	b.n	8002ca8 <HAL_I2C_Mem_Read+0x430>
    }
    else if(hi2c->XferSize == 1U)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d11b      	bne.n	80029e6 <HAL_I2C_Mem_Read+0x16e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	6812      	ldr	r2, [r2, #0]
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029be:	2300      	movs	r3, #0
 80029c0:	61fb      	str	r3, [r7, #28]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	61fb      	str	r3, [r7, #28]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	61fb      	str	r3, [r7, #28]
 80029d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	6812      	ldr	r2, [r2, #0]
 80029dc:	6812      	ldr	r2, [r2, #0]
 80029de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	e160      	b.n	8002ca8 <HAL_I2C_Mem_Read+0x430>
    }
    else if(hi2c->XferSize == 2U)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d11b      	bne.n	8002a26 <HAL_I2C_Mem_Read+0x1ae>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	6812      	ldr	r2, [r2, #0]
 80029f6:	6812      	ldr	r2, [r2, #0]
 80029f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	6812      	ldr	r2, [r2, #0]
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61bb      	str	r3, [r7, #24]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	61bb      	str	r3, [r7, #24]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	61bb      	str	r3, [r7, #24]
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	e140      	b.n	8002ca8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a26:	2300      	movs	r3, #0
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	617b      	str	r3, [r7, #20]
 8002a3a:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8002a3c:	e134      	b.n	8002ca8 <HAL_I2C_Mem_Read+0x430>
    {
      if(hi2c->XferSize <= 3U)
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a42:	2b03      	cmp	r3, #3
 8002a44:	f200 80eb 	bhi.w	8002c1e <HAL_I2C_Mem_Read+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize== 1U)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d127      	bne.n	8002aa0 <HAL_I2C_Mem_Read+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002a50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a52:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002a54:	68f8      	ldr	r0, [r7, #12]
 8002a56:	f000 fb1f 	bl	8003098 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <HAL_I2C_Mem_Read+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a64:	2b20      	cmp	r3, #32
 8002a66:	d101      	bne.n	8002a6c <HAL_I2C_Mem_Read+0x1f4>
            {
              return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e131      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
            }
            else
            {
              return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e12f      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a74:	1c59      	adds	r1, r3, #1
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	6251      	str	r1, [r2, #36]	; 0x24
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	6812      	ldr	r2, [r2, #0]
 8002a7e:	6912      	ldr	r2, [r2, #16]
 8002a80:	b2d2      	uxtb	r2, r2
 8002a82:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	3b01      	subs	r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a9e:	e103      	b.n	8002ca8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d14a      	bne.n	8002b3e <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aae:	2200      	movs	r2, #0
 8002ab0:	4906      	ldr	r1, [pc, #24]	; (8002acc <HAL_I2C_Mem_Read+0x254>)
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 f9f4 	bl	8002ea0 <I2C_WaitOnFlagUntilTimeout>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d008      	beq.n	8002ad0 <HAL_I2C_Mem_Read+0x258>
          {
            return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e106      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
 8002ac2:	bf00      	nop
 8002ac4:	00100002 	.word	0x00100002
 8002ac8:	ffff0000 	.word	0xffff0000
 8002acc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	6812      	ldr	r2, [r2, #0]
 8002ad8:	6812      	ldr	r2, [r2, #0]
 8002ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ade:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	1c59      	adds	r1, r3, #1
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	6251      	str	r1, [r2, #36]	; 0x24
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	6812      	ldr	r2, [r2, #0]
 8002aee:	6912      	ldr	r2, [r2, #16]
 8002af0:	b2d2      	uxtb	r2, r2
 8002af2:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af8:	3b01      	subs	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	3b01      	subs	r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b12:	1c59      	adds	r1, r3, #1
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	6251      	str	r1, [r2, #36]	; 0x24
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	6812      	ldr	r2, [r2, #0]
 8002b1c:	6912      	ldr	r2, [r2, #16]
 8002b1e:	b2d2      	uxtb	r2, r2
 8002b20:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b26:	3b01      	subs	r3, #1
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	3b01      	subs	r3, #1
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b3c:	e0b4      	b.n	8002ca8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	9300      	str	r3, [sp, #0]
 8002b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b44:	2200      	movs	r2, #0
 8002b46:	4964      	ldr	r1, [pc, #400]	; (8002cd8 <HAL_I2C_Mem_Read+0x460>)
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f000 f9a9 	bl	8002ea0 <I2C_WaitOnFlagUntilTimeout>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e0bb      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68fa      	ldr	r2, [r7, #12]
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	6812      	ldr	r2, [r2, #0]
 8002b62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6c:	1c59      	adds	r1, r3, #1
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	6251      	str	r1, [r2, #36]	; 0x24
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	6812      	ldr	r2, [r2, #0]
 8002b76:	6912      	ldr	r2, [r2, #16]
 8002b78:	b2d2      	uxtb	r2, r2
 8002b7a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b80:	3b01      	subs	r3, #1
 8002b82:	b29a      	uxth	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	494e      	ldr	r1, [pc, #312]	; (8002cd8 <HAL_I2C_Mem_Read+0x460>)
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f000 f97d 	bl	8002ea0 <I2C_WaitOnFlagUntilTimeout>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <HAL_I2C_Mem_Read+0x338>
          {
            return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e08f      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	6812      	ldr	r2, [r2, #0]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc4:	1c59      	adds	r1, r3, #1
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	6251      	str	r1, [r2, #36]	; 0x24
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	6812      	ldr	r2, [r2, #0]
 8002bce:	6912      	ldr	r2, [r2, #16]
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	3b01      	subs	r3, #1
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf2:	1c59      	adds	r1, r3, #1
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	6251      	str	r1, [r2, #36]	; 0x24
 8002bf8:	68fa      	ldr	r2, [r7, #12]
 8002bfa:	6812      	ldr	r2, [r2, #0]
 8002bfc:	6912      	ldr	r2, [r2, #16]
 8002bfe:	b2d2      	uxtb	r2, r2
 8002c00:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c06:	3b01      	subs	r3, #1
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	3b01      	subs	r3, #1
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c1c:	e044      	b.n	8002ca8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c20:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 fa38 	bl	8003098 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d007      	beq.n	8002c3e <HAL_I2C_Mem_Read+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c32:	2b20      	cmp	r3, #32
 8002c34:	d101      	bne.n	8002c3a <HAL_I2C_Mem_Read+0x3c2>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e04a      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
          }
          else
          {
            return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e048      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c42:	1c59      	adds	r1, r3, #1
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	6251      	str	r1, [r2, #36]	; 0x24
 8002c48:	68fa      	ldr	r2, [r7, #12]
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	6912      	ldr	r2, [r2, #16]
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	f003 0304 	and.w	r3, r3, #4
 8002c76:	2b04      	cmp	r3, #4
 8002c78:	d116      	bne.n	8002ca8 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7e:	1c59      	adds	r1, r3, #1
 8002c80:	68fa      	ldr	r2, [r7, #12]
 8002c82:	6251      	str	r1, [r2, #36]	; 0x24
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	6912      	ldr	r2, [r2, #16]
 8002c8a:	b2d2      	uxtb	r2, r2
 8002c8c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	b29a      	uxth	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f47f aec6 	bne.w	8002a3e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e000      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002cce:	2302      	movs	r3, #2
  }
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3728      	adds	r7, #40	; 0x28
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	00010004 	.word	0x00010004

08002cdc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b088      	sub	sp, #32
 8002ce0:	af02      	add	r7, sp, #8
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	4608      	mov	r0, r1
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4603      	mov	r3, r0
 8002cec:	817b      	strh	r3, [r7, #10]
 8002cee:	460b      	mov	r3, r1
 8002cf0:	813b      	strh	r3, [r7, #8]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	6812      	ldr	r2, [r2, #0]
 8002d00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d04:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	6812      	ldr	r2, [r2, #0]
 8002d0e:	6812      	ldr	r2, [r2, #0]
 8002d10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d14:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f000 f8bc 	bl	8002ea0 <I2C_WaitOnFlagUntilTimeout>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e0af      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	897a      	ldrh	r2, [r7, #10]
 8002d38:	b2d2      	uxtb	r2, r2
 8002d3a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002d3e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	6a3a      	ldr	r2, [r7, #32]
 8002d44:	4955      	ldr	r1, [pc, #340]	; (8002e9c <I2C_RequestMemoryRead+0x1c0>)
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f000 f8fb 	bl	8002f42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <I2C_RequestMemoryRead+0x86>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	d101      	bne.n	8002d5e <I2C_RequestMemoryRead+0x82>
    {
      return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e099      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e097      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d62:	2300      	movs	r3, #0
 8002d64:	617b      	str	r3, [r7, #20]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	695b      	ldr	r3, [r3, #20]
 8002d6c:	617b      	str	r3, [r7, #20]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	617b      	str	r3, [r7, #20]
 8002d76:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d7a:	6a39      	ldr	r1, [r7, #32]
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 f94e 	bl	800301e <I2C_WaitOnTXEFlagUntilTimeout>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00f      	beq.n	8002da8 <I2C_RequestMemoryRead+0xcc>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	2b04      	cmp	r3, #4
 8002d8e:	d109      	bne.n	8002da4 <I2C_RequestMemoryRead+0xc8>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	6812      	ldr	r2, [r2, #0]
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d9e:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e076      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e074      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002da8:	88fb      	ldrh	r3, [r7, #6]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d105      	bne.n	8002dba <I2C_RequestMemoryRead+0xde>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	893a      	ldrh	r2, [r7, #8]
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	611a      	str	r2, [r3, #16]
 8002db8:	e023      	b.n	8002e02 <I2C_RequestMemoryRead+0x126>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	893a      	ldrh	r2, [r7, #8]
 8002dc0:	0a12      	lsrs	r2, r2, #8
 8002dc2:	b292      	uxth	r2, r2
 8002dc4:	b2d2      	uxtb	r2, r2
 8002dc6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dca:	6a39      	ldr	r1, [r7, #32]
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f000 f926 	bl	800301e <I2C_WaitOnTXEFlagUntilTimeout>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00f      	beq.n	8002df8 <I2C_RequestMemoryRead+0x11c>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ddc:	2b04      	cmp	r3, #4
 8002dde:	d109      	bne.n	8002df4 <I2C_RequestMemoryRead+0x118>
      {
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68fa      	ldr	r2, [r7, #12]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	6812      	ldr	r2, [r2, #0]
 8002dea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dee:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e04e      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
      }
      else
      {
        return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e04c      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	893a      	ldrh	r2, [r7, #8]
 8002dfe:	b2d2      	uxtb	r2, r2
 8002e00:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e04:	6a39      	ldr	r1, [r7, #32]
 8002e06:	68f8      	ldr	r0, [r7, #12]
 8002e08:	f000 f909 	bl	800301e <I2C_WaitOnTXEFlagUntilTimeout>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00f      	beq.n	8002e32 <I2C_RequestMemoryRead+0x156>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	d109      	bne.n	8002e2e <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	6812      	ldr	r2, [r2, #0]
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e28:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e031      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e02f      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  /* Generate Restart */
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	6812      	ldr	r2, [r2, #0]
 8002e3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e40:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	6a3b      	ldr	r3, [r7, #32]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f826 	bl	8002ea0 <I2C_WaitOnFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_RequestMemoryRead+0x182>
  {
    return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e019      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	897a      	ldrh	r2, [r7, #10]
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	6a3a      	ldr	r2, [r7, #32]
 8002e72:	490a      	ldr	r1, [pc, #40]	; (8002e9c <I2C_RequestMemoryRead+0x1c0>)
 8002e74:	68f8      	ldr	r0, [r7, #12]
 8002e76:	f000 f864 	bl	8002f42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d007      	beq.n	8002e90 <I2C_RequestMemoryRead+0x1b4>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e84:	2b04      	cmp	r3, #4
 8002e86:	d101      	bne.n	8002e8c <I2C_RequestMemoryRead+0x1b0>
    {
      return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e002      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
    }
    else
    {
      return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e000      	b.n	8002e92 <I2C_RequestMemoryRead+0x1b6>
    }
  }

  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3718      	adds	r7, #24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	00010002 	.word	0x00010002

08002ea0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	603b      	str	r3, [r7, #0]
 8002eac:	4613      	mov	r3, r2
 8002eae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8002eb0:	e01f      	b.n	8002ef2 <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb8:	d01b      	beq.n	8002ef2 <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002ec0:	f7fe f85c 	bl	8000f7c <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	1ad2      	subs	r2, r2, r3
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d910      	bls.n	8002ef2 <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2220      	movs	r2, #32
 8002eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e023      	b.n	8002f3a <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	0c1b      	lsrs	r3, r3, #16
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d10d      	bne.n	8002f18 <I2C_WaitOnFlagUntilTimeout+0x78>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	43da      	mvns	r2, r3
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4013      	ands	r3, r2
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	bf0c      	ite	eq
 8002f0e:	2301      	moveq	r3, #1
 8002f10:	2300      	movne	r3, #0
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	461a      	mov	r2, r3
 8002f16:	e00c      	b.n	8002f32 <I2C_WaitOnFlagUntilTimeout+0x92>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	43da      	mvns	r2, r3
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	4013      	ands	r3, r2
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	bf0c      	ite	eq
 8002f2a:	2301      	moveq	r3, #1
 8002f2c:	2300      	movne	r3, #0
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	461a      	mov	r2, r3
 8002f32:	79fb      	ldrb	r3, [r7, #7]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d0bc      	beq.n	8002eb2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b084      	sub	sp, #16
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f50:	e040      	b.n	8002fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	695b      	ldr	r3, [r3, #20]
 8002f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f60:	d11c      	bne.n	8002f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	68fa      	ldr	r2, [r7, #12]
 8002f68:	6812      	ldr	r2, [r2, #0]
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f70:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f7a:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2204      	movs	r2, #4
 8002f80:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e03c      	b.n	8003016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa2:	d017      	beq.n	8002fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d007      	beq.n	8002fba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8002faa:	f7fd ffe7 	bl	8000f7c <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	1ad2      	subs	r2, r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d90c      	bls.n	8002fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e020      	b.n	8003016 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	0c1b      	lsrs	r3, r3, #16
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d10c      	bne.n	8002ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	43da      	mvns	r2, r3
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	4013      	ands	r3, r2
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	bf14      	ite	ne
 8002ff0:	2301      	movne	r3, #1
 8002ff2:	2300      	moveq	r3, #0
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	e00b      	b.n	8003010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	43da      	mvns	r2, r3
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4013      	ands	r3, r2
 8003004:	b29b      	uxth	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	bf14      	ite	ne
 800300a:	2301      	movne	r3, #1
 800300c:	2300      	moveq	r3, #0
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	d19e      	bne.n	8002f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 800301e:	b580      	push	{r7, lr}
 8003020:	b084      	sub	sp, #16
 8003022:	af00      	add	r7, sp, #0
 8003024:	60f8      	str	r0, [r7, #12]
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800302a:	e029      	b.n	8003080 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 f87d 	bl	800312c <I2C_IsAcknowledgeFailed>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d001      	beq.n	800303c <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e029      	b.n	8003090 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003042:	d01d      	beq.n	8003080 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d007      	beq.n	800305a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800304a:	f7fd ff97 	bl	8000f7c <HAL_GetTick>
 800304e:	4602      	mov	r2, r0
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	1ad2      	subs	r2, r2, r3
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	429a      	cmp	r2, r3
 8003058:	d912      	bls.n	8003080 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	f043 0220 	orr.w	r2, r3, #32
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e007      	b.n	8003090 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800308a:	2b80      	cmp	r3, #128	; 0x80
 800308c:	d1ce      	bne.n	800302c <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030a4:	e036      	b.n	8003114 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	695b      	ldr	r3, [r3, #20]
 80030ac:	f003 0310 	and.w	r3, r3, #16
 80030b0:	2b10      	cmp	r3, #16
 80030b2:	d114      	bne.n	80030de <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f06f 0210 	mvn.w	r2, #16
 80030bc:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2220      	movs	r2, #32
 80030ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e022      	b.n	8003124 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d007      	beq.n	80030f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 80030e4:	f7fd ff4a 	bl	8000f7c <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	1ad2      	subs	r2, r2, r3
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d90f      	bls.n	8003114 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	f043 0220 	orr.w	r2, r3, #32
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2220      	movs	r2, #32
 8003104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e007      	b.n	8003124 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800311e:	2b40      	cmp	r3, #64	; 0x40
 8003120:	d1c1      	bne.n	80030a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800313e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003142:	d114      	bne.n	800316e <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800314c:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2204      	movs	r2, #4
 8003152:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2220      	movs	r2, #32
 800315e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e000      	b.n	8003170 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e22d      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d075      	beq.n	8003286 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800319a:	4ba3      	ldr	r3, [pc, #652]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 030c 	and.w	r3, r3, #12
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	d00c      	beq.n	80031c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031a6:	4ba0      	ldr	r3, [pc, #640]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031ae:	2b08      	cmp	r3, #8
 80031b0:	d112      	bne.n	80031d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031b2:	4b9d      	ldr	r3, [pc, #628]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031be:	d10b      	bne.n	80031d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c0:	4b99      	ldr	r3, [pc, #612]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d05b      	beq.n	8003284 <HAL_RCC_OscConfig+0x108>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d157      	bne.n	8003284 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e208      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031e0:	d106      	bne.n	80031f0 <HAL_RCC_OscConfig+0x74>
 80031e2:	4a91      	ldr	r2, [pc, #580]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80031e4:	4b90      	ldr	r3, [pc, #576]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	e01d      	b.n	800322c <HAL_RCC_OscConfig+0xb0>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031f8:	d10c      	bne.n	8003214 <HAL_RCC_OscConfig+0x98>
 80031fa:	4a8b      	ldr	r2, [pc, #556]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80031fc:	4b8a      	ldr	r3, [pc, #552]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	4a88      	ldr	r2, [pc, #544]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003208:	4b87      	ldr	r3, [pc, #540]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	e00b      	b.n	800322c <HAL_RCC_OscConfig+0xb0>
 8003214:	4a84      	ldr	r2, [pc, #528]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003216:	4b84      	ldr	r3, [pc, #528]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800321e:	6013      	str	r3, [r2, #0]
 8003220:	4a81      	ldr	r2, [pc, #516]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003222:	4b81      	ldr	r3, [pc, #516]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800322a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d013      	beq.n	800325c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003234:	f7fd fea2 	bl	8000f7c <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800323a:	e008      	b.n	800324e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800323c:	f7fd fe9e 	bl	8000f7c <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b64      	cmp	r3, #100	; 0x64
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e1cd      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800324e:	4b76      	ldr	r3, [pc, #472]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0f0      	beq.n	800323c <HAL_RCC_OscConfig+0xc0>
 800325a:	e014      	b.n	8003286 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7fd fe8e 	bl	8000f7c <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003264:	f7fd fe8a 	bl	8000f7c <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b64      	cmp	r3, #100	; 0x64
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e1b9      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003276:	4b6c      	ldr	r3, [pc, #432]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0xe8>
 8003282:	e000      	b.n	8003286 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003284:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d063      	beq.n	800335a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003292:	4b65      	ldr	r3, [pc, #404]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00b      	beq.n	80032b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800329e:	4b62      	ldr	r3, [pc, #392]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d11c      	bne.n	80032e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032aa:	4b5f      	ldr	r3, [pc, #380]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d116      	bne.n	80032e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032b6:	4b5c      	ldr	r3, [pc, #368]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <HAL_RCC_OscConfig+0x152>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d001      	beq.n	80032ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e18d      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ce:	4956      	ldr	r1, [pc, #344]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80032d0:	4b55      	ldr	r3, [pc, #340]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	00db      	lsls	r3, r3, #3
 80032de:	4313      	orrs	r3, r2
 80032e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032e2:	e03a      	b.n	800335a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d020      	beq.n	800332e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032ec:	4b4f      	ldr	r3, [pc, #316]	; (800342c <HAL_RCC_OscConfig+0x2b0>)
 80032ee:	2201      	movs	r2, #1
 80032f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f2:	f7fd fe43 	bl	8000f7c <HAL_GetTick>
 80032f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f8:	e008      	b.n	800330c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032fa:	f7fd fe3f 	bl	8000f7c <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e16e      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800330c:	4b46      	ldr	r3, [pc, #280]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d0f0      	beq.n	80032fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003318:	4943      	ldr	r1, [pc, #268]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 800331a:	4b43      	ldr	r3, [pc, #268]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	00db      	lsls	r3, r3, #3
 8003328:	4313      	orrs	r3, r2
 800332a:	600b      	str	r3, [r1, #0]
 800332c:	e015      	b.n	800335a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800332e:	4b3f      	ldr	r3, [pc, #252]	; (800342c <HAL_RCC_OscConfig+0x2b0>)
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003334:	f7fd fe22 	bl	8000f7c <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800333c:	f7fd fe1e 	bl	8000f7c <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e14d      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800334e:	4b36      	ldr	r3, [pc, #216]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0308 	and.w	r3, r3, #8
 8003362:	2b00      	cmp	r3, #0
 8003364:	d030      	beq.n	80033c8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d016      	beq.n	800339c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800336e:	4b30      	ldr	r3, [pc, #192]	; (8003430 <HAL_RCC_OscConfig+0x2b4>)
 8003370:	2201      	movs	r2, #1
 8003372:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003374:	f7fd fe02 	bl	8000f7c <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800337c:	f7fd fdfe 	bl	8000f7c <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e12d      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800338e:	4b26      	ldr	r3, [pc, #152]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 8003390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d0f0      	beq.n	800337c <HAL_RCC_OscConfig+0x200>
 800339a:	e015      	b.n	80033c8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800339c:	4b24      	ldr	r3, [pc, #144]	; (8003430 <HAL_RCC_OscConfig+0x2b4>)
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a2:	f7fd fdeb 	bl	8000f7c <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a8:	e008      	b.n	80033bc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033aa:	f7fd fde7 	bl	8000f7c <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d901      	bls.n	80033bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e116      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033bc:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80033be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d1f0      	bne.n	80033aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80a0 	beq.w	8003516 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033d6:	2300      	movs	r3, #0
 80033d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033da:	4b13      	ldr	r3, [pc, #76]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10f      	bne.n	8003406 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	4a0f      	ldr	r2, [pc, #60]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80033ec:	4b0e      	ldr	r3, [pc, #56]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80033ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033f4:	6413      	str	r3, [r2, #64]	; 0x40
 80033f6:	4b0c      	ldr	r3, [pc, #48]	; (8003428 <HAL_RCC_OscConfig+0x2ac>)
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003402:	2301      	movs	r3, #1
 8003404:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003406:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <HAL_RCC_OscConfig+0x2b8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340e:	2b00      	cmp	r3, #0
 8003410:	d121      	bne.n	8003456 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003412:	4a08      	ldr	r2, [pc, #32]	; (8003434 <HAL_RCC_OscConfig+0x2b8>)
 8003414:	4b07      	ldr	r3, [pc, #28]	; (8003434 <HAL_RCC_OscConfig+0x2b8>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800341c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800341e:	f7fd fdad 	bl	8000f7c <HAL_GetTick>
 8003422:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003424:	e011      	b.n	800344a <HAL_RCC_OscConfig+0x2ce>
 8003426:	bf00      	nop
 8003428:	40023800 	.word	0x40023800
 800342c:	42470000 	.word	0x42470000
 8003430:	42470e80 	.word	0x42470e80
 8003434:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003438:	f7fd fda0 	bl	8000f7c <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	2b02      	cmp	r3, #2
 8003444:	d901      	bls.n	800344a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e0cf      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800344a:	4b6a      	ldr	r3, [pc, #424]	; (80035f4 <HAL_RCC_OscConfig+0x478>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003452:	2b00      	cmp	r3, #0
 8003454:	d0f0      	beq.n	8003438 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	2b01      	cmp	r3, #1
 800345c:	d106      	bne.n	800346c <HAL_RCC_OscConfig+0x2f0>
 800345e:	4a66      	ldr	r2, [pc, #408]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003460:	4b65      	ldr	r3, [pc, #404]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	6713      	str	r3, [r2, #112]	; 0x70
 800346a:	e01c      	b.n	80034a6 <HAL_RCC_OscConfig+0x32a>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2b05      	cmp	r3, #5
 8003472:	d10c      	bne.n	800348e <HAL_RCC_OscConfig+0x312>
 8003474:	4a60      	ldr	r2, [pc, #384]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003476:	4b60      	ldr	r3, [pc, #384]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347a:	f043 0304 	orr.w	r3, r3, #4
 800347e:	6713      	str	r3, [r2, #112]	; 0x70
 8003480:	4a5d      	ldr	r2, [pc, #372]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003482:	4b5d      	ldr	r3, [pc, #372]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003486:	f043 0301 	orr.w	r3, r3, #1
 800348a:	6713      	str	r3, [r2, #112]	; 0x70
 800348c:	e00b      	b.n	80034a6 <HAL_RCC_OscConfig+0x32a>
 800348e:	4a5a      	ldr	r2, [pc, #360]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003490:	4b59      	ldr	r3, [pc, #356]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003494:	f023 0301 	bic.w	r3, r3, #1
 8003498:	6713      	str	r3, [r2, #112]	; 0x70
 800349a:	4a57      	ldr	r2, [pc, #348]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 800349c:	4b56      	ldr	r3, [pc, #344]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a0:	f023 0304 	bic.w	r3, r3, #4
 80034a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d015      	beq.n	80034da <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ae:	f7fd fd65 	bl	8000f7c <HAL_GetTick>
 80034b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b4:	e00a      	b.n	80034cc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034b6:	f7fd fd61 	bl	8000f7c <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d901      	bls.n	80034cc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e08e      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034cc:	4b4a      	ldr	r3, [pc, #296]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 80034ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d0ee      	beq.n	80034b6 <HAL_RCC_OscConfig+0x33a>
 80034d8:	e014      	b.n	8003504 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034da:	f7fd fd4f 	bl	8000f7c <HAL_GetTick>
 80034de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e0:	e00a      	b.n	80034f8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034e2:	f7fd fd4b 	bl	8000f7c <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e078      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034f8:	4b3f      	ldr	r3, [pc, #252]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 80034fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d1ee      	bne.n	80034e2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003504:	7dfb      	ldrb	r3, [r7, #23]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d105      	bne.n	8003516 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800350a:	4a3b      	ldr	r2, [pc, #236]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 800350c:	4b3a      	ldr	r3, [pc, #232]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 800350e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003510:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003514:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d064      	beq.n	80035e8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800351e:	4b36      	ldr	r3, [pc, #216]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f003 030c 	and.w	r3, r3, #12
 8003526:	2b08      	cmp	r3, #8
 8003528:	d05c      	beq.n	80035e4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	2b02      	cmp	r3, #2
 8003530:	d141      	bne.n	80035b6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003532:	4b32      	ldr	r3, [pc, #200]	; (80035fc <HAL_RCC_OscConfig+0x480>)
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003538:	f7fd fd20 	bl	8000f7c <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003540:	f7fd fd1c 	bl	8000f7c <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e04b      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003552:	4b29      	ldr	r3, [pc, #164]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f0      	bne.n	8003540 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800355e:	4926      	ldr	r1, [pc, #152]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	69da      	ldr	r2, [r3, #28]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a1b      	ldr	r3, [r3, #32]
 8003568:	431a      	orrs	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356e:	019b      	lsls	r3, r3, #6
 8003570:	431a      	orrs	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003576:	085b      	lsrs	r3, r3, #1
 8003578:	3b01      	subs	r3, #1
 800357a:	041b      	lsls	r3, r3, #16
 800357c:	431a      	orrs	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003582:	061b      	lsls	r3, r3, #24
 8003584:	4313      	orrs	r3, r2
 8003586:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003588:	4b1c      	ldr	r3, [pc, #112]	; (80035fc <HAL_RCC_OscConfig+0x480>)
 800358a:	2201      	movs	r2, #1
 800358c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358e:	f7fd fcf5 	bl	8000f7c <HAL_GetTick>
 8003592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003594:	e008      	b.n	80035a8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003596:	f7fd fcf1 	bl	8000f7c <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e020      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035a8:	4b13      	ldr	r3, [pc, #76]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d0f0      	beq.n	8003596 <HAL_RCC_OscConfig+0x41a>
 80035b4:	e018      	b.n	80035e8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b6:	4b11      	ldr	r3, [pc, #68]	; (80035fc <HAL_RCC_OscConfig+0x480>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035bc:	f7fd fcde 	bl	8000f7c <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035c4:	f7fd fcda 	bl	8000f7c <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e009      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035d6:	4b08      	ldr	r3, [pc, #32]	; (80035f8 <HAL_RCC_OscConfig+0x47c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f0      	bne.n	80035c4 <HAL_RCC_OscConfig+0x448>
 80035e2:	e001      	b.n	80035e8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e000      	b.n	80035ea <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3718      	adds	r7, #24
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	40007000 	.word	0x40007000
 80035f8:	40023800 	.word	0x40023800
 80035fc:	42470060 	.word	0x42470060

08003600 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d101      	bne.n	8003614 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e0ca      	b.n	80037aa <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003614:	4b67      	ldr	r3, [pc, #412]	; (80037b4 <HAL_RCC_ClockConfig+0x1b4>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 020f 	and.w	r2, r3, #15
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d20c      	bcs.n	800363c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003622:	4b64      	ldr	r3, [pc, #400]	; (80037b4 <HAL_RCC_ClockConfig+0x1b4>)
 8003624:	683a      	ldr	r2, [r7, #0]
 8003626:	b2d2      	uxtb	r2, r2
 8003628:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800362a:	4b62      	ldr	r3, [pc, #392]	; (80037b4 <HAL_RCC_ClockConfig+0x1b4>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 020f 	and.w	r2, r3, #15
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d001      	beq.n	800363c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e0b6      	b.n	80037aa <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d020      	beq.n	800368a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003654:	4a58      	ldr	r2, [pc, #352]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003656:	4b58      	ldr	r3, [pc, #352]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800365e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0308 	and.w	r3, r3, #8
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800366c:	4a52      	ldr	r2, [pc, #328]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 800366e:	4b52      	ldr	r3, [pc, #328]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003676:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003678:	494f      	ldr	r1, [pc, #316]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 800367a:	4b4f      	ldr	r3, [pc, #316]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	4313      	orrs	r3, r2
 8003688:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d044      	beq.n	8003720 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d107      	bne.n	80036ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369e:	4b46      	ldr	r3, [pc, #280]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d119      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e07d      	b.n	80037aa <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d003      	beq.n	80036be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036ba:	2b03      	cmp	r3, #3
 80036bc:	d107      	bne.n	80036ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036be:	4b3e      	ldr	r3, [pc, #248]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d109      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e06d      	b.n	80037aa <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ce:	4b3a      	ldr	r3, [pc, #232]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e065      	b.n	80037aa <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036de:	4936      	ldr	r1, [pc, #216]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 80036e0:	4b35      	ldr	r3, [pc, #212]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f023 0203 	bic.w	r2, r3, #3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036f0:	f7fd fc44 	bl	8000f7c <HAL_GetTick>
 80036f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036f6:	e00a      	b.n	800370e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036f8:	f7fd fc40 	bl	8000f7c <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	f241 3288 	movw	r2, #5000	; 0x1388
 8003706:	4293      	cmp	r3, r2
 8003708:	d901      	bls.n	800370e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e04d      	b.n	80037aa <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370e:	4b2a      	ldr	r3, [pc, #168]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 020c 	and.w	r2, r3, #12
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	429a      	cmp	r2, r3
 800371e:	d1eb      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003720:	4b24      	ldr	r3, [pc, #144]	; (80037b4 <HAL_RCC_ClockConfig+0x1b4>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 020f 	and.w	r2, r3, #15
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	429a      	cmp	r2, r3
 800372c:	d90c      	bls.n	8003748 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372e:	4b21      	ldr	r3, [pc, #132]	; (80037b4 <HAL_RCC_ClockConfig+0x1b4>)
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	b2d2      	uxtb	r2, r2
 8003734:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003736:	4b1f      	ldr	r3, [pc, #124]	; (80037b4 <HAL_RCC_ClockConfig+0x1b4>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 020f 	and.w	r2, r3, #15
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d001      	beq.n	8003748 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e030      	b.n	80037aa <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b00      	cmp	r3, #0
 8003752:	d008      	beq.n	8003766 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003754:	4918      	ldr	r1, [pc, #96]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003756:	4b18      	ldr	r3, [pc, #96]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	4313      	orrs	r3, r2
 8003764:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0308 	and.w	r3, r3, #8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d009      	beq.n	8003786 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003772:	4911      	ldr	r1, [pc, #68]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003774:	4b10      	ldr	r3, [pc, #64]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	4313      	orrs	r3, r2
 8003784:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003786:	f000 f81d 	bl	80037c4 <HAL_RCC_GetSysClockFreq>
 800378a:	4601      	mov	r1, r0
 800378c:	4b0a      	ldr	r3, [pc, #40]	; (80037b8 <HAL_RCC_ClockConfig+0x1b8>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	091b      	lsrs	r3, r3, #4
 8003792:	f003 030f 	and.w	r3, r3, #15
 8003796:	4a09      	ldr	r2, [pc, #36]	; (80037bc <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	5cd3      	ldrb	r3, [r2, r3]
 800379a:	fa21 f303 	lsr.w	r3, r1, r3
 800379e:	4a08      	ldr	r2, [pc, #32]	; (80037c0 <HAL_RCC_ClockConfig+0x1c0>)
 80037a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80037a2:	2000      	movs	r0, #0
 80037a4:	f7fd fba6 	bl	8000ef4 <HAL_InitTick>

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40023c00 	.word	0x40023c00
 80037b8:	40023800 	.word	0x40023800
 80037bc:	0800a1d8 	.word	0x0800a1d8
 80037c0:	20000008 	.word	0x20000008

080037c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c8:	b08f      	sub	sp, #60	; 0x3c
 80037ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037cc:	2300      	movs	r3, #0
 80037ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037d0:	2300      	movs	r3, #0
 80037d2:	637b      	str	r3, [r7, #52]	; 0x34
 80037d4:	2300      	movs	r3, #0
 80037d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037dc:	4b62      	ldr	r3, [pc, #392]	; (8003968 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f003 030c 	and.w	r3, r3, #12
 80037e4:	2b04      	cmp	r3, #4
 80037e6:	d007      	beq.n	80037f8 <HAL_RCC_GetSysClockFreq+0x34>
 80037e8:	2b08      	cmp	r3, #8
 80037ea:	d008      	beq.n	80037fe <HAL_RCC_GetSysClockFreq+0x3a>
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f040 80b2 	bne.w	8003956 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037f2:	4b5e      	ldr	r3, [pc, #376]	; (800396c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80037f4:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 80037f6:	e0b1      	b.n	800395c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037f8:	4b5d      	ldr	r3, [pc, #372]	; (8003970 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80037fa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80037fc:	e0ae      	b.n	800395c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037fe:	4b5a      	ldr	r3, [pc, #360]	; (8003968 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003806:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003808:	4b57      	ldr	r3, [pc, #348]	; (8003968 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d04e      	beq.n	80038b2 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003814:	4b54      	ldr	r3, [pc, #336]	; (8003968 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	099b      	lsrs	r3, r3, #6
 800381a:	f04f 0400 	mov.w	r4, #0
 800381e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003822:	f04f 0200 	mov.w	r2, #0
 8003826:	ea01 0103 	and.w	r1, r1, r3
 800382a:	ea02 0204 	and.w	r2, r2, r4
 800382e:	460b      	mov	r3, r1
 8003830:	4614      	mov	r4, r2
 8003832:	0160      	lsls	r0, r4, #5
 8003834:	6278      	str	r0, [r7, #36]	; 0x24
 8003836:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003838:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800383c:	6278      	str	r0, [r7, #36]	; 0x24
 800383e:	015b      	lsls	r3, r3, #5
 8003840:	623b      	str	r3, [r7, #32]
 8003842:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003846:	1a5b      	subs	r3, r3, r1
 8003848:	eb64 0402 	sbc.w	r4, r4, r2
 800384c:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8003850:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8003854:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8003858:	ebb8 0803 	subs.w	r8, r8, r3
 800385c:	eb69 0904 	sbc.w	r9, r9, r4
 8003860:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003864:	61fb      	str	r3, [r7, #28]
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800386c:	61fb      	str	r3, [r7, #28]
 800386e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003872:	61bb      	str	r3, [r7, #24]
 8003874:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003878:	eb18 0801 	adds.w	r8, r8, r1
 800387c:	eb49 0902 	adc.w	r9, r9, r2
 8003880:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8003884:	617b      	str	r3, [r7, #20]
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8003892:	613b      	str	r3, [r7, #16]
 8003894:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8003898:	4640      	mov	r0, r8
 800389a:	4649      	mov	r1, r9
 800389c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800389e:	f04f 0400 	mov.w	r4, #0
 80038a2:	461a      	mov	r2, r3
 80038a4:	4623      	mov	r3, r4
 80038a6:	f7fd f97b 	bl	8000ba0 <__aeabi_uldivmod>
 80038aa:	4603      	mov	r3, r0
 80038ac:	460c      	mov	r4, r1
 80038ae:	637b      	str	r3, [r7, #52]	; 0x34
 80038b0:	e043      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038b2:	4b2d      	ldr	r3, [pc, #180]	; (8003968 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	099b      	lsrs	r3, r3, #6
 80038b8:	f04f 0400 	mov.w	r4, #0
 80038bc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	ea01 0103 	and.w	r1, r1, r3
 80038c8:	ea02 0204 	and.w	r2, r2, r4
 80038cc:	460b      	mov	r3, r1
 80038ce:	4614      	mov	r4, r2
 80038d0:	0160      	lsls	r0, r4, #5
 80038d2:	60f8      	str	r0, [r7, #12]
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	015b      	lsls	r3, r3, #5
 80038de:	60bb      	str	r3, [r7, #8]
 80038e0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80038e4:	1a5b      	subs	r3, r3, r1
 80038e6:	eb64 0402 	sbc.w	r4, r4, r2
 80038ea:	01a6      	lsls	r6, r4, #6
 80038ec:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80038f0:	019d      	lsls	r5, r3, #6
 80038f2:	1aed      	subs	r5, r5, r3
 80038f4:	eb66 0604 	sbc.w	r6, r6, r4
 80038f8:	00f3      	lsls	r3, r6, #3
 80038fa:	607b      	str	r3, [r7, #4]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003902:	607b      	str	r3, [r7, #4]
 8003904:	00eb      	lsls	r3, r5, #3
 8003906:	603b      	str	r3, [r7, #0]
 8003908:	e897 0060 	ldmia.w	r7, {r5, r6}
 800390c:	186d      	adds	r5, r5, r1
 800390e:	eb46 0602 	adc.w	r6, r6, r2
 8003912:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8003916:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 800391a:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 800391e:	4655      	mov	r5, sl
 8003920:	465e      	mov	r6, fp
 8003922:	4628      	mov	r0, r5
 8003924:	4631      	mov	r1, r6
 8003926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003928:	f04f 0400 	mov.w	r4, #0
 800392c:	461a      	mov	r2, r3
 800392e:	4623      	mov	r3, r4
 8003930:	f7fd f936 	bl	8000ba0 <__aeabi_uldivmod>
 8003934:	4603      	mov	r3, r0
 8003936:	460c      	mov	r4, r1
 8003938:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800393a:	4b0b      	ldr	r3, [pc, #44]	; (8003968 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	0c1b      	lsrs	r3, r3, #16
 8003940:	f003 0303 	and.w	r3, r3, #3
 8003944:	3301      	adds	r3, #1
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 800394a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800394c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800394e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003952:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003954:	e002      	b.n	800395c <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003956:	4b05      	ldr	r3, [pc, #20]	; (800396c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003958:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800395a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800395c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800395e:	4618      	mov	r0, r3
 8003960:	373c      	adds	r7, #60	; 0x3c
 8003962:	46bd      	mov	sp, r7
 8003964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003968:	40023800 	.word	0x40023800
 800396c:	00f42400 	.word	0x00f42400
 8003970:	007a1200 	.word	0x007a1200

08003974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003978:	4b03      	ldr	r3, [pc, #12]	; (8003988 <HAL_RCC_GetHCLKFreq+0x14>)
 800397a:	681b      	ldr	r3, [r3, #0]
}
 800397c:	4618      	mov	r0, r3
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	20000008 	.word	0x20000008

0800398c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003990:	f7ff fff0 	bl	8003974 <HAL_RCC_GetHCLKFreq>
 8003994:	4601      	mov	r1, r0
 8003996:	4b05      	ldr	r3, [pc, #20]	; (80039ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	0a9b      	lsrs	r3, r3, #10
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	4a03      	ldr	r2, [pc, #12]	; (80039b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039a2:	5cd3      	ldrb	r3, [r2, r3]
 80039a4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40023800 	.word	0x40023800
 80039b0:	0800a1e8 	.word	0x0800a1e8

080039b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80039b8:	f7ff ffdc 	bl	8003974 <HAL_RCC_GetHCLKFreq>
 80039bc:	4601      	mov	r1, r0
 80039be:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	0b5b      	lsrs	r3, r3, #13
 80039c4:	f003 0307 	and.w	r3, r3, #7
 80039c8:	4a03      	ldr	r2, [pc, #12]	; (80039d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039ca:	5cd3      	ldrb	r3, [r2, r3]
 80039cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	40023800 	.word	0x40023800
 80039d8:	0800a1e8 	.word	0x0800a1e8

080039dc <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e01d      	b.n	8003a2a <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f003 fc1a 	bl	800723c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	3304      	adds	r3, #4
 8003a18:	4619      	mov	r1, r3
 8003a1a:	4610      	mov	r0, r2
 8003a1c:	f000 fb60 	bl	80040e0 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003a28:	2300      	movs	r3, #0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a32:	b480      	push	{r7}
 8003a34:	b083      	sub	sp, #12
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	6812      	ldr	r2, [r2, #0]
 8003a42:	68d2      	ldr	r2, [r2, #12]
 8003a44:	f042 0201 	orr.w	r2, r2, #1
 8003a48:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	6812      	ldr	r2, [r2, #0]
 8003a52:	6812      	ldr	r2, [r2, #0]
 8003a54:	f042 0201 	orr.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e01d      	b.n	8003ab6 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d106      	bne.n	8003a94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 f815 	bl	8003abe <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2202      	movs	r2, #2
 8003a98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3304      	adds	r3, #4
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4610      	mov	r0, r2
 8003aa8:	f000 fb1a 	bl	80040e0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}  
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_TIM_PWM_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
	...

08003ad4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	6839      	ldr	r1, [r7, #0]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f000 fc1c 	bl	8004324 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a10      	ldr	r2, [pc, #64]	; (8003b34 <HAL_TIM_PWM_Start+0x60>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d004      	beq.n	8003b00 <HAL_TIM_PWM_Start+0x2c>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a0f      	ldr	r2, [pc, #60]	; (8003b38 <HAL_TIM_PWM_Start+0x64>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d101      	bne.n	8003b04 <HAL_TIM_PWM_Start+0x30>
 8003b00:	2301      	movs	r3, #1
 8003b02:	e000      	b.n	8003b06 <HAL_TIM_PWM_Start+0x32>
 8003b04:	2300      	movs	r3, #0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d007      	beq.n	8003b1a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	6812      	ldr	r2, [r2, #0]
 8003b12:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003b14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b18:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6812      	ldr	r2, [r2, #0]
 8003b22:	6812      	ldr	r2, [r2, #0]
 8003b24:	f042 0201 	orr.w	r2, r2, #1
 8003b28:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
} 
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40010000 	.word	0x40010000
 8003b38:	40010400 	.word	0x40010400

08003b3c <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d122      	bne.n	8003b98 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d11b      	bne.n	8003b98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f06f 0202 	mvn.w	r2, #2
 8003b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	f003 0303 	and.w	r3, r3, #3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d003      	beq.n	8003b86 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 fa8f 	bl	80040a2 <HAL_TIM_IC_CaptureCallback>
 8003b84:	e005      	b.n	8003b92 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 fa81 	bl	800408e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 fa92 	bl	80040b6 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	f003 0304 	and.w	r3, r3, #4
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d122      	bne.n	8003bec <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d11b      	bne.n	8003bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0204 	mvn.w	r2, #4
 8003bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 fa65 	bl	80040a2 <HAL_TIM_IC_CaptureCallback>
 8003bd8:	e005      	b.n	8003be6 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 fa57 	bl	800408e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 fa68 	bl	80040b6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	f003 0308 	and.w	r3, r3, #8
 8003bf6:	2b08      	cmp	r3, #8
 8003bf8:	d122      	bne.n	8003c40 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d11b      	bne.n	8003c40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f06f 0208 	mvn.w	r2, #8
 8003c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2204      	movs	r2, #4
 8003c16:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	f003 0303 	and.w	r3, r3, #3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fa3b 	bl	80040a2 <HAL_TIM_IC_CaptureCallback>
 8003c2c:	e005      	b.n	8003c3a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 fa2d 	bl	800408e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fa3e 	bl	80040b6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b10      	cmp	r3, #16
 8003c4c:	d122      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b10      	cmp	r3, #16
 8003c5a:	d11b      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0210 	mvn.w	r2, #16
 8003c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2208      	movs	r2, #8
 8003c6a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 fa11 	bl	80040a2 <HAL_TIM_IC_CaptureCallback>
 8003c80:	e005      	b.n	8003c8e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fa03 	bl	800408e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 fa14 	bl	80040b6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d10e      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d107      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f06f 0201 	mvn.w	r2, #1
 8003cb8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f002 feca 	bl	8006a54 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cca:	2b80      	cmp	r3, #128	; 0x80
 8003ccc:	d10e      	bne.n	8003cec <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd8:	2b80      	cmp	r3, #128	; 0x80
 8003cda:	d107      	bne.n	8003cec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ce4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fd84 	bl	80047f4 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf6:	2b40      	cmp	r3, #64	; 0x40
 8003cf8:	d10e      	bne.n	8003d18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d04:	2b40      	cmp	r3, #64	; 0x40
 8003d06:	d107      	bne.n	8003d18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d10:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003d12:	6878      	ldr	r0, [r7, #4]
 8003d14:	f000 f9d9 	bl	80040ca <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	f003 0320 	and.w	r3, r3, #32
 8003d22:	2b20      	cmp	r3, #32
 8003d24:	d10e      	bne.n	8003d44 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	f003 0320 	and.w	r3, r3, #32
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d107      	bne.n	8003d44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f06f 0220 	mvn.w	r2, #32
 8003d3c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 fd4e 	bl	80047e0 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8003d44:	bf00      	nop
 8003d46:	3708      	adds	r7, #8
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d101      	bne.n	8003d66 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003d62:	2302      	movs	r3, #2
 8003d64:	e0b4      	b.n	8003ed0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2202      	movs	r2, #2
 8003d72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b0c      	cmp	r3, #12
 8003d7a:	f200 809f 	bhi.w	8003ebc <HAL_TIM_PWM_ConfigChannel+0x170>
 8003d7e:	a201      	add	r2, pc, #4	; (adr r2, 8003d84 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d84:	08003db9 	.word	0x08003db9
 8003d88:	08003ebd 	.word	0x08003ebd
 8003d8c:	08003ebd 	.word	0x08003ebd
 8003d90:	08003ebd 	.word	0x08003ebd
 8003d94:	08003df9 	.word	0x08003df9
 8003d98:	08003ebd 	.word	0x08003ebd
 8003d9c:	08003ebd 	.word	0x08003ebd
 8003da0:	08003ebd 	.word	0x08003ebd
 8003da4:	08003e3b 	.word	0x08003e3b
 8003da8:	08003ebd 	.word	0x08003ebd
 8003dac:	08003ebd 	.word	0x08003ebd
 8003db0:	08003ebd 	.word	0x08003ebd
 8003db4:	08003e7b 	.word	0x08003e7b
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68b9      	ldr	r1, [r7, #8]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 fad4 	bl	800436c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	6992      	ldr	r2, [r2, #24]
 8003dce:	f042 0208 	orr.w	r2, r2, #8
 8003dd2:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	6812      	ldr	r2, [r2, #0]
 8003ddc:	6992      	ldr	r2, [r2, #24]
 8003dde:	f022 0204 	bic.w	r2, r2, #4
 8003de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	6812      	ldr	r2, [r2, #0]
 8003dec:	6991      	ldr	r1, [r2, #24]
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	6912      	ldr	r2, [r2, #16]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	619a      	str	r2, [r3, #24]
    }
    break;
 8003df6:	e062      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68b9      	ldr	r1, [r7, #8]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fa18 	bl	8004234 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	6812      	ldr	r2, [r2, #0]
 8003e0c:	6992      	ldr	r2, [r2, #24]
 8003e0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e12:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	6992      	ldr	r2, [r2, #24]
 8003e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	6812      	ldr	r2, [r2, #0]
 8003e2c:	6991      	ldr	r1, [r2, #24]
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	6912      	ldr	r2, [r2, #16]
 8003e32:	0212      	lsls	r2, r2, #8
 8003e34:	430a      	orrs	r2, r1
 8003e36:	619a      	str	r2, [r3, #24]
    }
    break;
 8003e38:	e041      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68b9      	ldr	r1, [r7, #8]
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fb07 	bl	8004454 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	6812      	ldr	r2, [r2, #0]
 8003e4e:	69d2      	ldr	r2, [r2, #28]
 8003e50:	f042 0208 	orr.w	r2, r2, #8
 8003e54:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	6812      	ldr	r2, [r2, #0]
 8003e5e:	69d2      	ldr	r2, [r2, #28]
 8003e60:	f022 0204 	bic.w	r2, r2, #4
 8003e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	6812      	ldr	r2, [r2, #0]
 8003e6e:	69d1      	ldr	r1, [r2, #28]
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	6912      	ldr	r2, [r2, #16]
 8003e74:	430a      	orrs	r2, r1
 8003e76:	61da      	str	r2, [r3, #28]
    }
    break;
 8003e78:	e021      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68b9      	ldr	r1, [r7, #8]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 fb5f 	bl	8004544 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	6812      	ldr	r2, [r2, #0]
 8003e8e:	69d2      	ldr	r2, [r2, #28]
 8003e90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e94:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	6812      	ldr	r2, [r2, #0]
 8003e9e:	69d2      	ldr	r2, [r2, #28]
 8003ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ea4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	6812      	ldr	r2, [r2, #0]
 8003eae:	69d1      	ldr	r1, [r2, #28]
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	6912      	ldr	r2, [r2, #16]
 8003eb4:	0212      	lsls	r2, r2, #8
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	61da      	str	r2, [r3, #28]
    }
    break;
 8003eba:	e000      	b.n	8003ebe <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8003ebc:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d101      	bne.n	8003ef4 <HAL_TIM_ConfigClockSource+0x1c>
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	e0c8      	b.n	8004086 <HAL_TIM_ConfigClockSource+0x1ae>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f1a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b40      	cmp	r3, #64	; 0x40
 8003f2a:	d077      	beq.n	800401c <HAL_TIM_ConfigClockSource+0x144>
 8003f2c:	2b40      	cmp	r3, #64	; 0x40
 8003f2e:	d80e      	bhi.n	8003f4e <HAL_TIM_ConfigClockSource+0x76>
 8003f30:	2b10      	cmp	r3, #16
 8003f32:	f000 808a 	beq.w	800404a <HAL_TIM_ConfigClockSource+0x172>
 8003f36:	2b10      	cmp	r3, #16
 8003f38:	d802      	bhi.n	8003f40 <HAL_TIM_ConfigClockSource+0x68>
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d07e      	beq.n	800403c <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003f3e:	e099      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8003f40:	2b20      	cmp	r3, #32
 8003f42:	f000 8089 	beq.w	8004058 <HAL_TIM_ConfigClockSource+0x180>
 8003f46:	2b30      	cmp	r3, #48	; 0x30
 8003f48:	f000 808d 	beq.w	8004066 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 8003f4c:	e092      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8003f4e:	2b70      	cmp	r3, #112	; 0x70
 8003f50:	d016      	beq.n	8003f80 <HAL_TIM_ConfigClockSource+0xa8>
 8003f52:	2b70      	cmp	r3, #112	; 0x70
 8003f54:	d804      	bhi.n	8003f60 <HAL_TIM_ConfigClockSource+0x88>
 8003f56:	2b50      	cmp	r3, #80	; 0x50
 8003f58:	d040      	beq.n	8003fdc <HAL_TIM_ConfigClockSource+0x104>
 8003f5a:	2b60      	cmp	r3, #96	; 0x60
 8003f5c:	d04e      	beq.n	8003ffc <HAL_TIM_ConfigClockSource+0x124>
    break;    
 8003f5e:	e089      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8003f60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f64:	d003      	beq.n	8003f6e <HAL_TIM_ConfigClockSource+0x96>
 8003f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f6a:	d024      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 8003f6c:	e082      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	6812      	ldr	r2, [r2, #0]
 8003f76:	6892      	ldr	r2, [r2, #8]
 8003f78:	f022 0207 	bic.w	r2, r2, #7
 8003f7c:	609a      	str	r2, [r3, #8]
    break;
 8003f7e:	e079      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	6899      	ldr	r1, [r3, #8]
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f000 fbbf 	bl	8004712 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003fa2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003faa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	609a      	str	r2, [r3, #8]
    break;
 8003fb4:	e05e      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	6899      	ldr	r1, [r3, #8]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	f000 fba4 	bl	8004712 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6812      	ldr	r2, [r2, #0]
 8003fd2:	6892      	ldr	r2, [r2, #8]
 8003fd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fd8:	609a      	str	r2, [r3, #8]
    break;
 8003fda:	e04b      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6818      	ldr	r0, [r3, #0]
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	6859      	ldr	r1, [r3, #4]
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	461a      	mov	r2, r3
 8003fea:	f000 fb0b 	bl	8004604 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2150      	movs	r1, #80	; 0x50
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f000 fb6c 	bl	80046d2 <TIM_ITRx_SetConfig>
    break;
 8003ffa:	e03b      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6818      	ldr	r0, [r3, #0]
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	6859      	ldr	r1, [r3, #4]
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	461a      	mov	r2, r3
 800400a:	f000 fb2e 	bl	800466a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2160      	movs	r1, #96	; 0x60
 8004014:	4618      	mov	r0, r3
 8004016:	f000 fb5c 	bl	80046d2 <TIM_ITRx_SetConfig>
    break;
 800401a:	e02b      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6818      	ldr	r0, [r3, #0]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	6859      	ldr	r1, [r3, #4]
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	461a      	mov	r2, r3
 800402a:	f000 faeb 	bl	8004604 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2140      	movs	r1, #64	; 0x40
 8004034:	4618      	mov	r0, r3
 8004036:	f000 fb4c 	bl	80046d2 <TIM_ITRx_SetConfig>
    break;
 800403a:	e01b      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2100      	movs	r1, #0
 8004042:	4618      	mov	r0, r3
 8004044:	f000 fb45 	bl	80046d2 <TIM_ITRx_SetConfig>
    break;
 8004048:	e014      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2110      	movs	r1, #16
 8004050:	4618      	mov	r0, r3
 8004052:	f000 fb3e 	bl	80046d2 <TIM_ITRx_SetConfig>
    break;
 8004056:	e00d      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2120      	movs	r1, #32
 800405e:	4618      	mov	r0, r3
 8004060:	f000 fb37 	bl	80046d2 <TIM_ITRx_SetConfig>
    break;
 8004064:	e006      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2130      	movs	r1, #48	; 0x30
 800406c:	4618      	mov	r0, r3
 800406e:	f000 fb30 	bl	80046d2 <TIM_ITRx_SetConfig>
    break;
 8004072:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800408e:	b480      	push	{r7}
 8004090:	b083      	sub	sp, #12
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004096:	bf00      	nop
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr

080040a2 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040a2:	b480      	push	{r7}
 80040a4:	b083      	sub	sp, #12
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040aa:	bf00      	nop
 80040ac:	370c      	adds	r7, #12
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040b6:	b480      	push	{r7}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040d2:	bf00      	nop
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
	...

080040e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a44      	ldr	r2, [pc, #272]	; (8004208 <TIM_Base_SetConfig+0x128>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d013      	beq.n	8004124 <TIM_Base_SetConfig+0x44>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004102:	d00f      	beq.n	8004124 <TIM_Base_SetConfig+0x44>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a41      	ldr	r2, [pc, #260]	; (800420c <TIM_Base_SetConfig+0x12c>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d00b      	beq.n	8004124 <TIM_Base_SetConfig+0x44>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a40      	ldr	r2, [pc, #256]	; (8004210 <TIM_Base_SetConfig+0x130>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d007      	beq.n	8004124 <TIM_Base_SetConfig+0x44>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a3f      	ldr	r2, [pc, #252]	; (8004214 <TIM_Base_SetConfig+0x134>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d003      	beq.n	8004124 <TIM_Base_SetConfig+0x44>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a3e      	ldr	r2, [pc, #248]	; (8004218 <TIM_Base_SetConfig+0x138>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d101      	bne.n	8004128 <TIM_Base_SetConfig+0x48>
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <TIM_Base_SetConfig+0x4a>
 8004128:	2300      	movs	r3, #0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d008      	beq.n	8004140 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	4313      	orrs	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a31      	ldr	r2, [pc, #196]	; (8004208 <TIM_Base_SetConfig+0x128>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d02b      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414e:	d027      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a2e      	ldr	r2, [pc, #184]	; (800420c <TIM_Base_SetConfig+0x12c>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d023      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a2d      	ldr	r2, [pc, #180]	; (8004210 <TIM_Base_SetConfig+0x130>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d01f      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a2c      	ldr	r2, [pc, #176]	; (8004214 <TIM_Base_SetConfig+0x134>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d01b      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a2b      	ldr	r2, [pc, #172]	; (8004218 <TIM_Base_SetConfig+0x138>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d017      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a2a      	ldr	r2, [pc, #168]	; (800421c <TIM_Base_SetConfig+0x13c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d013      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a29      	ldr	r2, [pc, #164]	; (8004220 <TIM_Base_SetConfig+0x140>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d00f      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a28      	ldr	r2, [pc, #160]	; (8004224 <TIM_Base_SetConfig+0x144>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d00b      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a27      	ldr	r2, [pc, #156]	; (8004228 <TIM_Base_SetConfig+0x148>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d007      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a26      	ldr	r2, [pc, #152]	; (800422c <TIM_Base_SetConfig+0x14c>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d003      	beq.n	80041a0 <TIM_Base_SetConfig+0xc0>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a25      	ldr	r2, [pc, #148]	; (8004230 <TIM_Base_SetConfig+0x150>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d101      	bne.n	80041a4 <TIM_Base_SetConfig+0xc4>
 80041a0:	2301      	movs	r3, #1
 80041a2:	e000      	b.n	80041a6 <TIM_Base_SetConfig+0xc6>
 80041a4:	2300      	movs	r3, #0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d008      	beq.n	80041bc <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68fa      	ldr	r2, [r7, #12]
 80041c0:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	689a      	ldr	r2, [r3, #8]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a0c      	ldr	r2, [pc, #48]	; (8004208 <TIM_Base_SetConfig+0x128>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d003      	beq.n	80041e2 <TIM_Base_SetConfig+0x102>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a0e      	ldr	r2, [pc, #56]	; (8004218 <TIM_Base_SetConfig+0x138>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d101      	bne.n	80041e6 <TIM_Base_SetConfig+0x106>
 80041e2:	2301      	movs	r3, #1
 80041e4:	e000      	b.n	80041e8 <TIM_Base_SetConfig+0x108>
 80041e6:	2300      	movs	r3, #0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	615a      	str	r2, [r3, #20]
}
 80041fa:	bf00      	nop
 80041fc:	3714      	adds	r7, #20
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	40010000 	.word	0x40010000
 800420c:	40000400 	.word	0x40000400
 8004210:	40000800 	.word	0x40000800
 8004214:	40000c00 	.word	0x40000c00
 8004218:	40010400 	.word	0x40010400
 800421c:	40014000 	.word	0x40014000
 8004220:	40014400 	.word	0x40014400
 8004224:	40014800 	.word	0x40014800
 8004228:	40001800 	.word	0x40001800
 800422c:	40001c00 	.word	0x40001c00
 8004230:	40002000 	.word	0x40002000

08004234 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8004246:	2300      	movs	r3, #0
 8004248:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	f023 0210 	bic.w	r2, r3, #16
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a1b      	ldr	r3, [r3, #32]
 800425a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800426e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004276:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	021b      	lsls	r3, r3, #8
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	4313      	orrs	r3, r2
 8004282:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f023 0320 	bic.w	r3, r3, #32
 800428a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a20      	ldr	r2, [pc, #128]	; (800431c <TIM_OC2_SetConfig+0xe8>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d003      	beq.n	80042a8 <TIM_OC2_SetConfig+0x74>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a1f      	ldr	r2, [pc, #124]	; (8004320 <TIM_OC2_SetConfig+0xec>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d101      	bne.n	80042ac <TIM_OC2_SetConfig+0x78>
 80042a8:	2301      	movs	r3, #1
 80042aa:	e000      	b.n	80042ae <TIM_OC2_SetConfig+0x7a>
 80042ac:	2300      	movs	r3, #0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d021      	beq.n	80042f6 <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	011b      	lsls	r3, r3, #4
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042cc:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	693a      	ldr	r2, [r7, #16]
 80042fa:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	685a      	ldr	r2, [r3, #4]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	621a      	str	r2, [r3, #32]
}
 8004310:	bf00      	nop
 8004312:	371c      	adds	r7, #28
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	40010000 	.word	0x40010000
 8004320:	40010400 	.word	0x40010400

08004324 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8004334:	2201      	movs	r2, #1
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6a1a      	ldr	r2, [r3, #32]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	43db      	mvns	r3, r3
 8004346:	401a      	ands	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a1a      	ldr	r2, [r3, #32]
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	fa01 f303 	lsl.w	r3, r1, r3
 8004358:	431a      	orrs	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	621a      	str	r2, [r3, #32]
}
 800435e:	bf00      	nop
 8004360:	371c      	adds	r7, #28
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
	...

0800436c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800436c:	b480      	push	{r7}
 800436e:	b087      	sub	sp, #28
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004376:	2300      	movs	r3, #0
 8004378:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800437a:	2300      	movs	r3, #0
 800437c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 800437e:	2300      	movs	r3, #0
 8004380:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	f023 0201 	bic.w	r2, r3, #1
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a1b      	ldr	r3, [r3, #32]
 8004392:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f023 0303 	bic.w	r3, r3, #3
 80043ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f023 0302 	bic.w	r3, r3, #2
 80043c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a1f      	ldr	r2, [pc, #124]	; (800444c <TIM_OC1_SetConfig+0xe0>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d003      	beq.n	80043dc <TIM_OC1_SetConfig+0x70>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a1e      	ldr	r2, [pc, #120]	; (8004450 <TIM_OC1_SetConfig+0xe4>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d101      	bne.n	80043e0 <TIM_OC1_SetConfig+0x74>
 80043dc:	2301      	movs	r3, #1
 80043de:	e000      	b.n	80043e2 <TIM_OC1_SetConfig+0x76>
 80043e0:	2300      	movs	r3, #0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d01e      	beq.n	8004424 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f023 0308 	bic.w	r3, r3, #8
 80043ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	68db      	ldr	r3, [r3, #12]
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	f023 0304 	bic.w	r3, r3, #4
 80043fe:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004406:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800440e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	693a      	ldr	r2, [r7, #16]
 8004416:	4313      	orrs	r3, r2
 8004418:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	693a      	ldr	r2, [r7, #16]
 8004420:	4313      	orrs	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	621a      	str	r2, [r3, #32]
} 
 800443e:	bf00      	nop
 8004440:	371c      	adds	r7, #28
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	40010000 	.word	0x40010000
 8004450:	40010400 	.word	0x40010400

08004454 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800445e:	2300      	movs	r3, #0
 8004460:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004462:	2300      	movs	r3, #0
 8004464:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8004466:	2300      	movs	r3, #0
 8004468:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a1b      	ldr	r3, [r3, #32]
 800447a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	69db      	ldr	r3, [r3, #28]
 8004486:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800448e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f023 0303 	bic.w	r3, r3, #3
 8004496:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	4313      	orrs	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	689b      	ldr	r3, [r3, #8]
 80044ae:	021b      	lsls	r3, r3, #8
 80044b0:	697a      	ldr	r2, [r7, #20]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a20      	ldr	r2, [pc, #128]	; (800453c <TIM_OC3_SetConfig+0xe8>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d003      	beq.n	80044c6 <TIM_OC3_SetConfig+0x72>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a1f      	ldr	r2, [pc, #124]	; (8004540 <TIM_OC3_SetConfig+0xec>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d101      	bne.n	80044ca <TIM_OC3_SetConfig+0x76>
 80044c6:	2301      	movs	r3, #1
 80044c8:	e000      	b.n	80044cc <TIM_OC3_SetConfig+0x78>
 80044ca:	2300      	movs	r3, #0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d021      	beq.n	8004514 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80044d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	021b      	lsls	r3, r3, #8
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044ea:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80044f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4313      	orrs	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	4313      	orrs	r3, r2
 8004512:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685a      	ldr	r2, [r3, #4]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	621a      	str	r2, [r3, #32]
}
 800452e:	bf00      	nop
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	40010000 	.word	0x40010000
 8004540:	40010400 	.word	0x40010400

08004544 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800454e:	2300      	movs	r3, #0
 8004550:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8004552:	2300      	movs	r3, #0
 8004554:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800457e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004586:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	021b      	lsls	r3, r3, #8
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	4313      	orrs	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800459a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	031b      	lsls	r3, r3, #12
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a14      	ldr	r2, [pc, #80]	; (80045fc <TIM_OC4_SetConfig+0xb8>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d003      	beq.n	80045b8 <TIM_OC4_SetConfig+0x74>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a13      	ldr	r2, [pc, #76]	; (8004600 <TIM_OC4_SetConfig+0xbc>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d101      	bne.n	80045bc <TIM_OC4_SetConfig+0x78>
 80045b8:	2301      	movs	r3, #1
 80045ba:	e000      	b.n	80045be <TIM_OC4_SetConfig+0x7a>
 80045bc:	2300      	movs	r3, #0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d009      	beq.n	80045d6 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	019b      	lsls	r3, r3, #6
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	697a      	ldr	r2, [r7, #20]
 80045da:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	621a      	str	r2, [r3, #32]
}
 80045f0:	bf00      	nop
 80045f2:	371c      	adds	r7, #28
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	40010000 	.word	0x40010000
 8004600:	40010400 	.word	0x40010400

08004604 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004604:	b480      	push	{r7}
 8004606:	b087      	sub	sp, #28
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	f023 0201 	bic.w	r2, r3, #1
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004636:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	011b      	lsls	r3, r3, #4
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	4313      	orrs	r3, r2
 8004640:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	f023 030a 	bic.w	r3, r3, #10
 8004648:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	4313      	orrs	r3, r2
 8004650:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	621a      	str	r2, [r3, #32]
}
 800465e:	bf00      	nop
 8004660:	371c      	adds	r7, #28
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800466a:	b480      	push	{r7}
 800466c:	b087      	sub	sp, #28
 800466e:	af00      	add	r7, sp, #0
 8004670:	60f8      	str	r0, [r7, #12]
 8004672:	60b9      	str	r1, [r7, #8]
 8004674:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004676:	2300      	movs	r3, #0
 8004678:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800467a:	2300      	movs	r3, #0
 800467c:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	f023 0210 	bic.w	r2, r3, #16
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800469c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	031b      	lsls	r3, r3, #12
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	011b      	lsls	r3, r3, #4
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	621a      	str	r2, [r3, #32]
}
 80046c6:	bf00      	nop
 80046c8:	371c      	adds	r7, #28
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b085      	sub	sp, #20
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	460b      	mov	r3, r1
 80046dc:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80046de:	2300      	movs	r3, #0
 80046e0:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ee:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80046f0:	887b      	ldrh	r3, [r7, #2]
 80046f2:	f043 0307 	orr.w	r3, r3, #7
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	461a      	mov	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	609a      	str	r2, [r3, #8]
}
 8004706:	bf00      	nop
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr

08004712 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004712:	b480      	push	{r7}
 8004714:	b087      	sub	sp, #28
 8004716:	af00      	add	r7, sp, #0
 8004718:	60f8      	str	r0, [r7, #12]
 800471a:	60b9      	str	r1, [r7, #8]
 800471c:	607a      	str	r2, [r7, #4]
 800471e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004720:	2300      	movs	r3, #0
 8004722:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004730:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	021a      	lsls	r2, r3, #8
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	431a      	orrs	r2, r3
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	4313      	orrs	r3, r2
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	4313      	orrs	r3, r2
 8004742:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	609a      	str	r2, [r3, #8]
} 
 800474a:	bf00      	nop
 800474c:	371c      	adds	r7, #28
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr

08004756 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8004756:	b480      	push	{r7}
 8004758:	b083      	sub	sp, #12
 800475a:	af00      	add	r7, sp, #0
 800475c:	6078      	str	r0, [r7, #4]
 800475e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004766:	2b01      	cmp	r3, #1
 8004768:	d101      	bne.n	800476e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800476a:	2302      	movs	r3, #2
 800476c:	e032      	b.n	80047d4 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2202      	movs	r2, #2
 800477a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	6812      	ldr	r2, [r2, #0]
 8004786:	6852      	ldr	r2, [r2, #4]
 8004788:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800478c:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	6812      	ldr	r2, [r2, #0]
 8004796:	6851      	ldr	r1, [r2, #4]
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	6812      	ldr	r2, [r2, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6812      	ldr	r2, [r2, #0]
 80047a8:	6892      	ldr	r2, [r2, #8]
 80047aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047ae:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	6812      	ldr	r2, [r2, #0]
 80047b8:	6891      	ldr	r1, [r2, #8]
 80047ba:	683a      	ldr	r2, [r7, #0]
 80047bc:	6852      	ldr	r2, [r2, #4]
 80047be:	430a      	orrs	r2, r1
 80047c0:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
} 
 80047d4:	4618      	mov	r0, r3
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e03f      	b.n	800489a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d106      	bne.n	8004834 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f002 fe58 	bl	80074e4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2224      	movs	r2, #36	; 0x24
 8004838:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	6812      	ldr	r2, [r2, #0]
 8004844:	68d2      	ldr	r2, [r2, #12]
 8004846:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800484a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 fb7f 	bl	8004f50 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6812      	ldr	r2, [r2, #0]
 800485a:	6912      	ldr	r2, [r2, #16]
 800485c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004860:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	6812      	ldr	r2, [r2, #0]
 800486a:	6952      	ldr	r2, [r2, #20]
 800486c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004870:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6812      	ldr	r2, [r2, #0]
 800487a:	68d2      	ldr	r2, [r2, #12]
 800487c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004880:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2220      	movs	r2, #32
 800488c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2220      	movs	r2, #32
 8004894:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3708      	adds	r7, #8
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b088      	sub	sp, #32
 80048a6:	af02      	add	r7, sp, #8
 80048a8:	60f8      	str	r0, [r7, #12]
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	603b      	str	r3, [r7, #0]
 80048ae:	4613      	mov	r3, r2
 80048b0:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b20      	cmp	r3, #32
 80048c0:	f040 8082 	bne.w	80049c8 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <HAL_UART_Transmit+0x2e>
 80048ca:	88fb      	ldrh	r3, [r7, #6]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e07a      	b.n	80049ca <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d101      	bne.n	80048e2 <HAL_UART_Transmit+0x40>
 80048de:	2302      	movs	r3, #2
 80048e0:	e073      	b.n	80049ca <HAL_UART_Transmit+0x128>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2221      	movs	r2, #33	; 0x21
 80048f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80048f8:	f7fc fb40 	bl	8000f7c <HAL_GetTick>
 80048fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	88fa      	ldrh	r2, [r7, #6]
 8004902:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	88fa      	ldrh	r2, [r7, #6]
 8004908:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800490a:	e041      	b.n	8004990 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004910:	b29b      	uxth	r3, r3
 8004912:	3b01      	subs	r3, #1
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004922:	d121      	bne.n	8004968 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	9300      	str	r3, [sp, #0]
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	2200      	movs	r2, #0
 800492c:	2180      	movs	r1, #128	; 0x80
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 f9ac 	bl	8004c8c <UART_WaitOnFlagUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e045      	b.n	80049ca <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	8812      	ldrh	r2, [r2, #0]
 800494a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800494e:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d103      	bne.n	8004960 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	3302      	adds	r3, #2
 800495c:	60bb      	str	r3, [r7, #8]
 800495e:	e017      	b.n	8004990 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	3301      	adds	r3, #1
 8004964:	60bb      	str	r3, [r7, #8]
 8004966:	e013      	b.n	8004990 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	9300      	str	r3, [sp, #0]
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	2200      	movs	r2, #0
 8004970:	2180      	movs	r1, #128	; 0x80
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f000 f98a 	bl	8004c8c <UART_WaitOnFlagUntilTimeout>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e023      	b.n	80049ca <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	1c59      	adds	r1, r3, #1
 800498a:	60b9      	str	r1, [r7, #8]
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004994:	b29b      	uxth	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1b8      	bne.n	800490c <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	2200      	movs	r2, #0
 80049a2:	2140      	movs	r1, #64	; 0x40
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f000 f971 	bl	8004c8c <UART_WaitOnFlagUntilTimeout>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e00a      	b.n	80049ca <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 80049c4:	2300      	movs	r3, #0
 80049c6:	e000      	b.n	80049ca <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80049c8:	2302      	movs	r3, #2
  }
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}

080049d2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b085      	sub	sp, #20
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	60f8      	str	r0, [r7, #12]
 80049da:	60b9      	str	r1, [r7, #8]
 80049dc:	4613      	mov	r3, r2
 80049de:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d138      	bne.n	8004a5e <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d002      	beq.n	80049f8 <HAL_UART_Receive_IT+0x26>
 80049f2:	88fb      	ldrh	r3, [r7, #6]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e031      	b.n	8004a60 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d101      	bne.n	8004a0a <HAL_UART_Receive_IT+0x38>
 8004a06:	2302      	movs	r3, #2
 8004a08:	e02a      	b.n	8004a60 <HAL_UART_Receive_IT+0x8e>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	88fa      	ldrh	r2, [r7, #6]
 8004a1c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	88fa      	ldrh	r2, [r7, #6]
 8004a22:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2222      	movs	r2, #34	; 0x22
 8004a2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	6812      	ldr	r2, [r2, #0]
 8004a42:	6952      	ldr	r2, [r2, #20]
 8004a44:	f042 0201 	orr.w	r2, r2, #1
 8004a48:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	6812      	ldr	r2, [r2, #0]
 8004a52:	68d2      	ldr	r2, [r2, #12]
 8004a54:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004a58:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	e000      	b.n	8004a60 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8004a5e:	2302      	movs	r3, #2
  }
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b088      	sub	sp, #32
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	695b      	ldr	r3, [r3, #20]
 8004a8a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f003 030f 	and.w	r3, r3, #15
 8004a9a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10d      	bne.n	8004abe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	f003 0320 	and.w	r3, r3, #32
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d008      	beq.n	8004abe <HAL_UART_IRQHandler+0x52>
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f9d1 	bl	8004e5e <UART_Receive_IT>
      return;
 8004abc:	e0cc      	b.n	8004c58 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 80ab 	beq.w	8004c1c <HAL_UART_IRQHandler+0x1b0>
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d105      	bne.n	8004adc <HAL_UART_IRQHandler+0x70>
 8004ad0:	69bb      	ldr	r3, [r7, #24]
 8004ad2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f000 80a0 	beq.w	8004c1c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <HAL_UART_IRQHandler+0x90>
 8004ae6:	69bb      	ldr	r3, [r7, #24]
 8004ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d005      	beq.n	8004afc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af4:	f043 0201 	orr.w	r2, r3, #1
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f003 0304 	and.w	r3, r3, #4
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00a      	beq.n	8004b1c <HAL_UART_IRQHandler+0xb0>
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d005      	beq.n	8004b1c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b14:	f043 0202 	orr.w	r2, r3, #2
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00a      	beq.n	8004b3c <HAL_UART_IRQHandler+0xd0>
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d005      	beq.n	8004b3c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b34:	f043 0204 	orr.w	r2, r3, #4
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	f003 0308 	and.w	r3, r3, #8
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00a      	beq.n	8004b5c <HAL_UART_IRQHandler+0xf0>
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d005      	beq.n	8004b5c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b54:	f043 0208 	orr.w	r2, r3, #8
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d078      	beq.n	8004c56 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f003 0320 	and.w	r3, r3, #32
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d007      	beq.n	8004b7e <HAL_UART_IRQHandler+0x112>
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	f003 0320 	and.w	r3, r3, #32
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d002      	beq.n	8004b7e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 f970 	bl	8004e5e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	695b      	ldr	r3, [r3, #20]
 8004b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	bf14      	ite	ne
 8004b8c:	2301      	movne	r3, #1
 8004b8e:	2300      	moveq	r3, #0
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b98:	f003 0308 	and.w	r3, r3, #8
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d102      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x13a>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d031      	beq.n	8004c0a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 f8ba 	bl	8004d20 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d023      	beq.n	8004c02 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	6812      	ldr	r2, [r2, #0]
 8004bc2:	6952      	ldr	r2, [r2, #20]
 8004bc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bc8:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d013      	beq.n	8004bfa <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bd6:	4a22      	ldr	r2, [pc, #136]	; (8004c60 <HAL_UART_IRQHandler+0x1f4>)
 8004bd8:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7fd f902 	bl	8001de8 <HAL_DMA_Abort_IT>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d016      	beq.n	8004c18 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bf8:	e00e      	b.n	8004c18 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f83c 	bl	8004c78 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c00:	e00a      	b.n	8004c18 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f838 	bl	8004c78 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c08:	e006      	b.n	8004c18 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 f834 	bl	8004c78 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004c16:	e01e      	b.n	8004c56 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c18:	bf00      	nop
    return;
 8004c1a:	e01c      	b.n	8004c56 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d008      	beq.n	8004c38 <HAL_UART_IRQHandler+0x1cc>
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d003      	beq.n	8004c38 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f8a7 	bl	8004d84 <UART_Transmit_IT>
    return;
 8004c36:	e00f      	b.n	8004c58 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00a      	beq.n	8004c58 <HAL_UART_IRQHandler+0x1ec>
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 f8ee 	bl	8004e2e <UART_EndTransmit_IT>
    return;
 8004c52:	bf00      	nop
 8004c54:	e000      	b.n	8004c58 <HAL_UART_IRQHandler+0x1ec>
    return;
 8004c56:	bf00      	nop
  }
}
 8004c58:	3720      	adds	r7, #32
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	08004d5d 	.word	0x08004d5d

08004c64 <HAL_UART_TxCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8004c80:	bf00      	nop
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	603b      	str	r3, [r7, #0]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004c9c:	e02c      	b.n	8004cf8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca4:	d028      	beq.n	8004cf8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d007      	beq.n	8004cbc <UART_WaitOnFlagUntilTimeout+0x30>
 8004cac:	f7fc f966 	bl	8000f7c <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	1ad2      	subs	r2, r2, r3
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d91d      	bls.n	8004cf8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	6812      	ldr	r2, [r2, #0]
 8004cc4:	68d2      	ldr	r2, [r2, #12]
 8004cc6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004cca:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	6812      	ldr	r2, [r2, #0]
 8004cd4:	6952      	ldr	r2, [r2, #20]
 8004cd6:	f022 0201 	bic.w	r2, r2, #1
 8004cda:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2220      	movs	r2, #32
 8004ce0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e00f      	b.n	8004d18 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	401a      	ands	r2, r3
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	bf0c      	ite	eq
 8004d08:	2301      	moveq	r3, #1
 8004d0a:	2300      	movne	r3, #0
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	461a      	mov	r2, r3
 8004d10:	79fb      	ldrb	r3, [r7, #7]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d0c3      	beq.n	8004c9e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6812      	ldr	r2, [r2, #0]
 8004d30:	68d2      	ldr	r2, [r2, #12]
 8004d32:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d36:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	6952      	ldr	r2, [r2, #20]
 8004d42:	f022 0201 	bic.w	r2, r2, #1
 8004d46:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d68:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f7ff ff7e 	bl	8004c78 <HAL_UART_ErrorCallback>
}
 8004d7c:	bf00      	nop
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b21      	cmp	r3, #33	; 0x21
 8004d96:	d143      	bne.n	8004e20 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004da0:	d119      	bne.n	8004dd6 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68fa      	ldr	r2, [r7, #12]
 8004dae:	8812      	ldrh	r2, [r2, #0]
 8004db0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004db4:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d105      	bne.n	8004dca <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a1b      	ldr	r3, [r3, #32]
 8004dc2:	1c9a      	adds	r2, r3, #2
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	621a      	str	r2, [r3, #32]
 8004dc8:	e00e      	b.n	8004de8 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a1b      	ldr	r3, [r3, #32]
 8004dce:	1c5a      	adds	r2, r3, #1
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	621a      	str	r2, [r3, #32]
 8004dd4:	e008      	b.n	8004de8 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	1c58      	adds	r0, r3, #1
 8004de0:	6879      	ldr	r1, [r7, #4]
 8004de2:	6208      	str	r0, [r1, #32]
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	4619      	mov	r1, r3
 8004df6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d10f      	bne.n	8004e1c <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6812      	ldr	r2, [r2, #0]
 8004e04:	68d2      	ldr	r2, [r2, #12]
 8004e06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e0a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	6812      	ldr	r2, [r2, #0]
 8004e14:	68d2      	ldr	r2, [r2, #12]
 8004e16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e1a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	e000      	b.n	8004e22 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004e20:	2302      	movs	r3, #2
  }
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3714      	adds	r7, #20
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e2e:	b580      	push	{r7, lr}
 8004e30:	b082      	sub	sp, #8
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6812      	ldr	r2, [r2, #0]
 8004e3e:	68d2      	ldr	r2, [r2, #12]
 8004e40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e44:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7ff ff08 	bl	8004c64 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3708      	adds	r7, #8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b084      	sub	sp, #16
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b22      	cmp	r3, #34	; 0x22
 8004e70:	d169      	bne.n	8004f46 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e7a:	d123      	bne.n	8004ec4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e80:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10e      	bne.n	8004ea8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea0:	1c9a      	adds	r2, r3, #2
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	629a      	str	r2, [r3, #40]	; 0x28
 8004ea6:	e029      	b.n	8004efc <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	629a      	str	r2, [r3, #40]	; 0x28
 8004ec2:	e01b      	b.n	8004efc <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed0:	1c59      	adds	r1, r3, #1
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	6291      	str	r1, [r2, #40]	; 0x28
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6812      	ldr	r2, [r2, #0]
 8004eda:	6852      	ldr	r2, [r2, #4]
 8004edc:	b2d2      	uxtb	r2, r2
 8004ede:	701a      	strb	r2, [r3, #0]
 8004ee0:	e00c      	b.n	8004efc <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee6:	1c59      	adds	r1, r3, #1
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	6291      	str	r1, [r2, #40]	; 0x28
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	6812      	ldr	r2, [r2, #0]
 8004ef0:	6852      	ldr	r2, [r2, #4]
 8004ef2:	b2d2      	uxtb	r2, r2
 8004ef4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	3b01      	subs	r3, #1
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	4619      	mov	r1, r3
 8004f0a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d118      	bne.n	8004f42 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	68d2      	ldr	r2, [r2, #12]
 8004f1a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004f1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	6812      	ldr	r2, [r2, #0]
 8004f28:	6952      	ldr	r2, [r2, #20]
 8004f2a:	f022 0201 	bic.w	r2, r2, #1
 8004f2e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2220      	movs	r2, #32
 8004f34:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f001 fd6d 	bl	8006a18 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	e002      	b.n	8004f48 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8004f42:	2300      	movs	r3, #0
 8004f44:	e000      	b.n	8004f48 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004f46:	2302      	movs	r3, #2
  }
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3710      	adds	r7, #16
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f6a:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004f8c:	f023 030c 	bic.w	r3, r3, #12
 8004f90:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fc4:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	69db      	ldr	r3, [r3, #28]
 8004fdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fe0:	f040 80e4 	bne.w	80051ac <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4aab      	ldr	r2, [pc, #684]	; (8005298 <UART_SetConfig+0x348>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d004      	beq.n	8004ff8 <UART_SetConfig+0xa8>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4aaa      	ldr	r2, [pc, #680]	; (800529c <UART_SetConfig+0x34c>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d16c      	bne.n	80050d2 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681c      	ldr	r4, [r3, #0]
 8004ffc:	f7fe fcda 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 8005000:	4602      	mov	r2, r0
 8005002:	4613      	mov	r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	4413      	add	r3, r2
 8005008:	009a      	lsls	r2, r3, #2
 800500a:	441a      	add	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	fbb2 f3f3 	udiv	r3, r2, r3
 8005016:	4aa2      	ldr	r2, [pc, #648]	; (80052a0 <UART_SetConfig+0x350>)
 8005018:	fba2 2303 	umull	r2, r3, r2, r3
 800501c:	095b      	lsrs	r3, r3, #5
 800501e:	011d      	lsls	r5, r3, #4
 8005020:	f7fe fcc8 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 8005024:	4602      	mov	r2, r0
 8005026:	4613      	mov	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	4413      	add	r3, r2
 800502c:	009a      	lsls	r2, r3, #2
 800502e:	441a      	add	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	fbb2 f6f3 	udiv	r6, r2, r3
 800503a:	f7fe fcbb 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 800503e:	4602      	mov	r2, r0
 8005040:	4613      	mov	r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	009a      	lsls	r2, r3, #2
 8005048:	441a      	add	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	fbb2 f3f3 	udiv	r3, r2, r3
 8005054:	4a92      	ldr	r2, [pc, #584]	; (80052a0 <UART_SetConfig+0x350>)
 8005056:	fba2 2303 	umull	r2, r3, r2, r3
 800505a:	095b      	lsrs	r3, r3, #5
 800505c:	2264      	movs	r2, #100	; 0x64
 800505e:	fb02 f303 	mul.w	r3, r2, r3
 8005062:	1af3      	subs	r3, r6, r3
 8005064:	00db      	lsls	r3, r3, #3
 8005066:	3332      	adds	r3, #50	; 0x32
 8005068:	4a8d      	ldr	r2, [pc, #564]	; (80052a0 <UART_SetConfig+0x350>)
 800506a:	fba2 2303 	umull	r2, r3, r2, r3
 800506e:	095b      	lsrs	r3, r3, #5
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005076:	441d      	add	r5, r3
 8005078:	f7fe fc9c 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 800507c:	4602      	mov	r2, r0
 800507e:	4613      	mov	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4413      	add	r3, r2
 8005084:	009a      	lsls	r2, r3, #2
 8005086:	441a      	add	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005092:	f7fe fc8f 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 8005096:	4602      	mov	r2, r0
 8005098:	4613      	mov	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4413      	add	r3, r2
 800509e:	009a      	lsls	r2, r3, #2
 80050a0:	441a      	add	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ac:	4a7c      	ldr	r2, [pc, #496]	; (80052a0 <UART_SetConfig+0x350>)
 80050ae:	fba2 2303 	umull	r2, r3, r2, r3
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	2264      	movs	r2, #100	; 0x64
 80050b6:	fb02 f303 	mul.w	r3, r2, r3
 80050ba:	1af3      	subs	r3, r6, r3
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	3332      	adds	r3, #50	; 0x32
 80050c0:	4a77      	ldr	r2, [pc, #476]	; (80052a0 <UART_SetConfig+0x350>)
 80050c2:	fba2 2303 	umull	r2, r3, r2, r3
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	f003 0307 	and.w	r3, r3, #7
 80050cc:	442b      	add	r3, r5
 80050ce:	60a3      	str	r3, [r4, #8]
 80050d0:	e154      	b.n	800537c <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681c      	ldr	r4, [r3, #0]
 80050d6:	f7fe fc59 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 80050da:	4602      	mov	r2, r0
 80050dc:	4613      	mov	r3, r2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	4413      	add	r3, r2
 80050e2:	009a      	lsls	r2, r3, #2
 80050e4:	441a      	add	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	005b      	lsls	r3, r3, #1
 80050ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f0:	4a6b      	ldr	r2, [pc, #428]	; (80052a0 <UART_SetConfig+0x350>)
 80050f2:	fba2 2303 	umull	r2, r3, r2, r3
 80050f6:	095b      	lsrs	r3, r3, #5
 80050f8:	011d      	lsls	r5, r3, #4
 80050fa:	f7fe fc47 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 80050fe:	4602      	mov	r2, r0
 8005100:	4613      	mov	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4413      	add	r3, r2
 8005106:	009a      	lsls	r2, r3, #2
 8005108:	441a      	add	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	005b      	lsls	r3, r3, #1
 8005110:	fbb2 f6f3 	udiv	r6, r2, r3
 8005114:	f7fe fc3a 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 8005118:	4602      	mov	r2, r0
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	009a      	lsls	r2, r3, #2
 8005122:	441a      	add	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	005b      	lsls	r3, r3, #1
 800512a:	fbb2 f3f3 	udiv	r3, r2, r3
 800512e:	4a5c      	ldr	r2, [pc, #368]	; (80052a0 <UART_SetConfig+0x350>)
 8005130:	fba2 2303 	umull	r2, r3, r2, r3
 8005134:	095b      	lsrs	r3, r3, #5
 8005136:	2264      	movs	r2, #100	; 0x64
 8005138:	fb02 f303 	mul.w	r3, r2, r3
 800513c:	1af3      	subs	r3, r6, r3
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	3332      	adds	r3, #50	; 0x32
 8005142:	4a57      	ldr	r2, [pc, #348]	; (80052a0 <UART_SetConfig+0x350>)
 8005144:	fba2 2303 	umull	r2, r3, r2, r3
 8005148:	095b      	lsrs	r3, r3, #5
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005150:	441d      	add	r5, r3
 8005152:	f7fe fc1b 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 8005156:	4602      	mov	r2, r0
 8005158:	4613      	mov	r3, r2
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	4413      	add	r3, r2
 800515e:	009a      	lsls	r2, r3, #2
 8005160:	441a      	add	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	005b      	lsls	r3, r3, #1
 8005168:	fbb2 f6f3 	udiv	r6, r2, r3
 800516c:	f7fe fc0e 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 8005170:	4602      	mov	r2, r0
 8005172:	4613      	mov	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4413      	add	r3, r2
 8005178:	009a      	lsls	r2, r3, #2
 800517a:	441a      	add	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	fbb2 f3f3 	udiv	r3, r2, r3
 8005186:	4a46      	ldr	r2, [pc, #280]	; (80052a0 <UART_SetConfig+0x350>)
 8005188:	fba2 2303 	umull	r2, r3, r2, r3
 800518c:	095b      	lsrs	r3, r3, #5
 800518e:	2264      	movs	r2, #100	; 0x64
 8005190:	fb02 f303 	mul.w	r3, r2, r3
 8005194:	1af3      	subs	r3, r6, r3
 8005196:	00db      	lsls	r3, r3, #3
 8005198:	3332      	adds	r3, #50	; 0x32
 800519a:	4a41      	ldr	r2, [pc, #260]	; (80052a0 <UART_SetConfig+0x350>)
 800519c:	fba2 2303 	umull	r2, r3, r2, r3
 80051a0:	095b      	lsrs	r3, r3, #5
 80051a2:	f003 0307 	and.w	r3, r3, #7
 80051a6:	442b      	add	r3, r5
 80051a8:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80051aa:	e0e7      	b.n	800537c <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a39      	ldr	r2, [pc, #228]	; (8005298 <UART_SetConfig+0x348>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d004      	beq.n	80051c0 <UART_SetConfig+0x270>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a38      	ldr	r2, [pc, #224]	; (800529c <UART_SetConfig+0x34c>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d171      	bne.n	80052a4 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681c      	ldr	r4, [r3, #0]
 80051c4:	f7fe fbf6 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 80051c8:	4602      	mov	r2, r0
 80051ca:	4613      	mov	r3, r2
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	4413      	add	r3, r2
 80051d0:	009a      	lsls	r2, r3, #2
 80051d2:	441a      	add	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	fbb2 f3f3 	udiv	r3, r2, r3
 80051de:	4a30      	ldr	r2, [pc, #192]	; (80052a0 <UART_SetConfig+0x350>)
 80051e0:	fba2 2303 	umull	r2, r3, r2, r3
 80051e4:	095b      	lsrs	r3, r3, #5
 80051e6:	011d      	lsls	r5, r3, #4
 80051e8:	f7fe fbe4 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 80051ec:	4602      	mov	r2, r0
 80051ee:	4613      	mov	r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4413      	add	r3, r2
 80051f4:	009a      	lsls	r2, r3, #2
 80051f6:	441a      	add	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	fbb2 f6f3 	udiv	r6, r2, r3
 8005202:	f7fe fbd7 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 8005206:	4602      	mov	r2, r0
 8005208:	4613      	mov	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	009a      	lsls	r2, r3, #2
 8005210:	441a      	add	r2, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	fbb2 f3f3 	udiv	r3, r2, r3
 800521c:	4a20      	ldr	r2, [pc, #128]	; (80052a0 <UART_SetConfig+0x350>)
 800521e:	fba2 2303 	umull	r2, r3, r2, r3
 8005222:	095b      	lsrs	r3, r3, #5
 8005224:	2264      	movs	r2, #100	; 0x64
 8005226:	fb02 f303 	mul.w	r3, r2, r3
 800522a:	1af3      	subs	r3, r6, r3
 800522c:	011b      	lsls	r3, r3, #4
 800522e:	3332      	adds	r3, #50	; 0x32
 8005230:	4a1b      	ldr	r2, [pc, #108]	; (80052a0 <UART_SetConfig+0x350>)
 8005232:	fba2 2303 	umull	r2, r3, r2, r3
 8005236:	095b      	lsrs	r3, r3, #5
 8005238:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800523c:	441d      	add	r5, r3
 800523e:	f7fe fbb9 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 8005242:	4602      	mov	r2, r0
 8005244:	4613      	mov	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	009a      	lsls	r2, r3, #2
 800524c:	441a      	add	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	fbb2 f6f3 	udiv	r6, r2, r3
 8005258:	f7fe fbac 	bl	80039b4 <HAL_RCC_GetPCLK2Freq>
 800525c:	4602      	mov	r2, r0
 800525e:	4613      	mov	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	4413      	add	r3, r2
 8005264:	009a      	lsls	r2, r3, #2
 8005266:	441a      	add	r2, r3
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005272:	4a0b      	ldr	r2, [pc, #44]	; (80052a0 <UART_SetConfig+0x350>)
 8005274:	fba2 2303 	umull	r2, r3, r2, r3
 8005278:	095b      	lsrs	r3, r3, #5
 800527a:	2264      	movs	r2, #100	; 0x64
 800527c:	fb02 f303 	mul.w	r3, r2, r3
 8005280:	1af3      	subs	r3, r6, r3
 8005282:	011b      	lsls	r3, r3, #4
 8005284:	3332      	adds	r3, #50	; 0x32
 8005286:	4a06      	ldr	r2, [pc, #24]	; (80052a0 <UART_SetConfig+0x350>)
 8005288:	fba2 2303 	umull	r2, r3, r2, r3
 800528c:	095b      	lsrs	r3, r3, #5
 800528e:	f003 030f 	and.w	r3, r3, #15
 8005292:	442b      	add	r3, r5
 8005294:	60a3      	str	r3, [r4, #8]
 8005296:	e071      	b.n	800537c <UART_SetConfig+0x42c>
 8005298:	40011000 	.word	0x40011000
 800529c:	40011400 	.word	0x40011400
 80052a0:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681c      	ldr	r4, [r3, #0]
 80052a8:	f7fe fb70 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 80052ac:	4602      	mov	r2, r0
 80052ae:	4613      	mov	r3, r2
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	4413      	add	r3, r2
 80052b4:	009a      	lsls	r2, r3, #2
 80052b6:	441a      	add	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c2:	4a30      	ldr	r2, [pc, #192]	; (8005384 <UART_SetConfig+0x434>)
 80052c4:	fba2 2303 	umull	r2, r3, r2, r3
 80052c8:	095b      	lsrs	r3, r3, #5
 80052ca:	011d      	lsls	r5, r3, #4
 80052cc:	f7fe fb5e 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 80052d0:	4602      	mov	r2, r0
 80052d2:	4613      	mov	r3, r2
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4413      	add	r3, r2
 80052d8:	009a      	lsls	r2, r3, #2
 80052da:	441a      	add	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	fbb2 f6f3 	udiv	r6, r2, r3
 80052e6:	f7fe fb51 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 80052ea:	4602      	mov	r2, r0
 80052ec:	4613      	mov	r3, r2
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	009a      	lsls	r2, r3, #2
 80052f4:	441a      	add	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005300:	4a20      	ldr	r2, [pc, #128]	; (8005384 <UART_SetConfig+0x434>)
 8005302:	fba2 2303 	umull	r2, r3, r2, r3
 8005306:	095b      	lsrs	r3, r3, #5
 8005308:	2264      	movs	r2, #100	; 0x64
 800530a:	fb02 f303 	mul.w	r3, r2, r3
 800530e:	1af3      	subs	r3, r6, r3
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	3332      	adds	r3, #50	; 0x32
 8005314:	4a1b      	ldr	r2, [pc, #108]	; (8005384 <UART_SetConfig+0x434>)
 8005316:	fba2 2303 	umull	r2, r3, r2, r3
 800531a:	095b      	lsrs	r3, r3, #5
 800531c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005320:	441d      	add	r5, r3
 8005322:	f7fe fb33 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 8005326:	4602      	mov	r2, r0
 8005328:	4613      	mov	r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	4413      	add	r3, r2
 800532e:	009a      	lsls	r2, r3, #2
 8005330:	441a      	add	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	fbb2 f6f3 	udiv	r6, r2, r3
 800533c:	f7fe fb26 	bl	800398c <HAL_RCC_GetPCLK1Freq>
 8005340:	4602      	mov	r2, r0
 8005342:	4613      	mov	r3, r2
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	4413      	add	r3, r2
 8005348:	009a      	lsls	r2, r3, #2
 800534a:	441a      	add	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	fbb2 f3f3 	udiv	r3, r2, r3
 8005356:	4a0b      	ldr	r2, [pc, #44]	; (8005384 <UART_SetConfig+0x434>)
 8005358:	fba2 2303 	umull	r2, r3, r2, r3
 800535c:	095b      	lsrs	r3, r3, #5
 800535e:	2264      	movs	r2, #100	; 0x64
 8005360:	fb02 f303 	mul.w	r3, r2, r3
 8005364:	1af3      	subs	r3, r6, r3
 8005366:	011b      	lsls	r3, r3, #4
 8005368:	3332      	adds	r3, #50	; 0x32
 800536a:	4a06      	ldr	r2, [pc, #24]	; (8005384 <UART_SetConfig+0x434>)
 800536c:	fba2 2303 	umull	r2, r3, r2, r3
 8005370:	095b      	lsrs	r3, r3, #5
 8005372:	f003 030f 	and.w	r3, r3, #15
 8005376:	442b      	add	r3, r5
 8005378:	60a3      	str	r3, [r4, #8]
}
 800537a:	e7ff      	b.n	800537c <UART_SetConfig+0x42c>
 800537c:	bf00      	nop
 800537e:	3714      	adds	r7, #20
 8005380:	46bd      	mov	sp, r7
 8005382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005384:	51eb851f 	.word	0x51eb851f

08005388 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b08a      	sub	sp, #40	; 0x28
 800538c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800538e:	2300      	movs	r3, #0
 8005390:	613b      	str	r3, [r7, #16]
 8005392:	4a6b      	ldr	r2, [pc, #428]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 8005394:	4b6a      	ldr	r3, [pc, #424]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 8005396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005398:	f043 0301 	orr.w	r3, r3, #1
 800539c:	6313      	str	r3, [r2, #48]	; 0x30
 800539e:	4b68      	ldr	r3, [pc, #416]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	613b      	str	r3, [r7, #16]
 80053a8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80053aa:	2300      	movs	r3, #0
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	4a64      	ldr	r2, [pc, #400]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053b0:	4b63      	ldr	r3, [pc, #396]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b4:	f043 0304 	orr.w	r3, r3, #4
 80053b8:	6313      	str	r3, [r2, #48]	; 0x30
 80053ba:	4b61      	ldr	r3, [pc, #388]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053be:	f003 0304 	and.w	r3, r3, #4
 80053c2:	60fb      	str	r3, [r7, #12]
 80053c4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80053c6:	2300      	movs	r3, #0
 80053c8:	60bb      	str	r3, [r7, #8]
 80053ca:	4a5d      	ldr	r2, [pc, #372]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053cc:	4b5c      	ldr	r3, [pc, #368]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d0:	f043 0308 	orr.w	r3, r3, #8
 80053d4:	6313      	str	r3, [r2, #48]	; 0x30
 80053d6:	4b5a      	ldr	r3, [pc, #360]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	60bb      	str	r3, [r7, #8]
 80053e0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80053e2:	2300      	movs	r3, #0
 80053e4:	607b      	str	r3, [r7, #4]
 80053e6:	4a56      	ldr	r2, [pc, #344]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053e8:	4b55      	ldr	r3, [pc, #340]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ec:	f043 0310 	orr.w	r3, r3, #16
 80053f0:	6313      	str	r3, [r2, #48]	; 0x30
 80053f2:	4b53      	ldr	r3, [pc, #332]	; (8005540 <_7SEG_GPIO_Init+0x1b8>)
 80053f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f6:	f003 0310 	and.w	r3, r3, #16
 80053fa:	607b      	str	r3, [r7, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80053fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005402:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005404:	2301      	movs	r3, #1
 8005406:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005408:	2300      	movs	r3, #0
 800540a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800540c:	2300      	movs	r3, #0
 800540e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 8005410:	f107 0314 	add.w	r3, r7, #20
 8005414:	4619      	mov	r1, r3
 8005416:	484b      	ldr	r0, [pc, #300]	; (8005544 <_7SEG_GPIO_Init+0x1bc>)
 8005418:	f7fc ff70 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 800541c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005420:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 8005422:	f107 0314 	add.w	r3, r7, #20
 8005426:	4619      	mov	r1, r3
 8005428:	4847      	ldr	r0, [pc, #284]	; (8005548 <_7SEG_GPIO_Init+0x1c0>)
 800542a:	f7fc ff67 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800542e:	2340      	movs	r3, #64	; 0x40
 8005430:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 8005432:	f107 0314 	add.w	r3, r7, #20
 8005436:	4619      	mov	r1, r3
 8005438:	4842      	ldr	r0, [pc, #264]	; (8005544 <_7SEG_GPIO_Init+0x1bc>)
 800543a:	f7fc ff5f 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800543e:	2320      	movs	r3, #32
 8005440:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 8005442:	f107 0314 	add.w	r3, r7, #20
 8005446:	4619      	mov	r1, r3
 8005448:	483e      	ldr	r0, [pc, #248]	; (8005544 <_7SEG_GPIO_Init+0x1bc>)
 800544a:	f7fc ff57 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800544e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005452:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8005454:	f107 0314 	add.w	r3, r7, #20
 8005458:	4619      	mov	r1, r3
 800545a:	483c      	ldr	r0, [pc, #240]	; (800554c <_7SEG_GPIO_Init+0x1c4>)
 800545c:	f7fc ff4e 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8005460:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005464:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8005466:	f107 0314 	add.w	r3, r7, #20
 800546a:	4619      	mov	r1, r3
 800546c:	4837      	ldr	r0, [pc, #220]	; (800554c <_7SEG_GPIO_Init+0x1c4>)
 800546e:	f7fc ff45 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8005472:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005476:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8005478:	f107 0314 	add.w	r3, r7, #20
 800547c:	4619      	mov	r1, r3
 800547e:	4831      	ldr	r0, [pc, #196]	; (8005544 <_7SEG_GPIO_Init+0x1bc>)
 8005480:	f7fc ff3c 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8005484:	2380      	movs	r3, #128	; 0x80
 8005486:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8005488:	f107 0314 	add.w	r3, r7, #20
 800548c:	4619      	mov	r1, r3
 800548e:	482d      	ldr	r0, [pc, #180]	; (8005544 <_7SEG_GPIO_Init+0x1bc>)
 8005490:	f7fc ff34 	bl	80022fc <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8005494:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005498:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800549a:	f107 0314 	add.w	r3, r7, #20
 800549e:	4619      	mov	r1, r3
 80054a0:	482b      	ldr	r0, [pc, #172]	; (8005550 <_7SEG_GPIO_Init+0x1c8>)
 80054a2:	f7fc ff2b 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 80054a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054aa:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 80054ac:	f107 0314 	add.w	r3, r7, #20
 80054b0:	4619      	mov	r1, r3
 80054b2:	4827      	ldr	r0, [pc, #156]	; (8005550 <_7SEG_GPIO_Init+0x1c8>)
 80054b4:	f7fc ff22 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 80054b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054bc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 80054be:	f107 0314 	add.w	r3, r7, #20
 80054c2:	4619      	mov	r1, r3
 80054c4:	4822      	ldr	r0, [pc, #136]	; (8005550 <_7SEG_GPIO_Init+0x1c8>)
 80054c6:	f7fc ff19 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80054ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80054ce:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80054d0:	f107 0314 	add.w	r3, r7, #20
 80054d4:	4619      	mov	r1, r3
 80054d6:	481e      	ldr	r0, [pc, #120]	; (8005550 <_7SEG_GPIO_Init+0x1c8>)
 80054d8:	f7fc ff10 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80054dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054e0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80054e2:	f107 0314 	add.w	r3, r7, #20
 80054e6:	4619      	mov	r1, r3
 80054e8:	4819      	ldr	r0, [pc, #100]	; (8005550 <_7SEG_GPIO_Init+0x1c8>)
 80054ea:	f7fc ff07 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80054ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054f2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80054f4:	f107 0314 	add.w	r3, r7, #20
 80054f8:	4619      	mov	r1, r3
 80054fa:	4815      	ldr	r0, [pc, #84]	; (8005550 <_7SEG_GPIO_Init+0x1c8>)
 80054fc:	f7fc fefe 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 8005500:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005504:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 8005506:	f107 0314 	add.w	r3, r7, #20
 800550a:	4619      	mov	r1, r3
 800550c:	4810      	ldr	r0, [pc, #64]	; (8005550 <_7SEG_GPIO_Init+0x1c8>)
 800550e:	f7fc fef5 	bl	80022fc <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 8005512:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005516:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8005518:	f107 0314 	add.w	r3, r7, #20
 800551c:	4619      	mov	r1, r3
 800551e:	480c      	ldr	r0, [pc, #48]	; (8005550 <_7SEG_GPIO_Init+0x1c8>)
 8005520:	f7fc feec 	bl	80022fc <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8005524:	2201      	movs	r2, #1
 8005526:	2100      	movs	r1, #0
 8005528:	2000      	movs	r0, #0
 800552a:	f000 f813 	bl	8005554 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800552e:	2201      	movs	r2, #1
 8005530:	2100      	movs	r1, #0
 8005532:	2001      	movs	r0, #1
 8005534:	f000 f80e 	bl	8005554 <_7SEG_SetNumber>
}
 8005538:	bf00      	nop
 800553a:	3728      	adds	r7, #40	; 0x28
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40023800 	.word	0x40023800
 8005544:	40020c00 	.word	0x40020c00
 8005548:	40020000 	.word	0x40020000
 800554c:	40020800 	.word	0x40020800
 8005550:	40021000 	.word	0x40021000

08005554 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	60b9      	str	r1, [r7, #8]
 800555e:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2b00      	cmp	r3, #0
 8005564:	f040 81dc 	bne.w	8005920 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8005568:	68b9      	ldr	r1, [r7, #8]
 800556a:	4bcb      	ldr	r3, [pc, #812]	; (8005898 <_7SEG_SetNumber+0x344>)
 800556c:	fb83 2301 	smull	r2, r3, r3, r1
 8005570:	109a      	asrs	r2, r3, #2
 8005572:	17cb      	asrs	r3, r1, #31
 8005574:	1ad2      	subs	r2, r2, r3
 8005576:	4613      	mov	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	4413      	add	r3, r2
 800557c:	005b      	lsls	r3, r3, #1
 800557e:	1aca      	subs	r2, r1, r3
 8005580:	2a09      	cmp	r2, #9
 8005582:	f200 81ba 	bhi.w	80058fa <_7SEG_SetNumber+0x3a6>
 8005586:	a301      	add	r3, pc, #4	; (adr r3, 800558c <_7SEG_SetNumber+0x38>)
 8005588:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800558c:	080055b5 	.word	0x080055b5
 8005590:	08005607 	.word	0x08005607
 8005594:	08005659 	.word	0x08005659
 8005598:	080056ab 	.word	0x080056ab
 800559c:	080056fd 	.word	0x080056fd
 80055a0:	0800574f 	.word	0x0800574f
 80055a4:	080057a1 	.word	0x080057a1
 80055a8:	080057f3 	.word	0x080057f3
 80055ac:	08005845 	.word	0x08005845
 80055b0:	080058a9 	.word	0x080058a9
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80055b4:	2200      	movs	r2, #0
 80055b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80055ba:	48b8      	ldr	r0, [pc, #736]	; (800589c <_7SEG_SetNumber+0x348>)
 80055bc:	f7fd f838 	bl	8002630 <HAL_GPIO_WritePin>
 80055c0:	2200      	movs	r2, #0
 80055c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80055c6:	48b6      	ldr	r0, [pc, #728]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 80055c8:	f7fd f832 	bl	8002630 <HAL_GPIO_WritePin>
 80055cc:	2200      	movs	r2, #0
 80055ce:	2140      	movs	r1, #64	; 0x40
 80055d0:	48b2      	ldr	r0, [pc, #712]	; (800589c <_7SEG_SetNumber+0x348>)
 80055d2:	f7fd f82d 	bl	8002630 <HAL_GPIO_WritePin>
 80055d6:	2200      	movs	r2, #0
 80055d8:	2120      	movs	r1, #32
 80055da:	48b0      	ldr	r0, [pc, #704]	; (800589c <_7SEG_SetNumber+0x348>)
 80055dc:	f7fd f828 	bl	8002630 <HAL_GPIO_WritePin>
 80055e0:	2200      	movs	r2, #0
 80055e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80055e6:	48af      	ldr	r0, [pc, #700]	; (80058a4 <_7SEG_SetNumber+0x350>)
 80055e8:	f7fd f822 	bl	8002630 <HAL_GPIO_WritePin>
 80055ec:	2200      	movs	r2, #0
 80055ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80055f2:	48ac      	ldr	r0, [pc, #688]	; (80058a4 <_7SEG_SetNumber+0x350>)
 80055f4:	f7fd f81c 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80055f8:	2201      	movs	r2, #1
 80055fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80055fe:	48a7      	ldr	r0, [pc, #668]	; (800589c <_7SEG_SetNumber+0x348>)
 8005600:	f7fd f816 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005604:	e179      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 8005606:	2200      	movs	r2, #0
 8005608:	f44f 7180 	mov.w	r1, #256	; 0x100
 800560c:	48a4      	ldr	r0, [pc, #656]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 800560e:	f7fd f80f 	bl	8002630 <HAL_GPIO_WritePin>
 8005612:	2200      	movs	r2, #0
 8005614:	2140      	movs	r1, #64	; 0x40
 8005616:	48a1      	ldr	r0, [pc, #644]	; (800589c <_7SEG_SetNumber+0x348>)
 8005618:	f7fd f80a 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 800561c:	2201      	movs	r2, #1
 800561e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005622:	489e      	ldr	r0, [pc, #632]	; (800589c <_7SEG_SetNumber+0x348>)
 8005624:	f7fd f804 	bl	8002630 <HAL_GPIO_WritePin>
 8005628:	2201      	movs	r2, #1
 800562a:	2120      	movs	r1, #32
 800562c:	489b      	ldr	r0, [pc, #620]	; (800589c <_7SEG_SetNumber+0x348>)
 800562e:	f7fc ffff 	bl	8002630 <HAL_GPIO_WritePin>
 8005632:	2201      	movs	r2, #1
 8005634:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005638:	489a      	ldr	r0, [pc, #616]	; (80058a4 <_7SEG_SetNumber+0x350>)
 800563a:	f7fc fff9 	bl	8002630 <HAL_GPIO_WritePin>
 800563e:	2201      	movs	r2, #1
 8005640:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005644:	4897      	ldr	r0, [pc, #604]	; (80058a4 <_7SEG_SetNumber+0x350>)
 8005646:	f7fc fff3 	bl	8002630 <HAL_GPIO_WritePin>
 800564a:	2201      	movs	r2, #1
 800564c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005650:	4892      	ldr	r0, [pc, #584]	; (800589c <_7SEG_SetNumber+0x348>)
 8005652:	f7fc ffed 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005656:	e150      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8005658:	2200      	movs	r2, #0
 800565a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800565e:	488f      	ldr	r0, [pc, #572]	; (800589c <_7SEG_SetNumber+0x348>)
 8005660:	f7fc ffe6 	bl	8002630 <HAL_GPIO_WritePin>
 8005664:	2200      	movs	r2, #0
 8005666:	f44f 7180 	mov.w	r1, #256	; 0x100
 800566a:	488d      	ldr	r0, [pc, #564]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 800566c:	f7fc ffe0 	bl	8002630 <HAL_GPIO_WritePin>
 8005670:	2200      	movs	r2, #0
 8005672:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005676:	4889      	ldr	r0, [pc, #548]	; (800589c <_7SEG_SetNumber+0x348>)
 8005678:	f7fc ffda 	bl	8002630 <HAL_GPIO_WritePin>
 800567c:	2200      	movs	r2, #0
 800567e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005682:	4888      	ldr	r0, [pc, #544]	; (80058a4 <_7SEG_SetNumber+0x350>)
 8005684:	f7fc ffd4 	bl	8002630 <HAL_GPIO_WritePin>
 8005688:	2200      	movs	r2, #0
 800568a:	2120      	movs	r1, #32
 800568c:	4883      	ldr	r0, [pc, #524]	; (800589c <_7SEG_SetNumber+0x348>)
 800568e:	f7fc ffcf 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8005692:	2201      	movs	r2, #1
 8005694:	2140      	movs	r1, #64	; 0x40
 8005696:	4881      	ldr	r0, [pc, #516]	; (800589c <_7SEG_SetNumber+0x348>)
 8005698:	f7fc ffca 	bl	8002630 <HAL_GPIO_WritePin>
 800569c:	2201      	movs	r2, #1
 800569e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80056a2:	4880      	ldr	r0, [pc, #512]	; (80058a4 <_7SEG_SetNumber+0x350>)
 80056a4:	f7fc ffc4 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 80056a8:	e127      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 80056aa:	2200      	movs	r2, #0
 80056ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80056b0:	487a      	ldr	r0, [pc, #488]	; (800589c <_7SEG_SetNumber+0x348>)
 80056b2:	f7fc ffbd 	bl	8002630 <HAL_GPIO_WritePin>
 80056b6:	2200      	movs	r2, #0
 80056b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80056bc:	4878      	ldr	r0, [pc, #480]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 80056be:	f7fc ffb7 	bl	8002630 <HAL_GPIO_WritePin>
 80056c2:	2200      	movs	r2, #0
 80056c4:	2140      	movs	r1, #64	; 0x40
 80056c6:	4875      	ldr	r0, [pc, #468]	; (800589c <_7SEG_SetNumber+0x348>)
 80056c8:	f7fc ffb2 	bl	8002630 <HAL_GPIO_WritePin>
 80056cc:	2200      	movs	r2, #0
 80056ce:	2120      	movs	r1, #32
 80056d0:	4872      	ldr	r0, [pc, #456]	; (800589c <_7SEG_SetNumber+0x348>)
 80056d2:	f7fc ffad 	bl	8002630 <HAL_GPIO_WritePin>
 80056d6:	2200      	movs	r2, #0
 80056d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80056dc:	486f      	ldr	r0, [pc, #444]	; (800589c <_7SEG_SetNumber+0x348>)
 80056de:	f7fc ffa7 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80056e2:	2201      	movs	r2, #1
 80056e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80056e8:	486e      	ldr	r0, [pc, #440]	; (80058a4 <_7SEG_SetNumber+0x350>)
 80056ea:	f7fc ffa1 	bl	8002630 <HAL_GPIO_WritePin>
 80056ee:	2201      	movs	r2, #1
 80056f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80056f4:	486b      	ldr	r0, [pc, #428]	; (80058a4 <_7SEG_SetNumber+0x350>)
 80056f6:	f7fc ff9b 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 80056fa:	e0fe      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80056fc:	2200      	movs	r2, #0
 80056fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005702:	4868      	ldr	r0, [pc, #416]	; (80058a4 <_7SEG_SetNumber+0x350>)
 8005704:	f7fc ff94 	bl	8002630 <HAL_GPIO_WritePin>
 8005708:	2200      	movs	r2, #0
 800570a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800570e:	4863      	ldr	r0, [pc, #396]	; (800589c <_7SEG_SetNumber+0x348>)
 8005710:	f7fc ff8e 	bl	8002630 <HAL_GPIO_WritePin>
 8005714:	2200      	movs	r2, #0
 8005716:	f44f 7180 	mov.w	r1, #256	; 0x100
 800571a:	4861      	ldr	r0, [pc, #388]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 800571c:	f7fc ff88 	bl	8002630 <HAL_GPIO_WritePin>
 8005720:	2200      	movs	r2, #0
 8005722:	2140      	movs	r1, #64	; 0x40
 8005724:	485d      	ldr	r0, [pc, #372]	; (800589c <_7SEG_SetNumber+0x348>)
 8005726:	f7fc ff83 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 800572a:	2201      	movs	r2, #1
 800572c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005730:	485a      	ldr	r0, [pc, #360]	; (800589c <_7SEG_SetNumber+0x348>)
 8005732:	f7fc ff7d 	bl	8002630 <HAL_GPIO_WritePin>
 8005736:	2201      	movs	r2, #1
 8005738:	2120      	movs	r1, #32
 800573a:	4858      	ldr	r0, [pc, #352]	; (800589c <_7SEG_SetNumber+0x348>)
 800573c:	f7fc ff78 	bl	8002630 <HAL_GPIO_WritePin>
 8005740:	2201      	movs	r2, #1
 8005742:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005746:	4857      	ldr	r0, [pc, #348]	; (80058a4 <_7SEG_SetNumber+0x350>)
 8005748:	f7fc ff72 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 800574c:	e0d5      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800574e:	2200      	movs	r2, #0
 8005750:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005754:	4851      	ldr	r0, [pc, #324]	; (800589c <_7SEG_SetNumber+0x348>)
 8005756:	f7fc ff6b 	bl	8002630 <HAL_GPIO_WritePin>
 800575a:	2200      	movs	r2, #0
 800575c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005760:	4850      	ldr	r0, [pc, #320]	; (80058a4 <_7SEG_SetNumber+0x350>)
 8005762:	f7fc ff65 	bl	8002630 <HAL_GPIO_WritePin>
 8005766:	2200      	movs	r2, #0
 8005768:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800576c:	484b      	ldr	r0, [pc, #300]	; (800589c <_7SEG_SetNumber+0x348>)
 800576e:	f7fc ff5f 	bl	8002630 <HAL_GPIO_WritePin>
 8005772:	2200      	movs	r2, #0
 8005774:	2140      	movs	r1, #64	; 0x40
 8005776:	4849      	ldr	r0, [pc, #292]	; (800589c <_7SEG_SetNumber+0x348>)
 8005778:	f7fc ff5a 	bl	8002630 <HAL_GPIO_WritePin>
 800577c:	2200      	movs	r2, #0
 800577e:	2120      	movs	r1, #32
 8005780:	4846      	ldr	r0, [pc, #280]	; (800589c <_7SEG_SetNumber+0x348>)
 8005782:	f7fc ff55 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8005786:	2201      	movs	r2, #1
 8005788:	f44f 7180 	mov.w	r1, #256	; 0x100
 800578c:	4844      	ldr	r0, [pc, #272]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 800578e:	f7fc ff4f 	bl	8002630 <HAL_GPIO_WritePin>
 8005792:	2201      	movs	r2, #1
 8005794:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005798:	4842      	ldr	r0, [pc, #264]	; (80058a4 <_7SEG_SetNumber+0x350>)
 800579a:	f7fc ff49 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 800579e:	e0ac      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 80057a0:	2200      	movs	r2, #0
 80057a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057a6:	483d      	ldr	r0, [pc, #244]	; (800589c <_7SEG_SetNumber+0x348>)
 80057a8:	f7fc ff42 	bl	8002630 <HAL_GPIO_WritePin>
 80057ac:	2200      	movs	r2, #0
 80057ae:	2140      	movs	r1, #64	; 0x40
 80057b0:	483a      	ldr	r0, [pc, #232]	; (800589c <_7SEG_SetNumber+0x348>)
 80057b2:	f7fc ff3d 	bl	8002630 <HAL_GPIO_WritePin>
 80057b6:	2200      	movs	r2, #0
 80057b8:	2120      	movs	r1, #32
 80057ba:	4838      	ldr	r0, [pc, #224]	; (800589c <_7SEG_SetNumber+0x348>)
 80057bc:	f7fc ff38 	bl	8002630 <HAL_GPIO_WritePin>
 80057c0:	2200      	movs	r2, #0
 80057c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80057c6:	4837      	ldr	r0, [pc, #220]	; (80058a4 <_7SEG_SetNumber+0x350>)
 80057c8:	f7fc ff32 	bl	8002630 <HAL_GPIO_WritePin>
 80057cc:	2200      	movs	r2, #0
 80057ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80057d2:	4834      	ldr	r0, [pc, #208]	; (80058a4 <_7SEG_SetNumber+0x350>)
 80057d4:	f7fc ff2c 	bl	8002630 <HAL_GPIO_WritePin>
 80057d8:	2200      	movs	r2, #0
 80057da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80057de:	482f      	ldr	r0, [pc, #188]	; (800589c <_7SEG_SetNumber+0x348>)
 80057e0:	f7fc ff26 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80057e4:	2201      	movs	r2, #1
 80057e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80057ea:	482d      	ldr	r0, [pc, #180]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 80057ec:	f7fc ff20 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 80057f0:	e083      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80057f2:	2200      	movs	r2, #0
 80057f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80057f8:	482a      	ldr	r0, [pc, #168]	; (80058a4 <_7SEG_SetNumber+0x350>)
 80057fa:	f7fc ff19 	bl	8002630 <HAL_GPIO_WritePin>
 80057fe:	2200      	movs	r2, #0
 8005800:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005804:	4825      	ldr	r0, [pc, #148]	; (800589c <_7SEG_SetNumber+0x348>)
 8005806:	f7fc ff13 	bl	8002630 <HAL_GPIO_WritePin>
 800580a:	2200      	movs	r2, #0
 800580c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005810:	4823      	ldr	r0, [pc, #140]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 8005812:	f7fc ff0d 	bl	8002630 <HAL_GPIO_WritePin>
 8005816:	2200      	movs	r2, #0
 8005818:	2140      	movs	r1, #64	; 0x40
 800581a:	4820      	ldr	r0, [pc, #128]	; (800589c <_7SEG_SetNumber+0x348>)
 800581c:	f7fc ff08 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8005820:	2201      	movs	r2, #1
 8005822:	2120      	movs	r1, #32
 8005824:	481d      	ldr	r0, [pc, #116]	; (800589c <_7SEG_SetNumber+0x348>)
 8005826:	f7fc ff03 	bl	8002630 <HAL_GPIO_WritePin>
 800582a:	2201      	movs	r2, #1
 800582c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005830:	481c      	ldr	r0, [pc, #112]	; (80058a4 <_7SEG_SetNumber+0x350>)
 8005832:	f7fc fefd 	bl	8002630 <HAL_GPIO_WritePin>
 8005836:	2201      	movs	r2, #1
 8005838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800583c:	4817      	ldr	r0, [pc, #92]	; (800589c <_7SEG_SetNumber+0x348>)
 800583e:	f7fc fef7 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005842:	e05a      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8005844:	2200      	movs	r2, #0
 8005846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800584a:	4814      	ldr	r0, [pc, #80]	; (800589c <_7SEG_SetNumber+0x348>)
 800584c:	f7fc fef0 	bl	8002630 <HAL_GPIO_WritePin>
 8005850:	2200      	movs	r2, #0
 8005852:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005856:	4812      	ldr	r0, [pc, #72]	; (80058a0 <_7SEG_SetNumber+0x34c>)
 8005858:	f7fc feea 	bl	8002630 <HAL_GPIO_WritePin>
 800585c:	2200      	movs	r2, #0
 800585e:	2140      	movs	r1, #64	; 0x40
 8005860:	480e      	ldr	r0, [pc, #56]	; (800589c <_7SEG_SetNumber+0x348>)
 8005862:	f7fc fee5 	bl	8002630 <HAL_GPIO_WritePin>
 8005866:	2200      	movs	r2, #0
 8005868:	2120      	movs	r1, #32
 800586a:	480c      	ldr	r0, [pc, #48]	; (800589c <_7SEG_SetNumber+0x348>)
 800586c:	f7fc fee0 	bl	8002630 <HAL_GPIO_WritePin>
 8005870:	2200      	movs	r2, #0
 8005872:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005876:	480b      	ldr	r0, [pc, #44]	; (80058a4 <_7SEG_SetNumber+0x350>)
 8005878:	f7fc feda 	bl	8002630 <HAL_GPIO_WritePin>
 800587c:	2200      	movs	r2, #0
 800587e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005882:	4808      	ldr	r0, [pc, #32]	; (80058a4 <_7SEG_SetNumber+0x350>)
 8005884:	f7fc fed4 	bl	8002630 <HAL_GPIO_WritePin>
 8005888:	2200      	movs	r2, #0
 800588a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800588e:	4803      	ldr	r0, [pc, #12]	; (800589c <_7SEG_SetNumber+0x348>)
 8005890:	f7fc fece 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005894:	e031      	b.n	80058fa <_7SEG_SetNumber+0x3a6>
 8005896:	bf00      	nop
 8005898:	66666667 	.word	0x66666667
 800589c:	40020c00 	.word	0x40020c00
 80058a0:	40020000 	.word	0x40020000
 80058a4:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 80058a8:	2200      	movs	r2, #0
 80058aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80058ae:	48c8      	ldr	r0, [pc, #800]	; (8005bd0 <_7SEG_SetNumber+0x67c>)
 80058b0:	f7fc febe 	bl	8002630 <HAL_GPIO_WritePin>
 80058b4:	2200      	movs	r2, #0
 80058b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80058ba:	48c6      	ldr	r0, [pc, #792]	; (8005bd4 <_7SEG_SetNumber+0x680>)
 80058bc:	f7fc feb8 	bl	8002630 <HAL_GPIO_WritePin>
 80058c0:	2200      	movs	r2, #0
 80058c2:	2140      	movs	r1, #64	; 0x40
 80058c4:	48c2      	ldr	r0, [pc, #776]	; (8005bd0 <_7SEG_SetNumber+0x67c>)
 80058c6:	f7fc feb3 	bl	8002630 <HAL_GPIO_WritePin>
 80058ca:	2200      	movs	r2, #0
 80058cc:	2120      	movs	r1, #32
 80058ce:	48c0      	ldr	r0, [pc, #768]	; (8005bd0 <_7SEG_SetNumber+0x67c>)
 80058d0:	f7fc feae 	bl	8002630 <HAL_GPIO_WritePin>
 80058d4:	2200      	movs	r2, #0
 80058d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80058da:	48bf      	ldr	r0, [pc, #764]	; (8005bd8 <_7SEG_SetNumber+0x684>)
 80058dc:	f7fc fea8 	bl	8002630 <HAL_GPIO_WritePin>
 80058e0:	2200      	movs	r2, #0
 80058e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80058e6:	48ba      	ldr	r0, [pc, #744]	; (8005bd0 <_7SEG_SetNumber+0x67c>)
 80058e8:	f7fc fea2 	bl	8002630 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 80058ec:	2201      	movs	r2, #1
 80058ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80058f2:	48b9      	ldr	r0, [pc, #740]	; (8005bd8 <_7SEG_SetNumber+0x684>)
 80058f4:	f7fc fe9c 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 80058f8:	bf00      	nop
		}

		if(dp == ON)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d105      	bne.n	800590c <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8005900:	2200      	movs	r2, #0
 8005902:	2180      	movs	r1, #128	; 0x80
 8005904:	48b2      	ldr	r0, [pc, #712]	; (8005bd0 <_7SEG_SetNumber+0x67c>)
 8005906:	f7fc fe93 	bl	8002630 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 800590a:	e1ff      	b.n	8005d0c <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	f040 81fc 	bne.w	8005d0c <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8005914:	2201      	movs	r2, #1
 8005916:	2180      	movs	r1, #128	; 0x80
 8005918:	48ad      	ldr	r0, [pc, #692]	; (8005bd0 <_7SEG_SetNumber+0x67c>)
 800591a:	f7fc fe89 	bl	8002630 <HAL_GPIO_WritePin>
}
 800591e:	e1f5      	b.n	8005d0c <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2b01      	cmp	r3, #1
 8005924:	f040 81f2 	bne.w	8005d0c <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8005928:	68b9      	ldr	r1, [r7, #8]
 800592a:	4bac      	ldr	r3, [pc, #688]	; (8005bdc <_7SEG_SetNumber+0x688>)
 800592c:	fb83 2301 	smull	r2, r3, r3, r1
 8005930:	109a      	asrs	r2, r3, #2
 8005932:	17cb      	asrs	r3, r1, #31
 8005934:	1ad2      	subs	r2, r2, r3
 8005936:	4613      	mov	r3, r2
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	005b      	lsls	r3, r3, #1
 800593e:	1aca      	subs	r2, r1, r3
 8005940:	2a09      	cmp	r2, #9
 8005942:	f200 81d0 	bhi.w	8005ce6 <_7SEG_SetNumber+0x792>
 8005946:	a301      	add	r3, pc, #4	; (adr r3, 800594c <_7SEG_SetNumber+0x3f8>)
 8005948:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800594c:	08005975 	.word	0x08005975
 8005950:	080059cb 	.word	0x080059cb
 8005954:	08005a21 	.word	0x08005a21
 8005958:	08005a77 	.word	0x08005a77
 800595c:	08005acd 	.word	0x08005acd
 8005960:	08005b23 	.word	0x08005b23
 8005964:	08005b79 	.word	0x08005b79
 8005968:	08005be5 	.word	0x08005be5
 800596c:	08005c3b 	.word	0x08005c3b
 8005970:	08005c91 	.word	0x08005c91
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8005974:	2200      	movs	r2, #0
 8005976:	f44f 7100 	mov.w	r1, #512	; 0x200
 800597a:	4899      	ldr	r0, [pc, #612]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 800597c:	f7fc fe58 	bl	8002630 <HAL_GPIO_WritePin>
 8005980:	2200      	movs	r2, #0
 8005982:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005986:	4896      	ldr	r0, [pc, #600]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005988:	f7fc fe52 	bl	8002630 <HAL_GPIO_WritePin>
 800598c:	2200      	movs	r2, #0
 800598e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005992:	4893      	ldr	r0, [pc, #588]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005994:	f7fc fe4c 	bl	8002630 <HAL_GPIO_WritePin>
 8005998:	2200      	movs	r2, #0
 800599a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800599e:	4890      	ldr	r0, [pc, #576]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 80059a0:	f7fc fe46 	bl	8002630 <HAL_GPIO_WritePin>
 80059a4:	2200      	movs	r2, #0
 80059a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80059aa:	488d      	ldr	r0, [pc, #564]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 80059ac:	f7fc fe40 	bl	8002630 <HAL_GPIO_WritePin>
 80059b0:	2200      	movs	r2, #0
 80059b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80059b6:	488a      	ldr	r0, [pc, #552]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 80059b8:	f7fc fe3a 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 80059bc:	2201      	movs	r2, #1
 80059be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80059c2:	4887      	ldr	r0, [pc, #540]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 80059c4:	f7fc fe34 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 80059c8:	e18d      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 80059ca:	2200      	movs	r2, #0
 80059cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80059d0:	4883      	ldr	r0, [pc, #524]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 80059d2:	f7fc fe2d 	bl	8002630 <HAL_GPIO_WritePin>
 80059d6:	2200      	movs	r2, #0
 80059d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80059dc:	4880      	ldr	r0, [pc, #512]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 80059de:	f7fc fe27 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 80059e2:	2201      	movs	r2, #1
 80059e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80059e8:	487d      	ldr	r0, [pc, #500]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 80059ea:	f7fc fe21 	bl	8002630 <HAL_GPIO_WritePin>
 80059ee:	2201      	movs	r2, #1
 80059f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80059f4:	487a      	ldr	r0, [pc, #488]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 80059f6:	f7fc fe1b 	bl	8002630 <HAL_GPIO_WritePin>
 80059fa:	2201      	movs	r2, #1
 80059fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a00:	4877      	ldr	r0, [pc, #476]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a02:	f7fc fe15 	bl	8002630 <HAL_GPIO_WritePin>
 8005a06:	2201      	movs	r2, #1
 8005a08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a0c:	4874      	ldr	r0, [pc, #464]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a0e:	f7fc fe0f 	bl	8002630 <HAL_GPIO_WritePin>
 8005a12:	2201      	movs	r2, #1
 8005a14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005a18:	4871      	ldr	r0, [pc, #452]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a1a:	f7fc fe09 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005a1e:	e162      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8005a20:	2200      	movs	r2, #0
 8005a22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005a26:	486e      	ldr	r0, [pc, #440]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a28:	f7fc fe02 	bl	8002630 <HAL_GPIO_WritePin>
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005a32:	486b      	ldr	r0, [pc, #428]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a34:	f7fc fdfc 	bl	8002630 <HAL_GPIO_WritePin>
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005a3e:	4868      	ldr	r0, [pc, #416]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a40:	f7fc fdf6 	bl	8002630 <HAL_GPIO_WritePin>
 8005a44:	2200      	movs	r2, #0
 8005a46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a4a:	4865      	ldr	r0, [pc, #404]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a4c:	f7fc fdf0 	bl	8002630 <HAL_GPIO_WritePin>
 8005a50:	2200      	movs	r2, #0
 8005a52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a56:	4862      	ldr	r0, [pc, #392]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a58:	f7fc fdea 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a62:	485f      	ldr	r0, [pc, #380]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a64:	f7fc fde4 	bl	8002630 <HAL_GPIO_WritePin>
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005a6e:	485c      	ldr	r0, [pc, #368]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a70:	f7fc fdde 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005a74:	e137      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8005a76:	2200      	movs	r2, #0
 8005a78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005a7c:	4858      	ldr	r0, [pc, #352]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a7e:	f7fc fdd7 	bl	8002630 <HAL_GPIO_WritePin>
 8005a82:	2200      	movs	r2, #0
 8005a84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005a88:	4855      	ldr	r0, [pc, #340]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a8a:	f7fc fdd1 	bl	8002630 <HAL_GPIO_WritePin>
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a94:	4852      	ldr	r0, [pc, #328]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005a96:	f7fc fdcb 	bl	8002630 <HAL_GPIO_WritePin>
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005aa0:	484f      	ldr	r0, [pc, #316]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005aa2:	f7fc fdc5 	bl	8002630 <HAL_GPIO_WritePin>
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005aac:	484c      	ldr	r0, [pc, #304]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005aae:	f7fc fdbf 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ab8:	4849      	ldr	r0, [pc, #292]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005aba:	f7fc fdb9 	bl	8002630 <HAL_GPIO_WritePin>
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ac4:	4846      	ldr	r0, [pc, #280]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005ac6:	f7fc fdb3 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005aca:	e10c      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8005acc:	2200      	movs	r2, #0
 8005ace:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005ad2:	4843      	ldr	r0, [pc, #268]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005ad4:	f7fc fdac 	bl	8002630 <HAL_GPIO_WritePin>
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005ade:	4840      	ldr	r0, [pc, #256]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005ae0:	f7fc fda6 	bl	8002630 <HAL_GPIO_WritePin>
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005aea:	483d      	ldr	r0, [pc, #244]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005aec:	f7fc fda0 	bl	8002630 <HAL_GPIO_WritePin>
 8005af0:	2200      	movs	r2, #0
 8005af2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005af6:	483a      	ldr	r0, [pc, #232]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005af8:	f7fc fd9a 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8005afc:	2201      	movs	r2, #1
 8005afe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b02:	4837      	ldr	r0, [pc, #220]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b04:	f7fc fd94 	bl	8002630 <HAL_GPIO_WritePin>
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005b0e:	4834      	ldr	r0, [pc, #208]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b10:	f7fc fd8e 	bl	8002630 <HAL_GPIO_WritePin>
 8005b14:	2201      	movs	r2, #1
 8005b16:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b1a:	4831      	ldr	r0, [pc, #196]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b1c:	f7fc fd88 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005b20:	e0e1      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8005b22:	2200      	movs	r2, #0
 8005b24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b28:	482d      	ldr	r0, [pc, #180]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b2a:	f7fc fd81 	bl	8002630 <HAL_GPIO_WritePin>
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005b34:	482a      	ldr	r0, [pc, #168]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b36:	f7fc fd7b 	bl	8002630 <HAL_GPIO_WritePin>
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005b40:	4827      	ldr	r0, [pc, #156]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b42:	f7fc fd75 	bl	8002630 <HAL_GPIO_WritePin>
 8005b46:	2200      	movs	r2, #0
 8005b48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005b4c:	4824      	ldr	r0, [pc, #144]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b4e:	f7fc fd6f 	bl	8002630 <HAL_GPIO_WritePin>
 8005b52:	2200      	movs	r2, #0
 8005b54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005b58:	4821      	ldr	r0, [pc, #132]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b5a:	f7fc fd69 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b64:	481e      	ldr	r0, [pc, #120]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b66:	f7fc fd63 	bl	8002630 <HAL_GPIO_WritePin>
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b70:	481b      	ldr	r0, [pc, #108]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b72:	f7fc fd5d 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005b76:	e0b6      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005b7e:	4818      	ldr	r0, [pc, #96]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b80:	f7fc fd56 	bl	8002630 <HAL_GPIO_WritePin>
 8005b84:	2200      	movs	r2, #0
 8005b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005b8a:	4815      	ldr	r0, [pc, #84]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b8c:	f7fc fd50 	bl	8002630 <HAL_GPIO_WritePin>
 8005b90:	2200      	movs	r2, #0
 8005b92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005b96:	4812      	ldr	r0, [pc, #72]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005b98:	f7fc fd4a 	bl	8002630 <HAL_GPIO_WritePin>
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ba2:	480f      	ldr	r0, [pc, #60]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005ba4:	f7fc fd44 	bl	8002630 <HAL_GPIO_WritePin>
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005bae:	480c      	ldr	r0, [pc, #48]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005bb0:	f7fc fd3e 	bl	8002630 <HAL_GPIO_WritePin>
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005bba:	4809      	ldr	r0, [pc, #36]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005bbc:	f7fc fd38 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005bc6:	4806      	ldr	r0, [pc, #24]	; (8005be0 <_7SEG_SetNumber+0x68c>)
 8005bc8:	f7fc fd32 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005bcc:	e08b      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
 8005bce:	bf00      	nop
 8005bd0:	40020c00 	.word	0x40020c00
 8005bd4:	40020000 	.word	0x40020000
 8005bd8:	40020800 	.word	0x40020800
 8005bdc:	66666667 	.word	0x66666667
 8005be0:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8005be4:	2200      	movs	r2, #0
 8005be6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005bea:	484a      	ldr	r0, [pc, #296]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005bec:	f7fc fd20 	bl	8002630 <HAL_GPIO_WritePin>
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005bf6:	4847      	ldr	r0, [pc, #284]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005bf8:	f7fc fd1a 	bl	8002630 <HAL_GPIO_WritePin>
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c02:	4844      	ldr	r0, [pc, #272]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c04:	f7fc fd14 	bl	8002630 <HAL_GPIO_WritePin>
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005c0e:	4841      	ldr	r0, [pc, #260]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c10:	f7fc fd0e 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8005c14:	2201      	movs	r2, #1
 8005c16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c1a:	483e      	ldr	r0, [pc, #248]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c1c:	f7fc fd08 	bl	8002630 <HAL_GPIO_WritePin>
 8005c20:	2201      	movs	r2, #1
 8005c22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c26:	483b      	ldr	r0, [pc, #236]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c28:	f7fc fd02 	bl	8002630 <HAL_GPIO_WritePin>
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005c32:	4838      	ldr	r0, [pc, #224]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c34:	f7fc fcfc 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005c38:	e055      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005c40:	4834      	ldr	r0, [pc, #208]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c42:	f7fc fcf5 	bl	8002630 <HAL_GPIO_WritePin>
 8005c46:	2200      	movs	r2, #0
 8005c48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c4c:	4831      	ldr	r0, [pc, #196]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c4e:	f7fc fcef 	bl	8002630 <HAL_GPIO_WritePin>
 8005c52:	2200      	movs	r2, #0
 8005c54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005c58:	482e      	ldr	r0, [pc, #184]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c5a:	f7fc fce9 	bl	8002630 <HAL_GPIO_WritePin>
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c64:	482b      	ldr	r0, [pc, #172]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c66:	f7fc fce3 	bl	8002630 <HAL_GPIO_WritePin>
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c70:	4828      	ldr	r0, [pc, #160]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c72:	f7fc fcdd 	bl	8002630 <HAL_GPIO_WritePin>
 8005c76:	2200      	movs	r2, #0
 8005c78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005c7c:	4825      	ldr	r0, [pc, #148]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c7e:	f7fc fcd7 	bl	8002630 <HAL_GPIO_WritePin>
 8005c82:	2200      	movs	r2, #0
 8005c84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005c88:	4822      	ldr	r0, [pc, #136]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c8a:	f7fc fcd1 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005c8e:	e02a      	b.n	8005ce6 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8005c90:	2200      	movs	r2, #0
 8005c92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005c96:	481f      	ldr	r0, [pc, #124]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005c98:	f7fc fcca 	bl	8002630 <HAL_GPIO_WritePin>
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ca2:	481c      	ldr	r0, [pc, #112]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005ca4:	f7fc fcc4 	bl	8002630 <HAL_GPIO_WritePin>
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005cae:	4819      	ldr	r0, [pc, #100]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005cb0:	f7fc fcbe 	bl	8002630 <HAL_GPIO_WritePin>
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005cba:	4816      	ldr	r0, [pc, #88]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005cbc:	f7fc fcb8 	bl	8002630 <HAL_GPIO_WritePin>
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005cc6:	4813      	ldr	r0, [pc, #76]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005cc8:	f7fc fcb2 	bl	8002630 <HAL_GPIO_WritePin>
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005cd2:	4810      	ldr	r0, [pc, #64]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005cd4:	f7fc fcac 	bl	8002630 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8005cd8:	2201      	movs	r2, #1
 8005cda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005cde:	480d      	ldr	r0, [pc, #52]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005ce0:	f7fc fca6 	bl	8002630 <HAL_GPIO_WritePin>
				break;
 8005ce4:	bf00      	nop
		if(dp == ON)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d106      	bne.n	8005cfa <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8005cec:	2200      	movs	r2, #0
 8005cee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005cf2:	4808      	ldr	r0, [pc, #32]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005cf4:	f7fc fc9c 	bl	8002630 <HAL_GPIO_WritePin>
}
 8005cf8:	e008      	b.n	8005d0c <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d105      	bne.n	8005d0c <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8005d00:	2201      	movs	r2, #1
 8005d02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005d06:	4803      	ldr	r0, [pc, #12]	; (8005d14 <_7SEG_SetNumber+0x7c0>)
 8005d08:	f7fc fc92 	bl	8002630 <HAL_GPIO_WritePin>
}
 8005d0c:	bf00      	nop
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	40021000 	.word	0x40021000

08005d18 <CLCD_GPIO_Init>:
#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b086      	sub	sp, #24
 8005d1c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8005d1e:	2300      	movs	r3, #0
 8005d20:	603b      	str	r3, [r7, #0]
 8005d22:	4a23      	ldr	r2, [pc, #140]	; (8005db0 <CLCD_GPIO_Init+0x98>)
 8005d24:	4b22      	ldr	r3, [pc, #136]	; (8005db0 <CLCD_GPIO_Init+0x98>)
 8005d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d28:	f043 0310 	orr.w	r3, r3, #16
 8005d2c:	6313      	str	r3, [r2, #48]	; 0x30
 8005d2e:	4b20      	ldr	r3, [pc, #128]	; (8005db0 <CLCD_GPIO_Init+0x98>)
 8005d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d32:	f003 0310 	and.w	r3, r3, #16
 8005d36:	603b      	str	r3, [r7, #0]
 8005d38:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d42:	2300      	movs	r3, #0
 8005d44:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d46:	2300      	movs	r3, #0
 8005d48:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8005d4a:	1d3b      	adds	r3, r7, #4
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	4819      	ldr	r0, [pc, #100]	; (8005db4 <CLCD_GPIO_Init+0x9c>)
 8005d50:	f7fc fad4 	bl	80022fc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8005d54:	2302      	movs	r3, #2
 8005d56:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8005d58:	1d3b      	adds	r3, r7, #4
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	4815      	ldr	r0, [pc, #84]	; (8005db4 <CLCD_GPIO_Init+0x9c>)
 8005d5e:	f7fc facd 	bl	80022fc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8005d62:	2304      	movs	r3, #4
 8005d64:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8005d66:	1d3b      	adds	r3, r7, #4
 8005d68:	4619      	mov	r1, r3
 8005d6a:	4812      	ldr	r0, [pc, #72]	; (8005db4 <CLCD_GPIO_Init+0x9c>)
 8005d6c:	f7fc fac6 	bl	80022fc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8005d70:	2310      	movs	r3, #16
 8005d72:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8005d74:	1d3b      	adds	r3, r7, #4
 8005d76:	4619      	mov	r1, r3
 8005d78:	480e      	ldr	r0, [pc, #56]	; (8005db4 <CLCD_GPIO_Init+0x9c>)
 8005d7a:	f7fc fabf 	bl	80022fc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8005d7e:	2320      	movs	r3, #32
 8005d80:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8005d82:	1d3b      	adds	r3, r7, #4
 8005d84:	4619      	mov	r1, r3
 8005d86:	480b      	ldr	r0, [pc, #44]	; (8005db4 <CLCD_GPIO_Init+0x9c>)
 8005d88:	f7fc fab8 	bl	80022fc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8005d8c:	2340      	movs	r3, #64	; 0x40
 8005d8e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8005d90:	1d3b      	adds	r3, r7, #4
 8005d92:	4619      	mov	r1, r3
 8005d94:	4807      	ldr	r0, [pc, #28]	; (8005db4 <CLCD_GPIO_Init+0x9c>)
 8005d96:	f7fc fab1 	bl	80022fc <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8005d9a:	2380      	movs	r3, #128	; 0x80
 8005d9c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8005d9e:	1d3b      	adds	r3, r7, #4
 8005da0:	4619      	mov	r1, r3
 8005da2:	4804      	ldr	r0, [pc, #16]	; (8005db4 <CLCD_GPIO_Init+0x9c>)
 8005da4:	f7fc faaa 	bl	80022fc <HAL_GPIO_Init>
}
 8005da8:	bf00      	nop
 8005daa:	3718      	adds	r7, #24
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	40023800 	.word	0x40023800
 8005db4:	40021000 	.word	0x40021000

08005db8 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8005dc2:	4a61      	ldr	r2, [pc, #388]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	da04      	bge.n	8005dd6 <CLCD_Write_Instruction+0x1e>
 8005dcc:	4b5e      	ldr	r3, [pc, #376]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005dce:	695b      	ldr	r3, [r3, #20]
 8005dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dd4:	e003      	b.n	8005dde <CLCD_Write_Instruction+0x26>
 8005dd6:	4b5c      	ldr	r3, [pc, #368]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dde:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8005de0:	4a59      	ldr	r2, [pc, #356]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005de2:	79fb      	ldrb	r3, [r7, #7]
 8005de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d004      	beq.n	8005df6 <CLCD_Write_Instruction+0x3e>
 8005dec:	4b56      	ldr	r3, [pc, #344]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005df4:	e003      	b.n	8005dfe <CLCD_Write_Instruction+0x46>
 8005df6:	4b54      	ldr	r3, [pc, #336]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dfe:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005e00:	4a51      	ldr	r2, [pc, #324]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e02:	79fb      	ldrb	r3, [r7, #7]
 8005e04:	f003 0320 	and.w	r3, r3, #32
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d004      	beq.n	8005e16 <CLCD_Write_Instruction+0x5e>
 8005e0c:	4b4e      	ldr	r3, [pc, #312]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e0e:	695b      	ldr	r3, [r3, #20]
 8005e10:	f043 0320 	orr.w	r3, r3, #32
 8005e14:	e003      	b.n	8005e1e <CLCD_Write_Instruction+0x66>
 8005e16:	4b4c      	ldr	r3, [pc, #304]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	f023 0320 	bic.w	r3, r3, #32
 8005e1e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8005e20:	4a49      	ldr	r2, [pc, #292]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e22:	79fb      	ldrb	r3, [r7, #7]
 8005e24:	f003 0310 	and.w	r3, r3, #16
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d004      	beq.n	8005e36 <CLCD_Write_Instruction+0x7e>
 8005e2c:	4b46      	ldr	r3, [pc, #280]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	f043 0310 	orr.w	r3, r3, #16
 8005e34:	e003      	b.n	8005e3e <CLCD_Write_Instruction+0x86>
 8005e36:	4b44      	ldr	r3, [pc, #272]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	f023 0310 	bic.w	r3, r3, #16
 8005e3e:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8005e40:	4a41      	ldr	r2, [pc, #260]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e42:	4b41      	ldr	r3, [pc, #260]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	f023 0301 	bic.w	r3, r3, #1
 8005e4a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8005e4c:	4a3e      	ldr	r2, [pc, #248]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e4e:	4b3e      	ldr	r3, [pc, #248]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	f023 0302 	bic.w	r3, r3, #2
 8005e56:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005e58:	4a3b      	ldr	r2, [pc, #236]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e5a:	4b3b      	ldr	r3, [pc, #236]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	f023 0304 	bic.w	r3, r3, #4
 8005e62:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8005e64:	4a38      	ldr	r2, [pc, #224]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e66:	4b38      	ldr	r3, [pc, #224]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e68:	695b      	ldr	r3, [r3, #20]
 8005e6a:	f043 0304 	orr.w	r3, r3, #4
 8005e6e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005e70:	4a35      	ldr	r2, [pc, #212]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e72:	4b35      	ldr	r3, [pc, #212]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e74:	695b      	ldr	r3, [r3, #20]
 8005e76:	f023 0304 	bic.w	r3, r3, #4
 8005e7a:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8005e7c:	4a32      	ldr	r2, [pc, #200]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e7e:	79fb      	ldrb	r3, [r7, #7]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d004      	beq.n	8005e92 <CLCD_Write_Instruction+0xda>
 8005e88:	4b2f      	ldr	r3, [pc, #188]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e90:	e003      	b.n	8005e9a <CLCD_Write_Instruction+0xe2>
 8005e92:	4b2d      	ldr	r3, [pc, #180]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e94:	695b      	ldr	r3, [r3, #20]
 8005e96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e9a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8005e9c:	4a2a      	ldr	r2, [pc, #168]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005e9e:	79fb      	ldrb	r3, [r7, #7]
 8005ea0:	f003 0304 	and.w	r3, r3, #4
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d004      	beq.n	8005eb2 <CLCD_Write_Instruction+0xfa>
 8005ea8:	4b27      	ldr	r3, [pc, #156]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005eaa:	695b      	ldr	r3, [r3, #20]
 8005eac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005eb0:	e003      	b.n	8005eba <CLCD_Write_Instruction+0x102>
 8005eb2:	4b25      	ldr	r3, [pc, #148]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eba:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005ebc:	4a22      	ldr	r2, [pc, #136]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005ebe:	79fb      	ldrb	r3, [r7, #7]
 8005ec0:	f003 0302 	and.w	r3, r3, #2
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d004      	beq.n	8005ed2 <CLCD_Write_Instruction+0x11a>
 8005ec8:	4b1f      	ldr	r3, [pc, #124]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005eca:	695b      	ldr	r3, [r3, #20]
 8005ecc:	f043 0320 	orr.w	r3, r3, #32
 8005ed0:	e003      	b.n	8005eda <CLCD_Write_Instruction+0x122>
 8005ed2:	4b1d      	ldr	r3, [pc, #116]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	f023 0320 	bic.w	r3, r3, #32
 8005eda:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8005edc:	4a1a      	ldr	r2, [pc, #104]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005ede:	79fb      	ldrb	r3, [r7, #7]
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d004      	beq.n	8005ef2 <CLCD_Write_Instruction+0x13a>
 8005ee8:	4b17      	ldr	r3, [pc, #92]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	f043 0310 	orr.w	r3, r3, #16
 8005ef0:	e003      	b.n	8005efa <CLCD_Write_Instruction+0x142>
 8005ef2:	4b15      	ldr	r3, [pc, #84]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f023 0310 	bic.w	r3, r3, #16
 8005efa:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8005efc:	4a12      	ldr	r2, [pc, #72]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005efe:	4b12      	ldr	r3, [pc, #72]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f00:	695b      	ldr	r3, [r3, #20]
 8005f02:	f023 0301 	bic.w	r3, r3, #1
 8005f06:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8005f08:	4a0f      	ldr	r2, [pc, #60]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f0a:	4b0f      	ldr	r3, [pc, #60]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	f023 0302 	bic.w	r3, r3, #2
 8005f12:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005f14:	4a0c      	ldr	r2, [pc, #48]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f16:	4b0c      	ldr	r3, [pc, #48]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	f023 0304 	bic.w	r3, r3, #4
 8005f1e:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8005f20:	4a09      	ldr	r2, [pc, #36]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f22:	4b09      	ldr	r3, [pc, #36]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	f043 0304 	orr.w	r3, r3, #4
 8005f2a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005f2c:	4a06      	ldr	r2, [pc, #24]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f2e:	4b06      	ldr	r3, [pc, #24]	; (8005f48 <CLCD_Write_Instruction+0x190>)
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	f023 0304 	bic.w	r3, r3, #4
 8005f36:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8005f38:	2001      	movs	r0, #1
 8005f3a:	f7fb f82b 	bl	8000f94 <HAL_Delay>
}
 8005f3e:	bf00      	nop
 8005f40:	3708      	adds	r7, #8
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	40021000 	.word	0x40021000

08005f4c <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	4603      	mov	r3, r0
 8005f54:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8005f56:	4a61      	ldr	r2, [pc, #388]	; (80060dc <CLCD_Write_Display+0x190>)
 8005f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	da04      	bge.n	8005f6a <CLCD_Write_Display+0x1e>
 8005f60:	4b5e      	ldr	r3, [pc, #376]	; (80060dc <CLCD_Write_Display+0x190>)
 8005f62:	695b      	ldr	r3, [r3, #20]
 8005f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f68:	e003      	b.n	8005f72 <CLCD_Write_Display+0x26>
 8005f6a:	4b5c      	ldr	r3, [pc, #368]	; (80060dc <CLCD_Write_Display+0x190>)
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f72:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8005f74:	4a59      	ldr	r2, [pc, #356]	; (80060dc <CLCD_Write_Display+0x190>)
 8005f76:	79fb      	ldrb	r3, [r7, #7]
 8005f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d004      	beq.n	8005f8a <CLCD_Write_Display+0x3e>
 8005f80:	4b56      	ldr	r3, [pc, #344]	; (80060dc <CLCD_Write_Display+0x190>)
 8005f82:	695b      	ldr	r3, [r3, #20]
 8005f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f88:	e003      	b.n	8005f92 <CLCD_Write_Display+0x46>
 8005f8a:	4b54      	ldr	r3, [pc, #336]	; (80060dc <CLCD_Write_Display+0x190>)
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f92:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8005f94:	4a51      	ldr	r2, [pc, #324]	; (80060dc <CLCD_Write_Display+0x190>)
 8005f96:	79fb      	ldrb	r3, [r7, #7]
 8005f98:	f003 0320 	and.w	r3, r3, #32
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d004      	beq.n	8005faa <CLCD_Write_Display+0x5e>
 8005fa0:	4b4e      	ldr	r3, [pc, #312]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fa2:	695b      	ldr	r3, [r3, #20]
 8005fa4:	f043 0320 	orr.w	r3, r3, #32
 8005fa8:	e003      	b.n	8005fb2 <CLCD_Write_Display+0x66>
 8005faa:	4b4c      	ldr	r3, [pc, #304]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	f023 0320 	bic.w	r3, r3, #32
 8005fb2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8005fb4:	4a49      	ldr	r2, [pc, #292]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
 8005fb8:	f003 0310 	and.w	r3, r3, #16
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d004      	beq.n	8005fca <CLCD_Write_Display+0x7e>
 8005fc0:	4b46      	ldr	r3, [pc, #280]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fc2:	695b      	ldr	r3, [r3, #20]
 8005fc4:	f043 0310 	orr.w	r3, r3, #16
 8005fc8:	e003      	b.n	8005fd2 <CLCD_Write_Display+0x86>
 8005fca:	4b44      	ldr	r3, [pc, #272]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	f023 0310 	bic.w	r3, r3, #16
 8005fd2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8005fd4:	4a41      	ldr	r2, [pc, #260]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fd6:	4b41      	ldr	r3, [pc, #260]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	f043 0301 	orr.w	r3, r3, #1
 8005fde:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8005fe0:	4a3e      	ldr	r2, [pc, #248]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fe2:	4b3e      	ldr	r3, [pc, #248]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	f023 0302 	bic.w	r3, r3, #2
 8005fea:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8005fec:	4a3b      	ldr	r2, [pc, #236]	; (80060dc <CLCD_Write_Display+0x190>)
 8005fee:	4b3b      	ldr	r3, [pc, #236]	; (80060dc <CLCD_Write_Display+0x190>)
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	f023 0304 	bic.w	r3, r3, #4
 8005ff6:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8005ff8:	4a38      	ldr	r2, [pc, #224]	; (80060dc <CLCD_Write_Display+0x190>)
 8005ffa:	4b38      	ldr	r3, [pc, #224]	; (80060dc <CLCD_Write_Display+0x190>)
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	f043 0304 	orr.w	r3, r3, #4
 8006002:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8006004:	4a35      	ldr	r2, [pc, #212]	; (80060dc <CLCD_Write_Display+0x190>)
 8006006:	4b35      	ldr	r3, [pc, #212]	; (80060dc <CLCD_Write_Display+0x190>)
 8006008:	695b      	ldr	r3, [r3, #20]
 800600a:	f023 0304 	bic.w	r3, r3, #4
 800600e:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8006010:	4a32      	ldr	r2, [pc, #200]	; (80060dc <CLCD_Write_Display+0x190>)
 8006012:	79fb      	ldrb	r3, [r7, #7]
 8006014:	f003 0308 	and.w	r3, r3, #8
 8006018:	2b00      	cmp	r3, #0
 800601a:	d004      	beq.n	8006026 <CLCD_Write_Display+0xda>
 800601c:	4b2f      	ldr	r3, [pc, #188]	; (80060dc <CLCD_Write_Display+0x190>)
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006024:	e003      	b.n	800602e <CLCD_Write_Display+0xe2>
 8006026:	4b2d      	ldr	r3, [pc, #180]	; (80060dc <CLCD_Write_Display+0x190>)
 8006028:	695b      	ldr	r3, [r3, #20]
 800602a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800602e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8006030:	4a2a      	ldr	r2, [pc, #168]	; (80060dc <CLCD_Write_Display+0x190>)
 8006032:	79fb      	ldrb	r3, [r7, #7]
 8006034:	f003 0304 	and.w	r3, r3, #4
 8006038:	2b00      	cmp	r3, #0
 800603a:	d004      	beq.n	8006046 <CLCD_Write_Display+0xfa>
 800603c:	4b27      	ldr	r3, [pc, #156]	; (80060dc <CLCD_Write_Display+0x190>)
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006044:	e003      	b.n	800604e <CLCD_Write_Display+0x102>
 8006046:	4b25      	ldr	r3, [pc, #148]	; (80060dc <CLCD_Write_Display+0x190>)
 8006048:	695b      	ldr	r3, [r3, #20]
 800604a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800604e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8006050:	4a22      	ldr	r2, [pc, #136]	; (80060dc <CLCD_Write_Display+0x190>)
 8006052:	79fb      	ldrb	r3, [r7, #7]
 8006054:	f003 0302 	and.w	r3, r3, #2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d004      	beq.n	8006066 <CLCD_Write_Display+0x11a>
 800605c:	4b1f      	ldr	r3, [pc, #124]	; (80060dc <CLCD_Write_Display+0x190>)
 800605e:	695b      	ldr	r3, [r3, #20]
 8006060:	f043 0320 	orr.w	r3, r3, #32
 8006064:	e003      	b.n	800606e <CLCD_Write_Display+0x122>
 8006066:	4b1d      	ldr	r3, [pc, #116]	; (80060dc <CLCD_Write_Display+0x190>)
 8006068:	695b      	ldr	r3, [r3, #20]
 800606a:	f023 0320 	bic.w	r3, r3, #32
 800606e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8006070:	4a1a      	ldr	r2, [pc, #104]	; (80060dc <CLCD_Write_Display+0x190>)
 8006072:	79fb      	ldrb	r3, [r7, #7]
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b00      	cmp	r3, #0
 800607a:	d004      	beq.n	8006086 <CLCD_Write_Display+0x13a>
 800607c:	4b17      	ldr	r3, [pc, #92]	; (80060dc <CLCD_Write_Display+0x190>)
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	f043 0310 	orr.w	r3, r3, #16
 8006084:	e003      	b.n	800608e <CLCD_Write_Display+0x142>
 8006086:	4b15      	ldr	r3, [pc, #84]	; (80060dc <CLCD_Write_Display+0x190>)
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	f023 0310 	bic.w	r3, r3, #16
 800608e:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8006090:	4a12      	ldr	r2, [pc, #72]	; (80060dc <CLCD_Write_Display+0x190>)
 8006092:	4b12      	ldr	r3, [pc, #72]	; (80060dc <CLCD_Write_Display+0x190>)
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	f043 0301 	orr.w	r3, r3, #1
 800609a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800609c:	4a0f      	ldr	r2, [pc, #60]	; (80060dc <CLCD_Write_Display+0x190>)
 800609e:	4b0f      	ldr	r3, [pc, #60]	; (80060dc <CLCD_Write_Display+0x190>)
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	f023 0302 	bic.w	r3, r3, #2
 80060a6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80060a8:	4a0c      	ldr	r2, [pc, #48]	; (80060dc <CLCD_Write_Display+0x190>)
 80060aa:	4b0c      	ldr	r3, [pc, #48]	; (80060dc <CLCD_Write_Display+0x190>)
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	f023 0304 	bic.w	r3, r3, #4
 80060b2:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80060b4:	4a09      	ldr	r2, [pc, #36]	; (80060dc <CLCD_Write_Display+0x190>)
 80060b6:	4b09      	ldr	r3, [pc, #36]	; (80060dc <CLCD_Write_Display+0x190>)
 80060b8:	695b      	ldr	r3, [r3, #20]
 80060ba:	f043 0304 	orr.w	r3, r3, #4
 80060be:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80060c0:	4a06      	ldr	r2, [pc, #24]	; (80060dc <CLCD_Write_Display+0x190>)
 80060c2:	4b06      	ldr	r3, [pc, #24]	; (80060dc <CLCD_Write_Display+0x190>)
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	f023 0304 	bic.w	r3, r3, #4
 80060ca:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 80060cc:	2001      	movs	r0, #1
 80060ce:	f7fa ff61 	bl	8000f94 <HAL_Delay>
}
 80060d2:	bf00      	nop
 80060d4:	3708      	adds	r7, #8
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	40021000 	.word	0x40021000

080060e0 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	460a      	mov	r2, r1
 80060ea:	71fb      	strb	r3, [r7, #7]
 80060ec:	4613      	mov	r3, r2
 80060ee:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 Character LCD
	switch(y)
 80060f0:	79bb      	ldrb	r3, [r7, #6]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d002      	beq.n	80060fc <CLCD_Gotoxy+0x1c>
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d007      	beq.n	800610a <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : instruction_out(0x90+x); break;
		//case 3 : instruction_out(0xd0+x); break;
	}
}
 80060fa:	e00d      	b.n	8006118 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80060fc:	79fb      	ldrb	r3, [r7, #7]
 80060fe:	3b80      	subs	r3, #128	; 0x80
 8006100:	b2db      	uxtb	r3, r3
 8006102:	4618      	mov	r0, r3
 8006104:	f7ff fe58 	bl	8005db8 <CLCD_Write_Instruction>
 8006108:	e006      	b.n	8006118 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800610a:	79fb      	ldrb	r3, [r7, #7]
 800610c:	3b40      	subs	r3, #64	; 0x40
 800610e:	b2db      	uxtb	r3, r3
 8006110:	4618      	mov	r0, r3
 8006112:	f7ff fe51 	bl	8005db8 <CLCD_Write_Instruction>
 8006116:	bf00      	nop
}
 8006118:	bf00      	nop
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	4603      	mov	r3, r0
 8006128:	603a      	str	r2, [r7, #0]
 800612a:	71fb      	strb	r3, [r7, #7]
 800612c:	460b      	mov	r3, r1
 800612e:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8006130:	2300      	movs	r3, #0
 8006132:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8006134:	79ba      	ldrb	r2, [r7, #6]
 8006136:	79fb      	ldrb	r3, [r7, #7]
 8006138:	4611      	mov	r1, r2
 800613a:	4618      	mov	r0, r3
 800613c:	f7ff ffd0 	bl	80060e0 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	4413      	add	r3, r2
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	4618      	mov	r0, r3
 800614a:	f7ff feff 	bl	8005f4c <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	3301      	adds	r3, #1
 8006152:	60fb      	str	r3, [r7, #12]
 8006154:	683a      	ldr	r2, [r7, #0]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	4413      	add	r3, r2
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d1ef      	bne.n	8006140 <CLCD_Puts+0x20>
}
 8006160:	bf00      	nop
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <CLCD_Init>:

void CLCD_Init(void)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800616c:	2064      	movs	r0, #100	; 0x64
 800616e:	f7fa ff11 	bl	8000f94 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8006172:	2028      	movs	r0, #40	; 0x28
 8006174:	f7ff fe20 	bl	8005db8 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8006178:	200a      	movs	r0, #10
 800617a:	f7fa ff0b 	bl	8000f94 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800617e:	2028      	movs	r0, #40	; 0x28
 8006180:	f7ff fe1a 	bl	8005db8 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8006184:	200a      	movs	r0, #10
 8006186:	f7fa ff05 	bl	8000f94 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 800618a:	200c      	movs	r0, #12
 800618c:	f7ff fe14 	bl	8005db8 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8006190:	2006      	movs	r0, #6
 8006192:	f7ff fe11 	bl	8005db8 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8006196:	2002      	movs	r0, #2
 8006198:	f7ff fe0e 	bl	8005db8 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800619c:	2001      	movs	r0, #1
 800619e:	f7ff fe0b 	bl	8005db8 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80061a2:	2001      	movs	r0, #1
 80061a4:	f7ff fe08 	bl	8005db8 <CLCD_Write_Instruction>
}
 80061a8:	bf00      	nop
 80061aa:	bd80      	pop	{r7, pc}

080061ac <CLCD_Clear>:

void CLCD_Clear(void)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 80061b0:	2001      	movs	r0, #1
 80061b2:	f7ff fe01 	bl	8005db8 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80061b6:	200a      	movs	r0, #10
 80061b8:	f7fa feec 	bl	8000f94 <HAL_Delay>
}
 80061bc:	bf00      	nop
 80061be:	bd80      	pop	{r7, pc}

080061c0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 80061c6:	4b3a      	ldr	r3, [pc, #232]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061c8:	4a3a      	ldr	r2, [pc, #232]	; (80062b4 <MX_ADC1_Init+0xf4>)
 80061ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80061cc:	4b38      	ldr	r3, [pc, #224]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80061d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80061d4:	4b36      	ldr	r3, [pc, #216]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061d6:	2200      	movs	r2, #0
 80061d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80061da:	4b35      	ldr	r3, [pc, #212]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061dc:	2201      	movs	r2, #1
 80061de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80061e0:	4b33      	ldr	r3, [pc, #204]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061e2:	2201      	movs	r2, #1
 80061e4:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80061e6:	4b32      	ldr	r3, [pc, #200]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80061ec:	4b30      	ldr	r3, [pc, #192]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061ee:	2200      	movs	r2, #0
 80061f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80061f2:	4b2f      	ldr	r3, [pc, #188]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061f4:	4a30      	ldr	r2, [pc, #192]	; (80062b8 <MX_ADC1_Init+0xf8>)
 80061f6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80061f8:	4b2d      	ldr	r3, [pc, #180]	; (80062b0 <MX_ADC1_Init+0xf0>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80061fe:	4b2c      	ldr	r3, [pc, #176]	; (80062b0 <MX_ADC1_Init+0xf0>)
 8006200:	2204      	movs	r2, #4
 8006202:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8006204:	4b2a      	ldr	r3, [pc, #168]	; (80062b0 <MX_ADC1_Init+0xf0>)
 8006206:	2201      	movs	r2, #1
 8006208:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800620a:	4b29      	ldr	r3, [pc, #164]	; (80062b0 <MX_ADC1_Init+0xf0>)
 800620c:	2201      	movs	r2, #1
 800620e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006210:	4827      	ldr	r0, [pc, #156]	; (80062b0 <MX_ADC1_Init+0xf0>)
 8006212:	f7fa fee1 	bl	8000fd8 <HAL_ADC_Init>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d003      	beq.n	8006224 <MX_ADC1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800621c:	214a      	movs	r1, #74	; 0x4a
 800621e:	4827      	ldr	r0, [pc, #156]	; (80062bc <MX_ADC1_Init+0xfc>)
 8006220:	f000 fc92 	bl	8006b48 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 8006224:	230a      	movs	r3, #10
 8006226:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006228:	2301      	movs	r3, #1
 800622a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800622c:	2304      	movs	r3, #4
 800622e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006230:	463b      	mov	r3, r7
 8006232:	4619      	mov	r1, r3
 8006234:	481e      	ldr	r0, [pc, #120]	; (80062b0 <MX_ADC1_Init+0xf0>)
 8006236:	f7fb f803 	bl	8001240 <HAL_ADC_ConfigChannel>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <MX_ADC1_Init+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006240:	2154      	movs	r1, #84	; 0x54
 8006242:	481e      	ldr	r0, [pc, #120]	; (80062bc <MX_ADC1_Init+0xfc>)
 8006244:	f000 fc80 	bl	8006b48 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8006248:	230c      	movs	r3, #12
 800624a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800624c:	2302      	movs	r3, #2
 800624e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006250:	463b      	mov	r3, r7
 8006252:	4619      	mov	r1, r3
 8006254:	4816      	ldr	r0, [pc, #88]	; (80062b0 <MX_ADC1_Init+0xf0>)
 8006256:	f7fa fff3 	bl	8001240 <HAL_ADC_ConfigChannel>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d003      	beq.n	8006268 <MX_ADC1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006260:	215d      	movs	r1, #93	; 0x5d
 8006262:	4816      	ldr	r0, [pc, #88]	; (80062bc <MX_ADC1_Init+0xfc>)
 8006264:	f000 fc70 	bl	8006b48 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 8006268:	230d      	movs	r3, #13
 800626a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800626c:	2303      	movs	r3, #3
 800626e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006270:	463b      	mov	r3, r7
 8006272:	4619      	mov	r1, r3
 8006274:	480e      	ldr	r0, [pc, #56]	; (80062b0 <MX_ADC1_Init+0xf0>)
 8006276:	f7fa ffe3 	bl	8001240 <HAL_ADC_ConfigChannel>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d003      	beq.n	8006288 <MX_ADC1_Init+0xc8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006280:	2166      	movs	r1, #102	; 0x66
 8006282:	480e      	ldr	r0, [pc, #56]	; (80062bc <MX_ADC1_Init+0xfc>)
 8006284:	f000 fc60 	bl	8006b48 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8006288:	2309      	movs	r3, #9
 800628a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800628c:	2304      	movs	r3, #4
 800628e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006290:	463b      	mov	r3, r7
 8006292:	4619      	mov	r1, r3
 8006294:	4806      	ldr	r0, [pc, #24]	; (80062b0 <MX_ADC1_Init+0xf0>)
 8006296:	f7fa ffd3 	bl	8001240 <HAL_ADC_ConfigChannel>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d003      	beq.n	80062a8 <MX_ADC1_Init+0xe8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80062a0:	216f      	movs	r1, #111	; 0x6f
 80062a2:	4806      	ldr	r0, [pc, #24]	; (80062bc <MX_ADC1_Init+0xfc>)
 80062a4:	f000 fc50 	bl	8006b48 <_Error_Handler>
  }

}
 80062a8:	bf00      	nop
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	2000020c 	.word	0x2000020c
 80062b4:	40012000 	.word	0x40012000
 80062b8:	0f000001 	.word	0x0f000001
 80062bc:	0800a140 	.word	0x0800a140

080062c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b088      	sub	sp, #32
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a2f      	ldr	r2, [pc, #188]	; (800638c <HAL_ADC_MspInit+0xcc>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d157      	bne.n	8006382 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80062d2:	2300      	movs	r3, #0
 80062d4:	60bb      	str	r3, [r7, #8]
 80062d6:	4a2e      	ldr	r2, [pc, #184]	; (8006390 <HAL_ADC_MspInit+0xd0>)
 80062d8:	4b2d      	ldr	r3, [pc, #180]	; (8006390 <HAL_ADC_MspInit+0xd0>)
 80062da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062e0:	6453      	str	r3, [r2, #68]	; 0x44
 80062e2:	4b2b      	ldr	r3, [pc, #172]	; (8006390 <HAL_ADC_MspInit+0xd0>)
 80062e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ea:	60bb      	str	r3, [r7, #8]
 80062ec:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80062ee:	230d      	movs	r3, #13
 80062f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80062f2:	2303      	movs	r3, #3
 80062f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062f6:	2300      	movs	r3, #0
 80062f8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80062fa:	f107 030c 	add.w	r3, r7, #12
 80062fe:	4619      	mov	r1, r3
 8006300:	4824      	ldr	r0, [pc, #144]	; (8006394 <HAL_ADC_MspInit+0xd4>)
 8006302:	f7fb fffb 	bl	80022fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006306:	2302      	movs	r3, #2
 8006308:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800630a:	2303      	movs	r3, #3
 800630c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800630e:	2300      	movs	r3, #0
 8006310:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006312:	f107 030c 	add.w	r3, r7, #12
 8006316:	4619      	mov	r1, r3
 8006318:	481f      	ldr	r0, [pc, #124]	; (8006398 <HAL_ADC_MspInit+0xd8>)
 800631a:	f7fb ffef 	bl	80022fc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800631e:	4b1f      	ldr	r3, [pc, #124]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006320:	4a1f      	ldr	r2, [pc, #124]	; (80063a0 <HAL_ADC_MspInit+0xe0>)
 8006322:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006324:	4b1d      	ldr	r3, [pc, #116]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006326:	2200      	movs	r2, #0
 8006328:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800632a:	4b1c      	ldr	r3, [pc, #112]	; (800639c <HAL_ADC_MspInit+0xdc>)
 800632c:	2200      	movs	r2, #0
 800632e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006330:	4b1a      	ldr	r3, [pc, #104]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006332:	2200      	movs	r2, #0
 8006334:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006336:	4b19      	ldr	r3, [pc, #100]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006338:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800633c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800633e:	4b17      	ldr	r3, [pc, #92]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006340:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006344:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006346:	4b15      	ldr	r3, [pc, #84]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006348:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800634c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800634e:	4b13      	ldr	r3, [pc, #76]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006350:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006354:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006356:	4b11      	ldr	r3, [pc, #68]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006358:	2200      	movs	r2, #0
 800635a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800635c:	4b0f      	ldr	r3, [pc, #60]	; (800639c <HAL_ADC_MspInit+0xdc>)
 800635e:	2200      	movs	r2, #0
 8006360:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006362:	480e      	ldr	r0, [pc, #56]	; (800639c <HAL_ADC_MspInit+0xdc>)
 8006364:	f7fb fc32 	bl	8001bcc <HAL_DMA_Init>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <HAL_ADC_MspInit+0xb6>
    {
      _Error_Handler(__FILE__, __LINE__);
 800636e:	219e      	movs	r1, #158	; 0x9e
 8006370:	480c      	ldr	r0, [pc, #48]	; (80063a4 <HAL_ADC_MspInit+0xe4>)
 8006372:	f000 fbe9 	bl	8006b48 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a08      	ldr	r2, [pc, #32]	; (800639c <HAL_ADC_MspInit+0xdc>)
 800637a:	639a      	str	r2, [r3, #56]	; 0x38
 800637c:	4a07      	ldr	r2, [pc, #28]	; (800639c <HAL_ADC_MspInit+0xdc>)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8006382:	bf00      	nop
 8006384:	3720      	adds	r7, #32
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	40012000 	.word	0x40012000
 8006390:	40023800 	.word	0x40023800
 8006394:	40020800 	.word	0x40020800
 8006398:	40020400 	.word	0x40020400
 800639c:	20000254 	.word	0x20000254
 80063a0:	40026410 	.word	0x40026410
 80063a4:	0800a140 	.word	0x0800a140

080063a8 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig;

    /**DAC Initialization 
    */
  hdac.Instance = DAC;
 80063ae:	4b11      	ldr	r3, [pc, #68]	; (80063f4 <MX_DAC_Init+0x4c>)
 80063b0:	4a11      	ldr	r2, [pc, #68]	; (80063f8 <MX_DAC_Init+0x50>)
 80063b2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80063b4:	480f      	ldr	r0, [pc, #60]	; (80063f4 <MX_DAC_Init+0x4c>)
 80063b6:	f7fb fb0e 	bl	80019d6 <HAL_DAC_Init>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <MX_DAC_Init+0x20>
  {
    _Error_Handler(__FILE__, __LINE__);
 80063c0:	213d      	movs	r1, #61	; 0x3d
 80063c2:	480e      	ldr	r0, [pc, #56]	; (80063fc <MX_DAC_Init+0x54>)
 80063c4:	f000 fbc0 	bl	8006b48 <_Error_Handler>
  }

    /**DAC channel OUT1 config 
    */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80063c8:	2300      	movs	r3, #0
 80063ca:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80063cc:	2300      	movs	r3, #0
 80063ce:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80063d0:	463b      	mov	r3, r7
 80063d2:	2200      	movs	r2, #0
 80063d4:	4619      	mov	r1, r3
 80063d6:	4807      	ldr	r0, [pc, #28]	; (80063f4 <MX_DAC_Init+0x4c>)
 80063d8:	f7fb fb86 	bl	8001ae8 <HAL_DAC_ConfigChannel>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d003      	beq.n	80063ea <MX_DAC_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 80063e2:	2146      	movs	r1, #70	; 0x46
 80063e4:	4805      	ldr	r0, [pc, #20]	; (80063fc <MX_DAC_Init+0x54>)
 80063e6:	f000 fbaf 	bl	8006b48 <_Error_Handler>
  }

}
 80063ea:	bf00      	nop
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}
 80063f2:	bf00      	nop
 80063f4:	200002b4 	.word	0x200002b4
 80063f8:	40007400 	.word	0x40007400
 80063fc:	0800a150 	.word	0x0800a150

08006400 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b088      	sub	sp, #32
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(dacHandle->Instance==DAC)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a10      	ldr	r2, [pc, #64]	; (8006450 <HAL_DAC_MspInit+0x50>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d119      	bne.n	8006446 <HAL_DAC_MspInit+0x46>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8006412:	2300      	movs	r3, #0
 8006414:	60bb      	str	r3, [r7, #8]
 8006416:	4a0f      	ldr	r2, [pc, #60]	; (8006454 <HAL_DAC_MspInit+0x54>)
 8006418:	4b0e      	ldr	r3, [pc, #56]	; (8006454 <HAL_DAC_MspInit+0x54>)
 800641a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006420:	6413      	str	r3, [r2, #64]	; 0x40
 8006422:	4b0c      	ldr	r3, [pc, #48]	; (8006454 <HAL_DAC_MspInit+0x54>)
 8006424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006426:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800642a:	60bb      	str	r3, [r7, #8]
 800642c:	68bb      	ldr	r3, [r7, #8]
  
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800642e:	2310      	movs	r3, #16
 8006430:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006432:	2303      	movs	r3, #3
 8006434:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006436:	2300      	movs	r3, #0
 8006438:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800643a:	f107 030c 	add.w	r3, r7, #12
 800643e:	4619      	mov	r1, r3
 8006440:	4805      	ldr	r0, [pc, #20]	; (8006458 <HAL_DAC_MspInit+0x58>)
 8006442:	f7fb ff5b 	bl	80022fc <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8006446:	bf00      	nop
 8006448:	3720      	adds	r7, #32
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}
 800644e:	bf00      	nop
 8006450:	40007400 	.word	0x40007400
 8006454:	40023800 	.word	0x40023800
 8006458:	40020000 	.word	0x40020000

0800645c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006462:	2300      	movs	r3, #0
 8006464:	607b      	str	r3, [r7, #4]
 8006466:	4a0c      	ldr	r2, [pc, #48]	; (8006498 <MX_DMA_Init+0x3c>)
 8006468:	4b0b      	ldr	r3, [pc, #44]	; (8006498 <MX_DMA_Init+0x3c>)
 800646a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006470:	6313      	str	r3, [r2, #48]	; 0x30
 8006472:	4b09      	ldr	r3, [pc, #36]	; (8006498 <MX_DMA_Init+0x3c>)
 8006474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800647a:	607b      	str	r3, [r7, #4]
 800647c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800647e:	2200      	movs	r2, #0
 8006480:	2100      	movs	r1, #0
 8006482:	2038      	movs	r0, #56	; 0x38
 8006484:	f7fb fa47 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8006488:	2038      	movs	r0, #56	; 0x38
 800648a:	f7fb fa60 	bl	800194e <HAL_NVIC_EnableIRQ>

}
 800648e:	bf00      	nop
 8006490:	3708      	adds	r7, #8
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	40023800 	.word	0x40023800

0800649c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b08c      	sub	sp, #48	; 0x30
 80064a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80064a2:	2300      	movs	r3, #0
 80064a4:	61bb      	str	r3, [r7, #24]
 80064a6:	4a47      	ldr	r2, [pc, #284]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064a8:	4b46      	ldr	r3, [pc, #280]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ac:	f043 0310 	orr.w	r3, r3, #16
 80064b0:	6313      	str	r3, [r2, #48]	; 0x30
 80064b2:	4b44      	ldr	r3, [pc, #272]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b6:	f003 0310 	and.w	r3, r3, #16
 80064ba:	61bb      	str	r3, [r7, #24]
 80064bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80064be:	2300      	movs	r3, #0
 80064c0:	617b      	str	r3, [r7, #20]
 80064c2:	4a40      	ldr	r2, [pc, #256]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064c4:	4b3f      	ldr	r3, [pc, #252]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c8:	f043 0304 	orr.w	r3, r3, #4
 80064cc:	6313      	str	r3, [r2, #48]	; 0x30
 80064ce:	4b3d      	ldr	r3, [pc, #244]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d2:	f003 0304 	and.w	r3, r3, #4
 80064d6:	617b      	str	r3, [r7, #20]
 80064d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80064da:	2300      	movs	r3, #0
 80064dc:	613b      	str	r3, [r7, #16]
 80064de:	4a39      	ldr	r2, [pc, #228]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064e0:	4b38      	ldr	r3, [pc, #224]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064e8:	6313      	str	r3, [r2, #48]	; 0x30
 80064ea:	4b36      	ldr	r3, [pc, #216]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064f2:	613b      	str	r3, [r7, #16]
 80064f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80064f6:	2300      	movs	r3, #0
 80064f8:	60fb      	str	r3, [r7, #12]
 80064fa:	4a32      	ldr	r2, [pc, #200]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064fc:	4b31      	ldr	r3, [pc, #196]	; (80065c4 <MX_GPIO_Init+0x128>)
 80064fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006500:	f043 0301 	orr.w	r3, r3, #1
 8006504:	6313      	str	r3, [r2, #48]	; 0x30
 8006506:	4b2f      	ldr	r3, [pc, #188]	; (80065c4 <MX_GPIO_Init+0x128>)
 8006508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650a:	f003 0301 	and.w	r3, r3, #1
 800650e:	60fb      	str	r3, [r7, #12]
 8006510:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006512:	2300      	movs	r3, #0
 8006514:	60bb      	str	r3, [r7, #8]
 8006516:	4a2b      	ldr	r2, [pc, #172]	; (80065c4 <MX_GPIO_Init+0x128>)
 8006518:	4b2a      	ldr	r3, [pc, #168]	; (80065c4 <MX_GPIO_Init+0x128>)
 800651a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800651c:	f043 0302 	orr.w	r3, r3, #2
 8006520:	6313      	str	r3, [r2, #48]	; 0x30
 8006522:	4b28      	ldr	r3, [pc, #160]	; (80065c4 <MX_GPIO_Init+0x128>)
 8006524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006526:	f003 0302 	and.w	r3, r3, #2
 800652a:	60bb      	str	r3, [r7, #8]
 800652c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800652e:	2300      	movs	r3, #0
 8006530:	607b      	str	r3, [r7, #4]
 8006532:	4a24      	ldr	r2, [pc, #144]	; (80065c4 <MX_GPIO_Init+0x128>)
 8006534:	4b23      	ldr	r3, [pc, #140]	; (80065c4 <MX_GPIO_Init+0x128>)
 8006536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006538:	f043 0308 	orr.w	r3, r3, #8
 800653c:	6313      	str	r3, [r2, #48]	; 0x30
 800653e:	4b21      	ldr	r3, [pc, #132]	; (80065c4 <MX_GPIO_Init+0x128>)
 8006540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006542:	f003 0308 	and.w	r3, r3, #8
 8006546:	607b      	str	r3, [r7, #4]
 8006548:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800654a:	2200      	movs	r2, #0
 800654c:	21f7      	movs	r1, #247	; 0xf7
 800654e:	481e      	ldr	r0, [pc, #120]	; (80065c8 <MX_GPIO_Init+0x12c>)
 8006550:	f7fc f86e 	bl	8002630 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE4 PE5 PE6 
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8006554:	23f7      	movs	r3, #247	; 0xf7
 8006556:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006558:	2301      	movs	r3, #1
 800655a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800655c:	2300      	movs	r3, #0
 800655e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006560:	2300      	movs	r3, #0
 8006562:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006564:	f107 031c 	add.w	r3, r7, #28
 8006568:	4619      	mov	r1, r3
 800656a:	4817      	ldr	r0, [pc, #92]	; (80065c8 <MX_GPIO_Init+0x12c>)
 800656c:	f7fb fec6 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006570:	2308      	movs	r3, #8
 8006572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006574:	4b15      	ldr	r3, [pc, #84]	; (80065cc <MX_GPIO_Init+0x130>)
 8006576:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006578:	2300      	movs	r3, #0
 800657a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800657c:	f107 031c 	add.w	r3, r7, #28
 8006580:	4619      	mov	r1, r3
 8006582:	4811      	ldr	r0, [pc, #68]	; (80065c8 <MX_GPIO_Init+0x12c>)
 8006584:	f7fb feba 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006588:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800658c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800658e:	4b0f      	ldr	r3, [pc, #60]	; (80065cc <MX_GPIO_Init+0x130>)
 8006590:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006592:	2300      	movs	r3, #0
 8006594:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006596:	f107 031c 	add.w	r3, r7, #28
 800659a:	4619      	mov	r1, r3
 800659c:	480c      	ldr	r0, [pc, #48]	; (80065d0 <MX_GPIO_Init+0x134>)
 800659e:	f7fb fead 	bl	80022fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 80065a2:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80065a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80065a8:	4b08      	ldr	r3, [pc, #32]	; (80065cc <MX_GPIO_Init+0x130>)
 80065aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065ac:	2300      	movs	r3, #0
 80065ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80065b0:	f107 031c 	add.w	r3, r7, #28
 80065b4:	4619      	mov	r1, r3
 80065b6:	4807      	ldr	r0, [pc, #28]	; (80065d4 <MX_GPIO_Init+0x138>)
 80065b8:	f7fb fea0 	bl	80022fc <HAL_GPIO_Init>

}
 80065bc:	bf00      	nop
 80065be:	3730      	adds	r7, #48	; 0x30
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	40023800 	.word	0x40023800
 80065c8:	40021000 	.word	0x40021000
 80065cc:	10110000 	.word	0x10110000
 80065d0:	40020800 	.word	0x40020800
 80065d4:	40020c00 	.word	0x40020c00

080065d8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80065dc:	4b13      	ldr	r3, [pc, #76]	; (800662c <MX_I2C1_Init+0x54>)
 80065de:	4a14      	ldr	r2, [pc, #80]	; (8006630 <MX_I2C1_Init+0x58>)
 80065e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80065e2:	4b12      	ldr	r3, [pc, #72]	; (800662c <MX_I2C1_Init+0x54>)
 80065e4:	4a13      	ldr	r2, [pc, #76]	; (8006634 <MX_I2C1_Init+0x5c>)
 80065e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80065e8:	4b10      	ldr	r3, [pc, #64]	; (800662c <MX_I2C1_Init+0x54>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80065ee:	4b0f      	ldr	r3, [pc, #60]	; (800662c <MX_I2C1_Init+0x54>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80065f4:	4b0d      	ldr	r3, [pc, #52]	; (800662c <MX_I2C1_Init+0x54>)
 80065f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80065fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80065fc:	4b0b      	ldr	r3, [pc, #44]	; (800662c <MX_I2C1_Init+0x54>)
 80065fe:	2200      	movs	r2, #0
 8006600:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006602:	4b0a      	ldr	r3, [pc, #40]	; (800662c <MX_I2C1_Init+0x54>)
 8006604:	2200      	movs	r2, #0
 8006606:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006608:	4b08      	ldr	r3, [pc, #32]	; (800662c <MX_I2C1_Init+0x54>)
 800660a:	2200      	movs	r2, #0
 800660c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800660e:	4b07      	ldr	r3, [pc, #28]	; (800662c <MX_I2C1_Init+0x54>)
 8006610:	2200      	movs	r2, #0
 8006612:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006614:	4805      	ldr	r0, [pc, #20]	; (800662c <MX_I2C1_Init+0x54>)
 8006616:	f7fc f84f 	bl	80026b8 <HAL_I2C_Init>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d003      	beq.n	8006628 <MX_I2C1_Init+0x50>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006620:	2142      	movs	r1, #66	; 0x42
 8006622:	4805      	ldr	r0, [pc, #20]	; (8006638 <MX_I2C1_Init+0x60>)
 8006624:	f000 fa90 	bl	8006b48 <_Error_Handler>
  }

}
 8006628:	bf00      	nop
 800662a:	bd80      	pop	{r7, pc}
 800662c:	200002c8 	.word	0x200002c8
 8006630:	40005400 	.word	0x40005400
 8006634:	00061a80 	.word	0x00061a80
 8006638:	0800a160 	.word	0x0800a160

0800663c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a12      	ldr	r2, [pc, #72]	; (8006694 <HAL_I2C_MspInit+0x58>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d11d      	bne.n	800668a <HAL_I2C_MspInit+0x4e>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800664e:	23c0      	movs	r3, #192	; 0xc0
 8006650:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006652:	2312      	movs	r3, #18
 8006654:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006656:	2300      	movs	r3, #0
 8006658:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800665a:	2303      	movs	r3, #3
 800665c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800665e:	2304      	movs	r3, #4
 8006660:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006662:	f107 030c 	add.w	r3, r7, #12
 8006666:	4619      	mov	r1, r3
 8006668:	480b      	ldr	r0, [pc, #44]	; (8006698 <HAL_I2C_MspInit+0x5c>)
 800666a:	f7fb fe47 	bl	80022fc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800666e:	2300      	movs	r3, #0
 8006670:	60bb      	str	r3, [r7, #8]
 8006672:	4a0a      	ldr	r2, [pc, #40]	; (800669c <HAL_I2C_MspInit+0x60>)
 8006674:	4b09      	ldr	r3, [pc, #36]	; (800669c <HAL_I2C_MspInit+0x60>)
 8006676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006678:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800667c:	6413      	str	r3, [r2, #64]	; 0x40
 800667e:	4b07      	ldr	r3, [pc, #28]	; (800669c <HAL_I2C_MspInit+0x60>)
 8006680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006682:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006686:	60bb      	str	r3, [r7, #8]
 8006688:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800668a:	bf00      	nop
 800668c:	3720      	adds	r7, #32
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	40005400 	.word	0x40005400
 8006698:	40020400 	.word	0x40020400
 800669c:	40023800 	.word	0x40023800

080066a0 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80066a0:	b5b0      	push	{r4, r5, r7, lr}
 80066a2:	b094      	sub	sp, #80	; 0x50
 80066a4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80066a6:	f7fa fc03 	bl	8000eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80066aa:	f000 f913 	bl	80068d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80066ae:	f7ff fef5 	bl	800649c <MX_GPIO_Init>
  MX_DMA_Init();
 80066b2:	f7ff fed3 	bl	800645c <MX_DMA_Init>
  MX_USART3_UART_Init();
 80066b6:	f000 fee7 	bl	8007488 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 80066ba:	f000 fd39 	bl	8007130 <MX_TIM7_Init>
  MX_TIM3_Init();
 80066be:	f000 fba3 	bl	8006e08 <MX_TIM3_Init>
  MX_TIM4_Init();
 80066c2:	f000 fc2d 	bl	8006f20 <MX_TIM4_Init>
  MX_TIM10_Init();
 80066c6:	f000 fd6b 	bl	80071a0 <MX_TIM10_Init>
  MX_TIM2_Init();
 80066ca:	f000 fb33 	bl	8006d34 <MX_TIM2_Init>
  MX_TIM5_Init();
 80066ce:	f000 fcb3 	bl	8007038 <MX_TIM5_Init>
  MX_ADC1_Init();
 80066d2:	f7ff fd75 	bl	80061c0 <MX_ADC1_Init>
  MX_DAC_Init();
 80066d6:	f7ff fe67 	bl	80063a8 <MX_DAC_Init>
  MX_I2C1_Init();
 80066da:	f7ff ff7d 	bl	80065d8 <MX_I2C1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80066de:	f000 f96f 	bl	80069c0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80066e2:	2201      	movs	r2, #1
 80066e4:	2140      	movs	r1, #64	; 0x40
 80066e6:	4868      	ldr	r0, [pc, #416]	; (8006888 <main+0x1e8>)
 80066e8:	f7fb ffa2 	bl	8002630 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80066ec:	2201      	movs	r2, #1
 80066ee:	2101      	movs	r1, #1
 80066f0:	4866      	ldr	r0, [pc, #408]	; (800688c <main+0x1ec>)
 80066f2:	f7fb ff9d 	bl	8002630 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80066f6:	2201      	movs	r2, #1
 80066f8:	2120      	movs	r1, #32
 80066fa:	4864      	ldr	r0, [pc, #400]	; (800688c <main+0x1ec>)
 80066fc:	f7fb ff98 	bl	8002630 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8006700:	2201      	movs	r2, #1
 8006702:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006706:	4862      	ldr	r0, [pc, #392]	; (8006890 <main+0x1f0>)
 8006708:	f7fb ff92 	bl	8002630 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800670c:	2201      	movs	r2, #1
 800670e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006712:	485f      	ldr	r0, [pc, #380]	; (8006890 <main+0x1f0>)
 8006714:	f7fb ff8c 	bl	8002630 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8006718:	2201      	movs	r2, #1
 800671a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800671e:	485c      	ldr	r0, [pc, #368]	; (8006890 <main+0x1f0>)
 8006720:	f7fb ff86 	bl	8002630 <HAL_GPIO_WritePin>

	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8006724:	2201      	movs	r2, #1
 8006726:	495b      	ldr	r1, [pc, #364]	; (8006894 <main+0x1f4>)
 8006728:	485b      	ldr	r0, [pc, #364]	; (8006898 <main+0x1f8>)
 800672a:	f7fe f952 	bl	80049d2 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800672e:	485b      	ldr	r0, [pc, #364]	; (800689c <main+0x1fc>)
 8006730:	f7fd f97f 	bl	8003a32 <HAL_TIM_Base_Start_IT>

	CLCD_GPIO_Init();
 8006734:	f7ff faf0 	bl	8005d18 <CLCD_GPIO_Init>
	CLCD_Init();
 8006738:	f7ff fd16 	bl	8006168 <CLCD_Init>
	CLCD_Puts(0, 0, "Welcome to");
 800673c:	4a58      	ldr	r2, [pc, #352]	; (80068a0 <main+0x200>)
 800673e:	2100      	movs	r1, #0
 8006740:	2000      	movs	r0, #0
 8006742:	f7ff fced 	bl	8006120 <CLCD_Puts>
	CLCD_Puts(0, 1, "M-HIVE");
 8006746:	4a57      	ldr	r2, [pc, #348]	; (80068a4 <main+0x204>)
 8006748:	2101      	movs	r1, #1
 800674a:	2000      	movs	r0, #0
 800674c:	f7ff fce8 	bl	8006120 <CLCD_Puts>
	CLCD_Clear();
 8006750:	f7ff fd2c 	bl	80061ac <CLCD_Clear>

	_7SEG_GPIO_Init();
 8006754:	f7fe fe18 	bl	8005388 <_7SEG_GPIO_Init>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8006758:	2100      	movs	r1, #0
 800675a:	4853      	ldr	r0, [pc, #332]	; (80068a8 <main+0x208>)
 800675c:	f7fd f9ba 	bl	8003ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8006760:	2104      	movs	r1, #4
 8006762:	4851      	ldr	r0, [pc, #324]	; (80068a8 <main+0x208>)
 8006764:	f7fd f9b6 	bl	8003ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8006768:	2108      	movs	r1, #8
 800676a:	484f      	ldr	r0, [pc, #316]	; (80068a8 <main+0x208>)
 800676c:	f7fd f9b2 	bl	8003ad4 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8006770:	2100      	movs	r1, #0
 8006772:	484e      	ldr	r0, [pc, #312]	; (80068ac <main+0x20c>)
 8006774:	f7fd f9ae 	bl	8003ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8006778:	2104      	movs	r1, #4
 800677a:	484c      	ldr	r0, [pc, #304]	; (80068ac <main+0x20c>)
 800677c:	f7fd f9aa 	bl	8003ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8006780:	2108      	movs	r1, #8
 8006782:	484a      	ldr	r0, [pc, #296]	; (80068ac <main+0x20c>)
 8006784:	f7fd f9a6 	bl	8003ad4 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8006788:	2100      	movs	r1, #0
 800678a:	4849      	ldr	r0, [pc, #292]	; (80068b0 <main+0x210>)
 800678c:	f7fd f9a2 	bl	8003ad4 <HAL_TIM_PWM_Start>

	//HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);

	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8006790:	2100      	movs	r1, #0
 8006792:	4848      	ldr	r0, [pc, #288]	; (80068b4 <main+0x214>)
 8006794:	f7fd f99e 	bl	8003ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8006798:	210c      	movs	r1, #12
 800679a:	4846      	ldr	r0, [pc, #280]	; (80068b4 <main+0x214>)
 800679c:	f7fd f99a 	bl	8003ad4 <HAL_TIM_PWM_Start>

	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 80067a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067a4:	2204      	movs	r2, #4
 80067a6:	4619      	mov	r1, r3
 80067a8:	4843      	ldr	r0, [pc, #268]	; (80068b8 <main+0x218>)
 80067aa:	f7fa fc59 	bl	8001060 <HAL_ADC_Start_DMA>
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80067ae:	2100      	movs	r1, #0
 80067b0:	4842      	ldr	r0, [pc, #264]	; (80068bc <main+0x21c>)
 80067b2:	f7fb f932 	bl	8001a1a <HAL_DAC_Start>

	TIM10->CCR1 = 1500;
 80067b6:	4b42      	ldr	r3, [pc, #264]	; (80068c0 <main+0x220>)
 80067b8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80067bc:	635a      	str	r2, [r3, #52]	; 0x34


	TIM5->CCR1 = 0;
 80067be:	4b41      	ldr	r3, [pc, #260]	; (80068c4 <main+0x224>)
 80067c0:	2200      	movs	r2, #0
 80067c2:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5->CCR4 = 5000;
 80067c4:	4b3f      	ldr	r3, [pc, #252]	; (80068c4 <main+0x224>)
 80067c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ca:	641a      	str	r2, [r3, #64]	; 0x40
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	uint8_t a = 0;
 80067cc:	2300      	movs	r3, #0
 80067ce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	float f = 1.234;
 80067d2:	4b3d      	ldr	r3, [pc, #244]	; (80068c8 <main+0x228>)
 80067d4:	637b      	str	r3, [r7, #52]	; 0x34
	uint8_t str[20];
	uint16_t ccr = 0;
 80067d6:	2300      	movs	r3, #0
 80067d8:	867b      	strh	r3, [r7, #50]	; 0x32
	uint16_t psc = 1000;
 80067da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80067de:	863b      	strh	r3, [r7, #48]	; 0x30
	uint8_t ud_flag = 0;
 80067e0:	2300      	movs	r3, #0
 80067e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint16_t dacval = 0;
 80067e6:	2300      	movs	r3, #0
 80067e8:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t eeprom[10];// = {0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99};

	//HAL_I2C_Mem_Write(&hi2c1, 0xA0, 0x00, I2C_MEMADD_SIZE_8BIT, &eeprom[0], 10, 10);

	HAL_Delay(3);
 80067ea:	2003      	movs	r0, #3
 80067ec:	f7fa fbd2 	bl	8000f94 <HAL_Delay>

	for(int i = 0;i<10;i++) eeprom[i] = 0x00;
 80067f0:	2300      	movs	r3, #0
 80067f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067f4:	e007      	b.n	8006806 <main+0x166>
 80067f6:	1d3a      	adds	r2, r7, #4
 80067f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067fa:	4413      	add	r3, r2
 80067fc:	2200      	movs	r2, #0
 80067fe:	701a      	strb	r2, [r3, #0]
 8006800:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006802:	3301      	adds	r3, #1
 8006804:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006806:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006808:	2b09      	cmp	r3, #9
 800680a:	ddf4      	ble.n	80067f6 <main+0x156>

	HAL_I2C_Mem_Read(&hi2c1, 0xA0, 0x00, I2C_MEMADD_SIZE_8BIT, &eeprom[0], 10, 10);
 800680c:	230a      	movs	r3, #10
 800680e:	9302      	str	r3, [sp, #8]
 8006810:	230a      	movs	r3, #10
 8006812:	9301      	str	r3, [sp, #4]
 8006814:	1d3b      	adds	r3, r7, #4
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	2301      	movs	r3, #1
 800681a:	2200      	movs	r2, #0
 800681c:	21a0      	movs	r1, #160	; 0xa0
 800681e:	482b      	ldr	r0, [pc, #172]	; (80068cc <main+0x22c>)
 8006820:	f7fc f82a 	bl	8002878 <HAL_I2C_Mem_Read>

	sprintf(str, "%02x %02x %02x %02x %02x", eeprom[0], eeprom[1], eeprom[2], eeprom[3], eeprom[4]);
 8006824:	793b      	ldrb	r3, [r7, #4]
 8006826:	461c      	mov	r4, r3
 8006828:	797b      	ldrb	r3, [r7, #5]
 800682a:	461d      	mov	r5, r3
 800682c:	79bb      	ldrb	r3, [r7, #6]
 800682e:	79fa      	ldrb	r2, [r7, #7]
 8006830:	7a39      	ldrb	r1, [r7, #8]
 8006832:	f107 0010 	add.w	r0, r7, #16
 8006836:	9102      	str	r1, [sp, #8]
 8006838:	9201      	str	r2, [sp, #4]
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	462b      	mov	r3, r5
 800683e:	4622      	mov	r2, r4
 8006840:	4923      	ldr	r1, [pc, #140]	; (80068d0 <main+0x230>)
 8006842:	f001 fb3b 	bl	8007ebc <siprintf>
	CLCD_Puts(0, 0, str);
 8006846:	f107 0310 	add.w	r3, r7, #16
 800684a:	461a      	mov	r2, r3
 800684c:	2100      	movs	r1, #0
 800684e:	2000      	movs	r0, #0
 8006850:	f7ff fc66 	bl	8006120 <CLCD_Puts>
	sprintf(str, "%02x %02x %02x %02x %02x", eeprom[5], eeprom[6], eeprom[7], eeprom[8], eeprom[9]);
 8006854:	7a7b      	ldrb	r3, [r7, #9]
 8006856:	461c      	mov	r4, r3
 8006858:	7abb      	ldrb	r3, [r7, #10]
 800685a:	461d      	mov	r5, r3
 800685c:	7afb      	ldrb	r3, [r7, #11]
 800685e:	7b3a      	ldrb	r2, [r7, #12]
 8006860:	7b79      	ldrb	r1, [r7, #13]
 8006862:	f107 0010 	add.w	r0, r7, #16
 8006866:	9102      	str	r1, [sp, #8]
 8006868:	9201      	str	r2, [sp, #4]
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	462b      	mov	r3, r5
 800686e:	4622      	mov	r2, r4
 8006870:	4917      	ldr	r1, [pc, #92]	; (80068d0 <main+0x230>)
 8006872:	f001 fb23 	bl	8007ebc <siprintf>
	CLCD_Puts(0, 1, str);
 8006876:	f107 0310 	add.w	r3, r7, #16
 800687a:	461a      	mov	r2, r3
 800687c:	2101      	movs	r1, #1
 800687e:	2000      	movs	r0, #0
 8006880:	f7ff fc4e 	bl	8006120 <CLCD_Puts>

  while (1)
 8006884:	e7fe      	b.n	8006884 <main+0x1e4>
 8006886:	bf00      	nop
 8006888:	40020800 	.word	0x40020800
 800688c:	40020400 	.word	0x40020400
 8006890:	40020c00 	.word	0x40020c00
 8006894:	2000031c 	.word	0x2000031c
 8006898:	20000488 	.word	0x20000488
 800689c:	2000044c 	.word	0x2000044c
 80068a0:	0800a170 	.word	0x0800a170
 80068a4:	0800a17c 	.word	0x0800a17c
 80068a8:	200003d4 	.word	0x200003d4
 80068ac:	20000320 	.word	0x20000320
 80068b0:	2000035c 	.word	0x2000035c
 80068b4:	20000398 	.word	0x20000398
 80068b8:	2000020c 	.word	0x2000020c
 80068bc:	200002b4 	.word	0x200002b4
 80068c0:	40014400 	.word	0x40014400
 80068c4:	40000c00 	.word	0x40000c00
 80068c8:	3f9df3b6 	.word	0x3f9df3b6
 80068cc:	200002c8 	.word	0x200002c8
 80068d0:	0800a184 	.word	0x0800a184

080068d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b094      	sub	sp, #80	; 0x50
 80068d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80068da:	2300      	movs	r3, #0
 80068dc:	60bb      	str	r3, [r7, #8]
 80068de:	4a34      	ldr	r2, [pc, #208]	; (80069b0 <SystemClock_Config+0xdc>)
 80068e0:	4b33      	ldr	r3, [pc, #204]	; (80069b0 <SystemClock_Config+0xdc>)
 80068e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068e8:	6413      	str	r3, [r2, #64]	; 0x40
 80068ea:	4b31      	ldr	r3, [pc, #196]	; (80069b0 <SystemClock_Config+0xdc>)
 80068ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068f2:	60bb      	str	r3, [r7, #8]
 80068f4:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80068f6:	2300      	movs	r3, #0
 80068f8:	607b      	str	r3, [r7, #4]
 80068fa:	4a2e      	ldr	r2, [pc, #184]	; (80069b4 <SystemClock_Config+0xe0>)
 80068fc:	4b2d      	ldr	r3, [pc, #180]	; (80069b4 <SystemClock_Config+0xe0>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	4b2b      	ldr	r3, [pc, #172]	; (80069b4 <SystemClock_Config+0xe0>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800690e:	607b      	str	r3, [r7, #4]
 8006910:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006912:	2301      	movs	r3, #1
 8006914:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006916:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800691a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800691c:	2302      	movs	r3, #2
 800691e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006920:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006924:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006926:	2304      	movs	r3, #4
 8006928:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800692a:	23a8      	movs	r3, #168	; 0xa8
 800692c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800692e:	2302      	movs	r3, #2
 8006930:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006932:	2304      	movs	r3, #4
 8006934:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006936:	f107 0320 	add.w	r3, r7, #32
 800693a:	4618      	mov	r0, r3
 800693c:	f7fc fc1e 	bl	800317c <HAL_RCC_OscConfig>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d003      	beq.n	800694e <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006946:	21e9      	movs	r1, #233	; 0xe9
 8006948:	481b      	ldr	r0, [pc, #108]	; (80069b8 <SystemClock_Config+0xe4>)
 800694a:	f000 f8fd 	bl	8006b48 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800694e:	230f      	movs	r3, #15
 8006950:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006952:	2302      	movs	r3, #2
 8006954:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006956:	2300      	movs	r3, #0
 8006958:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800695a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800695e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006960:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006964:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006966:	f107 030c 	add.w	r3, r7, #12
 800696a:	2105      	movs	r1, #5
 800696c:	4618      	mov	r0, r3
 800696e:	f7fc fe47 	bl	8003600 <HAL_RCC_ClockConfig>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d003      	beq.n	8006980 <SystemClock_Config+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006978:	21f7      	movs	r1, #247	; 0xf7
 800697a:	480f      	ldr	r0, [pc, #60]	; (80069b8 <SystemClock_Config+0xe4>)
 800697c:	f000 f8e4 	bl	8006b48 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006980:	f7fc fff8 	bl	8003974 <HAL_RCC_GetHCLKFreq>
 8006984:	4602      	mov	r2, r0
 8006986:	4b0d      	ldr	r3, [pc, #52]	; (80069bc <SystemClock_Config+0xe8>)
 8006988:	fba3 2302 	umull	r2, r3, r3, r2
 800698c:	099b      	lsrs	r3, r3, #6
 800698e:	4618      	mov	r0, r3
 8006990:	f7fa ffeb 	bl	800196a <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8006994:	2004      	movs	r0, #4
 8006996:	f7fa fff5 	bl	8001984 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800699a:	2200      	movs	r2, #0
 800699c:	2100      	movs	r1, #0
 800699e:	f04f 30ff 	mov.w	r0, #4294967295
 80069a2:	f7fa ffb8 	bl	8001916 <HAL_NVIC_SetPriority>
}
 80069a6:	bf00      	nop
 80069a8:	3750      	adds	r7, #80	; 0x50
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	40023800 	.word	0x40023800
 80069b4:	40007000 	.word	0x40007000
 80069b8:	0800a1a0 	.word	0x0800a1a0
 80069bc:	10624dd3 	.word	0x10624dd3

080069c0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80069c4:	2200      	movs	r2, #0
 80069c6:	2100      	movs	r1, #0
 80069c8:	2027      	movs	r0, #39	; 0x27
 80069ca:	f7fa ffa4 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 80069ce:	2027      	movs	r0, #39	; 0x27
 80069d0:	f7fa ffbd 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80069d4:	2200      	movs	r2, #0
 80069d6:	2100      	movs	r1, #0
 80069d8:	2037      	movs	r0, #55	; 0x37
 80069da:	f7fa ff9c 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80069de:	2037      	movs	r0, #55	; 0x37
 80069e0:	f7fa ffb5 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80069e4:	2200      	movs	r2, #0
 80069e6:	2100      	movs	r1, #0
 80069e8:	2009      	movs	r0, #9
 80069ea:	f7fa ff94 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80069ee:	2009      	movs	r0, #9
 80069f0:	f7fa ffad 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80069f4:	2200      	movs	r2, #0
 80069f6:	2100      	movs	r1, #0
 80069f8:	200a      	movs	r0, #10
 80069fa:	f7fa ff8c 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80069fe:	200a      	movs	r0, #10
 8006a00:	f7fa ffa5 	bl	800194e <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8006a04:	2200      	movs	r2, #0
 8006a06:	2100      	movs	r1, #0
 8006a08:	2028      	movs	r0, #40	; 0x28
 8006a0a:	f7fa ff84 	bl	8001916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006a0e:	2028      	movs	r0, #40	; 0x28
 8006a10:	f7fa ff9d 	bl	800194e <HAL_NVIC_EnableIRQ>
}
 8006a14:	bf00      	nop
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b082      	sub	sp, #8
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a08      	ldr	r2, [pc, #32]	; (8006a48 <HAL_UART_RxCpltCallback+0x30>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d10a      	bne.n	8006a40 <HAL_UART_RxCpltCallback+0x28>
	{
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	4907      	ldr	r1, [pc, #28]	; (8006a4c <HAL_UART_RxCpltCallback+0x34>)
 8006a2e:	4808      	ldr	r0, [pc, #32]	; (8006a50 <HAL_UART_RxCpltCallback+0x38>)
 8006a30:	f7fd ffcf 	bl	80049d2 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);
 8006a34:	230a      	movs	r3, #10
 8006a36:	2201      	movs	r2, #1
 8006a38:	4904      	ldr	r1, [pc, #16]	; (8006a4c <HAL_UART_RxCpltCallback+0x34>)
 8006a3a:	4805      	ldr	r0, [pc, #20]	; (8006a50 <HAL_UART_RxCpltCallback+0x38>)
 8006a3c:	f7fd ff31 	bl	80048a2 <HAL_UART_Transmit>
	}
}
 8006a40:	bf00      	nop
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	40004800 	.word	0x40004800
 8006a4c:	2000031c 	.word	0x2000031c
 8006a50:	20000488 	.word	0x20000488

08006a54 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
	static unsigned short cnt = 0;
	if(htim->Instance == TIM7)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a1c      	ldr	r2, [pc, #112]	; (8006ad4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d132      	bne.n	8006acc <HAL_TIM_PeriodElapsedCallback+0x78>
	{
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (sinf(2 * 3.1415926535f * 100 * cnt / 1000.f) + 1) * 2047);
 8006a66:	4b1c      	ldr	r3, [pc, #112]	; (8006ad8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8006a68:	881b      	ldrh	r3, [r3, #0]
 8006a6a:	ee07 3a90 	vmov	s15, r3
 8006a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006a72:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8006adc <HAL_TIM_PeriodElapsedCallback+0x88>
 8006a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a7a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8006ae0 <HAL_TIM_PeriodElapsedCallback+0x8c>
 8006a7e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006a82:	eeb0 0a66 	vmov.f32	s0, s13
 8006a86:	f002 fe17 	bl	80096b8 <sinf>
 8006a8a:	eeb0 7a40 	vmov.f32	s14, s0
 8006a8e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a96:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8006ae4 <HAL_TIM_PeriodElapsedCallback+0x90>
 8006a9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006aa2:	ee17 3a90 	vmov	r3, s15
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	480f      	ldr	r0, [pc, #60]	; (8006ae8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8006aac:	f7fb f869 	bl	8001b82 <HAL_DAC_SetValue>
		cnt++;
 8006ab0:	4b09      	ldr	r3, [pc, #36]	; (8006ad8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8006ab2:	881b      	ldrh	r3, [r3, #0]
 8006ab4:	3301      	adds	r3, #1
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	4b07      	ldr	r3, [pc, #28]	; (8006ad8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8006aba:	801a      	strh	r2, [r3, #0]
		if(cnt > 999) cnt = 0;
 8006abc:	4b06      	ldr	r3, [pc, #24]	; (8006ad8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8006abe:	881b      	ldrh	r3, [r3, #0]
 8006ac0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ac4:	d302      	bcc.n	8006acc <HAL_TIM_PeriodElapsedCallback+0x78>
 8006ac6:	4b04      	ldr	r3, [pc, #16]	; (8006ad8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	801a      	strh	r2, [r3, #0]
	}
}
 8006acc:	bf00      	nop
 8006ace:	3708      	adds	r7, #8
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	40001400 	.word	0x40001400
 8006ad8:	200001f8 	.word	0x200001f8
 8006adc:	441d1463 	.word	0x441d1463
 8006ae0:	447a0000 	.word	0x447a0000
 8006ae4:	44ffe000 	.word	0x44ffe000
 8006ae8:	200002b4 	.word	0x200002b4

08006aec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	4603      	mov	r3, r0
 8006af4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_3)
 8006af6:	88fb      	ldrh	r3, [r7, #6]
 8006af8:	2b08      	cmp	r3, #8
 8006afa:	d104      	bne.n	8006b06 <HAL_GPIO_EXTI_Callback+0x1a>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8006afc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006b00:	480f      	ldr	r0, [pc, #60]	; (8006b40 <HAL_GPIO_EXTI_Callback+0x54>)
 8006b02:	f7fb fdae 	bl	8002662 <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_15)
 8006b06:	88fb      	ldrh	r3, [r7, #6]
 8006b08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b0c:	d104      	bne.n	8006b18 <HAL_GPIO_EXTI_Callback+0x2c>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8006b0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006b12:	480b      	ldr	r0, [pc, #44]	; (8006b40 <HAL_GPIO_EXTI_Callback+0x54>)
 8006b14:	f7fb fda5 	bl	8002662 <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_4)
 8006b18:	88fb      	ldrh	r3, [r7, #6]
 8006b1a:	2b10      	cmp	r3, #16
 8006b1c:	d104      	bne.n	8006b28 <HAL_GPIO_EXTI_Callback+0x3c>
	{
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8006b1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006b22:	4807      	ldr	r0, [pc, #28]	; (8006b40 <HAL_GPIO_EXTI_Callback+0x54>)
 8006b24:	f7fb fd9d 	bl	8002662 <HAL_GPIO_TogglePin>
	}

	if(GPIO_Pin == GPIO_PIN_10)
 8006b28:	88fb      	ldrh	r3, [r7, #6]
 8006b2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b2e:	d103      	bne.n	8006b38 <HAL_GPIO_EXTI_Callback+0x4c>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8006b30:	2101      	movs	r1, #1
 8006b32:	4804      	ldr	r0, [pc, #16]	; (8006b44 <HAL_GPIO_EXTI_Callback+0x58>)
 8006b34:	f7fb fd95 	bl	8002662 <HAL_GPIO_TogglePin>
	}
}
 8006b38:	bf00      	nop
 8006b3a:	3708      	adds	r7, #8
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	40020c00 	.word	0x40020c00
 8006b44:	40020400 	.word	0x40020400

08006b48 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8006b52:	e7fe      	b.n	8006b52 <_Error_Handler+0xa>

08006b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b082      	sub	sp, #8
 8006b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	607b      	str	r3, [r7, #4]
 8006b5e:	4a25      	ldr	r2, [pc, #148]	; (8006bf4 <HAL_MspInit+0xa0>)
 8006b60:	4b24      	ldr	r3, [pc, #144]	; (8006bf4 <HAL_MspInit+0xa0>)
 8006b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b68:	6453      	str	r3, [r2, #68]	; 0x44
 8006b6a:	4b22      	ldr	r3, [pc, #136]	; (8006bf4 <HAL_MspInit+0xa0>)
 8006b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b72:	607b      	str	r3, [r7, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b76:	2300      	movs	r3, #0
 8006b78:	603b      	str	r3, [r7, #0]
 8006b7a:	4a1e      	ldr	r2, [pc, #120]	; (8006bf4 <HAL_MspInit+0xa0>)
 8006b7c:	4b1d      	ldr	r3, [pc, #116]	; (8006bf4 <HAL_MspInit+0xa0>)
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b84:	6413      	str	r3, [r2, #64]	; 0x40
 8006b86:	4b1b      	ldr	r3, [pc, #108]	; (8006bf4 <HAL_MspInit+0xa0>)
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b8e:	603b      	str	r3, [r7, #0]
 8006b90:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006b92:	2003      	movs	r0, #3
 8006b94:	f7fa feb4 	bl	8001900 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8006b98:	2200      	movs	r2, #0
 8006b9a:	2100      	movs	r1, #0
 8006b9c:	f06f 000b 	mvn.w	r0, #11
 8006ba0:	f7fa feb9 	bl	8001916 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	2100      	movs	r1, #0
 8006ba8:	f06f 000a 	mvn.w	r0, #10
 8006bac:	f7fa feb3 	bl	8001916 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	2100      	movs	r1, #0
 8006bb4:	f06f 0009 	mvn.w	r0, #9
 8006bb8:	f7fa fead 	bl	8001916 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	2100      	movs	r1, #0
 8006bc0:	f06f 0004 	mvn.w	r0, #4
 8006bc4:	f7fa fea7 	bl	8001916 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8006bc8:	2200      	movs	r2, #0
 8006bca:	2100      	movs	r1, #0
 8006bcc:	f06f 0003 	mvn.w	r0, #3
 8006bd0:	f7fa fea1 	bl	8001916 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	f06f 0001 	mvn.w	r0, #1
 8006bdc:	f7fa fe9b 	bl	8001916 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8006be0:	2200      	movs	r2, #0
 8006be2:	2100      	movs	r1, #0
 8006be4:	f04f 30ff 	mov.w	r0, #4294967295
 8006be8:	f7fa fe95 	bl	8001916 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006bec:	bf00      	nop
 8006bee:	3708      	adds	r7, #8
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	40023800 	.word	0x40023800

08006bf8 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006bfc:	bf00      	nop
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8006c06:	b480      	push	{r7}
 8006c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006c0a:	e7fe      	b.n	8006c0a <HardFault_Handler+0x4>

08006c0c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006c10:	e7fe      	b.n	8006c10 <MemManage_Handler+0x4>

08006c12 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8006c12:	b480      	push	{r7}
 8006c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006c16:	e7fe      	b.n	8006c16 <BusFault_Handler+0x4>

08006c18 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006c1c:	e7fe      	b.n	8006c1c <UsageFault_Handler+0x4>

08006c1e <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006c22:	bf00      	nop
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006c30:	bf00      	nop
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr

08006c3a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006c3e:	bf00      	nop
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr

08006c48 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006c4c:	f7fa f982 	bl	8000f54 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8006c50:	f7fa feb4 	bl	80019bc <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006c54:	bf00      	nop
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8006c5c:	2008      	movs	r0, #8
 8006c5e:	f7fb fd13 	bl	8002688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8006c62:	bf00      	nop
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <EXTI4_IRQHandler>:

/**
* @brief This function handles EXTI line4 interrupt.
*/
void EXTI4_IRQHandler(void)
{
 8006c66:	b580      	push	{r7, lr}
 8006c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8006c6a:	2010      	movs	r0, #16
 8006c6c:	f7fb fd0c 	bl	8002688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8006c70:	bf00      	nop
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006c78:	4802      	ldr	r0, [pc, #8]	; (8006c84 <USART3_IRQHandler+0x10>)
 8006c7a:	f7fd fef7 	bl	8004a6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006c7e:	bf00      	nop
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	20000488 	.word	0x20000488

08006c88 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8006c8c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8006c90:	f7fb fcfa 	bl	8002688 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8006c94:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006c98:	f7fb fcf6 	bl	8002688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006c9c:	bf00      	nop
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <TIM7_IRQHandler>:

/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006ca4:	4802      	ldr	r0, [pc, #8]	; (8006cb0 <TIM7_IRQHandler+0x10>)
 8006ca6:	f7fc ff49 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8006caa:	bf00      	nop
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	2000044c 	.word	0x2000044c

08006cb4 <DMA2_Stream0_IRQHandler>:

/**
* @brief This function handles DMA2 stream0 global interrupt.
*/
void DMA2_Stream0_IRQHandler(void)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006cb8:	4802      	ldr	r0, [pc, #8]	; (8006cc4 <DMA2_Stream0_IRQHandler+0x10>)
 8006cba:	f7fb f8b7 	bl	8001e2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8006cbe:	bf00      	nop
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	20000254 	.word	0x20000254

08006cc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006ccc:	4a16      	ldr	r2, [pc, #88]	; (8006d28 <SystemInit+0x60>)
 8006cce:	4b16      	ldr	r3, [pc, #88]	; (8006d28 <SystemInit+0x60>)
 8006cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006cd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006cdc:	4a13      	ldr	r2, [pc, #76]	; (8006d2c <SystemInit+0x64>)
 8006cde:	4b13      	ldr	r3, [pc, #76]	; (8006d2c <SystemInit+0x64>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f043 0301 	orr.w	r3, r3, #1
 8006ce6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006ce8:	4b10      	ldr	r3, [pc, #64]	; (8006d2c <SystemInit+0x64>)
 8006cea:	2200      	movs	r2, #0
 8006cec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006cee:	4a0f      	ldr	r2, [pc, #60]	; (8006d2c <SystemInit+0x64>)
 8006cf0:	4b0e      	ldr	r3, [pc, #56]	; (8006d2c <SystemInit+0x64>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006cf8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cfc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006cfe:	4b0b      	ldr	r3, [pc, #44]	; (8006d2c <SystemInit+0x64>)
 8006d00:	4a0b      	ldr	r2, [pc, #44]	; (8006d30 <SystemInit+0x68>)
 8006d02:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006d04:	4a09      	ldr	r2, [pc, #36]	; (8006d2c <SystemInit+0x64>)
 8006d06:	4b09      	ldr	r3, [pc, #36]	; (8006d2c <SystemInit+0x64>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d0e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006d10:	4b06      	ldr	r3, [pc, #24]	; (8006d2c <SystemInit+0x64>)
 8006d12:	2200      	movs	r2, #0
 8006d14:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006d16:	4b04      	ldr	r3, [pc, #16]	; (8006d28 <SystemInit+0x60>)
 8006d18:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006d1c:	609a      	str	r2, [r3, #8]
#endif
}
 8006d1e:	bf00      	nop
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr
 8006d28:	e000ed00 	.word	0xe000ed00
 8006d2c:	40023800 	.word	0x40023800
 8006d30:	24003010 	.word	0x24003010

08006d34 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim10;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08e      	sub	sp, #56	; 0x38
 8006d38:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8006d3a:	4b31      	ldr	r3, [pc, #196]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006d3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006d40:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8006d42:	4b2f      	ldr	r3, [pc, #188]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006d44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006d48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d4a:	4b2d      	ldr	r3, [pc, #180]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 168-1;
 8006d50:	4b2b      	ldr	r3, [pc, #172]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006d52:	22a7      	movs	r2, #167	; 0xa7
 8006d54:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006d56:	4b2a      	ldr	r3, [pc, #168]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006d5c:	4828      	ldr	r0, [pc, #160]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006d5e:	f7fc fe3d 	bl	80039dc <HAL_TIM_Base_Init>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d003      	beq.n	8006d70 <MX_TIM2_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006d68:	2144      	movs	r1, #68	; 0x44
 8006d6a:	4826      	ldr	r0, [pc, #152]	; (8006e04 <MX_TIM2_Init+0xd0>)
 8006d6c:	f7ff feec 	bl	8006b48 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006d70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d74:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006d76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	4820      	ldr	r0, [pc, #128]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006d7e:	f7fd f8ab 	bl	8003ed8 <HAL_TIM_ConfigClockSource>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d003      	beq.n	8006d90 <MX_TIM2_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006d88:	214a      	movs	r1, #74	; 0x4a
 8006d8a:	481e      	ldr	r0, [pc, #120]	; (8006e04 <MX_TIM2_Init+0xd0>)
 8006d8c:	f7ff fedc 	bl	8006b48 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006d90:	481b      	ldr	r0, [pc, #108]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006d92:	f7fc fe69 	bl	8003a68 <HAL_TIM_PWM_Init>
 8006d96:	4603      	mov	r3, r0
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d003      	beq.n	8006da4 <MX_TIM2_Init+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006d9c:	214f      	movs	r1, #79	; 0x4f
 8006d9e:	4819      	ldr	r0, [pc, #100]	; (8006e04 <MX_TIM2_Init+0xd0>)
 8006da0:	f7ff fed2 	bl	8006b48 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006da4:	2300      	movs	r3, #0
 8006da6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006da8:	2300      	movs	r3, #0
 8006daa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006dac:	f107 0320 	add.w	r3, r7, #32
 8006db0:	4619      	mov	r1, r3
 8006db2:	4813      	ldr	r0, [pc, #76]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006db4:	f7fd fccf 	bl	8004756 <HAL_TIMEx_MasterConfigSynchronization>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d003      	beq.n	8006dc6 <MX_TIM2_Init+0x92>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006dbe:	2156      	movs	r1, #86	; 0x56
 8006dc0:	4810      	ldr	r0, [pc, #64]	; (8006e04 <MX_TIM2_Init+0xd0>)
 8006dc2:	f7ff fec1 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006dc6:	2360      	movs	r3, #96	; 0x60
 8006dc8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 84;
 8006dca:	2354      	movs	r3, #84	; 0x54
 8006dcc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006dd6:	1d3b      	adds	r3, r7, #4
 8006dd8:	2200      	movs	r2, #0
 8006dda:	4619      	mov	r1, r3
 8006ddc:	4808      	ldr	r0, [pc, #32]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006dde:	f7fc ffb5 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d003      	beq.n	8006df0 <MX_TIM2_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006de8:	215f      	movs	r1, #95	; 0x5f
 8006dea:	4806      	ldr	r0, [pc, #24]	; (8006e04 <MX_TIM2_Init+0xd0>)
 8006dec:	f7ff feac 	bl	8006b48 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8006df0:	4803      	ldr	r0, [pc, #12]	; (8006e00 <MX_TIM2_Init+0xcc>)
 8006df2:	f000 fab1 	bl	8007358 <HAL_TIM_MspPostInit>

}
 8006df6:	bf00      	nop
 8006df8:	3738      	adds	r7, #56	; 0x38
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	20000410 	.word	0x20000410
 8006e04:	0800a1b0 	.word	0x0800a1b0

08006e08 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b08e      	sub	sp, #56	; 0x38
 8006e0c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim3.Instance = TIM3;
 8006e0e:	4b41      	ldr	r3, [pc, #260]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e10:	4a41      	ldr	r2, [pc, #260]	; (8006f18 <MX_TIM3_Init+0x110>)
 8006e12:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 8006e14:	4b3f      	ldr	r3, [pc, #252]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e16:	2209      	movs	r2, #9
 8006e18:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e1a:	4b3e      	ldr	r3, [pc, #248]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 42000-1;
 8006e20:	4b3c      	ldr	r3, [pc, #240]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e22:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8006e26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006e28:	4b3a      	ldr	r3, [pc, #232]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006e2e:	4839      	ldr	r0, [pc, #228]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e30:	f7fc fdd4 	bl	80039dc <HAL_TIM_Base_Init>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d003      	beq.n	8006e42 <MX_TIM3_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006e3a:	2173      	movs	r1, #115	; 0x73
 8006e3c:	4837      	ldr	r0, [pc, #220]	; (8006f1c <MX_TIM3_Init+0x114>)
 8006e3e:	f7ff fe83 	bl	8006b48 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e46:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006e48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	4831      	ldr	r0, [pc, #196]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e50:	f7fd f842 	bl	8003ed8 <HAL_TIM_ConfigClockSource>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d003      	beq.n	8006e62 <MX_TIM3_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006e5a:	2179      	movs	r1, #121	; 0x79
 8006e5c:	482f      	ldr	r0, [pc, #188]	; (8006f1c <MX_TIM3_Init+0x114>)
 8006e5e:	f7ff fe73 	bl	8006b48 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8006e62:	482c      	ldr	r0, [pc, #176]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e64:	f7fc fe00 	bl	8003a68 <HAL_TIM_PWM_Init>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d003      	beq.n	8006e76 <MX_TIM3_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006e6e:	217e      	movs	r1, #126	; 0x7e
 8006e70:	482a      	ldr	r0, [pc, #168]	; (8006f1c <MX_TIM3_Init+0x114>)
 8006e72:	f7ff fe69 	bl	8006b48 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e76:	2300      	movs	r3, #0
 8006e78:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006e7e:	f107 0320 	add.w	r3, r7, #32
 8006e82:	4619      	mov	r1, r3
 8006e84:	4823      	ldr	r0, [pc, #140]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006e86:	f7fd fc66 	bl	8004756 <HAL_TIMEx_MasterConfigSynchronization>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <MX_TIM3_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006e90:	2185      	movs	r1, #133	; 0x85
 8006e92:	4822      	ldr	r0, [pc, #136]	; (8006f1c <MX_TIM3_Init+0x114>)
 8006e94:	f7ff fe58 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006e98:	2360      	movs	r3, #96	; 0x60
 8006e9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 8006e9c:	f245 2307 	movw	r3, #20999	; 0x5207
 8006ea0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006eaa:	1d3b      	adds	r3, r7, #4
 8006eac:	2200      	movs	r2, #0
 8006eae:	4619      	mov	r1, r3
 8006eb0:	4818      	ldr	r0, [pc, #96]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006eb2:	f7fc ff4b 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d003      	beq.n	8006ec4 <MX_TIM3_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006ebc:	218e      	movs	r1, #142	; 0x8e
 8006ebe:	4817      	ldr	r0, [pc, #92]	; (8006f1c <MX_TIM3_Init+0x114>)
 8006ec0:	f7ff fe42 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.Pulse = 10500-1;
 8006ec4:	f642 1303 	movw	r3, #10499	; 0x2903
 8006ec8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006eca:	1d3b      	adds	r3, r7, #4
 8006ecc:	2204      	movs	r2, #4
 8006ece:	4619      	mov	r1, r3
 8006ed0:	4810      	ldr	r0, [pc, #64]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006ed2:	f7fc ff3b 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d003      	beq.n	8006ee4 <MX_TIM3_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006edc:	2194      	movs	r1, #148	; 0x94
 8006ede:	480f      	ldr	r0, [pc, #60]	; (8006f1c <MX_TIM3_Init+0x114>)
 8006ee0:	f7ff fe32 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.Pulse = 5250-1;
 8006ee4:	f241 4381 	movw	r3, #5249	; 0x1481
 8006ee8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006eea:	1d3b      	adds	r3, r7, #4
 8006eec:	2208      	movs	r2, #8
 8006eee:	4619      	mov	r1, r3
 8006ef0:	4808      	ldr	r0, [pc, #32]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006ef2:	f7fc ff2b 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d003      	beq.n	8006f04 <MX_TIM3_Init+0xfc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006efc:	219a      	movs	r1, #154	; 0x9a
 8006efe:	4807      	ldr	r0, [pc, #28]	; (8006f1c <MX_TIM3_Init+0x114>)
 8006f00:	f7ff fe22 	bl	8006b48 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 8006f04:	4803      	ldr	r0, [pc, #12]	; (8006f14 <MX_TIM3_Init+0x10c>)
 8006f06:	f000 fa27 	bl	8007358 <HAL_TIM_MspPostInit>

}
 8006f0a:	bf00      	nop
 8006f0c:	3738      	adds	r7, #56	; 0x38
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	200003d4 	.word	0x200003d4
 8006f18:	40000400 	.word	0x40000400
 8006f1c:	0800a1b0 	.word	0x0800a1b0

08006f20 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b08e      	sub	sp, #56	; 0x38
 8006f24:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 8006f26:	4b41      	ldr	r3, [pc, #260]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f28:	4a41      	ldr	r2, [pc, #260]	; (8007030 <MX_TIM4_Init+0x110>)
 8006f2a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20-1;
 8006f2c:	4b3f      	ldr	r3, [pc, #252]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f2e:	2213      	movs	r2, #19
 8006f30:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006f32:	4b3e      	ldr	r3, [pc, #248]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f34:	2200      	movs	r2, #0
 8006f36:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 42000-1;
 8006f38:	4b3c      	ldr	r3, [pc, #240]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f3a:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8006f3e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006f40:	4b3a      	ldr	r3, [pc, #232]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f42:	2200      	movs	r2, #0
 8006f44:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8006f46:	4839      	ldr	r0, [pc, #228]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f48:	f7fc fd48 	bl	80039dc <HAL_TIM_Base_Init>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d003      	beq.n	8006f5a <MX_TIM4_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f52:	21ae      	movs	r1, #174	; 0xae
 8006f54:	4837      	ldr	r0, [pc, #220]	; (8007034 <MX_TIM4_Init+0x114>)
 8006f56:	f7ff fdf7 	bl	8006b48 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006f5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f5e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8006f60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006f64:	4619      	mov	r1, r3
 8006f66:	4831      	ldr	r0, [pc, #196]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f68:	f7fc ffb6 	bl	8003ed8 <HAL_TIM_ConfigClockSource>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d003      	beq.n	8006f7a <MX_TIM4_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f72:	21b4      	movs	r1, #180	; 0xb4
 8006f74:	482f      	ldr	r0, [pc, #188]	; (8007034 <MX_TIM4_Init+0x114>)
 8006f76:	f7ff fde7 	bl	8006b48 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8006f7a:	482c      	ldr	r0, [pc, #176]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f7c:	f7fc fd74 	bl	8003a68 <HAL_TIM_PWM_Init>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <MX_TIM4_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006f86:	21b9      	movs	r1, #185	; 0xb9
 8006f88:	482a      	ldr	r0, [pc, #168]	; (8007034 <MX_TIM4_Init+0x114>)
 8006f8a:	f7ff fddd 	bl	8006b48 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006f92:	2300      	movs	r3, #0
 8006f94:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006f96:	f107 0320 	add.w	r3, r7, #32
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	4823      	ldr	r0, [pc, #140]	; (800702c <MX_TIM4_Init+0x10c>)
 8006f9e:	f7fd fbda 	bl	8004756 <HAL_TIMEx_MasterConfigSynchronization>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d003      	beq.n	8006fb0 <MX_TIM4_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006fa8:	21c0      	movs	r1, #192	; 0xc0
 8006faa:	4822      	ldr	r0, [pc, #136]	; (8007034 <MX_TIM4_Init+0x114>)
 8006fac:	f7ff fdcc 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006fb0:	2360      	movs	r3, #96	; 0x60
 8006fb2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 21000-1;
 8006fb4:	f245 2307 	movw	r3, #20999	; 0x5207
 8006fb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006fc2:	1d3b      	adds	r3, r7, #4
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	4818      	ldr	r0, [pc, #96]	; (800702c <MX_TIM4_Init+0x10c>)
 8006fca:	f7fc febf 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d003      	beq.n	8006fdc <MX_TIM4_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006fd4:	21c9      	movs	r1, #201	; 0xc9
 8006fd6:	4817      	ldr	r0, [pc, #92]	; (8007034 <MX_TIM4_Init+0x114>)
 8006fd8:	f7ff fdb6 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.Pulse = 10500-1;
 8006fdc:	f642 1303 	movw	r3, #10499	; 0x2903
 8006fe0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006fe2:	1d3b      	adds	r3, r7, #4
 8006fe4:	2204      	movs	r2, #4
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	4810      	ldr	r0, [pc, #64]	; (800702c <MX_TIM4_Init+0x10c>)
 8006fea:	f7fc feaf 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d003      	beq.n	8006ffc <MX_TIM4_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006ff4:	21cf      	movs	r1, #207	; 0xcf
 8006ff6:	480f      	ldr	r0, [pc, #60]	; (8007034 <MX_TIM4_Init+0x114>)
 8006ff8:	f7ff fda6 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.Pulse = 5250-1;
 8006ffc:	f241 4381 	movw	r3, #5249	; 0x1481
 8007000:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007002:	1d3b      	adds	r3, r7, #4
 8007004:	2208      	movs	r2, #8
 8007006:	4619      	mov	r1, r3
 8007008:	4808      	ldr	r0, [pc, #32]	; (800702c <MX_TIM4_Init+0x10c>)
 800700a:	f7fc fe9f 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d003      	beq.n	800701c <MX_TIM4_Init+0xfc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007014:	21d5      	movs	r1, #213	; 0xd5
 8007016:	4807      	ldr	r0, [pc, #28]	; (8007034 <MX_TIM4_Init+0x114>)
 8007018:	f7ff fd96 	bl	8006b48 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim4);
 800701c:	4803      	ldr	r0, [pc, #12]	; (800702c <MX_TIM4_Init+0x10c>)
 800701e:	f000 f99b 	bl	8007358 <HAL_TIM_MspPostInit>

}
 8007022:	bf00      	nop
 8007024:	3738      	adds	r7, #56	; 0x38
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}
 800702a:	bf00      	nop
 800702c:	20000320 	.word	0x20000320
 8007030:	40000800 	.word	0x40000800
 8007034:	0800a1b0 	.word	0x0800a1b0

08007038 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b08e      	sub	sp, #56	; 0x38
 800703c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim5.Instance = TIM5;
 800703e:	4b39      	ldr	r3, [pc, #228]	; (8007124 <MX_TIM5_Init+0xec>)
 8007040:	4a39      	ldr	r2, [pc, #228]	; (8007128 <MX_TIM5_Init+0xf0>)
 8007042:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8007044:	4b37      	ldr	r3, [pc, #220]	; (8007124 <MX_TIM5_Init+0xec>)
 8007046:	2253      	movs	r2, #83	; 0x53
 8007048:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800704a:	4b36      	ldr	r3, [pc, #216]	; (8007124 <MX_TIM5_Init+0xec>)
 800704c:	2200      	movs	r2, #0
 800704e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8007050:	4b34      	ldr	r3, [pc, #208]	; (8007124 <MX_TIM5_Init+0xec>)
 8007052:	f242 720f 	movw	r2, #9999	; 0x270f
 8007056:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007058:	4b32      	ldr	r3, [pc, #200]	; (8007124 <MX_TIM5_Init+0xec>)
 800705a:	2200      	movs	r2, #0
 800705c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800705e:	4831      	ldr	r0, [pc, #196]	; (8007124 <MX_TIM5_Init+0xec>)
 8007060:	f7fc fcbc 	bl	80039dc <HAL_TIM_Base_Init>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d003      	beq.n	8007072 <MX_TIM5_Init+0x3a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800706a:	21e9      	movs	r1, #233	; 0xe9
 800706c:	482f      	ldr	r0, [pc, #188]	; (800712c <MX_TIM5_Init+0xf4>)
 800706e:	f7ff fd6b 	bl	8006b48 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007072:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007076:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007078:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800707c:	4619      	mov	r1, r3
 800707e:	4829      	ldr	r0, [pc, #164]	; (8007124 <MX_TIM5_Init+0xec>)
 8007080:	f7fc ff2a 	bl	8003ed8 <HAL_TIM_ConfigClockSource>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d003      	beq.n	8007092 <MX_TIM5_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800708a:	21ef      	movs	r1, #239	; 0xef
 800708c:	4827      	ldr	r0, [pc, #156]	; (800712c <MX_TIM5_Init+0xf4>)
 800708e:	f7ff fd5b 	bl	8006b48 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8007092:	4824      	ldr	r0, [pc, #144]	; (8007124 <MX_TIM5_Init+0xec>)
 8007094:	f7fc fce8 	bl	8003a68 <HAL_TIM_PWM_Init>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <MX_TIM5_Init+0x6e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800709e:	21f4      	movs	r1, #244	; 0xf4
 80070a0:	4822      	ldr	r0, [pc, #136]	; (800712c <MX_TIM5_Init+0xf4>)
 80070a2:	f7ff fd51 	bl	8006b48 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80070a6:	2300      	movs	r3, #0
 80070a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80070aa:	2300      	movs	r3, #0
 80070ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80070ae:	f107 0320 	add.w	r3, r7, #32
 80070b2:	4619      	mov	r1, r3
 80070b4:	481b      	ldr	r0, [pc, #108]	; (8007124 <MX_TIM5_Init+0xec>)
 80070b6:	f7fd fb4e 	bl	8004756 <HAL_TIMEx_MasterConfigSynchronization>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d003      	beq.n	80070c8 <MX_TIM5_Init+0x90>
  {
    _Error_Handler(__FILE__, __LINE__);
 80070c0:	21fb      	movs	r1, #251	; 0xfb
 80070c2:	481a      	ldr	r0, [pc, #104]	; (800712c <MX_TIM5_Init+0xf4>)
 80070c4:	f7ff fd40 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80070c8:	2360      	movs	r3, #96	; 0x60
 80070ca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 80070cc:	f241 3388 	movw	r3, #5000	; 0x1388
 80070d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80070d2:	2300      	movs	r3, #0
 80070d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80070d6:	2300      	movs	r3, #0
 80070d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80070da:	1d3b      	adds	r3, r7, #4
 80070dc:	2200      	movs	r2, #0
 80070de:	4619      	mov	r1, r3
 80070e0:	4810      	ldr	r0, [pc, #64]	; (8007124 <MX_TIM5_Init+0xec>)
 80070e2:	f7fc fe33 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d004      	beq.n	80070f6 <MX_TIM5_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 80070ec:	f44f 7182 	mov.w	r1, #260	; 0x104
 80070f0:	480e      	ldr	r0, [pc, #56]	; (800712c <MX_TIM5_Init+0xf4>)
 80070f2:	f7ff fd29 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.Pulse = 0;
 80070f6:	2300      	movs	r3, #0
 80070f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80070fa:	1d3b      	adds	r3, r7, #4
 80070fc:	220c      	movs	r2, #12
 80070fe:	4619      	mov	r1, r3
 8007100:	4808      	ldr	r0, [pc, #32]	; (8007124 <MX_TIM5_Init+0xec>)
 8007102:	f7fc fe23 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d004      	beq.n	8007116 <MX_TIM5_Init+0xde>
  {
    _Error_Handler(__FILE__, __LINE__);
 800710c:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8007110:	4806      	ldr	r0, [pc, #24]	; (800712c <MX_TIM5_Init+0xf4>)
 8007112:	f7ff fd19 	bl	8006b48 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim5);
 8007116:	4803      	ldr	r0, [pc, #12]	; (8007124 <MX_TIM5_Init+0xec>)
 8007118:	f000 f91e 	bl	8007358 <HAL_TIM_MspPostInit>

}
 800711c:	bf00      	nop
 800711e:	3738      	adds	r7, #56	; 0x38
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	20000398 	.word	0x20000398
 8007128:	40000c00 	.word	0x40000c00
 800712c:	0800a1b0 	.word	0x0800a1b0

08007130 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
 8007136:	4b17      	ldr	r3, [pc, #92]	; (8007194 <MX_TIM7_Init+0x64>)
 8007138:	4a17      	ldr	r2, [pc, #92]	; (8007198 <MX_TIM7_Init+0x68>)
 800713a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 800713c:	4b15      	ldr	r3, [pc, #84]	; (8007194 <MX_TIM7_Init+0x64>)
 800713e:	f242 720f 	movw	r2, #9999	; 0x270f
 8007142:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007144:	4b13      	ldr	r3, [pc, #76]	; (8007194 <MX_TIM7_Init+0x64>)
 8007146:	2200      	movs	r2, #0
 8007148:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 800714a:	4b12      	ldr	r3, [pc, #72]	; (8007194 <MX_TIM7_Init+0x64>)
 800714c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8007150:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007152:	4810      	ldr	r0, [pc, #64]	; (8007194 <MX_TIM7_Init+0x64>)
 8007154:	f7fc fc42 	bl	80039dc <HAL_TIM_Base_Init>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d004      	beq.n	8007168 <MX_TIM7_Init+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 800715e:	f240 111b 	movw	r1, #283	; 0x11b
 8007162:	480e      	ldr	r0, [pc, #56]	; (800719c <MX_TIM7_Init+0x6c>)
 8007164:	f7ff fcf0 	bl	8006b48 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007168:	2300      	movs	r3, #0
 800716a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800716c:	2300      	movs	r3, #0
 800716e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8007170:	463b      	mov	r3, r7
 8007172:	4619      	mov	r1, r3
 8007174:	4807      	ldr	r0, [pc, #28]	; (8007194 <MX_TIM7_Init+0x64>)
 8007176:	f7fd faee 	bl	8004756 <HAL_TIMEx_MasterConfigSynchronization>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d004      	beq.n	800718a <MX_TIM7_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007180:	f44f 7191 	mov.w	r1, #290	; 0x122
 8007184:	4805      	ldr	r0, [pc, #20]	; (800719c <MX_TIM7_Init+0x6c>)
 8007186:	f7ff fcdf 	bl	8006b48 <_Error_Handler>
  }

}
 800718a:	bf00      	nop
 800718c:	3708      	adds	r7, #8
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	2000044c 	.word	0x2000044c
 8007198:	40001400 	.word	0x40001400
 800719c:	0800a1b0 	.word	0x0800a1b0

080071a0 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b088      	sub	sp, #32
 80071a4:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC;

  htim10.Instance = TIM10;
 80071a6:	4b22      	ldr	r3, [pc, #136]	; (8007230 <MX_TIM10_Init+0x90>)
 80071a8:	4a22      	ldr	r2, [pc, #136]	; (8007234 <MX_TIM10_Init+0x94>)
 80071aa:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 336-1;
 80071ac:	4b20      	ldr	r3, [pc, #128]	; (8007230 <MX_TIM10_Init+0x90>)
 80071ae:	f240 124f 	movw	r2, #335	; 0x14f
 80071b2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80071b4:	4b1e      	ldr	r3, [pc, #120]	; (8007230 <MX_TIM10_Init+0x90>)
 80071b6:	2200      	movs	r2, #0
 80071b8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 80071ba:	4b1d      	ldr	r3, [pc, #116]	; (8007230 <MX_TIM10_Init+0x90>)
 80071bc:	f242 720f 	movw	r2, #9999	; 0x270f
 80071c0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80071c2:	4b1b      	ldr	r3, [pc, #108]	; (8007230 <MX_TIM10_Init+0x90>)
 80071c4:	2200      	movs	r2, #0
 80071c6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80071c8:	4819      	ldr	r0, [pc, #100]	; (8007230 <MX_TIM10_Init+0x90>)
 80071ca:	f7fc fc07 	bl	80039dc <HAL_TIM_Base_Init>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d004      	beq.n	80071de <MX_TIM10_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80071d4:	f44f 7199 	mov.w	r1, #306	; 0x132
 80071d8:	4817      	ldr	r0, [pc, #92]	; (8007238 <MX_TIM10_Init+0x98>)
 80071da:	f7ff fcb5 	bl	8006b48 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80071de:	4814      	ldr	r0, [pc, #80]	; (8007230 <MX_TIM10_Init+0x90>)
 80071e0:	f7fc fc42 	bl	8003a68 <HAL_TIM_PWM_Init>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d004      	beq.n	80071f4 <MX_TIM10_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 80071ea:	f240 1137 	movw	r1, #311	; 0x137
 80071ee:	4812      	ldr	r0, [pc, #72]	; (8007238 <MX_TIM10_Init+0x98>)
 80071f0:	f7ff fcaa 	bl	8006b48 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80071f4:	2360      	movs	r3, #96	; 0x60
 80071f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 80071f8:	2364      	movs	r3, #100	; 0x64
 80071fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007200:	2300      	movs	r3, #0
 8007202:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007204:	1d3b      	adds	r3, r7, #4
 8007206:	2200      	movs	r2, #0
 8007208:	4619      	mov	r1, r3
 800720a:	4809      	ldr	r0, [pc, #36]	; (8007230 <MX_TIM10_Init+0x90>)
 800720c:	f7fc fd9e 	bl	8003d4c <HAL_TIM_PWM_ConfigChannel>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d004      	beq.n	8007220 <MX_TIM10_Init+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007216:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800721a:	4807      	ldr	r0, [pc, #28]	; (8007238 <MX_TIM10_Init+0x98>)
 800721c:	f7ff fc94 	bl	8006b48 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim10);
 8007220:	4803      	ldr	r0, [pc, #12]	; (8007230 <MX_TIM10_Init+0x90>)
 8007222:	f000 f899 	bl	8007358 <HAL_TIM_MspPostInit>

}
 8007226:	bf00      	nop
 8007228:	3720      	adds	r7, #32
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
 800722e:	bf00      	nop
 8007230:	2000035c 	.word	0x2000035c
 8007234:	40014400 	.word	0x40014400
 8007238:	0800a1b0 	.word	0x0800a1b0

0800723c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800723c:	b480      	push	{r7}
 800723e:	b089      	sub	sp, #36	; 0x24
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800724c:	d10e      	bne.n	800726c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800724e:	2300      	movs	r3, #0
 8007250:	61fb      	str	r3, [r7, #28]
 8007252:	4a3b      	ldr	r2, [pc, #236]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 8007254:	4b3a      	ldr	r3, [pc, #232]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 8007256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007258:	f043 0301 	orr.w	r3, r3, #1
 800725c:	6413      	str	r3, [r2, #64]	; 0x40
 800725e:	4b38      	ldr	r3, [pc, #224]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 8007260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	61fb      	str	r3, [r7, #28]
 8007268:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800726a:	e062      	b.n	8007332 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM3)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a34      	ldr	r2, [pc, #208]	; (8007344 <HAL_TIM_Base_MspInit+0x108>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d10e      	bne.n	8007294 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007276:	2300      	movs	r3, #0
 8007278:	61bb      	str	r3, [r7, #24]
 800727a:	4a31      	ldr	r2, [pc, #196]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 800727c:	4b30      	ldr	r3, [pc, #192]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 800727e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007280:	f043 0302 	orr.w	r3, r3, #2
 8007284:	6413      	str	r3, [r2, #64]	; 0x40
 8007286:	4b2e      	ldr	r3, [pc, #184]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 8007288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800728a:	f003 0302 	and.w	r3, r3, #2
 800728e:	61bb      	str	r3, [r7, #24]
 8007290:	69bb      	ldr	r3, [r7, #24]
}
 8007292:	e04e      	b.n	8007332 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM4)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a2b      	ldr	r2, [pc, #172]	; (8007348 <HAL_TIM_Base_MspInit+0x10c>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d10e      	bne.n	80072bc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800729e:	2300      	movs	r3, #0
 80072a0:	617b      	str	r3, [r7, #20]
 80072a2:	4a27      	ldr	r2, [pc, #156]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 80072a4:	4b26      	ldr	r3, [pc, #152]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 80072a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a8:	f043 0304 	orr.w	r3, r3, #4
 80072ac:	6413      	str	r3, [r2, #64]	; 0x40
 80072ae:	4b24      	ldr	r3, [pc, #144]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 80072b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b2:	f003 0304 	and.w	r3, r3, #4
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	697b      	ldr	r3, [r7, #20]
}
 80072ba:	e03a      	b.n	8007332 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM5)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a22      	ldr	r2, [pc, #136]	; (800734c <HAL_TIM_Base_MspInit+0x110>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d10e      	bne.n	80072e4 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80072c6:	2300      	movs	r3, #0
 80072c8:	613b      	str	r3, [r7, #16]
 80072ca:	4a1d      	ldr	r2, [pc, #116]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 80072cc:	4b1c      	ldr	r3, [pc, #112]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 80072ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d0:	f043 0308 	orr.w	r3, r3, #8
 80072d4:	6413      	str	r3, [r2, #64]	; 0x40
 80072d6:	4b1a      	ldr	r3, [pc, #104]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 80072d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072da:	f003 0308 	and.w	r3, r3, #8
 80072de:	613b      	str	r3, [r7, #16]
 80072e0:	693b      	ldr	r3, [r7, #16]
}
 80072e2:	e026      	b.n	8007332 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM7)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a19      	ldr	r2, [pc, #100]	; (8007350 <HAL_TIM_Base_MspInit+0x114>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d10e      	bne.n	800730c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80072ee:	2300      	movs	r3, #0
 80072f0:	60fb      	str	r3, [r7, #12]
 80072f2:	4a13      	ldr	r2, [pc, #76]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 80072f4:	4b12      	ldr	r3, [pc, #72]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 80072f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f8:	f043 0320 	orr.w	r3, r3, #32
 80072fc:	6413      	str	r3, [r2, #64]	; 0x40
 80072fe:	4b10      	ldr	r3, [pc, #64]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 8007300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007302:	f003 0320 	and.w	r3, r3, #32
 8007306:	60fb      	str	r3, [r7, #12]
 8007308:	68fb      	ldr	r3, [r7, #12]
}
 800730a:	e012      	b.n	8007332 <HAL_TIM_Base_MspInit+0xf6>
  else if(tim_baseHandle->Instance==TIM10)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a10      	ldr	r2, [pc, #64]	; (8007354 <HAL_TIM_Base_MspInit+0x118>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d10d      	bne.n	8007332 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8007316:	2300      	movs	r3, #0
 8007318:	60bb      	str	r3, [r7, #8]
 800731a:	4a09      	ldr	r2, [pc, #36]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 800731c:	4b08      	ldr	r3, [pc, #32]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 800731e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007324:	6453      	str	r3, [r2, #68]	; 0x44
 8007326:	4b06      	ldr	r3, [pc, #24]	; (8007340 <HAL_TIM_Base_MspInit+0x104>)
 8007328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800732a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800732e:	60bb      	str	r3, [r7, #8]
 8007330:	68bb      	ldr	r3, [r7, #8]
}
 8007332:	bf00      	nop
 8007334:	3724      	adds	r7, #36	; 0x24
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr
 800733e:	bf00      	nop
 8007340:	40023800 	.word	0x40023800
 8007344:	40000400 	.word	0x40000400
 8007348:	40000800 	.word	0x40000800
 800734c:	40000c00 	.word	0x40000c00
 8007350:	40001400 	.word	0x40001400
 8007354:	40014400 	.word	0x40014400

08007358 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b088      	sub	sp, #32
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007368:	d110      	bne.n	800738c <HAL_TIM_MspPostInit+0x34>

  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800736a:	2320      	movs	r3, #32
 800736c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800736e:	2302      	movs	r3, #2
 8007370:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007372:	2300      	movs	r3, #0
 8007374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007376:	2300      	movs	r3, #0
 8007378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800737a:	2301      	movs	r3, #1
 800737c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800737e:	f107 030c 	add.w	r3, r7, #12
 8007382:	4619      	mov	r1, r3
 8007384:	4838      	ldr	r0, [pc, #224]	; (8007468 <HAL_TIM_MspPostInit+0x110>)
 8007386:	f7fa ffb9 	bl	80022fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 800738a:	e068      	b.n	800745e <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM3)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a36      	ldr	r2, [pc, #216]	; (800746c <HAL_TIM_MspPostInit+0x114>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d120      	bne.n	80073d8 <HAL_TIM_MspPostInit+0x80>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8007396:	2321      	movs	r3, #33	; 0x21
 8007398:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800739a:	2302      	movs	r3, #2
 800739c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800739e:	2300      	movs	r3, #0
 80073a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073a2:	2300      	movs	r3, #0
 80073a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80073a6:	2302      	movs	r3, #2
 80073a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073aa:	f107 030c 	add.w	r3, r7, #12
 80073ae:	4619      	mov	r1, r3
 80073b0:	482f      	ldr	r0, [pc, #188]	; (8007470 <HAL_TIM_MspPostInit+0x118>)
 80073b2:	f7fa ffa3 	bl	80022fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80073b6:	2340      	movs	r3, #64	; 0x40
 80073b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073ba:	2302      	movs	r3, #2
 80073bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073be:	2300      	movs	r3, #0
 80073c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073c2:	2300      	movs	r3, #0
 80073c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80073c6:	2302      	movs	r3, #2
 80073c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80073ca:	f107 030c 	add.w	r3, r7, #12
 80073ce:	4619      	mov	r1, r3
 80073d0:	4828      	ldr	r0, [pc, #160]	; (8007474 <HAL_TIM_MspPostInit+0x11c>)
 80073d2:	f7fa ff93 	bl	80022fc <HAL_GPIO_Init>
}
 80073d6:	e042      	b.n	800745e <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM4)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a26      	ldr	r2, [pc, #152]	; (8007478 <HAL_TIM_MspPostInit+0x120>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d111      	bne.n	8007406 <HAL_TIM_MspPostInit+0xae>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80073e2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80073e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073e8:	2302      	movs	r3, #2
 80073ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ec:	2300      	movs	r3, #0
 80073ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073f0:	2300      	movs	r3, #0
 80073f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80073f4:	2302      	movs	r3, #2
 80073f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80073f8:	f107 030c 	add.w	r3, r7, #12
 80073fc:	4619      	mov	r1, r3
 80073fe:	481f      	ldr	r0, [pc, #124]	; (800747c <HAL_TIM_MspPostInit+0x124>)
 8007400:	f7fa ff7c 	bl	80022fc <HAL_GPIO_Init>
}
 8007404:	e02b      	b.n	800745e <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM5)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a1d      	ldr	r2, [pc, #116]	; (8007480 <HAL_TIM_MspPostInit+0x128>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d110      	bne.n	8007432 <HAL_TIM_MspPostInit+0xda>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8007410:	2309      	movs	r3, #9
 8007412:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007414:	2302      	movs	r3, #2
 8007416:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007418:	2300      	movs	r3, #0
 800741a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800741c:	2300      	movs	r3, #0
 800741e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8007420:	2302      	movs	r3, #2
 8007422:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007424:	f107 030c 	add.w	r3, r7, #12
 8007428:	4619      	mov	r1, r3
 800742a:	480f      	ldr	r0, [pc, #60]	; (8007468 <HAL_TIM_MspPostInit+0x110>)
 800742c:	f7fa ff66 	bl	80022fc <HAL_GPIO_Init>
}
 8007430:	e015      	b.n	800745e <HAL_TIM_MspPostInit+0x106>
  else if(timHandle->Instance==TIM10)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a13      	ldr	r2, [pc, #76]	; (8007484 <HAL_TIM_MspPostInit+0x12c>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d110      	bne.n	800745e <HAL_TIM_MspPostInit+0x106>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800743c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007440:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007442:	2302      	movs	r3, #2
 8007444:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007446:	2300      	movs	r3, #0
 8007448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800744a:	2300      	movs	r3, #0
 800744c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800744e:	2303      	movs	r3, #3
 8007450:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007452:	f107 030c 	add.w	r3, r7, #12
 8007456:	4619      	mov	r1, r3
 8007458:	4805      	ldr	r0, [pc, #20]	; (8007470 <HAL_TIM_MspPostInit+0x118>)
 800745a:	f7fa ff4f 	bl	80022fc <HAL_GPIO_Init>
}
 800745e:	bf00      	nop
 8007460:	3720      	adds	r7, #32
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	40020000 	.word	0x40020000
 800746c:	40000400 	.word	0x40000400
 8007470:	40020400 	.word	0x40020400
 8007474:	40020800 	.word	0x40020800
 8007478:	40000800 	.word	0x40000800
 800747c:	40020c00 	.word	0x40020c00
 8007480:	40000c00 	.word	0x40000c00
 8007484:	40014400 	.word	0x40014400

08007488 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800748c:	4b12      	ldr	r3, [pc, #72]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 800748e:	4a13      	ldr	r2, [pc, #76]	; (80074dc <MX_USART3_UART_Init+0x54>)
 8007490:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8007492:	4b11      	ldr	r3, [pc, #68]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 8007494:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007498:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800749a:	4b0f      	ldr	r3, [pc, #60]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 800749c:	2200      	movs	r2, #0
 800749e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80074a0:	4b0d      	ldr	r3, [pc, #52]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 80074a2:	2200      	movs	r2, #0
 80074a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80074a6:	4b0c      	ldr	r3, [pc, #48]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 80074a8:	2200      	movs	r2, #0
 80074aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80074ac:	4b0a      	ldr	r3, [pc, #40]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 80074ae:	220c      	movs	r2, #12
 80074b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80074b2:	4b09      	ldr	r3, [pc, #36]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80074b8:	4b07      	ldr	r3, [pc, #28]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 80074ba:	2200      	movs	r2, #0
 80074bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80074be:	4806      	ldr	r0, [pc, #24]	; (80074d8 <MX_USART3_UART_Init+0x50>)
 80074c0:	f7fd f9a2 	bl	8004808 <HAL_UART_Init>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d003      	beq.n	80074d2 <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80074ca:	2142      	movs	r1, #66	; 0x42
 80074cc:	4804      	ldr	r0, [pc, #16]	; (80074e0 <MX_USART3_UART_Init+0x58>)
 80074ce:	f7ff fb3b 	bl	8006b48 <_Error_Handler>
  }

}
 80074d2:	bf00      	nop
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	20000488 	.word	0x20000488
 80074dc:	40004800 	.word	0x40004800
 80074e0:	0800a1c0 	.word	0x0800a1c0

080074e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b088      	sub	sp, #32
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a12      	ldr	r2, [pc, #72]	; (800753c <HAL_UART_MspInit+0x58>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d11e      	bne.n	8007534 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80074f6:	2300      	movs	r3, #0
 80074f8:	60bb      	str	r3, [r7, #8]
 80074fa:	4a11      	ldr	r2, [pc, #68]	; (8007540 <HAL_UART_MspInit+0x5c>)
 80074fc:	4b10      	ldr	r3, [pc, #64]	; (8007540 <HAL_UART_MspInit+0x5c>)
 80074fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007500:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007504:	6413      	str	r3, [r2, #64]	; 0x40
 8007506:	4b0e      	ldr	r3, [pc, #56]	; (8007540 <HAL_UART_MspInit+0x5c>)
 8007508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800750e:	60bb      	str	r3, [r7, #8]
 8007510:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8007512:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007516:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007518:	2302      	movs	r3, #2
 800751a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800751c:	2301      	movs	r3, #1
 800751e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007520:	2303      	movs	r3, #3
 8007522:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007524:	2307      	movs	r3, #7
 8007526:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007528:	f107 030c 	add.w	r3, r7, #12
 800752c:	4619      	mov	r1, r3
 800752e:	4805      	ldr	r0, [pc, #20]	; (8007544 <HAL_UART_MspInit+0x60>)
 8007530:	f7fa fee4 	bl	80022fc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8007534:	bf00      	nop
 8007536:	3720      	adds	r7, #32
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}
 800753c:	40004800 	.word	0x40004800
 8007540:	40023800 	.word	0x40023800
 8007544:	40020c00 	.word	0x40020c00

08007548 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007548:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007580 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800754c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800754e:	e003      	b.n	8007558 <LoopCopyDataInit>

08007550 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007550:	4b0c      	ldr	r3, [pc, #48]	; (8007584 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007552:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007554:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007556:	3104      	adds	r1, #4

08007558 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007558:	480b      	ldr	r0, [pc, #44]	; (8007588 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800755a:	4b0c      	ldr	r3, [pc, #48]	; (800758c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800755c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800755e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007560:	d3f6      	bcc.n	8007550 <CopyDataInit>
  ldr  r2, =_sbss
 8007562:	4a0b      	ldr	r2, [pc, #44]	; (8007590 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007564:	e002      	b.n	800756c <LoopFillZerobss>

08007566 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007566:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007568:	f842 3b04 	str.w	r3, [r2], #4

0800756c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800756c:	4b09      	ldr	r3, [pc, #36]	; (8007594 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800756e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007570:	d3f9      	bcc.n	8007566 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007572:	f7ff fba9 	bl	8006cc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007576:	f000 f811 	bl	800759c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800757a:	f7ff f891 	bl	80066a0 <main>
  bx  lr    
 800757e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007580:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007584:	0800a830 	.word	0x0800a830
  ldr  r0, =_sdata
 8007588:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800758c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8007590:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8007594:	200004cc 	.word	0x200004cc

08007598 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007598:	e7fe      	b.n	8007598 <ADC_IRQHandler>
	...

0800759c <__libc_init_array>:
 800759c:	b570      	push	{r4, r5, r6, lr}
 800759e:	4e0d      	ldr	r6, [pc, #52]	; (80075d4 <__libc_init_array+0x38>)
 80075a0:	4c0d      	ldr	r4, [pc, #52]	; (80075d8 <__libc_init_array+0x3c>)
 80075a2:	1ba4      	subs	r4, r4, r6
 80075a4:	10a4      	asrs	r4, r4, #2
 80075a6:	2500      	movs	r5, #0
 80075a8:	42a5      	cmp	r5, r4
 80075aa:	d109      	bne.n	80075c0 <__libc_init_array+0x24>
 80075ac:	4e0b      	ldr	r6, [pc, #44]	; (80075dc <__libc_init_array+0x40>)
 80075ae:	4c0c      	ldr	r4, [pc, #48]	; (80075e0 <__libc_init_array+0x44>)
 80075b0:	f002 fdb8 	bl	800a124 <_init>
 80075b4:	1ba4      	subs	r4, r4, r6
 80075b6:	10a4      	asrs	r4, r4, #2
 80075b8:	2500      	movs	r5, #0
 80075ba:	42a5      	cmp	r5, r4
 80075bc:	d105      	bne.n	80075ca <__libc_init_array+0x2e>
 80075be:	bd70      	pop	{r4, r5, r6, pc}
 80075c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075c4:	4798      	blx	r3
 80075c6:	3501      	adds	r5, #1
 80075c8:	e7ee      	b.n	80075a8 <__libc_init_array+0xc>
 80075ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075ce:	4798      	blx	r3
 80075d0:	3501      	adds	r5, #1
 80075d2:	e7f2      	b.n	80075ba <__libc_init_array+0x1e>
 80075d4:	0800a828 	.word	0x0800a828
 80075d8:	0800a828 	.word	0x0800a828
 80075dc:	0800a828 	.word	0x0800a828
 80075e0:	0800a82c 	.word	0x0800a82c

080075e4 <__cvt>:
 80075e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075e8:	ec55 4b10 	vmov	r4, r5, d0
 80075ec:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80075ee:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80075f2:	2d00      	cmp	r5, #0
 80075f4:	460e      	mov	r6, r1
 80075f6:	4691      	mov	r9, r2
 80075f8:	4619      	mov	r1, r3
 80075fa:	bfb8      	it	lt
 80075fc:	4622      	movlt	r2, r4
 80075fe:	462b      	mov	r3, r5
 8007600:	f027 0720 	bic.w	r7, r7, #32
 8007604:	bfbb      	ittet	lt
 8007606:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800760a:	461d      	movlt	r5, r3
 800760c:	2300      	movge	r3, #0
 800760e:	232d      	movlt	r3, #45	; 0x2d
 8007610:	bfb8      	it	lt
 8007612:	4614      	movlt	r4, r2
 8007614:	2f46      	cmp	r7, #70	; 0x46
 8007616:	700b      	strb	r3, [r1, #0]
 8007618:	d004      	beq.n	8007624 <__cvt+0x40>
 800761a:	2f45      	cmp	r7, #69	; 0x45
 800761c:	d100      	bne.n	8007620 <__cvt+0x3c>
 800761e:	3601      	adds	r6, #1
 8007620:	2102      	movs	r1, #2
 8007622:	e000      	b.n	8007626 <__cvt+0x42>
 8007624:	2103      	movs	r1, #3
 8007626:	ab03      	add	r3, sp, #12
 8007628:	9301      	str	r3, [sp, #4]
 800762a:	ab02      	add	r3, sp, #8
 800762c:	9300      	str	r3, [sp, #0]
 800762e:	4632      	mov	r2, r6
 8007630:	4653      	mov	r3, sl
 8007632:	ec45 4b10 	vmov	d0, r4, r5
 8007636:	f000 fcf3 	bl	8008020 <_dtoa_r>
 800763a:	2f47      	cmp	r7, #71	; 0x47
 800763c:	4680      	mov	r8, r0
 800763e:	d102      	bne.n	8007646 <__cvt+0x62>
 8007640:	f019 0f01 	tst.w	r9, #1
 8007644:	d026      	beq.n	8007694 <__cvt+0xb0>
 8007646:	2f46      	cmp	r7, #70	; 0x46
 8007648:	eb08 0906 	add.w	r9, r8, r6
 800764c:	d111      	bne.n	8007672 <__cvt+0x8e>
 800764e:	f898 3000 	ldrb.w	r3, [r8]
 8007652:	2b30      	cmp	r3, #48	; 0x30
 8007654:	d10a      	bne.n	800766c <__cvt+0x88>
 8007656:	2200      	movs	r2, #0
 8007658:	2300      	movs	r3, #0
 800765a:	4620      	mov	r0, r4
 800765c:	4629      	mov	r1, r5
 800765e:	f7f9 fa2f 	bl	8000ac0 <__aeabi_dcmpeq>
 8007662:	b918      	cbnz	r0, 800766c <__cvt+0x88>
 8007664:	f1c6 0601 	rsb	r6, r6, #1
 8007668:	f8ca 6000 	str.w	r6, [sl]
 800766c:	f8da 3000 	ldr.w	r3, [sl]
 8007670:	4499      	add	r9, r3
 8007672:	2200      	movs	r2, #0
 8007674:	2300      	movs	r3, #0
 8007676:	4620      	mov	r0, r4
 8007678:	4629      	mov	r1, r5
 800767a:	f7f9 fa21 	bl	8000ac0 <__aeabi_dcmpeq>
 800767e:	b938      	cbnz	r0, 8007690 <__cvt+0xac>
 8007680:	2230      	movs	r2, #48	; 0x30
 8007682:	9b03      	ldr	r3, [sp, #12]
 8007684:	4599      	cmp	r9, r3
 8007686:	d905      	bls.n	8007694 <__cvt+0xb0>
 8007688:	1c59      	adds	r1, r3, #1
 800768a:	9103      	str	r1, [sp, #12]
 800768c:	701a      	strb	r2, [r3, #0]
 800768e:	e7f8      	b.n	8007682 <__cvt+0x9e>
 8007690:	f8cd 900c 	str.w	r9, [sp, #12]
 8007694:	9b03      	ldr	r3, [sp, #12]
 8007696:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007698:	eba3 0308 	sub.w	r3, r3, r8
 800769c:	4640      	mov	r0, r8
 800769e:	6013      	str	r3, [r2, #0]
 80076a0:	b004      	add	sp, #16
 80076a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080076a6 <__exponent>:
 80076a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076a8:	4603      	mov	r3, r0
 80076aa:	2900      	cmp	r1, #0
 80076ac:	bfb8      	it	lt
 80076ae:	4249      	neglt	r1, r1
 80076b0:	f803 2b02 	strb.w	r2, [r3], #2
 80076b4:	bfb4      	ite	lt
 80076b6:	222d      	movlt	r2, #45	; 0x2d
 80076b8:	222b      	movge	r2, #43	; 0x2b
 80076ba:	2909      	cmp	r1, #9
 80076bc:	7042      	strb	r2, [r0, #1]
 80076be:	dd20      	ble.n	8007702 <__exponent+0x5c>
 80076c0:	f10d 0207 	add.w	r2, sp, #7
 80076c4:	4617      	mov	r7, r2
 80076c6:	260a      	movs	r6, #10
 80076c8:	fb91 f5f6 	sdiv	r5, r1, r6
 80076cc:	fb06 1115 	mls	r1, r6, r5, r1
 80076d0:	3130      	adds	r1, #48	; 0x30
 80076d2:	2d09      	cmp	r5, #9
 80076d4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80076d8:	f102 34ff 	add.w	r4, r2, #4294967295
 80076dc:	4629      	mov	r1, r5
 80076de:	dc09      	bgt.n	80076f4 <__exponent+0x4e>
 80076e0:	3130      	adds	r1, #48	; 0x30
 80076e2:	3a02      	subs	r2, #2
 80076e4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80076e8:	42ba      	cmp	r2, r7
 80076ea:	461c      	mov	r4, r3
 80076ec:	d304      	bcc.n	80076f8 <__exponent+0x52>
 80076ee:	1a20      	subs	r0, r4, r0
 80076f0:	b003      	add	sp, #12
 80076f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076f4:	4622      	mov	r2, r4
 80076f6:	e7e7      	b.n	80076c8 <__exponent+0x22>
 80076f8:	f812 1b01 	ldrb.w	r1, [r2], #1
 80076fc:	f803 1b01 	strb.w	r1, [r3], #1
 8007700:	e7f2      	b.n	80076e8 <__exponent+0x42>
 8007702:	2230      	movs	r2, #48	; 0x30
 8007704:	461c      	mov	r4, r3
 8007706:	4411      	add	r1, r2
 8007708:	f804 2b02 	strb.w	r2, [r4], #2
 800770c:	7059      	strb	r1, [r3, #1]
 800770e:	e7ee      	b.n	80076ee <__exponent+0x48>

08007710 <_printf_float>:
 8007710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007714:	b08d      	sub	sp, #52	; 0x34
 8007716:	460c      	mov	r4, r1
 8007718:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800771c:	4616      	mov	r6, r2
 800771e:	461f      	mov	r7, r3
 8007720:	4605      	mov	r5, r0
 8007722:	f001 fa4b 	bl	8008bbc <_localeconv_r>
 8007726:	6803      	ldr	r3, [r0, #0]
 8007728:	9304      	str	r3, [sp, #16]
 800772a:	4618      	mov	r0, r3
 800772c:	f7f8 fd50 	bl	80001d0 <strlen>
 8007730:	2300      	movs	r3, #0
 8007732:	930a      	str	r3, [sp, #40]	; 0x28
 8007734:	f8d8 3000 	ldr.w	r3, [r8]
 8007738:	9005      	str	r0, [sp, #20]
 800773a:	3307      	adds	r3, #7
 800773c:	f023 0307 	bic.w	r3, r3, #7
 8007740:	f103 0208 	add.w	r2, r3, #8
 8007744:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007748:	f8d4 b000 	ldr.w	fp, [r4]
 800774c:	f8c8 2000 	str.w	r2, [r8]
 8007750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007754:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007758:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800775c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007760:	9307      	str	r3, [sp, #28]
 8007762:	f8cd 8018 	str.w	r8, [sp, #24]
 8007766:	f04f 32ff 	mov.w	r2, #4294967295
 800776a:	4ba5      	ldr	r3, [pc, #660]	; (8007a00 <_printf_float+0x2f0>)
 800776c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007770:	f7f9 f9d8 	bl	8000b24 <__aeabi_dcmpun>
 8007774:	2800      	cmp	r0, #0
 8007776:	f040 81fb 	bne.w	8007b70 <_printf_float+0x460>
 800777a:	f04f 32ff 	mov.w	r2, #4294967295
 800777e:	4ba0      	ldr	r3, [pc, #640]	; (8007a00 <_printf_float+0x2f0>)
 8007780:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007784:	f7f9 f9b0 	bl	8000ae8 <__aeabi_dcmple>
 8007788:	2800      	cmp	r0, #0
 800778a:	f040 81f1 	bne.w	8007b70 <_printf_float+0x460>
 800778e:	2200      	movs	r2, #0
 8007790:	2300      	movs	r3, #0
 8007792:	4640      	mov	r0, r8
 8007794:	4649      	mov	r1, r9
 8007796:	f7f9 f99d 	bl	8000ad4 <__aeabi_dcmplt>
 800779a:	b110      	cbz	r0, 80077a2 <_printf_float+0x92>
 800779c:	232d      	movs	r3, #45	; 0x2d
 800779e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077a2:	4b98      	ldr	r3, [pc, #608]	; (8007a04 <_printf_float+0x2f4>)
 80077a4:	4a98      	ldr	r2, [pc, #608]	; (8007a08 <_printf_float+0x2f8>)
 80077a6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80077aa:	bf8c      	ite	hi
 80077ac:	4690      	movhi	r8, r2
 80077ae:	4698      	movls	r8, r3
 80077b0:	2303      	movs	r3, #3
 80077b2:	f02b 0204 	bic.w	r2, fp, #4
 80077b6:	6123      	str	r3, [r4, #16]
 80077b8:	6022      	str	r2, [r4, #0]
 80077ba:	f04f 0900 	mov.w	r9, #0
 80077be:	9700      	str	r7, [sp, #0]
 80077c0:	4633      	mov	r3, r6
 80077c2:	aa0b      	add	r2, sp, #44	; 0x2c
 80077c4:	4621      	mov	r1, r4
 80077c6:	4628      	mov	r0, r5
 80077c8:	f000 f9e2 	bl	8007b90 <_printf_common>
 80077cc:	3001      	adds	r0, #1
 80077ce:	f040 8093 	bne.w	80078f8 <_printf_float+0x1e8>
 80077d2:	f04f 30ff 	mov.w	r0, #4294967295
 80077d6:	b00d      	add	sp, #52	; 0x34
 80077d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077dc:	6861      	ldr	r1, [r4, #4]
 80077de:	1c4b      	adds	r3, r1, #1
 80077e0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80077e4:	d13f      	bne.n	8007866 <_printf_float+0x156>
 80077e6:	2306      	movs	r3, #6
 80077e8:	6063      	str	r3, [r4, #4]
 80077ea:	2300      	movs	r3, #0
 80077ec:	9303      	str	r3, [sp, #12]
 80077ee:	ab0a      	add	r3, sp, #40	; 0x28
 80077f0:	9302      	str	r3, [sp, #8]
 80077f2:	ab09      	add	r3, sp, #36	; 0x24
 80077f4:	9300      	str	r3, [sp, #0]
 80077f6:	ec49 8b10 	vmov	d0, r8, r9
 80077fa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80077fe:	6022      	str	r2, [r4, #0]
 8007800:	f8cd a004 	str.w	sl, [sp, #4]
 8007804:	6861      	ldr	r1, [r4, #4]
 8007806:	4628      	mov	r0, r5
 8007808:	f7ff feec 	bl	80075e4 <__cvt>
 800780c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007810:	2b47      	cmp	r3, #71	; 0x47
 8007812:	4680      	mov	r8, r0
 8007814:	d109      	bne.n	800782a <_printf_float+0x11a>
 8007816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007818:	1cd8      	adds	r0, r3, #3
 800781a:	db02      	blt.n	8007822 <_printf_float+0x112>
 800781c:	6862      	ldr	r2, [r4, #4]
 800781e:	4293      	cmp	r3, r2
 8007820:	dd57      	ble.n	80078d2 <_printf_float+0x1c2>
 8007822:	f1aa 0a02 	sub.w	sl, sl, #2
 8007826:	fa5f fa8a 	uxtb.w	sl, sl
 800782a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800782e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007830:	d834      	bhi.n	800789c <_printf_float+0x18c>
 8007832:	3901      	subs	r1, #1
 8007834:	4652      	mov	r2, sl
 8007836:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800783a:	9109      	str	r1, [sp, #36]	; 0x24
 800783c:	f7ff ff33 	bl	80076a6 <__exponent>
 8007840:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007842:	1883      	adds	r3, r0, r2
 8007844:	2a01      	cmp	r2, #1
 8007846:	4681      	mov	r9, r0
 8007848:	6123      	str	r3, [r4, #16]
 800784a:	dc02      	bgt.n	8007852 <_printf_float+0x142>
 800784c:	6822      	ldr	r2, [r4, #0]
 800784e:	07d1      	lsls	r1, r2, #31
 8007850:	d501      	bpl.n	8007856 <_printf_float+0x146>
 8007852:	3301      	adds	r3, #1
 8007854:	6123      	str	r3, [r4, #16]
 8007856:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800785a:	2b00      	cmp	r3, #0
 800785c:	d0af      	beq.n	80077be <_printf_float+0xae>
 800785e:	232d      	movs	r3, #45	; 0x2d
 8007860:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007864:	e7ab      	b.n	80077be <_printf_float+0xae>
 8007866:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800786a:	d002      	beq.n	8007872 <_printf_float+0x162>
 800786c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007870:	d1bb      	bne.n	80077ea <_printf_float+0xda>
 8007872:	b189      	cbz	r1, 8007898 <_printf_float+0x188>
 8007874:	2300      	movs	r3, #0
 8007876:	9303      	str	r3, [sp, #12]
 8007878:	ab0a      	add	r3, sp, #40	; 0x28
 800787a:	9302      	str	r3, [sp, #8]
 800787c:	ab09      	add	r3, sp, #36	; 0x24
 800787e:	9300      	str	r3, [sp, #0]
 8007880:	ec49 8b10 	vmov	d0, r8, r9
 8007884:	6022      	str	r2, [r4, #0]
 8007886:	f8cd a004 	str.w	sl, [sp, #4]
 800788a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800788e:	4628      	mov	r0, r5
 8007890:	f7ff fea8 	bl	80075e4 <__cvt>
 8007894:	4680      	mov	r8, r0
 8007896:	e7be      	b.n	8007816 <_printf_float+0x106>
 8007898:	2301      	movs	r3, #1
 800789a:	e7a5      	b.n	80077e8 <_printf_float+0xd8>
 800789c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80078a0:	d119      	bne.n	80078d6 <_printf_float+0x1c6>
 80078a2:	2900      	cmp	r1, #0
 80078a4:	6863      	ldr	r3, [r4, #4]
 80078a6:	dd0c      	ble.n	80078c2 <_printf_float+0x1b2>
 80078a8:	6121      	str	r1, [r4, #16]
 80078aa:	b913      	cbnz	r3, 80078b2 <_printf_float+0x1a2>
 80078ac:	6822      	ldr	r2, [r4, #0]
 80078ae:	07d2      	lsls	r2, r2, #31
 80078b0:	d502      	bpl.n	80078b8 <_printf_float+0x1a8>
 80078b2:	3301      	adds	r3, #1
 80078b4:	440b      	add	r3, r1
 80078b6:	6123      	str	r3, [r4, #16]
 80078b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078ba:	65a3      	str	r3, [r4, #88]	; 0x58
 80078bc:	f04f 0900 	mov.w	r9, #0
 80078c0:	e7c9      	b.n	8007856 <_printf_float+0x146>
 80078c2:	b913      	cbnz	r3, 80078ca <_printf_float+0x1ba>
 80078c4:	6822      	ldr	r2, [r4, #0]
 80078c6:	07d0      	lsls	r0, r2, #31
 80078c8:	d501      	bpl.n	80078ce <_printf_float+0x1be>
 80078ca:	3302      	adds	r3, #2
 80078cc:	e7f3      	b.n	80078b6 <_printf_float+0x1a6>
 80078ce:	2301      	movs	r3, #1
 80078d0:	e7f1      	b.n	80078b6 <_printf_float+0x1a6>
 80078d2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80078d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078da:	4293      	cmp	r3, r2
 80078dc:	db05      	blt.n	80078ea <_printf_float+0x1da>
 80078de:	6822      	ldr	r2, [r4, #0]
 80078e0:	6123      	str	r3, [r4, #16]
 80078e2:	07d1      	lsls	r1, r2, #31
 80078e4:	d5e8      	bpl.n	80078b8 <_printf_float+0x1a8>
 80078e6:	3301      	adds	r3, #1
 80078e8:	e7e5      	b.n	80078b6 <_printf_float+0x1a6>
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	bfd4      	ite	le
 80078ee:	f1c3 0302 	rsble	r3, r3, #2
 80078f2:	2301      	movgt	r3, #1
 80078f4:	4413      	add	r3, r2
 80078f6:	e7de      	b.n	80078b6 <_printf_float+0x1a6>
 80078f8:	6823      	ldr	r3, [r4, #0]
 80078fa:	055a      	lsls	r2, r3, #21
 80078fc:	d407      	bmi.n	800790e <_printf_float+0x1fe>
 80078fe:	6923      	ldr	r3, [r4, #16]
 8007900:	4642      	mov	r2, r8
 8007902:	4631      	mov	r1, r6
 8007904:	4628      	mov	r0, r5
 8007906:	47b8      	blx	r7
 8007908:	3001      	adds	r0, #1
 800790a:	d12b      	bne.n	8007964 <_printf_float+0x254>
 800790c:	e761      	b.n	80077d2 <_printf_float+0xc2>
 800790e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007912:	f240 80e2 	bls.w	8007ada <_printf_float+0x3ca>
 8007916:	2200      	movs	r2, #0
 8007918:	2300      	movs	r3, #0
 800791a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800791e:	f7f9 f8cf 	bl	8000ac0 <__aeabi_dcmpeq>
 8007922:	2800      	cmp	r0, #0
 8007924:	d03c      	beq.n	80079a0 <_printf_float+0x290>
 8007926:	2301      	movs	r3, #1
 8007928:	4a38      	ldr	r2, [pc, #224]	; (8007a0c <_printf_float+0x2fc>)
 800792a:	4631      	mov	r1, r6
 800792c:	4628      	mov	r0, r5
 800792e:	47b8      	blx	r7
 8007930:	3001      	adds	r0, #1
 8007932:	f43f af4e 	beq.w	80077d2 <_printf_float+0xc2>
 8007936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007938:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800793a:	429a      	cmp	r2, r3
 800793c:	db02      	blt.n	8007944 <_printf_float+0x234>
 800793e:	6823      	ldr	r3, [r4, #0]
 8007940:	07d8      	lsls	r0, r3, #31
 8007942:	d50f      	bpl.n	8007964 <_printf_float+0x254>
 8007944:	9b05      	ldr	r3, [sp, #20]
 8007946:	9a04      	ldr	r2, [sp, #16]
 8007948:	4631      	mov	r1, r6
 800794a:	4628      	mov	r0, r5
 800794c:	47b8      	blx	r7
 800794e:	3001      	adds	r0, #1
 8007950:	f43f af3f 	beq.w	80077d2 <_printf_float+0xc2>
 8007954:	f04f 0800 	mov.w	r8, #0
 8007958:	f104 091a 	add.w	r9, r4, #26
 800795c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800795e:	3b01      	subs	r3, #1
 8007960:	4598      	cmp	r8, r3
 8007962:	db12      	blt.n	800798a <_printf_float+0x27a>
 8007964:	6823      	ldr	r3, [r4, #0]
 8007966:	079b      	lsls	r3, r3, #30
 8007968:	d509      	bpl.n	800797e <_printf_float+0x26e>
 800796a:	f04f 0800 	mov.w	r8, #0
 800796e:	f104 0919 	add.w	r9, r4, #25
 8007972:	68e3      	ldr	r3, [r4, #12]
 8007974:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007976:	1a9b      	subs	r3, r3, r2
 8007978:	4598      	cmp	r8, r3
 800797a:	f2c0 80ee 	blt.w	8007b5a <_printf_float+0x44a>
 800797e:	68e0      	ldr	r0, [r4, #12]
 8007980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007982:	4298      	cmp	r0, r3
 8007984:	bfb8      	it	lt
 8007986:	4618      	movlt	r0, r3
 8007988:	e725      	b.n	80077d6 <_printf_float+0xc6>
 800798a:	2301      	movs	r3, #1
 800798c:	464a      	mov	r2, r9
 800798e:	4631      	mov	r1, r6
 8007990:	4628      	mov	r0, r5
 8007992:	47b8      	blx	r7
 8007994:	3001      	adds	r0, #1
 8007996:	f43f af1c 	beq.w	80077d2 <_printf_float+0xc2>
 800799a:	f108 0801 	add.w	r8, r8, #1
 800799e:	e7dd      	b.n	800795c <_printf_float+0x24c>
 80079a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	dc34      	bgt.n	8007a10 <_printf_float+0x300>
 80079a6:	2301      	movs	r3, #1
 80079a8:	4a18      	ldr	r2, [pc, #96]	; (8007a0c <_printf_float+0x2fc>)
 80079aa:	4631      	mov	r1, r6
 80079ac:	4628      	mov	r0, r5
 80079ae:	47b8      	blx	r7
 80079b0:	3001      	adds	r0, #1
 80079b2:	f43f af0e 	beq.w	80077d2 <_printf_float+0xc2>
 80079b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079b8:	b923      	cbnz	r3, 80079c4 <_printf_float+0x2b4>
 80079ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079bc:	b913      	cbnz	r3, 80079c4 <_printf_float+0x2b4>
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	07d9      	lsls	r1, r3, #31
 80079c2:	d5cf      	bpl.n	8007964 <_printf_float+0x254>
 80079c4:	9b05      	ldr	r3, [sp, #20]
 80079c6:	9a04      	ldr	r2, [sp, #16]
 80079c8:	4631      	mov	r1, r6
 80079ca:	4628      	mov	r0, r5
 80079cc:	47b8      	blx	r7
 80079ce:	3001      	adds	r0, #1
 80079d0:	f43f aeff 	beq.w	80077d2 <_printf_float+0xc2>
 80079d4:	f04f 0900 	mov.w	r9, #0
 80079d8:	f104 0a1a 	add.w	sl, r4, #26
 80079dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079de:	425b      	negs	r3, r3
 80079e0:	4599      	cmp	r9, r3
 80079e2:	db01      	blt.n	80079e8 <_printf_float+0x2d8>
 80079e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079e6:	e78b      	b.n	8007900 <_printf_float+0x1f0>
 80079e8:	2301      	movs	r3, #1
 80079ea:	4652      	mov	r2, sl
 80079ec:	4631      	mov	r1, r6
 80079ee:	4628      	mov	r0, r5
 80079f0:	47b8      	blx	r7
 80079f2:	3001      	adds	r0, #1
 80079f4:	f43f aeed 	beq.w	80077d2 <_printf_float+0xc2>
 80079f8:	f109 0901 	add.w	r9, r9, #1
 80079fc:	e7ee      	b.n	80079dc <_printf_float+0x2cc>
 80079fe:	bf00      	nop
 8007a00:	7fefffff 	.word	0x7fefffff
 8007a04:	0800a1f0 	.word	0x0800a1f0
 8007a08:	0800a1f4 	.word	0x0800a1f4
 8007a0c:	0800a200 	.word	0x0800a200
 8007a10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a14:	429a      	cmp	r2, r3
 8007a16:	bfa8      	it	ge
 8007a18:	461a      	movge	r2, r3
 8007a1a:	2a00      	cmp	r2, #0
 8007a1c:	4691      	mov	r9, r2
 8007a1e:	dc38      	bgt.n	8007a92 <_printf_float+0x382>
 8007a20:	f104 031a 	add.w	r3, r4, #26
 8007a24:	f04f 0b00 	mov.w	fp, #0
 8007a28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a2c:	9306      	str	r3, [sp, #24]
 8007a2e:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007a32:	ebaa 0309 	sub.w	r3, sl, r9
 8007a36:	459b      	cmp	fp, r3
 8007a38:	db33      	blt.n	8007aa2 <_printf_float+0x392>
 8007a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	db3a      	blt.n	8007ab8 <_printf_float+0x3a8>
 8007a42:	6823      	ldr	r3, [r4, #0]
 8007a44:	07da      	lsls	r2, r3, #31
 8007a46:	d437      	bmi.n	8007ab8 <_printf_float+0x3a8>
 8007a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a4c:	eba3 020a 	sub.w	r2, r3, sl
 8007a50:	eba3 0901 	sub.w	r9, r3, r1
 8007a54:	4591      	cmp	r9, r2
 8007a56:	bfa8      	it	ge
 8007a58:	4691      	movge	r9, r2
 8007a5a:	f1b9 0f00 	cmp.w	r9, #0
 8007a5e:	dc33      	bgt.n	8007ac8 <_printf_float+0x3b8>
 8007a60:	f04f 0800 	mov.w	r8, #0
 8007a64:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a68:	f104 0a1a 	add.w	sl, r4, #26
 8007a6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a70:	1a9b      	subs	r3, r3, r2
 8007a72:	eba3 0309 	sub.w	r3, r3, r9
 8007a76:	4598      	cmp	r8, r3
 8007a78:	f6bf af74 	bge.w	8007964 <_printf_float+0x254>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	4652      	mov	r2, sl
 8007a80:	4631      	mov	r1, r6
 8007a82:	4628      	mov	r0, r5
 8007a84:	47b8      	blx	r7
 8007a86:	3001      	adds	r0, #1
 8007a88:	f43f aea3 	beq.w	80077d2 <_printf_float+0xc2>
 8007a8c:	f108 0801 	add.w	r8, r8, #1
 8007a90:	e7ec      	b.n	8007a6c <_printf_float+0x35c>
 8007a92:	4613      	mov	r3, r2
 8007a94:	4631      	mov	r1, r6
 8007a96:	4642      	mov	r2, r8
 8007a98:	4628      	mov	r0, r5
 8007a9a:	47b8      	blx	r7
 8007a9c:	3001      	adds	r0, #1
 8007a9e:	d1bf      	bne.n	8007a20 <_printf_float+0x310>
 8007aa0:	e697      	b.n	80077d2 <_printf_float+0xc2>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	9a06      	ldr	r2, [sp, #24]
 8007aa6:	4631      	mov	r1, r6
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	47b8      	blx	r7
 8007aac:	3001      	adds	r0, #1
 8007aae:	f43f ae90 	beq.w	80077d2 <_printf_float+0xc2>
 8007ab2:	f10b 0b01 	add.w	fp, fp, #1
 8007ab6:	e7ba      	b.n	8007a2e <_printf_float+0x31e>
 8007ab8:	9b05      	ldr	r3, [sp, #20]
 8007aba:	9a04      	ldr	r2, [sp, #16]
 8007abc:	4631      	mov	r1, r6
 8007abe:	4628      	mov	r0, r5
 8007ac0:	47b8      	blx	r7
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	d1c0      	bne.n	8007a48 <_printf_float+0x338>
 8007ac6:	e684      	b.n	80077d2 <_printf_float+0xc2>
 8007ac8:	464b      	mov	r3, r9
 8007aca:	eb08 020a 	add.w	r2, r8, sl
 8007ace:	4631      	mov	r1, r6
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	47b8      	blx	r7
 8007ad4:	3001      	adds	r0, #1
 8007ad6:	d1c3      	bne.n	8007a60 <_printf_float+0x350>
 8007ad8:	e67b      	b.n	80077d2 <_printf_float+0xc2>
 8007ada:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007adc:	2a01      	cmp	r2, #1
 8007ade:	dc01      	bgt.n	8007ae4 <_printf_float+0x3d4>
 8007ae0:	07db      	lsls	r3, r3, #31
 8007ae2:	d537      	bpl.n	8007b54 <_printf_float+0x444>
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	4642      	mov	r2, r8
 8007ae8:	4631      	mov	r1, r6
 8007aea:	4628      	mov	r0, r5
 8007aec:	47b8      	blx	r7
 8007aee:	3001      	adds	r0, #1
 8007af0:	f43f ae6f 	beq.w	80077d2 <_printf_float+0xc2>
 8007af4:	9b05      	ldr	r3, [sp, #20]
 8007af6:	9a04      	ldr	r2, [sp, #16]
 8007af8:	4631      	mov	r1, r6
 8007afa:	4628      	mov	r0, r5
 8007afc:	47b8      	blx	r7
 8007afe:	3001      	adds	r0, #1
 8007b00:	f43f ae67 	beq.w	80077d2 <_printf_float+0xc2>
 8007b04:	2200      	movs	r2, #0
 8007b06:	2300      	movs	r3, #0
 8007b08:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b0c:	f7f8 ffd8 	bl	8000ac0 <__aeabi_dcmpeq>
 8007b10:	b158      	cbz	r0, 8007b2a <_printf_float+0x41a>
 8007b12:	f04f 0800 	mov.w	r8, #0
 8007b16:	f104 0a1a 	add.w	sl, r4, #26
 8007b1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	4598      	cmp	r8, r3
 8007b20:	db0d      	blt.n	8007b3e <_printf_float+0x42e>
 8007b22:	464b      	mov	r3, r9
 8007b24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007b28:	e6eb      	b.n	8007902 <_printf_float+0x1f2>
 8007b2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b2c:	f108 0201 	add.w	r2, r8, #1
 8007b30:	3b01      	subs	r3, #1
 8007b32:	4631      	mov	r1, r6
 8007b34:	4628      	mov	r0, r5
 8007b36:	47b8      	blx	r7
 8007b38:	3001      	adds	r0, #1
 8007b3a:	d1f2      	bne.n	8007b22 <_printf_float+0x412>
 8007b3c:	e649      	b.n	80077d2 <_printf_float+0xc2>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	4652      	mov	r2, sl
 8007b42:	4631      	mov	r1, r6
 8007b44:	4628      	mov	r0, r5
 8007b46:	47b8      	blx	r7
 8007b48:	3001      	adds	r0, #1
 8007b4a:	f43f ae42 	beq.w	80077d2 <_printf_float+0xc2>
 8007b4e:	f108 0801 	add.w	r8, r8, #1
 8007b52:	e7e2      	b.n	8007b1a <_printf_float+0x40a>
 8007b54:	2301      	movs	r3, #1
 8007b56:	4642      	mov	r2, r8
 8007b58:	e7eb      	b.n	8007b32 <_printf_float+0x422>
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	464a      	mov	r2, r9
 8007b5e:	4631      	mov	r1, r6
 8007b60:	4628      	mov	r0, r5
 8007b62:	47b8      	blx	r7
 8007b64:	3001      	adds	r0, #1
 8007b66:	f43f ae34 	beq.w	80077d2 <_printf_float+0xc2>
 8007b6a:	f108 0801 	add.w	r8, r8, #1
 8007b6e:	e700      	b.n	8007972 <_printf_float+0x262>
 8007b70:	4642      	mov	r2, r8
 8007b72:	464b      	mov	r3, r9
 8007b74:	4640      	mov	r0, r8
 8007b76:	4649      	mov	r1, r9
 8007b78:	f7f8 ffd4 	bl	8000b24 <__aeabi_dcmpun>
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	f43f ae2d 	beq.w	80077dc <_printf_float+0xcc>
 8007b82:	4b01      	ldr	r3, [pc, #4]	; (8007b88 <_printf_float+0x478>)
 8007b84:	4a01      	ldr	r2, [pc, #4]	; (8007b8c <_printf_float+0x47c>)
 8007b86:	e60e      	b.n	80077a6 <_printf_float+0x96>
 8007b88:	0800a1f8 	.word	0x0800a1f8
 8007b8c:	0800a1fc 	.word	0x0800a1fc

08007b90 <_printf_common>:
 8007b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b94:	4691      	mov	r9, r2
 8007b96:	461f      	mov	r7, r3
 8007b98:	688a      	ldr	r2, [r1, #8]
 8007b9a:	690b      	ldr	r3, [r1, #16]
 8007b9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	bfb8      	it	lt
 8007ba4:	4613      	movlt	r3, r2
 8007ba6:	f8c9 3000 	str.w	r3, [r9]
 8007baa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007bae:	4606      	mov	r6, r0
 8007bb0:	460c      	mov	r4, r1
 8007bb2:	b112      	cbz	r2, 8007bba <_printf_common+0x2a>
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	f8c9 3000 	str.w	r3, [r9]
 8007bba:	6823      	ldr	r3, [r4, #0]
 8007bbc:	0699      	lsls	r1, r3, #26
 8007bbe:	bf42      	ittt	mi
 8007bc0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007bc4:	3302      	addmi	r3, #2
 8007bc6:	f8c9 3000 	strmi.w	r3, [r9]
 8007bca:	6825      	ldr	r5, [r4, #0]
 8007bcc:	f015 0506 	ands.w	r5, r5, #6
 8007bd0:	d107      	bne.n	8007be2 <_printf_common+0x52>
 8007bd2:	f104 0a19 	add.w	sl, r4, #25
 8007bd6:	68e3      	ldr	r3, [r4, #12]
 8007bd8:	f8d9 2000 	ldr.w	r2, [r9]
 8007bdc:	1a9b      	subs	r3, r3, r2
 8007bde:	429d      	cmp	r5, r3
 8007be0:	db29      	blt.n	8007c36 <_printf_common+0xa6>
 8007be2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007be6:	6822      	ldr	r2, [r4, #0]
 8007be8:	3300      	adds	r3, #0
 8007bea:	bf18      	it	ne
 8007bec:	2301      	movne	r3, #1
 8007bee:	0692      	lsls	r2, r2, #26
 8007bf0:	d42e      	bmi.n	8007c50 <_printf_common+0xc0>
 8007bf2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bf6:	4639      	mov	r1, r7
 8007bf8:	4630      	mov	r0, r6
 8007bfa:	47c0      	blx	r8
 8007bfc:	3001      	adds	r0, #1
 8007bfe:	d021      	beq.n	8007c44 <_printf_common+0xb4>
 8007c00:	6823      	ldr	r3, [r4, #0]
 8007c02:	68e5      	ldr	r5, [r4, #12]
 8007c04:	f8d9 2000 	ldr.w	r2, [r9]
 8007c08:	f003 0306 	and.w	r3, r3, #6
 8007c0c:	2b04      	cmp	r3, #4
 8007c0e:	bf08      	it	eq
 8007c10:	1aad      	subeq	r5, r5, r2
 8007c12:	68a3      	ldr	r3, [r4, #8]
 8007c14:	6922      	ldr	r2, [r4, #16]
 8007c16:	bf0c      	ite	eq
 8007c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c1c:	2500      	movne	r5, #0
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	bfc4      	itt	gt
 8007c22:	1a9b      	subgt	r3, r3, r2
 8007c24:	18ed      	addgt	r5, r5, r3
 8007c26:	f04f 0900 	mov.w	r9, #0
 8007c2a:	341a      	adds	r4, #26
 8007c2c:	454d      	cmp	r5, r9
 8007c2e:	d11b      	bne.n	8007c68 <_printf_common+0xd8>
 8007c30:	2000      	movs	r0, #0
 8007c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c36:	2301      	movs	r3, #1
 8007c38:	4652      	mov	r2, sl
 8007c3a:	4639      	mov	r1, r7
 8007c3c:	4630      	mov	r0, r6
 8007c3e:	47c0      	blx	r8
 8007c40:	3001      	adds	r0, #1
 8007c42:	d103      	bne.n	8007c4c <_printf_common+0xbc>
 8007c44:	f04f 30ff 	mov.w	r0, #4294967295
 8007c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c4c:	3501      	adds	r5, #1
 8007c4e:	e7c2      	b.n	8007bd6 <_printf_common+0x46>
 8007c50:	18e1      	adds	r1, r4, r3
 8007c52:	1c5a      	adds	r2, r3, #1
 8007c54:	2030      	movs	r0, #48	; 0x30
 8007c56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c5a:	4422      	add	r2, r4
 8007c5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c64:	3302      	adds	r3, #2
 8007c66:	e7c4      	b.n	8007bf2 <_printf_common+0x62>
 8007c68:	2301      	movs	r3, #1
 8007c6a:	4622      	mov	r2, r4
 8007c6c:	4639      	mov	r1, r7
 8007c6e:	4630      	mov	r0, r6
 8007c70:	47c0      	blx	r8
 8007c72:	3001      	adds	r0, #1
 8007c74:	d0e6      	beq.n	8007c44 <_printf_common+0xb4>
 8007c76:	f109 0901 	add.w	r9, r9, #1
 8007c7a:	e7d7      	b.n	8007c2c <_printf_common+0x9c>

08007c7c <_printf_i>:
 8007c7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c80:	4617      	mov	r7, r2
 8007c82:	7e0a      	ldrb	r2, [r1, #24]
 8007c84:	b085      	sub	sp, #20
 8007c86:	2a6e      	cmp	r2, #110	; 0x6e
 8007c88:	4698      	mov	r8, r3
 8007c8a:	4606      	mov	r6, r0
 8007c8c:	460c      	mov	r4, r1
 8007c8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c90:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007c94:	f000 80bc 	beq.w	8007e10 <_printf_i+0x194>
 8007c98:	d81a      	bhi.n	8007cd0 <_printf_i+0x54>
 8007c9a:	2a63      	cmp	r2, #99	; 0x63
 8007c9c:	d02e      	beq.n	8007cfc <_printf_i+0x80>
 8007c9e:	d80a      	bhi.n	8007cb6 <_printf_i+0x3a>
 8007ca0:	2a00      	cmp	r2, #0
 8007ca2:	f000 80c8 	beq.w	8007e36 <_printf_i+0x1ba>
 8007ca6:	2a58      	cmp	r2, #88	; 0x58
 8007ca8:	f000 808a 	beq.w	8007dc0 <_printf_i+0x144>
 8007cac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cb0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007cb4:	e02a      	b.n	8007d0c <_printf_i+0x90>
 8007cb6:	2a64      	cmp	r2, #100	; 0x64
 8007cb8:	d001      	beq.n	8007cbe <_printf_i+0x42>
 8007cba:	2a69      	cmp	r2, #105	; 0x69
 8007cbc:	d1f6      	bne.n	8007cac <_printf_i+0x30>
 8007cbe:	6821      	ldr	r1, [r4, #0]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007cc6:	d023      	beq.n	8007d10 <_printf_i+0x94>
 8007cc8:	1d11      	adds	r1, r2, #4
 8007cca:	6019      	str	r1, [r3, #0]
 8007ccc:	6813      	ldr	r3, [r2, #0]
 8007cce:	e027      	b.n	8007d20 <_printf_i+0xa4>
 8007cd0:	2a73      	cmp	r2, #115	; 0x73
 8007cd2:	f000 80b4 	beq.w	8007e3e <_printf_i+0x1c2>
 8007cd6:	d808      	bhi.n	8007cea <_printf_i+0x6e>
 8007cd8:	2a6f      	cmp	r2, #111	; 0x6f
 8007cda:	d02a      	beq.n	8007d32 <_printf_i+0xb6>
 8007cdc:	2a70      	cmp	r2, #112	; 0x70
 8007cde:	d1e5      	bne.n	8007cac <_printf_i+0x30>
 8007ce0:	680a      	ldr	r2, [r1, #0]
 8007ce2:	f042 0220 	orr.w	r2, r2, #32
 8007ce6:	600a      	str	r2, [r1, #0]
 8007ce8:	e003      	b.n	8007cf2 <_printf_i+0x76>
 8007cea:	2a75      	cmp	r2, #117	; 0x75
 8007cec:	d021      	beq.n	8007d32 <_printf_i+0xb6>
 8007cee:	2a78      	cmp	r2, #120	; 0x78
 8007cf0:	d1dc      	bne.n	8007cac <_printf_i+0x30>
 8007cf2:	2278      	movs	r2, #120	; 0x78
 8007cf4:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007cf8:	496e      	ldr	r1, [pc, #440]	; (8007eb4 <_printf_i+0x238>)
 8007cfa:	e064      	b.n	8007dc6 <_printf_i+0x14a>
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007d02:	1d11      	adds	r1, r2, #4
 8007d04:	6019      	str	r1, [r3, #0]
 8007d06:	6813      	ldr	r3, [r2, #0]
 8007d08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	e0a3      	b.n	8007e58 <_printf_i+0x1dc>
 8007d10:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007d14:	f102 0104 	add.w	r1, r2, #4
 8007d18:	6019      	str	r1, [r3, #0]
 8007d1a:	d0d7      	beq.n	8007ccc <_printf_i+0x50>
 8007d1c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	da03      	bge.n	8007d2c <_printf_i+0xb0>
 8007d24:	222d      	movs	r2, #45	; 0x2d
 8007d26:	425b      	negs	r3, r3
 8007d28:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007d2c:	4962      	ldr	r1, [pc, #392]	; (8007eb8 <_printf_i+0x23c>)
 8007d2e:	220a      	movs	r2, #10
 8007d30:	e017      	b.n	8007d62 <_printf_i+0xe6>
 8007d32:	6820      	ldr	r0, [r4, #0]
 8007d34:	6819      	ldr	r1, [r3, #0]
 8007d36:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007d3a:	d003      	beq.n	8007d44 <_printf_i+0xc8>
 8007d3c:	1d08      	adds	r0, r1, #4
 8007d3e:	6018      	str	r0, [r3, #0]
 8007d40:	680b      	ldr	r3, [r1, #0]
 8007d42:	e006      	b.n	8007d52 <_printf_i+0xd6>
 8007d44:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d48:	f101 0004 	add.w	r0, r1, #4
 8007d4c:	6018      	str	r0, [r3, #0]
 8007d4e:	d0f7      	beq.n	8007d40 <_printf_i+0xc4>
 8007d50:	880b      	ldrh	r3, [r1, #0]
 8007d52:	4959      	ldr	r1, [pc, #356]	; (8007eb8 <_printf_i+0x23c>)
 8007d54:	2a6f      	cmp	r2, #111	; 0x6f
 8007d56:	bf14      	ite	ne
 8007d58:	220a      	movne	r2, #10
 8007d5a:	2208      	moveq	r2, #8
 8007d5c:	2000      	movs	r0, #0
 8007d5e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007d62:	6865      	ldr	r5, [r4, #4]
 8007d64:	60a5      	str	r5, [r4, #8]
 8007d66:	2d00      	cmp	r5, #0
 8007d68:	f2c0 809c 	blt.w	8007ea4 <_printf_i+0x228>
 8007d6c:	6820      	ldr	r0, [r4, #0]
 8007d6e:	f020 0004 	bic.w	r0, r0, #4
 8007d72:	6020      	str	r0, [r4, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d13f      	bne.n	8007df8 <_printf_i+0x17c>
 8007d78:	2d00      	cmp	r5, #0
 8007d7a:	f040 8095 	bne.w	8007ea8 <_printf_i+0x22c>
 8007d7e:	4675      	mov	r5, lr
 8007d80:	2a08      	cmp	r2, #8
 8007d82:	d10b      	bne.n	8007d9c <_printf_i+0x120>
 8007d84:	6823      	ldr	r3, [r4, #0]
 8007d86:	07da      	lsls	r2, r3, #31
 8007d88:	d508      	bpl.n	8007d9c <_printf_i+0x120>
 8007d8a:	6923      	ldr	r3, [r4, #16]
 8007d8c:	6862      	ldr	r2, [r4, #4]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	bfde      	ittt	le
 8007d92:	2330      	movle	r3, #48	; 0x30
 8007d94:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d98:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d9c:	ebae 0305 	sub.w	r3, lr, r5
 8007da0:	6123      	str	r3, [r4, #16]
 8007da2:	f8cd 8000 	str.w	r8, [sp]
 8007da6:	463b      	mov	r3, r7
 8007da8:	aa03      	add	r2, sp, #12
 8007daa:	4621      	mov	r1, r4
 8007dac:	4630      	mov	r0, r6
 8007dae:	f7ff feef 	bl	8007b90 <_printf_common>
 8007db2:	3001      	adds	r0, #1
 8007db4:	d155      	bne.n	8007e62 <_printf_i+0x1e6>
 8007db6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dba:	b005      	add	sp, #20
 8007dbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dc0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007dc4:	493c      	ldr	r1, [pc, #240]	; (8007eb8 <_printf_i+0x23c>)
 8007dc6:	6822      	ldr	r2, [r4, #0]
 8007dc8:	6818      	ldr	r0, [r3, #0]
 8007dca:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007dce:	f100 0504 	add.w	r5, r0, #4
 8007dd2:	601d      	str	r5, [r3, #0]
 8007dd4:	d001      	beq.n	8007dda <_printf_i+0x15e>
 8007dd6:	6803      	ldr	r3, [r0, #0]
 8007dd8:	e002      	b.n	8007de0 <_printf_i+0x164>
 8007dda:	0655      	lsls	r5, r2, #25
 8007ddc:	d5fb      	bpl.n	8007dd6 <_printf_i+0x15a>
 8007dde:	8803      	ldrh	r3, [r0, #0]
 8007de0:	07d0      	lsls	r0, r2, #31
 8007de2:	bf44      	itt	mi
 8007de4:	f042 0220 	orrmi.w	r2, r2, #32
 8007de8:	6022      	strmi	r2, [r4, #0]
 8007dea:	b91b      	cbnz	r3, 8007df4 <_printf_i+0x178>
 8007dec:	6822      	ldr	r2, [r4, #0]
 8007dee:	f022 0220 	bic.w	r2, r2, #32
 8007df2:	6022      	str	r2, [r4, #0]
 8007df4:	2210      	movs	r2, #16
 8007df6:	e7b1      	b.n	8007d5c <_printf_i+0xe0>
 8007df8:	4675      	mov	r5, lr
 8007dfa:	fbb3 f0f2 	udiv	r0, r3, r2
 8007dfe:	fb02 3310 	mls	r3, r2, r0, r3
 8007e02:	5ccb      	ldrb	r3, [r1, r3]
 8007e04:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	d1f5      	bne.n	8007dfa <_printf_i+0x17e>
 8007e0e:	e7b7      	b.n	8007d80 <_printf_i+0x104>
 8007e10:	6808      	ldr	r0, [r1, #0]
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	6949      	ldr	r1, [r1, #20]
 8007e16:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007e1a:	d004      	beq.n	8007e26 <_printf_i+0x1aa>
 8007e1c:	1d10      	adds	r0, r2, #4
 8007e1e:	6018      	str	r0, [r3, #0]
 8007e20:	6813      	ldr	r3, [r2, #0]
 8007e22:	6019      	str	r1, [r3, #0]
 8007e24:	e007      	b.n	8007e36 <_printf_i+0x1ba>
 8007e26:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e2a:	f102 0004 	add.w	r0, r2, #4
 8007e2e:	6018      	str	r0, [r3, #0]
 8007e30:	6813      	ldr	r3, [r2, #0]
 8007e32:	d0f6      	beq.n	8007e22 <_printf_i+0x1a6>
 8007e34:	8019      	strh	r1, [r3, #0]
 8007e36:	2300      	movs	r3, #0
 8007e38:	6123      	str	r3, [r4, #16]
 8007e3a:	4675      	mov	r5, lr
 8007e3c:	e7b1      	b.n	8007da2 <_printf_i+0x126>
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	1d11      	adds	r1, r2, #4
 8007e42:	6019      	str	r1, [r3, #0]
 8007e44:	6815      	ldr	r5, [r2, #0]
 8007e46:	6862      	ldr	r2, [r4, #4]
 8007e48:	2100      	movs	r1, #0
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	f7f8 f9c8 	bl	80001e0 <memchr>
 8007e50:	b108      	cbz	r0, 8007e56 <_printf_i+0x1da>
 8007e52:	1b40      	subs	r0, r0, r5
 8007e54:	6060      	str	r0, [r4, #4]
 8007e56:	6863      	ldr	r3, [r4, #4]
 8007e58:	6123      	str	r3, [r4, #16]
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e60:	e79f      	b.n	8007da2 <_printf_i+0x126>
 8007e62:	6923      	ldr	r3, [r4, #16]
 8007e64:	462a      	mov	r2, r5
 8007e66:	4639      	mov	r1, r7
 8007e68:	4630      	mov	r0, r6
 8007e6a:	47c0      	blx	r8
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	d0a2      	beq.n	8007db6 <_printf_i+0x13a>
 8007e70:	6823      	ldr	r3, [r4, #0]
 8007e72:	079b      	lsls	r3, r3, #30
 8007e74:	d507      	bpl.n	8007e86 <_printf_i+0x20a>
 8007e76:	2500      	movs	r5, #0
 8007e78:	f104 0919 	add.w	r9, r4, #25
 8007e7c:	68e3      	ldr	r3, [r4, #12]
 8007e7e:	9a03      	ldr	r2, [sp, #12]
 8007e80:	1a9b      	subs	r3, r3, r2
 8007e82:	429d      	cmp	r5, r3
 8007e84:	db05      	blt.n	8007e92 <_printf_i+0x216>
 8007e86:	68e0      	ldr	r0, [r4, #12]
 8007e88:	9b03      	ldr	r3, [sp, #12]
 8007e8a:	4298      	cmp	r0, r3
 8007e8c:	bfb8      	it	lt
 8007e8e:	4618      	movlt	r0, r3
 8007e90:	e793      	b.n	8007dba <_printf_i+0x13e>
 8007e92:	2301      	movs	r3, #1
 8007e94:	464a      	mov	r2, r9
 8007e96:	4639      	mov	r1, r7
 8007e98:	4630      	mov	r0, r6
 8007e9a:	47c0      	blx	r8
 8007e9c:	3001      	adds	r0, #1
 8007e9e:	d08a      	beq.n	8007db6 <_printf_i+0x13a>
 8007ea0:	3501      	adds	r5, #1
 8007ea2:	e7eb      	b.n	8007e7c <_printf_i+0x200>
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d1a7      	bne.n	8007df8 <_printf_i+0x17c>
 8007ea8:	780b      	ldrb	r3, [r1, #0]
 8007eaa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007eae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007eb2:	e765      	b.n	8007d80 <_printf_i+0x104>
 8007eb4:	0800a213 	.word	0x0800a213
 8007eb8:	0800a202 	.word	0x0800a202

08007ebc <siprintf>:
 8007ebc:	b40e      	push	{r1, r2, r3}
 8007ebe:	b500      	push	{lr}
 8007ec0:	b09c      	sub	sp, #112	; 0x70
 8007ec2:	f44f 7102 	mov.w	r1, #520	; 0x208
 8007ec6:	ab1d      	add	r3, sp, #116	; 0x74
 8007ec8:	f8ad 1014 	strh.w	r1, [sp, #20]
 8007ecc:	9002      	str	r0, [sp, #8]
 8007ece:	9006      	str	r0, [sp, #24]
 8007ed0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007ed4:	480a      	ldr	r0, [pc, #40]	; (8007f00 <siprintf+0x44>)
 8007ed6:	9104      	str	r1, [sp, #16]
 8007ed8:	9107      	str	r1, [sp, #28]
 8007eda:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007ede:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ee2:	f8ad 1016 	strh.w	r1, [sp, #22]
 8007ee6:	6800      	ldr	r0, [r0, #0]
 8007ee8:	9301      	str	r3, [sp, #4]
 8007eea:	a902      	add	r1, sp, #8
 8007eec:	f001 fa6e 	bl	80093cc <_svfiprintf_r>
 8007ef0:	9b02      	ldr	r3, [sp, #8]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	701a      	strb	r2, [r3, #0]
 8007ef6:	b01c      	add	sp, #112	; 0x70
 8007ef8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007efc:	b003      	add	sp, #12
 8007efe:	4770      	bx	lr
 8007f00:	2000000c 	.word	0x2000000c

08007f04 <quorem>:
 8007f04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f08:	6903      	ldr	r3, [r0, #16]
 8007f0a:	690c      	ldr	r4, [r1, #16]
 8007f0c:	429c      	cmp	r4, r3
 8007f0e:	4680      	mov	r8, r0
 8007f10:	f300 8082 	bgt.w	8008018 <quorem+0x114>
 8007f14:	3c01      	subs	r4, #1
 8007f16:	f101 0714 	add.w	r7, r1, #20
 8007f1a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8007f1e:	f100 0614 	add.w	r6, r0, #20
 8007f22:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007f26:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007f2a:	eb06 030e 	add.w	r3, r6, lr
 8007f2e:	3501      	adds	r5, #1
 8007f30:	eb07 090e 	add.w	r9, r7, lr
 8007f34:	9301      	str	r3, [sp, #4]
 8007f36:	fbb0 f5f5 	udiv	r5, r0, r5
 8007f3a:	b395      	cbz	r5, 8007fa2 <quorem+0x9e>
 8007f3c:	f04f 0a00 	mov.w	sl, #0
 8007f40:	4638      	mov	r0, r7
 8007f42:	46b4      	mov	ip, r6
 8007f44:	46d3      	mov	fp, sl
 8007f46:	f850 2b04 	ldr.w	r2, [r0], #4
 8007f4a:	b293      	uxth	r3, r2
 8007f4c:	fb05 a303 	mla	r3, r5, r3, sl
 8007f50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	ebab 0303 	sub.w	r3, fp, r3
 8007f5a:	0c12      	lsrs	r2, r2, #16
 8007f5c:	f8bc b000 	ldrh.w	fp, [ip]
 8007f60:	fb05 a202 	mla	r2, r5, r2, sl
 8007f64:	fa13 f38b 	uxtah	r3, r3, fp
 8007f68:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007f6c:	fa1f fb82 	uxth.w	fp, r2
 8007f70:	f8dc 2000 	ldr.w	r2, [ip]
 8007f74:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007f78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f82:	4581      	cmp	r9, r0
 8007f84:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007f88:	f84c 3b04 	str.w	r3, [ip], #4
 8007f8c:	d2db      	bcs.n	8007f46 <quorem+0x42>
 8007f8e:	f856 300e 	ldr.w	r3, [r6, lr]
 8007f92:	b933      	cbnz	r3, 8007fa2 <quorem+0x9e>
 8007f94:	9b01      	ldr	r3, [sp, #4]
 8007f96:	3b04      	subs	r3, #4
 8007f98:	429e      	cmp	r6, r3
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	d330      	bcc.n	8008000 <quorem+0xfc>
 8007f9e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007fa2:	4640      	mov	r0, r8
 8007fa4:	f001 f835 	bl	8009012 <__mcmp>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	db25      	blt.n	8007ff8 <quorem+0xf4>
 8007fac:	3501      	adds	r5, #1
 8007fae:	4630      	mov	r0, r6
 8007fb0:	f04f 0e00 	mov.w	lr, #0
 8007fb4:	f857 2b04 	ldr.w	r2, [r7], #4
 8007fb8:	f8d0 c000 	ldr.w	ip, [r0]
 8007fbc:	b293      	uxth	r3, r2
 8007fbe:	ebae 0303 	sub.w	r3, lr, r3
 8007fc2:	0c12      	lsrs	r2, r2, #16
 8007fc4:	fa13 f38c 	uxtah	r3, r3, ip
 8007fc8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007fcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fd6:	45b9      	cmp	r9, r7
 8007fd8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007fdc:	f840 3b04 	str.w	r3, [r0], #4
 8007fe0:	d2e8      	bcs.n	8007fb4 <quorem+0xb0>
 8007fe2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007fe6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007fea:	b92a      	cbnz	r2, 8007ff8 <quorem+0xf4>
 8007fec:	3b04      	subs	r3, #4
 8007fee:	429e      	cmp	r6, r3
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	d30b      	bcc.n	800800c <quorem+0x108>
 8007ff4:	f8c8 4010 	str.w	r4, [r8, #16]
 8007ff8:	4628      	mov	r0, r5
 8007ffa:	b003      	add	sp, #12
 8007ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008000:	6812      	ldr	r2, [r2, #0]
 8008002:	3b04      	subs	r3, #4
 8008004:	2a00      	cmp	r2, #0
 8008006:	d1ca      	bne.n	8007f9e <quorem+0x9a>
 8008008:	3c01      	subs	r4, #1
 800800a:	e7c5      	b.n	8007f98 <quorem+0x94>
 800800c:	6812      	ldr	r2, [r2, #0]
 800800e:	3b04      	subs	r3, #4
 8008010:	2a00      	cmp	r2, #0
 8008012:	d1ef      	bne.n	8007ff4 <quorem+0xf0>
 8008014:	3c01      	subs	r4, #1
 8008016:	e7ea      	b.n	8007fee <quorem+0xea>
 8008018:	2000      	movs	r0, #0
 800801a:	e7ee      	b.n	8007ffa <quorem+0xf6>
 800801c:	0000      	movs	r0, r0
	...

08008020 <_dtoa_r>:
 8008020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008024:	ec57 6b10 	vmov	r6, r7, d0
 8008028:	b097      	sub	sp, #92	; 0x5c
 800802a:	e9cd 6700 	strd	r6, r7, [sp]
 800802e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008030:	9107      	str	r1, [sp, #28]
 8008032:	4604      	mov	r4, r0
 8008034:	920a      	str	r2, [sp, #40]	; 0x28
 8008036:	930f      	str	r3, [sp, #60]	; 0x3c
 8008038:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800803a:	b93e      	cbnz	r6, 800804c <_dtoa_r+0x2c>
 800803c:	2010      	movs	r0, #16
 800803e:	f000 fdcb 	bl	8008bd8 <malloc>
 8008042:	6260      	str	r0, [r4, #36]	; 0x24
 8008044:	6046      	str	r6, [r0, #4]
 8008046:	6086      	str	r6, [r0, #8]
 8008048:	6006      	str	r6, [r0, #0]
 800804a:	60c6      	str	r6, [r0, #12]
 800804c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800804e:	6819      	ldr	r1, [r3, #0]
 8008050:	b151      	cbz	r1, 8008068 <_dtoa_r+0x48>
 8008052:	685a      	ldr	r2, [r3, #4]
 8008054:	604a      	str	r2, [r1, #4]
 8008056:	2301      	movs	r3, #1
 8008058:	4093      	lsls	r3, r2
 800805a:	608b      	str	r3, [r1, #8]
 800805c:	4620      	mov	r0, r4
 800805e:	f000 fe02 	bl	8008c66 <_Bfree>
 8008062:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008064:	2200      	movs	r2, #0
 8008066:	601a      	str	r2, [r3, #0]
 8008068:	9b01      	ldr	r3, [sp, #4]
 800806a:	2b00      	cmp	r3, #0
 800806c:	bfbf      	itttt	lt
 800806e:	2301      	movlt	r3, #1
 8008070:	602b      	strlt	r3, [r5, #0]
 8008072:	9b01      	ldrlt	r3, [sp, #4]
 8008074:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008078:	bfb2      	itee	lt
 800807a:	9301      	strlt	r3, [sp, #4]
 800807c:	2300      	movge	r3, #0
 800807e:	602b      	strge	r3, [r5, #0]
 8008080:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008084:	4ba8      	ldr	r3, [pc, #672]	; (8008328 <_dtoa_r+0x308>)
 8008086:	ea33 0308 	bics.w	r3, r3, r8
 800808a:	d11b      	bne.n	80080c4 <_dtoa_r+0xa4>
 800808c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800808e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008092:	6013      	str	r3, [r2, #0]
 8008094:	9b00      	ldr	r3, [sp, #0]
 8008096:	b923      	cbnz	r3, 80080a2 <_dtoa_r+0x82>
 8008098:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800809c:	2800      	cmp	r0, #0
 800809e:	f000 8578 	beq.w	8008b92 <_dtoa_r+0xb72>
 80080a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080a4:	b953      	cbnz	r3, 80080bc <_dtoa_r+0x9c>
 80080a6:	4ba1      	ldr	r3, [pc, #644]	; (800832c <_dtoa_r+0x30c>)
 80080a8:	e021      	b.n	80080ee <_dtoa_r+0xce>
 80080aa:	4ba1      	ldr	r3, [pc, #644]	; (8008330 <_dtoa_r+0x310>)
 80080ac:	9302      	str	r3, [sp, #8]
 80080ae:	3308      	adds	r3, #8
 80080b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80080b2:	6013      	str	r3, [r2, #0]
 80080b4:	9802      	ldr	r0, [sp, #8]
 80080b6:	b017      	add	sp, #92	; 0x5c
 80080b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080bc:	4b9b      	ldr	r3, [pc, #620]	; (800832c <_dtoa_r+0x30c>)
 80080be:	9302      	str	r3, [sp, #8]
 80080c0:	3303      	adds	r3, #3
 80080c2:	e7f5      	b.n	80080b0 <_dtoa_r+0x90>
 80080c4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80080c8:	2200      	movs	r2, #0
 80080ca:	2300      	movs	r3, #0
 80080cc:	4630      	mov	r0, r6
 80080ce:	4639      	mov	r1, r7
 80080d0:	f7f8 fcf6 	bl	8000ac0 <__aeabi_dcmpeq>
 80080d4:	4681      	mov	r9, r0
 80080d6:	b160      	cbz	r0, 80080f2 <_dtoa_r+0xd2>
 80080d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80080da:	2301      	movs	r3, #1
 80080dc:	6013      	str	r3, [r2, #0]
 80080de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f000 8553 	beq.w	8008b8c <_dtoa_r+0xb6c>
 80080e6:	4b93      	ldr	r3, [pc, #588]	; (8008334 <_dtoa_r+0x314>)
 80080e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80080ea:	6013      	str	r3, [r2, #0]
 80080ec:	3b01      	subs	r3, #1
 80080ee:	9302      	str	r3, [sp, #8]
 80080f0:	e7e0      	b.n	80080b4 <_dtoa_r+0x94>
 80080f2:	aa14      	add	r2, sp, #80	; 0x50
 80080f4:	a915      	add	r1, sp, #84	; 0x54
 80080f6:	ec47 6b10 	vmov	d0, r6, r7
 80080fa:	4620      	mov	r0, r4
 80080fc:	f001 f801 	bl	8009102 <__d2b>
 8008100:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008104:	4682      	mov	sl, r0
 8008106:	2d00      	cmp	r5, #0
 8008108:	d07e      	beq.n	8008208 <_dtoa_r+0x1e8>
 800810a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800810e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008112:	4630      	mov	r0, r6
 8008114:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008118:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800811c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8008120:	2200      	movs	r2, #0
 8008122:	4b85      	ldr	r3, [pc, #532]	; (8008338 <_dtoa_r+0x318>)
 8008124:	f7f8 f8b0 	bl	8000288 <__aeabi_dsub>
 8008128:	a379      	add	r3, pc, #484	; (adr r3, 8008310 <_dtoa_r+0x2f0>)
 800812a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812e:	f7f8 fa5f 	bl	80005f0 <__aeabi_dmul>
 8008132:	a379      	add	r3, pc, #484	; (adr r3, 8008318 <_dtoa_r+0x2f8>)
 8008134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008138:	f7f8 f8a8 	bl	800028c <__adddf3>
 800813c:	4606      	mov	r6, r0
 800813e:	4628      	mov	r0, r5
 8008140:	460f      	mov	r7, r1
 8008142:	f7f8 f9ef 	bl	8000524 <__aeabi_i2d>
 8008146:	a376      	add	r3, pc, #472	; (adr r3, 8008320 <_dtoa_r+0x300>)
 8008148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814c:	f7f8 fa50 	bl	80005f0 <__aeabi_dmul>
 8008150:	4602      	mov	r2, r0
 8008152:	460b      	mov	r3, r1
 8008154:	4630      	mov	r0, r6
 8008156:	4639      	mov	r1, r7
 8008158:	f7f8 f898 	bl	800028c <__adddf3>
 800815c:	4606      	mov	r6, r0
 800815e:	460f      	mov	r7, r1
 8008160:	f7f8 fcf6 	bl	8000b50 <__aeabi_d2iz>
 8008164:	2200      	movs	r2, #0
 8008166:	4683      	mov	fp, r0
 8008168:	2300      	movs	r3, #0
 800816a:	4630      	mov	r0, r6
 800816c:	4639      	mov	r1, r7
 800816e:	f7f8 fcb1 	bl	8000ad4 <__aeabi_dcmplt>
 8008172:	b158      	cbz	r0, 800818c <_dtoa_r+0x16c>
 8008174:	4658      	mov	r0, fp
 8008176:	f7f8 f9d5 	bl	8000524 <__aeabi_i2d>
 800817a:	4602      	mov	r2, r0
 800817c:	460b      	mov	r3, r1
 800817e:	4630      	mov	r0, r6
 8008180:	4639      	mov	r1, r7
 8008182:	f7f8 fc9d 	bl	8000ac0 <__aeabi_dcmpeq>
 8008186:	b908      	cbnz	r0, 800818c <_dtoa_r+0x16c>
 8008188:	f10b 3bff 	add.w	fp, fp, #4294967295
 800818c:	f1bb 0f16 	cmp.w	fp, #22
 8008190:	d859      	bhi.n	8008246 <_dtoa_r+0x226>
 8008192:	496a      	ldr	r1, [pc, #424]	; (800833c <_dtoa_r+0x31c>)
 8008194:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8008198:	e9dd 2300 	ldrd	r2, r3, [sp]
 800819c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081a0:	f7f8 fcb6 	bl	8000b10 <__aeabi_dcmpgt>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d050      	beq.n	800824a <_dtoa_r+0x22a>
 80081a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80081ac:	2300      	movs	r3, #0
 80081ae:	930e      	str	r3, [sp, #56]	; 0x38
 80081b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80081b2:	1b5d      	subs	r5, r3, r5
 80081b4:	1e6b      	subs	r3, r5, #1
 80081b6:	9306      	str	r3, [sp, #24]
 80081b8:	bf45      	ittet	mi
 80081ba:	f1c5 0301 	rsbmi	r3, r5, #1
 80081be:	9305      	strmi	r3, [sp, #20]
 80081c0:	2300      	movpl	r3, #0
 80081c2:	2300      	movmi	r3, #0
 80081c4:	bf4c      	ite	mi
 80081c6:	9306      	strmi	r3, [sp, #24]
 80081c8:	9305      	strpl	r3, [sp, #20]
 80081ca:	f1bb 0f00 	cmp.w	fp, #0
 80081ce:	db3e      	blt.n	800824e <_dtoa_r+0x22e>
 80081d0:	9b06      	ldr	r3, [sp, #24]
 80081d2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80081d6:	445b      	add	r3, fp
 80081d8:	9306      	str	r3, [sp, #24]
 80081da:	2300      	movs	r3, #0
 80081dc:	9308      	str	r3, [sp, #32]
 80081de:	9b07      	ldr	r3, [sp, #28]
 80081e0:	2b09      	cmp	r3, #9
 80081e2:	f200 80af 	bhi.w	8008344 <_dtoa_r+0x324>
 80081e6:	2b05      	cmp	r3, #5
 80081e8:	bfc4      	itt	gt
 80081ea:	3b04      	subgt	r3, #4
 80081ec:	9307      	strgt	r3, [sp, #28]
 80081ee:	9b07      	ldr	r3, [sp, #28]
 80081f0:	f1a3 0302 	sub.w	r3, r3, #2
 80081f4:	bfcc      	ite	gt
 80081f6:	2600      	movgt	r6, #0
 80081f8:	2601      	movle	r6, #1
 80081fa:	2b03      	cmp	r3, #3
 80081fc:	f200 80ae 	bhi.w	800835c <_dtoa_r+0x33c>
 8008200:	e8df f003 	tbb	[pc, r3]
 8008204:	772f8482 	.word	0x772f8482
 8008208:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800820a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800820c:	441d      	add	r5, r3
 800820e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008212:	2b20      	cmp	r3, #32
 8008214:	dd11      	ble.n	800823a <_dtoa_r+0x21a>
 8008216:	9a00      	ldr	r2, [sp, #0]
 8008218:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800821c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008220:	fa22 f000 	lsr.w	r0, r2, r0
 8008224:	fa08 f303 	lsl.w	r3, r8, r3
 8008228:	4318      	orrs	r0, r3
 800822a:	f7f8 f96b 	bl	8000504 <__aeabi_ui2d>
 800822e:	2301      	movs	r3, #1
 8008230:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008234:	3d01      	subs	r5, #1
 8008236:	9312      	str	r3, [sp, #72]	; 0x48
 8008238:	e772      	b.n	8008120 <_dtoa_r+0x100>
 800823a:	f1c3 0020 	rsb	r0, r3, #32
 800823e:	9b00      	ldr	r3, [sp, #0]
 8008240:	fa03 f000 	lsl.w	r0, r3, r0
 8008244:	e7f1      	b.n	800822a <_dtoa_r+0x20a>
 8008246:	2301      	movs	r3, #1
 8008248:	e7b1      	b.n	80081ae <_dtoa_r+0x18e>
 800824a:	900e      	str	r0, [sp, #56]	; 0x38
 800824c:	e7b0      	b.n	80081b0 <_dtoa_r+0x190>
 800824e:	9b05      	ldr	r3, [sp, #20]
 8008250:	eba3 030b 	sub.w	r3, r3, fp
 8008254:	9305      	str	r3, [sp, #20]
 8008256:	f1cb 0300 	rsb	r3, fp, #0
 800825a:	9308      	str	r3, [sp, #32]
 800825c:	2300      	movs	r3, #0
 800825e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008260:	e7bd      	b.n	80081de <_dtoa_r+0x1be>
 8008262:	2301      	movs	r3, #1
 8008264:	9309      	str	r3, [sp, #36]	; 0x24
 8008266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008268:	2b00      	cmp	r3, #0
 800826a:	dd7a      	ble.n	8008362 <_dtoa_r+0x342>
 800826c:	9304      	str	r3, [sp, #16]
 800826e:	9303      	str	r3, [sp, #12]
 8008270:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008272:	2200      	movs	r2, #0
 8008274:	606a      	str	r2, [r5, #4]
 8008276:	2104      	movs	r1, #4
 8008278:	f101 0214 	add.w	r2, r1, #20
 800827c:	429a      	cmp	r2, r3
 800827e:	d975      	bls.n	800836c <_dtoa_r+0x34c>
 8008280:	6869      	ldr	r1, [r5, #4]
 8008282:	4620      	mov	r0, r4
 8008284:	f000 fcbb 	bl	8008bfe <_Balloc>
 8008288:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800828a:	6028      	str	r0, [r5, #0]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	9302      	str	r3, [sp, #8]
 8008290:	9b03      	ldr	r3, [sp, #12]
 8008292:	2b0e      	cmp	r3, #14
 8008294:	f200 80e5 	bhi.w	8008462 <_dtoa_r+0x442>
 8008298:	2e00      	cmp	r6, #0
 800829a:	f000 80e2 	beq.w	8008462 <_dtoa_r+0x442>
 800829e:	ed9d 7b00 	vldr	d7, [sp]
 80082a2:	f1bb 0f00 	cmp.w	fp, #0
 80082a6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80082aa:	dd74      	ble.n	8008396 <_dtoa_r+0x376>
 80082ac:	4a23      	ldr	r2, [pc, #140]	; (800833c <_dtoa_r+0x31c>)
 80082ae:	f00b 030f 	and.w	r3, fp, #15
 80082b2:	ea4f 162b 	mov.w	r6, fp, asr #4
 80082b6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80082ba:	06f0      	lsls	r0, r6, #27
 80082bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80082c0:	d559      	bpl.n	8008376 <_dtoa_r+0x356>
 80082c2:	4b1f      	ldr	r3, [pc, #124]	; (8008340 <_dtoa_r+0x320>)
 80082c4:	ec51 0b17 	vmov	r0, r1, d7
 80082c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082cc:	f7f8 faba 	bl	8000844 <__aeabi_ddiv>
 80082d0:	e9cd 0100 	strd	r0, r1, [sp]
 80082d4:	f006 060f 	and.w	r6, r6, #15
 80082d8:	2503      	movs	r5, #3
 80082da:	4f19      	ldr	r7, [pc, #100]	; (8008340 <_dtoa_r+0x320>)
 80082dc:	2e00      	cmp	r6, #0
 80082de:	d14c      	bne.n	800837a <_dtoa_r+0x35a>
 80082e0:	4642      	mov	r2, r8
 80082e2:	464b      	mov	r3, r9
 80082e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082e8:	f7f8 faac 	bl	8000844 <__aeabi_ddiv>
 80082ec:	e9cd 0100 	strd	r0, r1, [sp]
 80082f0:	e06a      	b.n	80083c8 <_dtoa_r+0x3a8>
 80082f2:	2301      	movs	r3, #1
 80082f4:	9309      	str	r3, [sp, #36]	; 0x24
 80082f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082f8:	445b      	add	r3, fp
 80082fa:	9304      	str	r3, [sp, #16]
 80082fc:	3301      	adds	r3, #1
 80082fe:	2b01      	cmp	r3, #1
 8008300:	9303      	str	r3, [sp, #12]
 8008302:	bfb8      	it	lt
 8008304:	2301      	movlt	r3, #1
 8008306:	e7b3      	b.n	8008270 <_dtoa_r+0x250>
 8008308:	2300      	movs	r3, #0
 800830a:	e7ab      	b.n	8008264 <_dtoa_r+0x244>
 800830c:	2300      	movs	r3, #0
 800830e:	e7f1      	b.n	80082f4 <_dtoa_r+0x2d4>
 8008310:	636f4361 	.word	0x636f4361
 8008314:	3fd287a7 	.word	0x3fd287a7
 8008318:	8b60c8b3 	.word	0x8b60c8b3
 800831c:	3fc68a28 	.word	0x3fc68a28
 8008320:	509f79fb 	.word	0x509f79fb
 8008324:	3fd34413 	.word	0x3fd34413
 8008328:	7ff00000 	.word	0x7ff00000
 800832c:	0800a22d 	.word	0x0800a22d
 8008330:	0800a224 	.word	0x0800a224
 8008334:	0800a201 	.word	0x0800a201
 8008338:	3ff80000 	.word	0x3ff80000
 800833c:	0800a260 	.word	0x0800a260
 8008340:	0800a238 	.word	0x0800a238
 8008344:	2601      	movs	r6, #1
 8008346:	2300      	movs	r3, #0
 8008348:	9307      	str	r3, [sp, #28]
 800834a:	9609      	str	r6, [sp, #36]	; 0x24
 800834c:	f04f 33ff 	mov.w	r3, #4294967295
 8008350:	9304      	str	r3, [sp, #16]
 8008352:	9303      	str	r3, [sp, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	2312      	movs	r3, #18
 8008358:	920a      	str	r2, [sp, #40]	; 0x28
 800835a:	e789      	b.n	8008270 <_dtoa_r+0x250>
 800835c:	2301      	movs	r3, #1
 800835e:	9309      	str	r3, [sp, #36]	; 0x24
 8008360:	e7f4      	b.n	800834c <_dtoa_r+0x32c>
 8008362:	2301      	movs	r3, #1
 8008364:	9304      	str	r3, [sp, #16]
 8008366:	9303      	str	r3, [sp, #12]
 8008368:	461a      	mov	r2, r3
 800836a:	e7f5      	b.n	8008358 <_dtoa_r+0x338>
 800836c:	686a      	ldr	r2, [r5, #4]
 800836e:	3201      	adds	r2, #1
 8008370:	606a      	str	r2, [r5, #4]
 8008372:	0049      	lsls	r1, r1, #1
 8008374:	e780      	b.n	8008278 <_dtoa_r+0x258>
 8008376:	2502      	movs	r5, #2
 8008378:	e7af      	b.n	80082da <_dtoa_r+0x2ba>
 800837a:	07f1      	lsls	r1, r6, #31
 800837c:	d508      	bpl.n	8008390 <_dtoa_r+0x370>
 800837e:	4640      	mov	r0, r8
 8008380:	4649      	mov	r1, r9
 8008382:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008386:	f7f8 f933 	bl	80005f0 <__aeabi_dmul>
 800838a:	3501      	adds	r5, #1
 800838c:	4680      	mov	r8, r0
 800838e:	4689      	mov	r9, r1
 8008390:	1076      	asrs	r6, r6, #1
 8008392:	3708      	adds	r7, #8
 8008394:	e7a2      	b.n	80082dc <_dtoa_r+0x2bc>
 8008396:	f000 809d 	beq.w	80084d4 <_dtoa_r+0x4b4>
 800839a:	f1cb 0600 	rsb	r6, fp, #0
 800839e:	4b9f      	ldr	r3, [pc, #636]	; (800861c <_dtoa_r+0x5fc>)
 80083a0:	4f9f      	ldr	r7, [pc, #636]	; (8008620 <_dtoa_r+0x600>)
 80083a2:	f006 020f 	and.w	r2, r6, #15
 80083a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083b2:	f7f8 f91d 	bl	80005f0 <__aeabi_dmul>
 80083b6:	e9cd 0100 	strd	r0, r1, [sp]
 80083ba:	1136      	asrs	r6, r6, #4
 80083bc:	2300      	movs	r3, #0
 80083be:	2502      	movs	r5, #2
 80083c0:	2e00      	cmp	r6, #0
 80083c2:	d17c      	bne.n	80084be <_dtoa_r+0x49e>
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d191      	bne.n	80082ec <_dtoa_r+0x2cc>
 80083c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	f000 8084 	beq.w	80084d8 <_dtoa_r+0x4b8>
 80083d0:	e9dd 8900 	ldrd	r8, r9, [sp]
 80083d4:	2200      	movs	r2, #0
 80083d6:	4b93      	ldr	r3, [pc, #588]	; (8008624 <_dtoa_r+0x604>)
 80083d8:	4640      	mov	r0, r8
 80083da:	4649      	mov	r1, r9
 80083dc:	f7f8 fb7a 	bl	8000ad4 <__aeabi_dcmplt>
 80083e0:	2800      	cmp	r0, #0
 80083e2:	d079      	beq.n	80084d8 <_dtoa_r+0x4b8>
 80083e4:	9b03      	ldr	r3, [sp, #12]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d076      	beq.n	80084d8 <_dtoa_r+0x4b8>
 80083ea:	9b04      	ldr	r3, [sp, #16]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	dd34      	ble.n	800845a <_dtoa_r+0x43a>
 80083f0:	2200      	movs	r2, #0
 80083f2:	4b8d      	ldr	r3, [pc, #564]	; (8008628 <_dtoa_r+0x608>)
 80083f4:	4640      	mov	r0, r8
 80083f6:	4649      	mov	r1, r9
 80083f8:	f7f8 f8fa 	bl	80005f0 <__aeabi_dmul>
 80083fc:	e9cd 0100 	strd	r0, r1, [sp]
 8008400:	9e04      	ldr	r6, [sp, #16]
 8008402:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008406:	3501      	adds	r5, #1
 8008408:	4628      	mov	r0, r5
 800840a:	f7f8 f88b 	bl	8000524 <__aeabi_i2d>
 800840e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008412:	f7f8 f8ed 	bl	80005f0 <__aeabi_dmul>
 8008416:	2200      	movs	r2, #0
 8008418:	4b84      	ldr	r3, [pc, #528]	; (800862c <_dtoa_r+0x60c>)
 800841a:	f7f7 ff37 	bl	800028c <__adddf3>
 800841e:	4680      	mov	r8, r0
 8008420:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8008424:	2e00      	cmp	r6, #0
 8008426:	d15a      	bne.n	80084de <_dtoa_r+0x4be>
 8008428:	2200      	movs	r2, #0
 800842a:	4b81      	ldr	r3, [pc, #516]	; (8008630 <_dtoa_r+0x610>)
 800842c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008430:	f7f7 ff2a 	bl	8000288 <__aeabi_dsub>
 8008434:	4642      	mov	r2, r8
 8008436:	464b      	mov	r3, r9
 8008438:	e9cd 0100 	strd	r0, r1, [sp]
 800843c:	f7f8 fb68 	bl	8000b10 <__aeabi_dcmpgt>
 8008440:	2800      	cmp	r0, #0
 8008442:	f040 829b 	bne.w	800897c <_dtoa_r+0x95c>
 8008446:	4642      	mov	r2, r8
 8008448:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800844c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008450:	f7f8 fb40 	bl	8000ad4 <__aeabi_dcmplt>
 8008454:	2800      	cmp	r0, #0
 8008456:	f040 828f 	bne.w	8008978 <_dtoa_r+0x958>
 800845a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800845e:	e9cd 2300 	strd	r2, r3, [sp]
 8008462:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008464:	2b00      	cmp	r3, #0
 8008466:	f2c0 8150 	blt.w	800870a <_dtoa_r+0x6ea>
 800846a:	f1bb 0f0e 	cmp.w	fp, #14
 800846e:	f300 814c 	bgt.w	800870a <_dtoa_r+0x6ea>
 8008472:	4b6a      	ldr	r3, [pc, #424]	; (800861c <_dtoa_r+0x5fc>)
 8008474:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008478:	e9d3 8900 	ldrd	r8, r9, [r3]
 800847c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800847e:	2b00      	cmp	r3, #0
 8008480:	f280 80da 	bge.w	8008638 <_dtoa_r+0x618>
 8008484:	9b03      	ldr	r3, [sp, #12]
 8008486:	2b00      	cmp	r3, #0
 8008488:	f300 80d6 	bgt.w	8008638 <_dtoa_r+0x618>
 800848c:	f040 8273 	bne.w	8008976 <_dtoa_r+0x956>
 8008490:	2200      	movs	r2, #0
 8008492:	4b67      	ldr	r3, [pc, #412]	; (8008630 <_dtoa_r+0x610>)
 8008494:	4640      	mov	r0, r8
 8008496:	4649      	mov	r1, r9
 8008498:	f7f8 f8aa 	bl	80005f0 <__aeabi_dmul>
 800849c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084a0:	f7f8 fb2c 	bl	8000afc <__aeabi_dcmpge>
 80084a4:	9e03      	ldr	r6, [sp, #12]
 80084a6:	4637      	mov	r7, r6
 80084a8:	2800      	cmp	r0, #0
 80084aa:	f040 824a 	bne.w	8008942 <_dtoa_r+0x922>
 80084ae:	9b02      	ldr	r3, [sp, #8]
 80084b0:	9a02      	ldr	r2, [sp, #8]
 80084b2:	1c5d      	adds	r5, r3, #1
 80084b4:	2331      	movs	r3, #49	; 0x31
 80084b6:	7013      	strb	r3, [r2, #0]
 80084b8:	f10b 0b01 	add.w	fp, fp, #1
 80084bc:	e245      	b.n	800894a <_dtoa_r+0x92a>
 80084be:	07f2      	lsls	r2, r6, #31
 80084c0:	d505      	bpl.n	80084ce <_dtoa_r+0x4ae>
 80084c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084c6:	f7f8 f893 	bl	80005f0 <__aeabi_dmul>
 80084ca:	3501      	adds	r5, #1
 80084cc:	2301      	movs	r3, #1
 80084ce:	1076      	asrs	r6, r6, #1
 80084d0:	3708      	adds	r7, #8
 80084d2:	e775      	b.n	80083c0 <_dtoa_r+0x3a0>
 80084d4:	2502      	movs	r5, #2
 80084d6:	e777      	b.n	80083c8 <_dtoa_r+0x3a8>
 80084d8:	465f      	mov	r7, fp
 80084da:	9e03      	ldr	r6, [sp, #12]
 80084dc:	e794      	b.n	8008408 <_dtoa_r+0x3e8>
 80084de:	9a02      	ldr	r2, [sp, #8]
 80084e0:	4b4e      	ldr	r3, [pc, #312]	; (800861c <_dtoa_r+0x5fc>)
 80084e2:	4432      	add	r2, r6
 80084e4:	9213      	str	r2, [sp, #76]	; 0x4c
 80084e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084e8:	1e71      	subs	r1, r6, #1
 80084ea:	2a00      	cmp	r2, #0
 80084ec:	d048      	beq.n	8008580 <_dtoa_r+0x560>
 80084ee:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80084f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f6:	2000      	movs	r0, #0
 80084f8:	494e      	ldr	r1, [pc, #312]	; (8008634 <_dtoa_r+0x614>)
 80084fa:	f7f8 f9a3 	bl	8000844 <__aeabi_ddiv>
 80084fe:	4642      	mov	r2, r8
 8008500:	464b      	mov	r3, r9
 8008502:	f7f7 fec1 	bl	8000288 <__aeabi_dsub>
 8008506:	9d02      	ldr	r5, [sp, #8]
 8008508:	4680      	mov	r8, r0
 800850a:	4689      	mov	r9, r1
 800850c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008510:	f7f8 fb1e 	bl	8000b50 <__aeabi_d2iz>
 8008514:	4606      	mov	r6, r0
 8008516:	f7f8 f805 	bl	8000524 <__aeabi_i2d>
 800851a:	4602      	mov	r2, r0
 800851c:	460b      	mov	r3, r1
 800851e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008522:	f7f7 feb1 	bl	8000288 <__aeabi_dsub>
 8008526:	3630      	adds	r6, #48	; 0x30
 8008528:	f805 6b01 	strb.w	r6, [r5], #1
 800852c:	4642      	mov	r2, r8
 800852e:	464b      	mov	r3, r9
 8008530:	e9cd 0100 	strd	r0, r1, [sp]
 8008534:	f7f8 face 	bl	8000ad4 <__aeabi_dcmplt>
 8008538:	2800      	cmp	r0, #0
 800853a:	d165      	bne.n	8008608 <_dtoa_r+0x5e8>
 800853c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008540:	2000      	movs	r0, #0
 8008542:	4938      	ldr	r1, [pc, #224]	; (8008624 <_dtoa_r+0x604>)
 8008544:	f7f7 fea0 	bl	8000288 <__aeabi_dsub>
 8008548:	4642      	mov	r2, r8
 800854a:	464b      	mov	r3, r9
 800854c:	f7f8 fac2 	bl	8000ad4 <__aeabi_dcmplt>
 8008550:	2800      	cmp	r0, #0
 8008552:	f040 80ba 	bne.w	80086ca <_dtoa_r+0x6aa>
 8008556:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008558:	429d      	cmp	r5, r3
 800855a:	f43f af7e 	beq.w	800845a <_dtoa_r+0x43a>
 800855e:	2200      	movs	r2, #0
 8008560:	4b31      	ldr	r3, [pc, #196]	; (8008628 <_dtoa_r+0x608>)
 8008562:	4640      	mov	r0, r8
 8008564:	4649      	mov	r1, r9
 8008566:	f7f8 f843 	bl	80005f0 <__aeabi_dmul>
 800856a:	2200      	movs	r2, #0
 800856c:	4680      	mov	r8, r0
 800856e:	4689      	mov	r9, r1
 8008570:	4b2d      	ldr	r3, [pc, #180]	; (8008628 <_dtoa_r+0x608>)
 8008572:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008576:	f7f8 f83b 	bl	80005f0 <__aeabi_dmul>
 800857a:	e9cd 0100 	strd	r0, r1, [sp]
 800857e:	e7c5      	b.n	800850c <_dtoa_r+0x4ec>
 8008580:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8008584:	4642      	mov	r2, r8
 8008586:	464b      	mov	r3, r9
 8008588:	e9d1 0100 	ldrd	r0, r1, [r1]
 800858c:	f7f8 f830 	bl	80005f0 <__aeabi_dmul>
 8008590:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008594:	9d02      	ldr	r5, [sp, #8]
 8008596:	e9dd 0100 	ldrd	r0, r1, [sp]
 800859a:	f7f8 fad9 	bl	8000b50 <__aeabi_d2iz>
 800859e:	4606      	mov	r6, r0
 80085a0:	f7f7 ffc0 	bl	8000524 <__aeabi_i2d>
 80085a4:	3630      	adds	r6, #48	; 0x30
 80085a6:	4602      	mov	r2, r0
 80085a8:	460b      	mov	r3, r1
 80085aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085ae:	f7f7 fe6b 	bl	8000288 <__aeabi_dsub>
 80085b2:	f805 6b01 	strb.w	r6, [r5], #1
 80085b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80085b8:	42ab      	cmp	r3, r5
 80085ba:	4680      	mov	r8, r0
 80085bc:	4689      	mov	r9, r1
 80085be:	f04f 0200 	mov.w	r2, #0
 80085c2:	d125      	bne.n	8008610 <_dtoa_r+0x5f0>
 80085c4:	4b1b      	ldr	r3, [pc, #108]	; (8008634 <_dtoa_r+0x614>)
 80085c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80085ca:	f7f7 fe5f 	bl	800028c <__adddf3>
 80085ce:	4602      	mov	r2, r0
 80085d0:	460b      	mov	r3, r1
 80085d2:	4640      	mov	r0, r8
 80085d4:	4649      	mov	r1, r9
 80085d6:	f7f8 fa9b 	bl	8000b10 <__aeabi_dcmpgt>
 80085da:	2800      	cmp	r0, #0
 80085dc:	d175      	bne.n	80086ca <_dtoa_r+0x6aa>
 80085de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80085e2:	2000      	movs	r0, #0
 80085e4:	4913      	ldr	r1, [pc, #76]	; (8008634 <_dtoa_r+0x614>)
 80085e6:	f7f7 fe4f 	bl	8000288 <__aeabi_dsub>
 80085ea:	4602      	mov	r2, r0
 80085ec:	460b      	mov	r3, r1
 80085ee:	4640      	mov	r0, r8
 80085f0:	4649      	mov	r1, r9
 80085f2:	f7f8 fa6f 	bl	8000ad4 <__aeabi_dcmplt>
 80085f6:	2800      	cmp	r0, #0
 80085f8:	f43f af2f 	beq.w	800845a <_dtoa_r+0x43a>
 80085fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008600:	2b30      	cmp	r3, #48	; 0x30
 8008602:	f105 32ff 	add.w	r2, r5, #4294967295
 8008606:	d001      	beq.n	800860c <_dtoa_r+0x5ec>
 8008608:	46bb      	mov	fp, r7
 800860a:	e04d      	b.n	80086a8 <_dtoa_r+0x688>
 800860c:	4615      	mov	r5, r2
 800860e:	e7f5      	b.n	80085fc <_dtoa_r+0x5dc>
 8008610:	4b05      	ldr	r3, [pc, #20]	; (8008628 <_dtoa_r+0x608>)
 8008612:	f7f7 ffed 	bl	80005f0 <__aeabi_dmul>
 8008616:	e9cd 0100 	strd	r0, r1, [sp]
 800861a:	e7bc      	b.n	8008596 <_dtoa_r+0x576>
 800861c:	0800a260 	.word	0x0800a260
 8008620:	0800a238 	.word	0x0800a238
 8008624:	3ff00000 	.word	0x3ff00000
 8008628:	40240000 	.word	0x40240000
 800862c:	401c0000 	.word	0x401c0000
 8008630:	40140000 	.word	0x40140000
 8008634:	3fe00000 	.word	0x3fe00000
 8008638:	e9dd 6700 	ldrd	r6, r7, [sp]
 800863c:	9d02      	ldr	r5, [sp, #8]
 800863e:	4642      	mov	r2, r8
 8008640:	464b      	mov	r3, r9
 8008642:	4630      	mov	r0, r6
 8008644:	4639      	mov	r1, r7
 8008646:	f7f8 f8fd 	bl	8000844 <__aeabi_ddiv>
 800864a:	f7f8 fa81 	bl	8000b50 <__aeabi_d2iz>
 800864e:	9000      	str	r0, [sp, #0]
 8008650:	f7f7 ff68 	bl	8000524 <__aeabi_i2d>
 8008654:	4642      	mov	r2, r8
 8008656:	464b      	mov	r3, r9
 8008658:	f7f7 ffca 	bl	80005f0 <__aeabi_dmul>
 800865c:	4602      	mov	r2, r0
 800865e:	460b      	mov	r3, r1
 8008660:	4630      	mov	r0, r6
 8008662:	4639      	mov	r1, r7
 8008664:	f7f7 fe10 	bl	8000288 <__aeabi_dsub>
 8008668:	9e00      	ldr	r6, [sp, #0]
 800866a:	9f03      	ldr	r7, [sp, #12]
 800866c:	3630      	adds	r6, #48	; 0x30
 800866e:	f805 6b01 	strb.w	r6, [r5], #1
 8008672:	9e02      	ldr	r6, [sp, #8]
 8008674:	1bae      	subs	r6, r5, r6
 8008676:	42b7      	cmp	r7, r6
 8008678:	4602      	mov	r2, r0
 800867a:	460b      	mov	r3, r1
 800867c:	d138      	bne.n	80086f0 <_dtoa_r+0x6d0>
 800867e:	f7f7 fe05 	bl	800028c <__adddf3>
 8008682:	4606      	mov	r6, r0
 8008684:	460f      	mov	r7, r1
 8008686:	4602      	mov	r2, r0
 8008688:	460b      	mov	r3, r1
 800868a:	4640      	mov	r0, r8
 800868c:	4649      	mov	r1, r9
 800868e:	f7f8 fa21 	bl	8000ad4 <__aeabi_dcmplt>
 8008692:	b9c8      	cbnz	r0, 80086c8 <_dtoa_r+0x6a8>
 8008694:	4632      	mov	r2, r6
 8008696:	463b      	mov	r3, r7
 8008698:	4640      	mov	r0, r8
 800869a:	4649      	mov	r1, r9
 800869c:	f7f8 fa10 	bl	8000ac0 <__aeabi_dcmpeq>
 80086a0:	b110      	cbz	r0, 80086a8 <_dtoa_r+0x688>
 80086a2:	9b00      	ldr	r3, [sp, #0]
 80086a4:	07db      	lsls	r3, r3, #31
 80086a6:	d40f      	bmi.n	80086c8 <_dtoa_r+0x6a8>
 80086a8:	4651      	mov	r1, sl
 80086aa:	4620      	mov	r0, r4
 80086ac:	f000 fadb 	bl	8008c66 <_Bfree>
 80086b0:	2300      	movs	r3, #0
 80086b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80086b4:	702b      	strb	r3, [r5, #0]
 80086b6:	f10b 0301 	add.w	r3, fp, #1
 80086ba:	6013      	str	r3, [r2, #0]
 80086bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086be:	2b00      	cmp	r3, #0
 80086c0:	f43f acf8 	beq.w	80080b4 <_dtoa_r+0x94>
 80086c4:	601d      	str	r5, [r3, #0]
 80086c6:	e4f5      	b.n	80080b4 <_dtoa_r+0x94>
 80086c8:	465f      	mov	r7, fp
 80086ca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80086ce:	2a39      	cmp	r2, #57	; 0x39
 80086d0:	f105 33ff 	add.w	r3, r5, #4294967295
 80086d4:	d106      	bne.n	80086e4 <_dtoa_r+0x6c4>
 80086d6:	9a02      	ldr	r2, [sp, #8]
 80086d8:	429a      	cmp	r2, r3
 80086da:	d107      	bne.n	80086ec <_dtoa_r+0x6cc>
 80086dc:	2330      	movs	r3, #48	; 0x30
 80086de:	7013      	strb	r3, [r2, #0]
 80086e0:	3701      	adds	r7, #1
 80086e2:	4613      	mov	r3, r2
 80086e4:	781a      	ldrb	r2, [r3, #0]
 80086e6:	3201      	adds	r2, #1
 80086e8:	701a      	strb	r2, [r3, #0]
 80086ea:	e78d      	b.n	8008608 <_dtoa_r+0x5e8>
 80086ec:	461d      	mov	r5, r3
 80086ee:	e7ec      	b.n	80086ca <_dtoa_r+0x6aa>
 80086f0:	2200      	movs	r2, #0
 80086f2:	4ba4      	ldr	r3, [pc, #656]	; (8008984 <_dtoa_r+0x964>)
 80086f4:	f7f7 ff7c 	bl	80005f0 <__aeabi_dmul>
 80086f8:	2200      	movs	r2, #0
 80086fa:	2300      	movs	r3, #0
 80086fc:	4606      	mov	r6, r0
 80086fe:	460f      	mov	r7, r1
 8008700:	f7f8 f9de 	bl	8000ac0 <__aeabi_dcmpeq>
 8008704:	2800      	cmp	r0, #0
 8008706:	d09a      	beq.n	800863e <_dtoa_r+0x61e>
 8008708:	e7ce      	b.n	80086a8 <_dtoa_r+0x688>
 800870a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800870c:	2a00      	cmp	r2, #0
 800870e:	f000 80cd 	beq.w	80088ac <_dtoa_r+0x88c>
 8008712:	9a07      	ldr	r2, [sp, #28]
 8008714:	2a01      	cmp	r2, #1
 8008716:	f300 80af 	bgt.w	8008878 <_dtoa_r+0x858>
 800871a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800871c:	2a00      	cmp	r2, #0
 800871e:	f000 80a7 	beq.w	8008870 <_dtoa_r+0x850>
 8008722:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008726:	9e08      	ldr	r6, [sp, #32]
 8008728:	9d05      	ldr	r5, [sp, #20]
 800872a:	9a05      	ldr	r2, [sp, #20]
 800872c:	441a      	add	r2, r3
 800872e:	9205      	str	r2, [sp, #20]
 8008730:	9a06      	ldr	r2, [sp, #24]
 8008732:	2101      	movs	r1, #1
 8008734:	441a      	add	r2, r3
 8008736:	4620      	mov	r0, r4
 8008738:	9206      	str	r2, [sp, #24]
 800873a:	f000 fb34 	bl	8008da6 <__i2b>
 800873e:	4607      	mov	r7, r0
 8008740:	2d00      	cmp	r5, #0
 8008742:	dd0c      	ble.n	800875e <_dtoa_r+0x73e>
 8008744:	9b06      	ldr	r3, [sp, #24]
 8008746:	2b00      	cmp	r3, #0
 8008748:	dd09      	ble.n	800875e <_dtoa_r+0x73e>
 800874a:	42ab      	cmp	r3, r5
 800874c:	9a05      	ldr	r2, [sp, #20]
 800874e:	bfa8      	it	ge
 8008750:	462b      	movge	r3, r5
 8008752:	1ad2      	subs	r2, r2, r3
 8008754:	9205      	str	r2, [sp, #20]
 8008756:	9a06      	ldr	r2, [sp, #24]
 8008758:	1aed      	subs	r5, r5, r3
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	9306      	str	r3, [sp, #24]
 800875e:	9b08      	ldr	r3, [sp, #32]
 8008760:	b1f3      	cbz	r3, 80087a0 <_dtoa_r+0x780>
 8008762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008764:	2b00      	cmp	r3, #0
 8008766:	f000 80a5 	beq.w	80088b4 <_dtoa_r+0x894>
 800876a:	2e00      	cmp	r6, #0
 800876c:	dd10      	ble.n	8008790 <_dtoa_r+0x770>
 800876e:	4639      	mov	r1, r7
 8008770:	4632      	mov	r2, r6
 8008772:	4620      	mov	r0, r4
 8008774:	f000 fbae 	bl	8008ed4 <__pow5mult>
 8008778:	4652      	mov	r2, sl
 800877a:	4601      	mov	r1, r0
 800877c:	4607      	mov	r7, r0
 800877e:	4620      	mov	r0, r4
 8008780:	f000 fb1a 	bl	8008db8 <__multiply>
 8008784:	4651      	mov	r1, sl
 8008786:	4680      	mov	r8, r0
 8008788:	4620      	mov	r0, r4
 800878a:	f000 fa6c 	bl	8008c66 <_Bfree>
 800878e:	46c2      	mov	sl, r8
 8008790:	9b08      	ldr	r3, [sp, #32]
 8008792:	1b9a      	subs	r2, r3, r6
 8008794:	d004      	beq.n	80087a0 <_dtoa_r+0x780>
 8008796:	4651      	mov	r1, sl
 8008798:	4620      	mov	r0, r4
 800879a:	f000 fb9b 	bl	8008ed4 <__pow5mult>
 800879e:	4682      	mov	sl, r0
 80087a0:	2101      	movs	r1, #1
 80087a2:	4620      	mov	r0, r4
 80087a4:	f000 faff 	bl	8008da6 <__i2b>
 80087a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	4606      	mov	r6, r0
 80087ae:	f340 8083 	ble.w	80088b8 <_dtoa_r+0x898>
 80087b2:	461a      	mov	r2, r3
 80087b4:	4601      	mov	r1, r0
 80087b6:	4620      	mov	r0, r4
 80087b8:	f000 fb8c 	bl	8008ed4 <__pow5mult>
 80087bc:	9b07      	ldr	r3, [sp, #28]
 80087be:	2b01      	cmp	r3, #1
 80087c0:	4606      	mov	r6, r0
 80087c2:	dd7c      	ble.n	80088be <_dtoa_r+0x89e>
 80087c4:	f04f 0800 	mov.w	r8, #0
 80087c8:	6933      	ldr	r3, [r6, #16]
 80087ca:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80087ce:	6918      	ldr	r0, [r3, #16]
 80087d0:	f000 fa9b 	bl	8008d0a <__hi0bits>
 80087d4:	f1c0 0020 	rsb	r0, r0, #32
 80087d8:	9b06      	ldr	r3, [sp, #24]
 80087da:	4418      	add	r0, r3
 80087dc:	f010 001f 	ands.w	r0, r0, #31
 80087e0:	f000 8096 	beq.w	8008910 <_dtoa_r+0x8f0>
 80087e4:	f1c0 0320 	rsb	r3, r0, #32
 80087e8:	2b04      	cmp	r3, #4
 80087ea:	f340 8087 	ble.w	80088fc <_dtoa_r+0x8dc>
 80087ee:	9b05      	ldr	r3, [sp, #20]
 80087f0:	f1c0 001c 	rsb	r0, r0, #28
 80087f4:	4403      	add	r3, r0
 80087f6:	9305      	str	r3, [sp, #20]
 80087f8:	9b06      	ldr	r3, [sp, #24]
 80087fa:	4405      	add	r5, r0
 80087fc:	4403      	add	r3, r0
 80087fe:	9306      	str	r3, [sp, #24]
 8008800:	9b05      	ldr	r3, [sp, #20]
 8008802:	2b00      	cmp	r3, #0
 8008804:	dd05      	ble.n	8008812 <_dtoa_r+0x7f2>
 8008806:	4651      	mov	r1, sl
 8008808:	461a      	mov	r2, r3
 800880a:	4620      	mov	r0, r4
 800880c:	f000 fbb0 	bl	8008f70 <__lshift>
 8008810:	4682      	mov	sl, r0
 8008812:	9b06      	ldr	r3, [sp, #24]
 8008814:	2b00      	cmp	r3, #0
 8008816:	dd05      	ble.n	8008824 <_dtoa_r+0x804>
 8008818:	4631      	mov	r1, r6
 800881a:	461a      	mov	r2, r3
 800881c:	4620      	mov	r0, r4
 800881e:	f000 fba7 	bl	8008f70 <__lshift>
 8008822:	4606      	mov	r6, r0
 8008824:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008826:	2b00      	cmp	r3, #0
 8008828:	d074      	beq.n	8008914 <_dtoa_r+0x8f4>
 800882a:	4631      	mov	r1, r6
 800882c:	4650      	mov	r0, sl
 800882e:	f000 fbf0 	bl	8009012 <__mcmp>
 8008832:	2800      	cmp	r0, #0
 8008834:	da6e      	bge.n	8008914 <_dtoa_r+0x8f4>
 8008836:	2300      	movs	r3, #0
 8008838:	4651      	mov	r1, sl
 800883a:	220a      	movs	r2, #10
 800883c:	4620      	mov	r0, r4
 800883e:	f000 fa29 	bl	8008c94 <__multadd>
 8008842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008844:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008848:	4682      	mov	sl, r0
 800884a:	2b00      	cmp	r3, #0
 800884c:	f000 81a8 	beq.w	8008ba0 <_dtoa_r+0xb80>
 8008850:	2300      	movs	r3, #0
 8008852:	4639      	mov	r1, r7
 8008854:	220a      	movs	r2, #10
 8008856:	4620      	mov	r0, r4
 8008858:	f000 fa1c 	bl	8008c94 <__multadd>
 800885c:	9b04      	ldr	r3, [sp, #16]
 800885e:	2b00      	cmp	r3, #0
 8008860:	4607      	mov	r7, r0
 8008862:	f300 80c8 	bgt.w	80089f6 <_dtoa_r+0x9d6>
 8008866:	9b07      	ldr	r3, [sp, #28]
 8008868:	2b02      	cmp	r3, #2
 800886a:	f340 80c4 	ble.w	80089f6 <_dtoa_r+0x9d6>
 800886e:	e059      	b.n	8008924 <_dtoa_r+0x904>
 8008870:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008872:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008876:	e756      	b.n	8008726 <_dtoa_r+0x706>
 8008878:	9b03      	ldr	r3, [sp, #12]
 800887a:	1e5e      	subs	r6, r3, #1
 800887c:	9b08      	ldr	r3, [sp, #32]
 800887e:	42b3      	cmp	r3, r6
 8008880:	bfbf      	itttt	lt
 8008882:	9b08      	ldrlt	r3, [sp, #32]
 8008884:	9608      	strlt	r6, [sp, #32]
 8008886:	1af2      	sublt	r2, r6, r3
 8008888:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800888a:	bfb6      	itet	lt
 800888c:	189b      	addlt	r3, r3, r2
 800888e:	1b9e      	subge	r6, r3, r6
 8008890:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8008892:	9b03      	ldr	r3, [sp, #12]
 8008894:	bfb8      	it	lt
 8008896:	2600      	movlt	r6, #0
 8008898:	2b00      	cmp	r3, #0
 800889a:	bfb9      	ittee	lt
 800889c:	9b05      	ldrlt	r3, [sp, #20]
 800889e:	9a03      	ldrlt	r2, [sp, #12]
 80088a0:	9d05      	ldrge	r5, [sp, #20]
 80088a2:	9b03      	ldrge	r3, [sp, #12]
 80088a4:	bfbc      	itt	lt
 80088a6:	1a9d      	sublt	r5, r3, r2
 80088a8:	2300      	movlt	r3, #0
 80088aa:	e73e      	b.n	800872a <_dtoa_r+0x70a>
 80088ac:	9e08      	ldr	r6, [sp, #32]
 80088ae:	9d05      	ldr	r5, [sp, #20]
 80088b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80088b2:	e745      	b.n	8008740 <_dtoa_r+0x720>
 80088b4:	9a08      	ldr	r2, [sp, #32]
 80088b6:	e76e      	b.n	8008796 <_dtoa_r+0x776>
 80088b8:	9b07      	ldr	r3, [sp, #28]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	dc19      	bgt.n	80088f2 <_dtoa_r+0x8d2>
 80088be:	9b00      	ldr	r3, [sp, #0]
 80088c0:	b9bb      	cbnz	r3, 80088f2 <_dtoa_r+0x8d2>
 80088c2:	9b01      	ldr	r3, [sp, #4]
 80088c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088c8:	b99b      	cbnz	r3, 80088f2 <_dtoa_r+0x8d2>
 80088ca:	9b01      	ldr	r3, [sp, #4]
 80088cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80088d0:	0d1b      	lsrs	r3, r3, #20
 80088d2:	051b      	lsls	r3, r3, #20
 80088d4:	b183      	cbz	r3, 80088f8 <_dtoa_r+0x8d8>
 80088d6:	9b05      	ldr	r3, [sp, #20]
 80088d8:	3301      	adds	r3, #1
 80088da:	9305      	str	r3, [sp, #20]
 80088dc:	9b06      	ldr	r3, [sp, #24]
 80088de:	3301      	adds	r3, #1
 80088e0:	9306      	str	r3, [sp, #24]
 80088e2:	f04f 0801 	mov.w	r8, #1
 80088e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f47f af6d 	bne.w	80087c8 <_dtoa_r+0x7a8>
 80088ee:	2001      	movs	r0, #1
 80088f0:	e772      	b.n	80087d8 <_dtoa_r+0x7b8>
 80088f2:	f04f 0800 	mov.w	r8, #0
 80088f6:	e7f6      	b.n	80088e6 <_dtoa_r+0x8c6>
 80088f8:	4698      	mov	r8, r3
 80088fa:	e7f4      	b.n	80088e6 <_dtoa_r+0x8c6>
 80088fc:	d080      	beq.n	8008800 <_dtoa_r+0x7e0>
 80088fe:	9a05      	ldr	r2, [sp, #20]
 8008900:	331c      	adds	r3, #28
 8008902:	441a      	add	r2, r3
 8008904:	9205      	str	r2, [sp, #20]
 8008906:	9a06      	ldr	r2, [sp, #24]
 8008908:	441a      	add	r2, r3
 800890a:	441d      	add	r5, r3
 800890c:	4613      	mov	r3, r2
 800890e:	e776      	b.n	80087fe <_dtoa_r+0x7de>
 8008910:	4603      	mov	r3, r0
 8008912:	e7f4      	b.n	80088fe <_dtoa_r+0x8de>
 8008914:	9b03      	ldr	r3, [sp, #12]
 8008916:	2b00      	cmp	r3, #0
 8008918:	dc36      	bgt.n	8008988 <_dtoa_r+0x968>
 800891a:	9b07      	ldr	r3, [sp, #28]
 800891c:	2b02      	cmp	r3, #2
 800891e:	dd33      	ble.n	8008988 <_dtoa_r+0x968>
 8008920:	9b03      	ldr	r3, [sp, #12]
 8008922:	9304      	str	r3, [sp, #16]
 8008924:	9b04      	ldr	r3, [sp, #16]
 8008926:	b963      	cbnz	r3, 8008942 <_dtoa_r+0x922>
 8008928:	4631      	mov	r1, r6
 800892a:	2205      	movs	r2, #5
 800892c:	4620      	mov	r0, r4
 800892e:	f000 f9b1 	bl	8008c94 <__multadd>
 8008932:	4601      	mov	r1, r0
 8008934:	4606      	mov	r6, r0
 8008936:	4650      	mov	r0, sl
 8008938:	f000 fb6b 	bl	8009012 <__mcmp>
 800893c:	2800      	cmp	r0, #0
 800893e:	f73f adb6 	bgt.w	80084ae <_dtoa_r+0x48e>
 8008942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008944:	9d02      	ldr	r5, [sp, #8]
 8008946:	ea6f 0b03 	mvn.w	fp, r3
 800894a:	2300      	movs	r3, #0
 800894c:	9303      	str	r3, [sp, #12]
 800894e:	4631      	mov	r1, r6
 8008950:	4620      	mov	r0, r4
 8008952:	f000 f988 	bl	8008c66 <_Bfree>
 8008956:	2f00      	cmp	r7, #0
 8008958:	f43f aea6 	beq.w	80086a8 <_dtoa_r+0x688>
 800895c:	9b03      	ldr	r3, [sp, #12]
 800895e:	b12b      	cbz	r3, 800896c <_dtoa_r+0x94c>
 8008960:	42bb      	cmp	r3, r7
 8008962:	d003      	beq.n	800896c <_dtoa_r+0x94c>
 8008964:	4619      	mov	r1, r3
 8008966:	4620      	mov	r0, r4
 8008968:	f000 f97d 	bl	8008c66 <_Bfree>
 800896c:	4639      	mov	r1, r7
 800896e:	4620      	mov	r0, r4
 8008970:	f000 f979 	bl	8008c66 <_Bfree>
 8008974:	e698      	b.n	80086a8 <_dtoa_r+0x688>
 8008976:	2600      	movs	r6, #0
 8008978:	4637      	mov	r7, r6
 800897a:	e7e2      	b.n	8008942 <_dtoa_r+0x922>
 800897c:	46bb      	mov	fp, r7
 800897e:	4637      	mov	r7, r6
 8008980:	e595      	b.n	80084ae <_dtoa_r+0x48e>
 8008982:	bf00      	nop
 8008984:	40240000 	.word	0x40240000
 8008988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800898a:	bb93      	cbnz	r3, 80089f2 <_dtoa_r+0x9d2>
 800898c:	9b03      	ldr	r3, [sp, #12]
 800898e:	9304      	str	r3, [sp, #16]
 8008990:	9d02      	ldr	r5, [sp, #8]
 8008992:	4631      	mov	r1, r6
 8008994:	4650      	mov	r0, sl
 8008996:	f7ff fab5 	bl	8007f04 <quorem>
 800899a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800899e:	f805 9b01 	strb.w	r9, [r5], #1
 80089a2:	9b02      	ldr	r3, [sp, #8]
 80089a4:	9a04      	ldr	r2, [sp, #16]
 80089a6:	1aeb      	subs	r3, r5, r3
 80089a8:	429a      	cmp	r2, r3
 80089aa:	f300 80dc 	bgt.w	8008b66 <_dtoa_r+0xb46>
 80089ae:	9b02      	ldr	r3, [sp, #8]
 80089b0:	2a01      	cmp	r2, #1
 80089b2:	bfac      	ite	ge
 80089b4:	189b      	addge	r3, r3, r2
 80089b6:	3301      	addlt	r3, #1
 80089b8:	4698      	mov	r8, r3
 80089ba:	2300      	movs	r3, #0
 80089bc:	9303      	str	r3, [sp, #12]
 80089be:	4651      	mov	r1, sl
 80089c0:	2201      	movs	r2, #1
 80089c2:	4620      	mov	r0, r4
 80089c4:	f000 fad4 	bl	8008f70 <__lshift>
 80089c8:	4631      	mov	r1, r6
 80089ca:	4682      	mov	sl, r0
 80089cc:	f000 fb21 	bl	8009012 <__mcmp>
 80089d0:	2800      	cmp	r0, #0
 80089d2:	f300 808d 	bgt.w	8008af0 <_dtoa_r+0xad0>
 80089d6:	d103      	bne.n	80089e0 <_dtoa_r+0x9c0>
 80089d8:	f019 0f01 	tst.w	r9, #1
 80089dc:	f040 8088 	bne.w	8008af0 <_dtoa_r+0xad0>
 80089e0:	4645      	mov	r5, r8
 80089e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80089e6:	2b30      	cmp	r3, #48	; 0x30
 80089e8:	f105 32ff 	add.w	r2, r5, #4294967295
 80089ec:	d1af      	bne.n	800894e <_dtoa_r+0x92e>
 80089ee:	4615      	mov	r5, r2
 80089f0:	e7f7      	b.n	80089e2 <_dtoa_r+0x9c2>
 80089f2:	9b03      	ldr	r3, [sp, #12]
 80089f4:	9304      	str	r3, [sp, #16]
 80089f6:	2d00      	cmp	r5, #0
 80089f8:	dd05      	ble.n	8008a06 <_dtoa_r+0x9e6>
 80089fa:	4639      	mov	r1, r7
 80089fc:	462a      	mov	r2, r5
 80089fe:	4620      	mov	r0, r4
 8008a00:	f000 fab6 	bl	8008f70 <__lshift>
 8008a04:	4607      	mov	r7, r0
 8008a06:	f1b8 0f00 	cmp.w	r8, #0
 8008a0a:	d04c      	beq.n	8008aa6 <_dtoa_r+0xa86>
 8008a0c:	6879      	ldr	r1, [r7, #4]
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f000 f8f5 	bl	8008bfe <_Balloc>
 8008a14:	693a      	ldr	r2, [r7, #16]
 8008a16:	3202      	adds	r2, #2
 8008a18:	4605      	mov	r5, r0
 8008a1a:	0092      	lsls	r2, r2, #2
 8008a1c:	f107 010c 	add.w	r1, r7, #12
 8008a20:	300c      	adds	r0, #12
 8008a22:	f000 f8e1 	bl	8008be8 <memcpy>
 8008a26:	2201      	movs	r2, #1
 8008a28:	4629      	mov	r1, r5
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f000 faa0 	bl	8008f70 <__lshift>
 8008a30:	9b00      	ldr	r3, [sp, #0]
 8008a32:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008a36:	9703      	str	r7, [sp, #12]
 8008a38:	f003 0301 	and.w	r3, r3, #1
 8008a3c:	4607      	mov	r7, r0
 8008a3e:	9305      	str	r3, [sp, #20]
 8008a40:	4631      	mov	r1, r6
 8008a42:	4650      	mov	r0, sl
 8008a44:	f7ff fa5e 	bl	8007f04 <quorem>
 8008a48:	9903      	ldr	r1, [sp, #12]
 8008a4a:	4605      	mov	r5, r0
 8008a4c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008a50:	4650      	mov	r0, sl
 8008a52:	f000 fade 	bl	8009012 <__mcmp>
 8008a56:	463a      	mov	r2, r7
 8008a58:	9000      	str	r0, [sp, #0]
 8008a5a:	4631      	mov	r1, r6
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	f000 faf2 	bl	8009046 <__mdiff>
 8008a62:	68c3      	ldr	r3, [r0, #12]
 8008a64:	4602      	mov	r2, r0
 8008a66:	bb03      	cbnz	r3, 8008aaa <_dtoa_r+0xa8a>
 8008a68:	4601      	mov	r1, r0
 8008a6a:	9006      	str	r0, [sp, #24]
 8008a6c:	4650      	mov	r0, sl
 8008a6e:	f000 fad0 	bl	8009012 <__mcmp>
 8008a72:	9a06      	ldr	r2, [sp, #24]
 8008a74:	4603      	mov	r3, r0
 8008a76:	4611      	mov	r1, r2
 8008a78:	4620      	mov	r0, r4
 8008a7a:	9306      	str	r3, [sp, #24]
 8008a7c:	f000 f8f3 	bl	8008c66 <_Bfree>
 8008a80:	9b06      	ldr	r3, [sp, #24]
 8008a82:	b9a3      	cbnz	r3, 8008aae <_dtoa_r+0xa8e>
 8008a84:	9a07      	ldr	r2, [sp, #28]
 8008a86:	b992      	cbnz	r2, 8008aae <_dtoa_r+0xa8e>
 8008a88:	9a05      	ldr	r2, [sp, #20]
 8008a8a:	b982      	cbnz	r2, 8008aae <_dtoa_r+0xa8e>
 8008a8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008a90:	d029      	beq.n	8008ae6 <_dtoa_r+0xac6>
 8008a92:	9b00      	ldr	r3, [sp, #0]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	dd01      	ble.n	8008a9c <_dtoa_r+0xa7c>
 8008a98:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8008a9c:	f108 0501 	add.w	r5, r8, #1
 8008aa0:	f888 9000 	strb.w	r9, [r8]
 8008aa4:	e753      	b.n	800894e <_dtoa_r+0x92e>
 8008aa6:	4638      	mov	r0, r7
 8008aa8:	e7c2      	b.n	8008a30 <_dtoa_r+0xa10>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	e7e3      	b.n	8008a76 <_dtoa_r+0xa56>
 8008aae:	9a00      	ldr	r2, [sp, #0]
 8008ab0:	2a00      	cmp	r2, #0
 8008ab2:	db04      	blt.n	8008abe <_dtoa_r+0xa9e>
 8008ab4:	d125      	bne.n	8008b02 <_dtoa_r+0xae2>
 8008ab6:	9a07      	ldr	r2, [sp, #28]
 8008ab8:	bb1a      	cbnz	r2, 8008b02 <_dtoa_r+0xae2>
 8008aba:	9a05      	ldr	r2, [sp, #20]
 8008abc:	bb0a      	cbnz	r2, 8008b02 <_dtoa_r+0xae2>
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	ddec      	ble.n	8008a9c <_dtoa_r+0xa7c>
 8008ac2:	4651      	mov	r1, sl
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	f000 fa52 	bl	8008f70 <__lshift>
 8008acc:	4631      	mov	r1, r6
 8008ace:	4682      	mov	sl, r0
 8008ad0:	f000 fa9f 	bl	8009012 <__mcmp>
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	dc03      	bgt.n	8008ae0 <_dtoa_r+0xac0>
 8008ad8:	d1e0      	bne.n	8008a9c <_dtoa_r+0xa7c>
 8008ada:	f019 0f01 	tst.w	r9, #1
 8008ade:	d0dd      	beq.n	8008a9c <_dtoa_r+0xa7c>
 8008ae0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008ae4:	d1d8      	bne.n	8008a98 <_dtoa_r+0xa78>
 8008ae6:	2339      	movs	r3, #57	; 0x39
 8008ae8:	f888 3000 	strb.w	r3, [r8]
 8008aec:	f108 0801 	add.w	r8, r8, #1
 8008af0:	4645      	mov	r5, r8
 8008af2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008af6:	2b39      	cmp	r3, #57	; 0x39
 8008af8:	f105 32ff 	add.w	r2, r5, #4294967295
 8008afc:	d03b      	beq.n	8008b76 <_dtoa_r+0xb56>
 8008afe:	3301      	adds	r3, #1
 8008b00:	e040      	b.n	8008b84 <_dtoa_r+0xb64>
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	f108 0501 	add.w	r5, r8, #1
 8008b08:	dd05      	ble.n	8008b16 <_dtoa_r+0xaf6>
 8008b0a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008b0e:	d0ea      	beq.n	8008ae6 <_dtoa_r+0xac6>
 8008b10:	f109 0901 	add.w	r9, r9, #1
 8008b14:	e7c4      	b.n	8008aa0 <_dtoa_r+0xa80>
 8008b16:	9b02      	ldr	r3, [sp, #8]
 8008b18:	9a04      	ldr	r2, [sp, #16]
 8008b1a:	f805 9c01 	strb.w	r9, [r5, #-1]
 8008b1e:	1aeb      	subs	r3, r5, r3
 8008b20:	4293      	cmp	r3, r2
 8008b22:	46a8      	mov	r8, r5
 8008b24:	f43f af4b 	beq.w	80089be <_dtoa_r+0x99e>
 8008b28:	4651      	mov	r1, sl
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	220a      	movs	r2, #10
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f000 f8b0 	bl	8008c94 <__multadd>
 8008b34:	9b03      	ldr	r3, [sp, #12]
 8008b36:	9903      	ldr	r1, [sp, #12]
 8008b38:	42bb      	cmp	r3, r7
 8008b3a:	4682      	mov	sl, r0
 8008b3c:	f04f 0300 	mov.w	r3, #0
 8008b40:	f04f 020a 	mov.w	r2, #10
 8008b44:	4620      	mov	r0, r4
 8008b46:	d104      	bne.n	8008b52 <_dtoa_r+0xb32>
 8008b48:	f000 f8a4 	bl	8008c94 <__multadd>
 8008b4c:	9003      	str	r0, [sp, #12]
 8008b4e:	4607      	mov	r7, r0
 8008b50:	e776      	b.n	8008a40 <_dtoa_r+0xa20>
 8008b52:	f000 f89f 	bl	8008c94 <__multadd>
 8008b56:	2300      	movs	r3, #0
 8008b58:	9003      	str	r0, [sp, #12]
 8008b5a:	220a      	movs	r2, #10
 8008b5c:	4639      	mov	r1, r7
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f000 f898 	bl	8008c94 <__multadd>
 8008b64:	e7f3      	b.n	8008b4e <_dtoa_r+0xb2e>
 8008b66:	4651      	mov	r1, sl
 8008b68:	2300      	movs	r3, #0
 8008b6a:	220a      	movs	r2, #10
 8008b6c:	4620      	mov	r0, r4
 8008b6e:	f000 f891 	bl	8008c94 <__multadd>
 8008b72:	4682      	mov	sl, r0
 8008b74:	e70d      	b.n	8008992 <_dtoa_r+0x972>
 8008b76:	9b02      	ldr	r3, [sp, #8]
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d105      	bne.n	8008b88 <_dtoa_r+0xb68>
 8008b7c:	9a02      	ldr	r2, [sp, #8]
 8008b7e:	f10b 0b01 	add.w	fp, fp, #1
 8008b82:	2331      	movs	r3, #49	; 0x31
 8008b84:	7013      	strb	r3, [r2, #0]
 8008b86:	e6e2      	b.n	800894e <_dtoa_r+0x92e>
 8008b88:	4615      	mov	r5, r2
 8008b8a:	e7b2      	b.n	8008af2 <_dtoa_r+0xad2>
 8008b8c:	4b09      	ldr	r3, [pc, #36]	; (8008bb4 <_dtoa_r+0xb94>)
 8008b8e:	f7ff baae 	b.w	80080ee <_dtoa_r+0xce>
 8008b92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f47f aa88 	bne.w	80080aa <_dtoa_r+0x8a>
 8008b9a:	4b07      	ldr	r3, [pc, #28]	; (8008bb8 <_dtoa_r+0xb98>)
 8008b9c:	f7ff baa7 	b.w	80080ee <_dtoa_r+0xce>
 8008ba0:	9b04      	ldr	r3, [sp, #16]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f73f aef4 	bgt.w	8008990 <_dtoa_r+0x970>
 8008ba8:	9b07      	ldr	r3, [sp, #28]
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	f77f aef0 	ble.w	8008990 <_dtoa_r+0x970>
 8008bb0:	e6b8      	b.n	8008924 <_dtoa_r+0x904>
 8008bb2:	bf00      	nop
 8008bb4:	0800a200 	.word	0x0800a200
 8008bb8:	0800a224 	.word	0x0800a224

08008bbc <_localeconv_r>:
 8008bbc:	4b04      	ldr	r3, [pc, #16]	; (8008bd0 <_localeconv_r+0x14>)
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	6a18      	ldr	r0, [r3, #32]
 8008bc2:	4b04      	ldr	r3, [pc, #16]	; (8008bd4 <_localeconv_r+0x18>)
 8008bc4:	2800      	cmp	r0, #0
 8008bc6:	bf08      	it	eq
 8008bc8:	4618      	moveq	r0, r3
 8008bca:	30f0      	adds	r0, #240	; 0xf0
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	2000000c 	.word	0x2000000c
 8008bd4:	20000070 	.word	0x20000070

08008bd8 <malloc>:
 8008bd8:	4b02      	ldr	r3, [pc, #8]	; (8008be4 <malloc+0xc>)
 8008bda:	4601      	mov	r1, r0
 8008bdc:	6818      	ldr	r0, [r3, #0]
 8008bde:	f000 bb3b 	b.w	8009258 <_malloc_r>
 8008be2:	bf00      	nop
 8008be4:	2000000c 	.word	0x2000000c

08008be8 <memcpy>:
 8008be8:	b510      	push	{r4, lr}
 8008bea:	1e43      	subs	r3, r0, #1
 8008bec:	440a      	add	r2, r1
 8008bee:	4291      	cmp	r1, r2
 8008bf0:	d100      	bne.n	8008bf4 <memcpy+0xc>
 8008bf2:	bd10      	pop	{r4, pc}
 8008bf4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bf8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bfc:	e7f7      	b.n	8008bee <memcpy+0x6>

08008bfe <_Balloc>:
 8008bfe:	b570      	push	{r4, r5, r6, lr}
 8008c00:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008c02:	4604      	mov	r4, r0
 8008c04:	460e      	mov	r6, r1
 8008c06:	b93d      	cbnz	r5, 8008c18 <_Balloc+0x1a>
 8008c08:	2010      	movs	r0, #16
 8008c0a:	f7ff ffe5 	bl	8008bd8 <malloc>
 8008c0e:	6260      	str	r0, [r4, #36]	; 0x24
 8008c10:	6045      	str	r5, [r0, #4]
 8008c12:	6085      	str	r5, [r0, #8]
 8008c14:	6005      	str	r5, [r0, #0]
 8008c16:	60c5      	str	r5, [r0, #12]
 8008c18:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008c1a:	68eb      	ldr	r3, [r5, #12]
 8008c1c:	b183      	cbz	r3, 8008c40 <_Balloc+0x42>
 8008c1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c20:	68db      	ldr	r3, [r3, #12]
 8008c22:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008c26:	b9b8      	cbnz	r0, 8008c58 <_Balloc+0x5a>
 8008c28:	2101      	movs	r1, #1
 8008c2a:	fa01 f506 	lsl.w	r5, r1, r6
 8008c2e:	1d6a      	adds	r2, r5, #5
 8008c30:	0092      	lsls	r2, r2, #2
 8008c32:	4620      	mov	r0, r4
 8008c34:	f000 fab4 	bl	80091a0 <_calloc_r>
 8008c38:	b160      	cbz	r0, 8008c54 <_Balloc+0x56>
 8008c3a:	6046      	str	r6, [r0, #4]
 8008c3c:	6085      	str	r5, [r0, #8]
 8008c3e:	e00e      	b.n	8008c5e <_Balloc+0x60>
 8008c40:	2221      	movs	r2, #33	; 0x21
 8008c42:	2104      	movs	r1, #4
 8008c44:	4620      	mov	r0, r4
 8008c46:	f000 faab 	bl	80091a0 <_calloc_r>
 8008c4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c4c:	60e8      	str	r0, [r5, #12]
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d1e4      	bne.n	8008c1e <_Balloc+0x20>
 8008c54:	2000      	movs	r0, #0
 8008c56:	bd70      	pop	{r4, r5, r6, pc}
 8008c58:	6802      	ldr	r2, [r0, #0]
 8008c5a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008c5e:	2300      	movs	r3, #0
 8008c60:	6103      	str	r3, [r0, #16]
 8008c62:	60c3      	str	r3, [r0, #12]
 8008c64:	bd70      	pop	{r4, r5, r6, pc}

08008c66 <_Bfree>:
 8008c66:	b570      	push	{r4, r5, r6, lr}
 8008c68:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008c6a:	4606      	mov	r6, r0
 8008c6c:	460d      	mov	r5, r1
 8008c6e:	b93c      	cbnz	r4, 8008c80 <_Bfree+0x1a>
 8008c70:	2010      	movs	r0, #16
 8008c72:	f7ff ffb1 	bl	8008bd8 <malloc>
 8008c76:	6270      	str	r0, [r6, #36]	; 0x24
 8008c78:	6044      	str	r4, [r0, #4]
 8008c7a:	6084      	str	r4, [r0, #8]
 8008c7c:	6004      	str	r4, [r0, #0]
 8008c7e:	60c4      	str	r4, [r0, #12]
 8008c80:	b13d      	cbz	r5, 8008c92 <_Bfree+0x2c>
 8008c82:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008c84:	686a      	ldr	r2, [r5, #4]
 8008c86:	68db      	ldr	r3, [r3, #12]
 8008c88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c8c:	6029      	str	r1, [r5, #0]
 8008c8e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008c92:	bd70      	pop	{r4, r5, r6, pc}

08008c94 <__multadd>:
 8008c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c98:	690d      	ldr	r5, [r1, #16]
 8008c9a:	461f      	mov	r7, r3
 8008c9c:	4606      	mov	r6, r0
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	f101 0e14 	add.w	lr, r1, #20
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	f8de 0000 	ldr.w	r0, [lr]
 8008caa:	b281      	uxth	r1, r0
 8008cac:	fb02 7101 	mla	r1, r2, r1, r7
 8008cb0:	0c0f      	lsrs	r7, r1, #16
 8008cb2:	0c00      	lsrs	r0, r0, #16
 8008cb4:	fb02 7000 	mla	r0, r2, r0, r7
 8008cb8:	b289      	uxth	r1, r1
 8008cba:	3301      	adds	r3, #1
 8008cbc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008cc0:	429d      	cmp	r5, r3
 8008cc2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008cc6:	f84e 1b04 	str.w	r1, [lr], #4
 8008cca:	dcec      	bgt.n	8008ca6 <__multadd+0x12>
 8008ccc:	b1d7      	cbz	r7, 8008d04 <__multadd+0x70>
 8008cce:	68a3      	ldr	r3, [r4, #8]
 8008cd0:	429d      	cmp	r5, r3
 8008cd2:	db12      	blt.n	8008cfa <__multadd+0x66>
 8008cd4:	6861      	ldr	r1, [r4, #4]
 8008cd6:	4630      	mov	r0, r6
 8008cd8:	3101      	adds	r1, #1
 8008cda:	f7ff ff90 	bl	8008bfe <_Balloc>
 8008cde:	6922      	ldr	r2, [r4, #16]
 8008ce0:	3202      	adds	r2, #2
 8008ce2:	f104 010c 	add.w	r1, r4, #12
 8008ce6:	4680      	mov	r8, r0
 8008ce8:	0092      	lsls	r2, r2, #2
 8008cea:	300c      	adds	r0, #12
 8008cec:	f7ff ff7c 	bl	8008be8 <memcpy>
 8008cf0:	4621      	mov	r1, r4
 8008cf2:	4630      	mov	r0, r6
 8008cf4:	f7ff ffb7 	bl	8008c66 <_Bfree>
 8008cf8:	4644      	mov	r4, r8
 8008cfa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cfe:	3501      	adds	r5, #1
 8008d00:	615f      	str	r7, [r3, #20]
 8008d02:	6125      	str	r5, [r4, #16]
 8008d04:	4620      	mov	r0, r4
 8008d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008d0a <__hi0bits>:
 8008d0a:	0c02      	lsrs	r2, r0, #16
 8008d0c:	0412      	lsls	r2, r2, #16
 8008d0e:	4603      	mov	r3, r0
 8008d10:	b9b2      	cbnz	r2, 8008d40 <__hi0bits+0x36>
 8008d12:	0403      	lsls	r3, r0, #16
 8008d14:	2010      	movs	r0, #16
 8008d16:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008d1a:	bf04      	itt	eq
 8008d1c:	021b      	lsleq	r3, r3, #8
 8008d1e:	3008      	addeq	r0, #8
 8008d20:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008d24:	bf04      	itt	eq
 8008d26:	011b      	lsleq	r3, r3, #4
 8008d28:	3004      	addeq	r0, #4
 8008d2a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008d2e:	bf04      	itt	eq
 8008d30:	009b      	lsleq	r3, r3, #2
 8008d32:	3002      	addeq	r0, #2
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	db06      	blt.n	8008d46 <__hi0bits+0x3c>
 8008d38:	005b      	lsls	r3, r3, #1
 8008d3a:	d503      	bpl.n	8008d44 <__hi0bits+0x3a>
 8008d3c:	3001      	adds	r0, #1
 8008d3e:	4770      	bx	lr
 8008d40:	2000      	movs	r0, #0
 8008d42:	e7e8      	b.n	8008d16 <__hi0bits+0xc>
 8008d44:	2020      	movs	r0, #32
 8008d46:	4770      	bx	lr

08008d48 <__lo0bits>:
 8008d48:	6803      	ldr	r3, [r0, #0]
 8008d4a:	f013 0207 	ands.w	r2, r3, #7
 8008d4e:	4601      	mov	r1, r0
 8008d50:	d00b      	beq.n	8008d6a <__lo0bits+0x22>
 8008d52:	07da      	lsls	r2, r3, #31
 8008d54:	d423      	bmi.n	8008d9e <__lo0bits+0x56>
 8008d56:	0798      	lsls	r0, r3, #30
 8008d58:	bf49      	itett	mi
 8008d5a:	085b      	lsrmi	r3, r3, #1
 8008d5c:	089b      	lsrpl	r3, r3, #2
 8008d5e:	2001      	movmi	r0, #1
 8008d60:	600b      	strmi	r3, [r1, #0]
 8008d62:	bf5c      	itt	pl
 8008d64:	600b      	strpl	r3, [r1, #0]
 8008d66:	2002      	movpl	r0, #2
 8008d68:	4770      	bx	lr
 8008d6a:	b298      	uxth	r0, r3
 8008d6c:	b9a8      	cbnz	r0, 8008d9a <__lo0bits+0x52>
 8008d6e:	0c1b      	lsrs	r3, r3, #16
 8008d70:	2010      	movs	r0, #16
 8008d72:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008d76:	bf04      	itt	eq
 8008d78:	0a1b      	lsreq	r3, r3, #8
 8008d7a:	3008      	addeq	r0, #8
 8008d7c:	071a      	lsls	r2, r3, #28
 8008d7e:	bf04      	itt	eq
 8008d80:	091b      	lsreq	r3, r3, #4
 8008d82:	3004      	addeq	r0, #4
 8008d84:	079a      	lsls	r2, r3, #30
 8008d86:	bf04      	itt	eq
 8008d88:	089b      	lsreq	r3, r3, #2
 8008d8a:	3002      	addeq	r0, #2
 8008d8c:	07da      	lsls	r2, r3, #31
 8008d8e:	d402      	bmi.n	8008d96 <__lo0bits+0x4e>
 8008d90:	085b      	lsrs	r3, r3, #1
 8008d92:	d006      	beq.n	8008da2 <__lo0bits+0x5a>
 8008d94:	3001      	adds	r0, #1
 8008d96:	600b      	str	r3, [r1, #0]
 8008d98:	4770      	bx	lr
 8008d9a:	4610      	mov	r0, r2
 8008d9c:	e7e9      	b.n	8008d72 <__lo0bits+0x2a>
 8008d9e:	2000      	movs	r0, #0
 8008da0:	4770      	bx	lr
 8008da2:	2020      	movs	r0, #32
 8008da4:	4770      	bx	lr

08008da6 <__i2b>:
 8008da6:	b510      	push	{r4, lr}
 8008da8:	460c      	mov	r4, r1
 8008daa:	2101      	movs	r1, #1
 8008dac:	f7ff ff27 	bl	8008bfe <_Balloc>
 8008db0:	2201      	movs	r2, #1
 8008db2:	6144      	str	r4, [r0, #20]
 8008db4:	6102      	str	r2, [r0, #16]
 8008db6:	bd10      	pop	{r4, pc}

08008db8 <__multiply>:
 8008db8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dbc:	4614      	mov	r4, r2
 8008dbe:	690a      	ldr	r2, [r1, #16]
 8008dc0:	6923      	ldr	r3, [r4, #16]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	bfb8      	it	lt
 8008dc6:	460b      	movlt	r3, r1
 8008dc8:	4689      	mov	r9, r1
 8008dca:	bfbc      	itt	lt
 8008dcc:	46a1      	movlt	r9, r4
 8008dce:	461c      	movlt	r4, r3
 8008dd0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008dd4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008dd8:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008ddc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008de0:	eb07 060a 	add.w	r6, r7, sl
 8008de4:	429e      	cmp	r6, r3
 8008de6:	bfc8      	it	gt
 8008de8:	3101      	addgt	r1, #1
 8008dea:	f7ff ff08 	bl	8008bfe <_Balloc>
 8008dee:	f100 0514 	add.w	r5, r0, #20
 8008df2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008df6:	462b      	mov	r3, r5
 8008df8:	2200      	movs	r2, #0
 8008dfa:	4543      	cmp	r3, r8
 8008dfc:	d316      	bcc.n	8008e2c <__multiply+0x74>
 8008dfe:	f104 0214 	add.w	r2, r4, #20
 8008e02:	f109 0114 	add.w	r1, r9, #20
 8008e06:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8008e0a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008e0e:	9301      	str	r3, [sp, #4]
 8008e10:	9c01      	ldr	r4, [sp, #4]
 8008e12:	4294      	cmp	r4, r2
 8008e14:	4613      	mov	r3, r2
 8008e16:	d80c      	bhi.n	8008e32 <__multiply+0x7a>
 8008e18:	2e00      	cmp	r6, #0
 8008e1a:	dd03      	ble.n	8008e24 <__multiply+0x6c>
 8008e1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d054      	beq.n	8008ece <__multiply+0x116>
 8008e24:	6106      	str	r6, [r0, #16]
 8008e26:	b003      	add	sp, #12
 8008e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e2c:	f843 2b04 	str.w	r2, [r3], #4
 8008e30:	e7e3      	b.n	8008dfa <__multiply+0x42>
 8008e32:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e36:	3204      	adds	r2, #4
 8008e38:	f1ba 0f00 	cmp.w	sl, #0
 8008e3c:	d020      	beq.n	8008e80 <__multiply+0xc8>
 8008e3e:	46ae      	mov	lr, r5
 8008e40:	4689      	mov	r9, r1
 8008e42:	f04f 0c00 	mov.w	ip, #0
 8008e46:	f859 4b04 	ldr.w	r4, [r9], #4
 8008e4a:	f8be b000 	ldrh.w	fp, [lr]
 8008e4e:	b2a3      	uxth	r3, r4
 8008e50:	fb0a b303 	mla	r3, sl, r3, fp
 8008e54:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8008e58:	f8de 4000 	ldr.w	r4, [lr]
 8008e5c:	4463      	add	r3, ip
 8008e5e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008e62:	fb0a c40b 	mla	r4, sl, fp, ip
 8008e66:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008e70:	454f      	cmp	r7, r9
 8008e72:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008e76:	f84e 3b04 	str.w	r3, [lr], #4
 8008e7a:	d8e4      	bhi.n	8008e46 <__multiply+0x8e>
 8008e7c:	f8ce c000 	str.w	ip, [lr]
 8008e80:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8008e84:	f1b9 0f00 	cmp.w	r9, #0
 8008e88:	d01f      	beq.n	8008eca <__multiply+0x112>
 8008e8a:	682b      	ldr	r3, [r5, #0]
 8008e8c:	46ae      	mov	lr, r5
 8008e8e:	468c      	mov	ip, r1
 8008e90:	f04f 0a00 	mov.w	sl, #0
 8008e94:	f8bc 4000 	ldrh.w	r4, [ip]
 8008e98:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008e9c:	fb09 b404 	mla	r4, r9, r4, fp
 8008ea0:	44a2      	add	sl, r4
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8008ea8:	f84e 3b04 	str.w	r3, [lr], #4
 8008eac:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008eb0:	f8be 4000 	ldrh.w	r4, [lr]
 8008eb4:	0c1b      	lsrs	r3, r3, #16
 8008eb6:	fb09 4303 	mla	r3, r9, r3, r4
 8008eba:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8008ebe:	4567      	cmp	r7, ip
 8008ec0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ec4:	d8e6      	bhi.n	8008e94 <__multiply+0xdc>
 8008ec6:	f8ce 3000 	str.w	r3, [lr]
 8008eca:	3504      	adds	r5, #4
 8008ecc:	e7a0      	b.n	8008e10 <__multiply+0x58>
 8008ece:	3e01      	subs	r6, #1
 8008ed0:	e7a2      	b.n	8008e18 <__multiply+0x60>
	...

08008ed4 <__pow5mult>:
 8008ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ed8:	4615      	mov	r5, r2
 8008eda:	f012 0203 	ands.w	r2, r2, #3
 8008ede:	4606      	mov	r6, r0
 8008ee0:	460f      	mov	r7, r1
 8008ee2:	d007      	beq.n	8008ef4 <__pow5mult+0x20>
 8008ee4:	3a01      	subs	r2, #1
 8008ee6:	4c21      	ldr	r4, [pc, #132]	; (8008f6c <__pow5mult+0x98>)
 8008ee8:	2300      	movs	r3, #0
 8008eea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008eee:	f7ff fed1 	bl	8008c94 <__multadd>
 8008ef2:	4607      	mov	r7, r0
 8008ef4:	10ad      	asrs	r5, r5, #2
 8008ef6:	d035      	beq.n	8008f64 <__pow5mult+0x90>
 8008ef8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008efa:	b93c      	cbnz	r4, 8008f0c <__pow5mult+0x38>
 8008efc:	2010      	movs	r0, #16
 8008efe:	f7ff fe6b 	bl	8008bd8 <malloc>
 8008f02:	6270      	str	r0, [r6, #36]	; 0x24
 8008f04:	6044      	str	r4, [r0, #4]
 8008f06:	6084      	str	r4, [r0, #8]
 8008f08:	6004      	str	r4, [r0, #0]
 8008f0a:	60c4      	str	r4, [r0, #12]
 8008f0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f14:	b94c      	cbnz	r4, 8008f2a <__pow5mult+0x56>
 8008f16:	f240 2171 	movw	r1, #625	; 0x271
 8008f1a:	4630      	mov	r0, r6
 8008f1c:	f7ff ff43 	bl	8008da6 <__i2b>
 8008f20:	2300      	movs	r3, #0
 8008f22:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f26:	4604      	mov	r4, r0
 8008f28:	6003      	str	r3, [r0, #0]
 8008f2a:	f04f 0800 	mov.w	r8, #0
 8008f2e:	07eb      	lsls	r3, r5, #31
 8008f30:	d50a      	bpl.n	8008f48 <__pow5mult+0x74>
 8008f32:	4639      	mov	r1, r7
 8008f34:	4622      	mov	r2, r4
 8008f36:	4630      	mov	r0, r6
 8008f38:	f7ff ff3e 	bl	8008db8 <__multiply>
 8008f3c:	4639      	mov	r1, r7
 8008f3e:	4681      	mov	r9, r0
 8008f40:	4630      	mov	r0, r6
 8008f42:	f7ff fe90 	bl	8008c66 <_Bfree>
 8008f46:	464f      	mov	r7, r9
 8008f48:	106d      	asrs	r5, r5, #1
 8008f4a:	d00b      	beq.n	8008f64 <__pow5mult+0x90>
 8008f4c:	6820      	ldr	r0, [r4, #0]
 8008f4e:	b938      	cbnz	r0, 8008f60 <__pow5mult+0x8c>
 8008f50:	4622      	mov	r2, r4
 8008f52:	4621      	mov	r1, r4
 8008f54:	4630      	mov	r0, r6
 8008f56:	f7ff ff2f 	bl	8008db8 <__multiply>
 8008f5a:	6020      	str	r0, [r4, #0]
 8008f5c:	f8c0 8000 	str.w	r8, [r0]
 8008f60:	4604      	mov	r4, r0
 8008f62:	e7e4      	b.n	8008f2e <__pow5mult+0x5a>
 8008f64:	4638      	mov	r0, r7
 8008f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f6a:	bf00      	nop
 8008f6c:	0800a328 	.word	0x0800a328

08008f70 <__lshift>:
 8008f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f74:	460c      	mov	r4, r1
 8008f76:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f7a:	6923      	ldr	r3, [r4, #16]
 8008f7c:	6849      	ldr	r1, [r1, #4]
 8008f7e:	eb0a 0903 	add.w	r9, sl, r3
 8008f82:	68a3      	ldr	r3, [r4, #8]
 8008f84:	4607      	mov	r7, r0
 8008f86:	4616      	mov	r6, r2
 8008f88:	f109 0501 	add.w	r5, r9, #1
 8008f8c:	42ab      	cmp	r3, r5
 8008f8e:	db31      	blt.n	8008ff4 <__lshift+0x84>
 8008f90:	4638      	mov	r0, r7
 8008f92:	f7ff fe34 	bl	8008bfe <_Balloc>
 8008f96:	2200      	movs	r2, #0
 8008f98:	4680      	mov	r8, r0
 8008f9a:	f100 0314 	add.w	r3, r0, #20
 8008f9e:	4611      	mov	r1, r2
 8008fa0:	4552      	cmp	r2, sl
 8008fa2:	db2a      	blt.n	8008ffa <__lshift+0x8a>
 8008fa4:	6920      	ldr	r0, [r4, #16]
 8008fa6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008faa:	f104 0114 	add.w	r1, r4, #20
 8008fae:	f016 021f 	ands.w	r2, r6, #31
 8008fb2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008fb6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008fba:	d022      	beq.n	8009002 <__lshift+0x92>
 8008fbc:	f1c2 0c20 	rsb	ip, r2, #32
 8008fc0:	2000      	movs	r0, #0
 8008fc2:	680e      	ldr	r6, [r1, #0]
 8008fc4:	4096      	lsls	r6, r2
 8008fc6:	4330      	orrs	r0, r6
 8008fc8:	f843 0b04 	str.w	r0, [r3], #4
 8008fcc:	f851 0b04 	ldr.w	r0, [r1], #4
 8008fd0:	458e      	cmp	lr, r1
 8008fd2:	fa20 f00c 	lsr.w	r0, r0, ip
 8008fd6:	d8f4      	bhi.n	8008fc2 <__lshift+0x52>
 8008fd8:	6018      	str	r0, [r3, #0]
 8008fda:	b108      	cbz	r0, 8008fe0 <__lshift+0x70>
 8008fdc:	f109 0502 	add.w	r5, r9, #2
 8008fe0:	3d01      	subs	r5, #1
 8008fe2:	4638      	mov	r0, r7
 8008fe4:	f8c8 5010 	str.w	r5, [r8, #16]
 8008fe8:	4621      	mov	r1, r4
 8008fea:	f7ff fe3c 	bl	8008c66 <_Bfree>
 8008fee:	4640      	mov	r0, r8
 8008ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ff4:	3101      	adds	r1, #1
 8008ff6:	005b      	lsls	r3, r3, #1
 8008ff8:	e7c8      	b.n	8008f8c <__lshift+0x1c>
 8008ffa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008ffe:	3201      	adds	r2, #1
 8009000:	e7ce      	b.n	8008fa0 <__lshift+0x30>
 8009002:	3b04      	subs	r3, #4
 8009004:	f851 2b04 	ldr.w	r2, [r1], #4
 8009008:	f843 2f04 	str.w	r2, [r3, #4]!
 800900c:	458e      	cmp	lr, r1
 800900e:	d8f9      	bhi.n	8009004 <__lshift+0x94>
 8009010:	e7e6      	b.n	8008fe0 <__lshift+0x70>

08009012 <__mcmp>:
 8009012:	6903      	ldr	r3, [r0, #16]
 8009014:	690a      	ldr	r2, [r1, #16]
 8009016:	1a9b      	subs	r3, r3, r2
 8009018:	b530      	push	{r4, r5, lr}
 800901a:	d10c      	bne.n	8009036 <__mcmp+0x24>
 800901c:	0092      	lsls	r2, r2, #2
 800901e:	3014      	adds	r0, #20
 8009020:	3114      	adds	r1, #20
 8009022:	1884      	adds	r4, r0, r2
 8009024:	4411      	add	r1, r2
 8009026:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800902a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800902e:	4295      	cmp	r5, r2
 8009030:	d003      	beq.n	800903a <__mcmp+0x28>
 8009032:	d305      	bcc.n	8009040 <__mcmp+0x2e>
 8009034:	2301      	movs	r3, #1
 8009036:	4618      	mov	r0, r3
 8009038:	bd30      	pop	{r4, r5, pc}
 800903a:	42a0      	cmp	r0, r4
 800903c:	d3f3      	bcc.n	8009026 <__mcmp+0x14>
 800903e:	e7fa      	b.n	8009036 <__mcmp+0x24>
 8009040:	f04f 33ff 	mov.w	r3, #4294967295
 8009044:	e7f7      	b.n	8009036 <__mcmp+0x24>

08009046 <__mdiff>:
 8009046:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800904a:	460d      	mov	r5, r1
 800904c:	4607      	mov	r7, r0
 800904e:	4611      	mov	r1, r2
 8009050:	4628      	mov	r0, r5
 8009052:	4614      	mov	r4, r2
 8009054:	f7ff ffdd 	bl	8009012 <__mcmp>
 8009058:	1e06      	subs	r6, r0, #0
 800905a:	d108      	bne.n	800906e <__mdiff+0x28>
 800905c:	4631      	mov	r1, r6
 800905e:	4638      	mov	r0, r7
 8009060:	f7ff fdcd 	bl	8008bfe <_Balloc>
 8009064:	2301      	movs	r3, #1
 8009066:	6103      	str	r3, [r0, #16]
 8009068:	6146      	str	r6, [r0, #20]
 800906a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800906e:	bfa4      	itt	ge
 8009070:	4623      	movge	r3, r4
 8009072:	462c      	movge	r4, r5
 8009074:	4638      	mov	r0, r7
 8009076:	6861      	ldr	r1, [r4, #4]
 8009078:	bfa6      	itte	ge
 800907a:	461d      	movge	r5, r3
 800907c:	2600      	movge	r6, #0
 800907e:	2601      	movlt	r6, #1
 8009080:	f7ff fdbd 	bl	8008bfe <_Balloc>
 8009084:	692b      	ldr	r3, [r5, #16]
 8009086:	60c6      	str	r6, [r0, #12]
 8009088:	6926      	ldr	r6, [r4, #16]
 800908a:	f105 0914 	add.w	r9, r5, #20
 800908e:	f104 0214 	add.w	r2, r4, #20
 8009092:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009096:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800909a:	f100 0514 	add.w	r5, r0, #20
 800909e:	f04f 0c00 	mov.w	ip, #0
 80090a2:	f852 ab04 	ldr.w	sl, [r2], #4
 80090a6:	f859 4b04 	ldr.w	r4, [r9], #4
 80090aa:	fa1c f18a 	uxtah	r1, ip, sl
 80090ae:	b2a3      	uxth	r3, r4
 80090b0:	1ac9      	subs	r1, r1, r3
 80090b2:	0c23      	lsrs	r3, r4, #16
 80090b4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80090b8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80090bc:	b289      	uxth	r1, r1
 80090be:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80090c2:	45c8      	cmp	r8, r9
 80090c4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80090c8:	4696      	mov	lr, r2
 80090ca:	f845 3b04 	str.w	r3, [r5], #4
 80090ce:	d8e8      	bhi.n	80090a2 <__mdiff+0x5c>
 80090d0:	45be      	cmp	lr, r7
 80090d2:	d305      	bcc.n	80090e0 <__mdiff+0x9a>
 80090d4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80090d8:	b18b      	cbz	r3, 80090fe <__mdiff+0xb8>
 80090da:	6106      	str	r6, [r0, #16]
 80090dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090e0:	f85e 1b04 	ldr.w	r1, [lr], #4
 80090e4:	fa1c f381 	uxtah	r3, ip, r1
 80090e8:	141a      	asrs	r2, r3, #16
 80090ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80090f8:	f845 3b04 	str.w	r3, [r5], #4
 80090fc:	e7e8      	b.n	80090d0 <__mdiff+0x8a>
 80090fe:	3e01      	subs	r6, #1
 8009100:	e7e8      	b.n	80090d4 <__mdiff+0x8e>

08009102 <__d2b>:
 8009102:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009106:	460e      	mov	r6, r1
 8009108:	2101      	movs	r1, #1
 800910a:	ec59 8b10 	vmov	r8, r9, d0
 800910e:	4615      	mov	r5, r2
 8009110:	f7ff fd75 	bl	8008bfe <_Balloc>
 8009114:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009118:	4607      	mov	r7, r0
 800911a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800911e:	bb34      	cbnz	r4, 800916e <__d2b+0x6c>
 8009120:	9301      	str	r3, [sp, #4]
 8009122:	f1b8 0f00 	cmp.w	r8, #0
 8009126:	d027      	beq.n	8009178 <__d2b+0x76>
 8009128:	a802      	add	r0, sp, #8
 800912a:	f840 8d08 	str.w	r8, [r0, #-8]!
 800912e:	f7ff fe0b 	bl	8008d48 <__lo0bits>
 8009132:	9900      	ldr	r1, [sp, #0]
 8009134:	b1f0      	cbz	r0, 8009174 <__d2b+0x72>
 8009136:	9a01      	ldr	r2, [sp, #4]
 8009138:	f1c0 0320 	rsb	r3, r0, #32
 800913c:	fa02 f303 	lsl.w	r3, r2, r3
 8009140:	430b      	orrs	r3, r1
 8009142:	40c2      	lsrs	r2, r0
 8009144:	617b      	str	r3, [r7, #20]
 8009146:	9201      	str	r2, [sp, #4]
 8009148:	9b01      	ldr	r3, [sp, #4]
 800914a:	61bb      	str	r3, [r7, #24]
 800914c:	2b00      	cmp	r3, #0
 800914e:	bf14      	ite	ne
 8009150:	2102      	movne	r1, #2
 8009152:	2101      	moveq	r1, #1
 8009154:	6139      	str	r1, [r7, #16]
 8009156:	b1c4      	cbz	r4, 800918a <__d2b+0x88>
 8009158:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800915c:	4404      	add	r4, r0
 800915e:	6034      	str	r4, [r6, #0]
 8009160:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009164:	6028      	str	r0, [r5, #0]
 8009166:	4638      	mov	r0, r7
 8009168:	b003      	add	sp, #12
 800916a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800916e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009172:	e7d5      	b.n	8009120 <__d2b+0x1e>
 8009174:	6179      	str	r1, [r7, #20]
 8009176:	e7e7      	b.n	8009148 <__d2b+0x46>
 8009178:	a801      	add	r0, sp, #4
 800917a:	f7ff fde5 	bl	8008d48 <__lo0bits>
 800917e:	9b01      	ldr	r3, [sp, #4]
 8009180:	617b      	str	r3, [r7, #20]
 8009182:	2101      	movs	r1, #1
 8009184:	6139      	str	r1, [r7, #16]
 8009186:	3020      	adds	r0, #32
 8009188:	e7e5      	b.n	8009156 <__d2b+0x54>
 800918a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800918e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009192:	6030      	str	r0, [r6, #0]
 8009194:	6918      	ldr	r0, [r3, #16]
 8009196:	f7ff fdb8 	bl	8008d0a <__hi0bits>
 800919a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800919e:	e7e1      	b.n	8009164 <__d2b+0x62>

080091a0 <_calloc_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	fb02 f401 	mul.w	r4, r2, r1
 80091a6:	4621      	mov	r1, r4
 80091a8:	f000 f856 	bl	8009258 <_malloc_r>
 80091ac:	4605      	mov	r5, r0
 80091ae:	b118      	cbz	r0, 80091b8 <_calloc_r+0x18>
 80091b0:	4622      	mov	r2, r4
 80091b2:	2100      	movs	r1, #0
 80091b4:	f000 fa3a 	bl	800962c <memset>
 80091b8:	4628      	mov	r0, r5
 80091ba:	bd38      	pop	{r3, r4, r5, pc}

080091bc <_free_r>:
 80091bc:	b538      	push	{r3, r4, r5, lr}
 80091be:	4605      	mov	r5, r0
 80091c0:	2900      	cmp	r1, #0
 80091c2:	d045      	beq.n	8009250 <_free_r+0x94>
 80091c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091c8:	1f0c      	subs	r4, r1, #4
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	bfb8      	it	lt
 80091ce:	18e4      	addlt	r4, r4, r3
 80091d0:	f000 fa34 	bl	800963c <__malloc_lock>
 80091d4:	4a1f      	ldr	r2, [pc, #124]	; (8009254 <_free_r+0x98>)
 80091d6:	6813      	ldr	r3, [r2, #0]
 80091d8:	4610      	mov	r0, r2
 80091da:	b933      	cbnz	r3, 80091ea <_free_r+0x2e>
 80091dc:	6063      	str	r3, [r4, #4]
 80091de:	6014      	str	r4, [r2, #0]
 80091e0:	4628      	mov	r0, r5
 80091e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091e6:	f000 ba2a 	b.w	800963e <__malloc_unlock>
 80091ea:	42a3      	cmp	r3, r4
 80091ec:	d90c      	bls.n	8009208 <_free_r+0x4c>
 80091ee:	6821      	ldr	r1, [r4, #0]
 80091f0:	1862      	adds	r2, r4, r1
 80091f2:	4293      	cmp	r3, r2
 80091f4:	bf04      	itt	eq
 80091f6:	681a      	ldreq	r2, [r3, #0]
 80091f8:	685b      	ldreq	r3, [r3, #4]
 80091fa:	6063      	str	r3, [r4, #4]
 80091fc:	bf04      	itt	eq
 80091fe:	1852      	addeq	r2, r2, r1
 8009200:	6022      	streq	r2, [r4, #0]
 8009202:	6004      	str	r4, [r0, #0]
 8009204:	e7ec      	b.n	80091e0 <_free_r+0x24>
 8009206:	4613      	mov	r3, r2
 8009208:	685a      	ldr	r2, [r3, #4]
 800920a:	b10a      	cbz	r2, 8009210 <_free_r+0x54>
 800920c:	42a2      	cmp	r2, r4
 800920e:	d9fa      	bls.n	8009206 <_free_r+0x4a>
 8009210:	6819      	ldr	r1, [r3, #0]
 8009212:	1858      	adds	r0, r3, r1
 8009214:	42a0      	cmp	r0, r4
 8009216:	d10b      	bne.n	8009230 <_free_r+0x74>
 8009218:	6820      	ldr	r0, [r4, #0]
 800921a:	4401      	add	r1, r0
 800921c:	1858      	adds	r0, r3, r1
 800921e:	4282      	cmp	r2, r0
 8009220:	6019      	str	r1, [r3, #0]
 8009222:	d1dd      	bne.n	80091e0 <_free_r+0x24>
 8009224:	6810      	ldr	r0, [r2, #0]
 8009226:	6852      	ldr	r2, [r2, #4]
 8009228:	605a      	str	r2, [r3, #4]
 800922a:	4401      	add	r1, r0
 800922c:	6019      	str	r1, [r3, #0]
 800922e:	e7d7      	b.n	80091e0 <_free_r+0x24>
 8009230:	d902      	bls.n	8009238 <_free_r+0x7c>
 8009232:	230c      	movs	r3, #12
 8009234:	602b      	str	r3, [r5, #0]
 8009236:	e7d3      	b.n	80091e0 <_free_r+0x24>
 8009238:	6820      	ldr	r0, [r4, #0]
 800923a:	1821      	adds	r1, r4, r0
 800923c:	428a      	cmp	r2, r1
 800923e:	bf04      	itt	eq
 8009240:	6811      	ldreq	r1, [r2, #0]
 8009242:	6852      	ldreq	r2, [r2, #4]
 8009244:	6062      	str	r2, [r4, #4]
 8009246:	bf04      	itt	eq
 8009248:	1809      	addeq	r1, r1, r0
 800924a:	6021      	streq	r1, [r4, #0]
 800924c:	605c      	str	r4, [r3, #4]
 800924e:	e7c7      	b.n	80091e0 <_free_r+0x24>
 8009250:	bd38      	pop	{r3, r4, r5, pc}
 8009252:	bf00      	nop
 8009254:	200001fc 	.word	0x200001fc

08009258 <_malloc_r>:
 8009258:	b570      	push	{r4, r5, r6, lr}
 800925a:	1ccd      	adds	r5, r1, #3
 800925c:	f025 0503 	bic.w	r5, r5, #3
 8009260:	3508      	adds	r5, #8
 8009262:	2d0c      	cmp	r5, #12
 8009264:	bf38      	it	cc
 8009266:	250c      	movcc	r5, #12
 8009268:	2d00      	cmp	r5, #0
 800926a:	4606      	mov	r6, r0
 800926c:	db01      	blt.n	8009272 <_malloc_r+0x1a>
 800926e:	42a9      	cmp	r1, r5
 8009270:	d903      	bls.n	800927a <_malloc_r+0x22>
 8009272:	230c      	movs	r3, #12
 8009274:	6033      	str	r3, [r6, #0]
 8009276:	2000      	movs	r0, #0
 8009278:	bd70      	pop	{r4, r5, r6, pc}
 800927a:	f000 f9df 	bl	800963c <__malloc_lock>
 800927e:	4a23      	ldr	r2, [pc, #140]	; (800930c <_malloc_r+0xb4>)
 8009280:	6814      	ldr	r4, [r2, #0]
 8009282:	4621      	mov	r1, r4
 8009284:	b991      	cbnz	r1, 80092ac <_malloc_r+0x54>
 8009286:	4c22      	ldr	r4, [pc, #136]	; (8009310 <_malloc_r+0xb8>)
 8009288:	6823      	ldr	r3, [r4, #0]
 800928a:	b91b      	cbnz	r3, 8009294 <_malloc_r+0x3c>
 800928c:	4630      	mov	r0, r6
 800928e:	f000 f991 	bl	80095b4 <_sbrk_r>
 8009292:	6020      	str	r0, [r4, #0]
 8009294:	4629      	mov	r1, r5
 8009296:	4630      	mov	r0, r6
 8009298:	f000 f98c 	bl	80095b4 <_sbrk_r>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	d126      	bne.n	80092ee <_malloc_r+0x96>
 80092a0:	230c      	movs	r3, #12
 80092a2:	6033      	str	r3, [r6, #0]
 80092a4:	4630      	mov	r0, r6
 80092a6:	f000 f9ca 	bl	800963e <__malloc_unlock>
 80092aa:	e7e4      	b.n	8009276 <_malloc_r+0x1e>
 80092ac:	680b      	ldr	r3, [r1, #0]
 80092ae:	1b5b      	subs	r3, r3, r5
 80092b0:	d41a      	bmi.n	80092e8 <_malloc_r+0x90>
 80092b2:	2b0b      	cmp	r3, #11
 80092b4:	d90f      	bls.n	80092d6 <_malloc_r+0x7e>
 80092b6:	600b      	str	r3, [r1, #0]
 80092b8:	50cd      	str	r5, [r1, r3]
 80092ba:	18cc      	adds	r4, r1, r3
 80092bc:	4630      	mov	r0, r6
 80092be:	f000 f9be 	bl	800963e <__malloc_unlock>
 80092c2:	f104 000b 	add.w	r0, r4, #11
 80092c6:	1d23      	adds	r3, r4, #4
 80092c8:	f020 0007 	bic.w	r0, r0, #7
 80092cc:	1ac3      	subs	r3, r0, r3
 80092ce:	d01b      	beq.n	8009308 <_malloc_r+0xb0>
 80092d0:	425a      	negs	r2, r3
 80092d2:	50e2      	str	r2, [r4, r3]
 80092d4:	bd70      	pop	{r4, r5, r6, pc}
 80092d6:	428c      	cmp	r4, r1
 80092d8:	bf0d      	iteet	eq
 80092da:	6863      	ldreq	r3, [r4, #4]
 80092dc:	684b      	ldrne	r3, [r1, #4]
 80092de:	6063      	strne	r3, [r4, #4]
 80092e0:	6013      	streq	r3, [r2, #0]
 80092e2:	bf18      	it	ne
 80092e4:	460c      	movne	r4, r1
 80092e6:	e7e9      	b.n	80092bc <_malloc_r+0x64>
 80092e8:	460c      	mov	r4, r1
 80092ea:	6849      	ldr	r1, [r1, #4]
 80092ec:	e7ca      	b.n	8009284 <_malloc_r+0x2c>
 80092ee:	1cc4      	adds	r4, r0, #3
 80092f0:	f024 0403 	bic.w	r4, r4, #3
 80092f4:	42a0      	cmp	r0, r4
 80092f6:	d005      	beq.n	8009304 <_malloc_r+0xac>
 80092f8:	1a21      	subs	r1, r4, r0
 80092fa:	4630      	mov	r0, r6
 80092fc:	f000 f95a 	bl	80095b4 <_sbrk_r>
 8009300:	3001      	adds	r0, #1
 8009302:	d0cd      	beq.n	80092a0 <_malloc_r+0x48>
 8009304:	6025      	str	r5, [r4, #0]
 8009306:	e7d9      	b.n	80092bc <_malloc_r+0x64>
 8009308:	bd70      	pop	{r4, r5, r6, pc}
 800930a:	bf00      	nop
 800930c:	200001fc 	.word	0x200001fc
 8009310:	20000200 	.word	0x20000200

08009314 <__ssputs_r>:
 8009314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009318:	688e      	ldr	r6, [r1, #8]
 800931a:	429e      	cmp	r6, r3
 800931c:	4682      	mov	sl, r0
 800931e:	460c      	mov	r4, r1
 8009320:	4691      	mov	r9, r2
 8009322:	4698      	mov	r8, r3
 8009324:	d835      	bhi.n	8009392 <__ssputs_r+0x7e>
 8009326:	898a      	ldrh	r2, [r1, #12]
 8009328:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800932c:	d031      	beq.n	8009392 <__ssputs_r+0x7e>
 800932e:	6825      	ldr	r5, [r4, #0]
 8009330:	6909      	ldr	r1, [r1, #16]
 8009332:	1a6f      	subs	r7, r5, r1
 8009334:	6965      	ldr	r5, [r4, #20]
 8009336:	2302      	movs	r3, #2
 8009338:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800933c:	fb95 f5f3 	sdiv	r5, r5, r3
 8009340:	f108 0301 	add.w	r3, r8, #1
 8009344:	443b      	add	r3, r7
 8009346:	429d      	cmp	r5, r3
 8009348:	bf38      	it	cc
 800934a:	461d      	movcc	r5, r3
 800934c:	0553      	lsls	r3, r2, #21
 800934e:	d531      	bpl.n	80093b4 <__ssputs_r+0xa0>
 8009350:	4629      	mov	r1, r5
 8009352:	f7ff ff81 	bl	8009258 <_malloc_r>
 8009356:	4606      	mov	r6, r0
 8009358:	b950      	cbnz	r0, 8009370 <__ssputs_r+0x5c>
 800935a:	230c      	movs	r3, #12
 800935c:	f8ca 3000 	str.w	r3, [sl]
 8009360:	89a3      	ldrh	r3, [r4, #12]
 8009362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009366:	81a3      	strh	r3, [r4, #12]
 8009368:	f04f 30ff 	mov.w	r0, #4294967295
 800936c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009370:	463a      	mov	r2, r7
 8009372:	6921      	ldr	r1, [r4, #16]
 8009374:	f7ff fc38 	bl	8008be8 <memcpy>
 8009378:	89a3      	ldrh	r3, [r4, #12]
 800937a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800937e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009382:	81a3      	strh	r3, [r4, #12]
 8009384:	6126      	str	r6, [r4, #16]
 8009386:	6165      	str	r5, [r4, #20]
 8009388:	443e      	add	r6, r7
 800938a:	1bed      	subs	r5, r5, r7
 800938c:	6026      	str	r6, [r4, #0]
 800938e:	60a5      	str	r5, [r4, #8]
 8009390:	4646      	mov	r6, r8
 8009392:	4546      	cmp	r6, r8
 8009394:	bf28      	it	cs
 8009396:	4646      	movcs	r6, r8
 8009398:	4632      	mov	r2, r6
 800939a:	4649      	mov	r1, r9
 800939c:	6820      	ldr	r0, [r4, #0]
 800939e:	f000 f92b 	bl	80095f8 <memmove>
 80093a2:	68a3      	ldr	r3, [r4, #8]
 80093a4:	1b9b      	subs	r3, r3, r6
 80093a6:	60a3      	str	r3, [r4, #8]
 80093a8:	6823      	ldr	r3, [r4, #0]
 80093aa:	441e      	add	r6, r3
 80093ac:	6026      	str	r6, [r4, #0]
 80093ae:	2000      	movs	r0, #0
 80093b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093b4:	462a      	mov	r2, r5
 80093b6:	f000 f943 	bl	8009640 <_realloc_r>
 80093ba:	4606      	mov	r6, r0
 80093bc:	2800      	cmp	r0, #0
 80093be:	d1e1      	bne.n	8009384 <__ssputs_r+0x70>
 80093c0:	6921      	ldr	r1, [r4, #16]
 80093c2:	4650      	mov	r0, sl
 80093c4:	f7ff fefa 	bl	80091bc <_free_r>
 80093c8:	e7c7      	b.n	800935a <__ssputs_r+0x46>
	...

080093cc <_svfiprintf_r>:
 80093cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d0:	b09d      	sub	sp, #116	; 0x74
 80093d2:	4680      	mov	r8, r0
 80093d4:	9303      	str	r3, [sp, #12]
 80093d6:	898b      	ldrh	r3, [r1, #12]
 80093d8:	061c      	lsls	r4, r3, #24
 80093da:	460d      	mov	r5, r1
 80093dc:	4616      	mov	r6, r2
 80093de:	d50f      	bpl.n	8009400 <_svfiprintf_r+0x34>
 80093e0:	690b      	ldr	r3, [r1, #16]
 80093e2:	b96b      	cbnz	r3, 8009400 <_svfiprintf_r+0x34>
 80093e4:	2140      	movs	r1, #64	; 0x40
 80093e6:	f7ff ff37 	bl	8009258 <_malloc_r>
 80093ea:	6028      	str	r0, [r5, #0]
 80093ec:	6128      	str	r0, [r5, #16]
 80093ee:	b928      	cbnz	r0, 80093fc <_svfiprintf_r+0x30>
 80093f0:	230c      	movs	r3, #12
 80093f2:	f8c8 3000 	str.w	r3, [r8]
 80093f6:	f04f 30ff 	mov.w	r0, #4294967295
 80093fa:	e0c5      	b.n	8009588 <_svfiprintf_r+0x1bc>
 80093fc:	2340      	movs	r3, #64	; 0x40
 80093fe:	616b      	str	r3, [r5, #20]
 8009400:	2300      	movs	r3, #0
 8009402:	9309      	str	r3, [sp, #36]	; 0x24
 8009404:	2320      	movs	r3, #32
 8009406:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800940a:	2330      	movs	r3, #48	; 0x30
 800940c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009410:	f04f 0b01 	mov.w	fp, #1
 8009414:	4637      	mov	r7, r6
 8009416:	463c      	mov	r4, r7
 8009418:	f814 3b01 	ldrb.w	r3, [r4], #1
 800941c:	2b00      	cmp	r3, #0
 800941e:	d13c      	bne.n	800949a <_svfiprintf_r+0xce>
 8009420:	ebb7 0a06 	subs.w	sl, r7, r6
 8009424:	d00b      	beq.n	800943e <_svfiprintf_r+0x72>
 8009426:	4653      	mov	r3, sl
 8009428:	4632      	mov	r2, r6
 800942a:	4629      	mov	r1, r5
 800942c:	4640      	mov	r0, r8
 800942e:	f7ff ff71 	bl	8009314 <__ssputs_r>
 8009432:	3001      	adds	r0, #1
 8009434:	f000 80a3 	beq.w	800957e <_svfiprintf_r+0x1b2>
 8009438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800943a:	4453      	add	r3, sl
 800943c:	9309      	str	r3, [sp, #36]	; 0x24
 800943e:	783b      	ldrb	r3, [r7, #0]
 8009440:	2b00      	cmp	r3, #0
 8009442:	f000 809c 	beq.w	800957e <_svfiprintf_r+0x1b2>
 8009446:	2300      	movs	r3, #0
 8009448:	f04f 32ff 	mov.w	r2, #4294967295
 800944c:	9304      	str	r3, [sp, #16]
 800944e:	9307      	str	r3, [sp, #28]
 8009450:	9205      	str	r2, [sp, #20]
 8009452:	9306      	str	r3, [sp, #24]
 8009454:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009458:	931a      	str	r3, [sp, #104]	; 0x68
 800945a:	2205      	movs	r2, #5
 800945c:	7821      	ldrb	r1, [r4, #0]
 800945e:	4850      	ldr	r0, [pc, #320]	; (80095a0 <_svfiprintf_r+0x1d4>)
 8009460:	f7f6 febe 	bl	80001e0 <memchr>
 8009464:	1c67      	adds	r7, r4, #1
 8009466:	9b04      	ldr	r3, [sp, #16]
 8009468:	b9d8      	cbnz	r0, 80094a2 <_svfiprintf_r+0xd6>
 800946a:	06d9      	lsls	r1, r3, #27
 800946c:	bf44      	itt	mi
 800946e:	2220      	movmi	r2, #32
 8009470:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009474:	071a      	lsls	r2, r3, #28
 8009476:	bf44      	itt	mi
 8009478:	222b      	movmi	r2, #43	; 0x2b
 800947a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800947e:	7822      	ldrb	r2, [r4, #0]
 8009480:	2a2a      	cmp	r2, #42	; 0x2a
 8009482:	d016      	beq.n	80094b2 <_svfiprintf_r+0xe6>
 8009484:	9a07      	ldr	r2, [sp, #28]
 8009486:	2100      	movs	r1, #0
 8009488:	200a      	movs	r0, #10
 800948a:	4627      	mov	r7, r4
 800948c:	3401      	adds	r4, #1
 800948e:	783b      	ldrb	r3, [r7, #0]
 8009490:	3b30      	subs	r3, #48	; 0x30
 8009492:	2b09      	cmp	r3, #9
 8009494:	d951      	bls.n	800953a <_svfiprintf_r+0x16e>
 8009496:	b1c9      	cbz	r1, 80094cc <_svfiprintf_r+0x100>
 8009498:	e011      	b.n	80094be <_svfiprintf_r+0xf2>
 800949a:	2b25      	cmp	r3, #37	; 0x25
 800949c:	d0c0      	beq.n	8009420 <_svfiprintf_r+0x54>
 800949e:	4627      	mov	r7, r4
 80094a0:	e7b9      	b.n	8009416 <_svfiprintf_r+0x4a>
 80094a2:	4a3f      	ldr	r2, [pc, #252]	; (80095a0 <_svfiprintf_r+0x1d4>)
 80094a4:	1a80      	subs	r0, r0, r2
 80094a6:	fa0b f000 	lsl.w	r0, fp, r0
 80094aa:	4318      	orrs	r0, r3
 80094ac:	9004      	str	r0, [sp, #16]
 80094ae:	463c      	mov	r4, r7
 80094b0:	e7d3      	b.n	800945a <_svfiprintf_r+0x8e>
 80094b2:	9a03      	ldr	r2, [sp, #12]
 80094b4:	1d11      	adds	r1, r2, #4
 80094b6:	6812      	ldr	r2, [r2, #0]
 80094b8:	9103      	str	r1, [sp, #12]
 80094ba:	2a00      	cmp	r2, #0
 80094bc:	db01      	blt.n	80094c2 <_svfiprintf_r+0xf6>
 80094be:	9207      	str	r2, [sp, #28]
 80094c0:	e004      	b.n	80094cc <_svfiprintf_r+0x100>
 80094c2:	4252      	negs	r2, r2
 80094c4:	f043 0302 	orr.w	r3, r3, #2
 80094c8:	9207      	str	r2, [sp, #28]
 80094ca:	9304      	str	r3, [sp, #16]
 80094cc:	783b      	ldrb	r3, [r7, #0]
 80094ce:	2b2e      	cmp	r3, #46	; 0x2e
 80094d0:	d10e      	bne.n	80094f0 <_svfiprintf_r+0x124>
 80094d2:	787b      	ldrb	r3, [r7, #1]
 80094d4:	2b2a      	cmp	r3, #42	; 0x2a
 80094d6:	f107 0101 	add.w	r1, r7, #1
 80094da:	d132      	bne.n	8009542 <_svfiprintf_r+0x176>
 80094dc:	9b03      	ldr	r3, [sp, #12]
 80094de:	1d1a      	adds	r2, r3, #4
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	9203      	str	r2, [sp, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	bfb8      	it	lt
 80094e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80094ec:	3702      	adds	r7, #2
 80094ee:	9305      	str	r3, [sp, #20]
 80094f0:	4c2c      	ldr	r4, [pc, #176]	; (80095a4 <_svfiprintf_r+0x1d8>)
 80094f2:	7839      	ldrb	r1, [r7, #0]
 80094f4:	2203      	movs	r2, #3
 80094f6:	4620      	mov	r0, r4
 80094f8:	f7f6 fe72 	bl	80001e0 <memchr>
 80094fc:	b138      	cbz	r0, 800950e <_svfiprintf_r+0x142>
 80094fe:	2340      	movs	r3, #64	; 0x40
 8009500:	1b00      	subs	r0, r0, r4
 8009502:	fa03 f000 	lsl.w	r0, r3, r0
 8009506:	9b04      	ldr	r3, [sp, #16]
 8009508:	4303      	orrs	r3, r0
 800950a:	9304      	str	r3, [sp, #16]
 800950c:	3701      	adds	r7, #1
 800950e:	7839      	ldrb	r1, [r7, #0]
 8009510:	4825      	ldr	r0, [pc, #148]	; (80095a8 <_svfiprintf_r+0x1dc>)
 8009512:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009516:	2206      	movs	r2, #6
 8009518:	1c7e      	adds	r6, r7, #1
 800951a:	f7f6 fe61 	bl	80001e0 <memchr>
 800951e:	2800      	cmp	r0, #0
 8009520:	d035      	beq.n	800958e <_svfiprintf_r+0x1c2>
 8009522:	4b22      	ldr	r3, [pc, #136]	; (80095ac <_svfiprintf_r+0x1e0>)
 8009524:	b9fb      	cbnz	r3, 8009566 <_svfiprintf_r+0x19a>
 8009526:	9b03      	ldr	r3, [sp, #12]
 8009528:	3307      	adds	r3, #7
 800952a:	f023 0307 	bic.w	r3, r3, #7
 800952e:	3308      	adds	r3, #8
 8009530:	9303      	str	r3, [sp, #12]
 8009532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009534:	444b      	add	r3, r9
 8009536:	9309      	str	r3, [sp, #36]	; 0x24
 8009538:	e76c      	b.n	8009414 <_svfiprintf_r+0x48>
 800953a:	fb00 3202 	mla	r2, r0, r2, r3
 800953e:	2101      	movs	r1, #1
 8009540:	e7a3      	b.n	800948a <_svfiprintf_r+0xbe>
 8009542:	2300      	movs	r3, #0
 8009544:	9305      	str	r3, [sp, #20]
 8009546:	4618      	mov	r0, r3
 8009548:	240a      	movs	r4, #10
 800954a:	460f      	mov	r7, r1
 800954c:	3101      	adds	r1, #1
 800954e:	783a      	ldrb	r2, [r7, #0]
 8009550:	3a30      	subs	r2, #48	; 0x30
 8009552:	2a09      	cmp	r2, #9
 8009554:	d903      	bls.n	800955e <_svfiprintf_r+0x192>
 8009556:	2b00      	cmp	r3, #0
 8009558:	d0ca      	beq.n	80094f0 <_svfiprintf_r+0x124>
 800955a:	9005      	str	r0, [sp, #20]
 800955c:	e7c8      	b.n	80094f0 <_svfiprintf_r+0x124>
 800955e:	fb04 2000 	mla	r0, r4, r0, r2
 8009562:	2301      	movs	r3, #1
 8009564:	e7f1      	b.n	800954a <_svfiprintf_r+0x17e>
 8009566:	ab03      	add	r3, sp, #12
 8009568:	9300      	str	r3, [sp, #0]
 800956a:	462a      	mov	r2, r5
 800956c:	4b10      	ldr	r3, [pc, #64]	; (80095b0 <_svfiprintf_r+0x1e4>)
 800956e:	a904      	add	r1, sp, #16
 8009570:	4640      	mov	r0, r8
 8009572:	f7fe f8cd 	bl	8007710 <_printf_float>
 8009576:	f1b0 3fff 	cmp.w	r0, #4294967295
 800957a:	4681      	mov	r9, r0
 800957c:	d1d9      	bne.n	8009532 <_svfiprintf_r+0x166>
 800957e:	89ab      	ldrh	r3, [r5, #12]
 8009580:	065b      	lsls	r3, r3, #25
 8009582:	f53f af38 	bmi.w	80093f6 <_svfiprintf_r+0x2a>
 8009586:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009588:	b01d      	add	sp, #116	; 0x74
 800958a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958e:	ab03      	add	r3, sp, #12
 8009590:	9300      	str	r3, [sp, #0]
 8009592:	462a      	mov	r2, r5
 8009594:	4b06      	ldr	r3, [pc, #24]	; (80095b0 <_svfiprintf_r+0x1e4>)
 8009596:	a904      	add	r1, sp, #16
 8009598:	4640      	mov	r0, r8
 800959a:	f7fe fb6f 	bl	8007c7c <_printf_i>
 800959e:	e7ea      	b.n	8009576 <_svfiprintf_r+0x1aa>
 80095a0:	0800a334 	.word	0x0800a334
 80095a4:	0800a33a 	.word	0x0800a33a
 80095a8:	0800a33e 	.word	0x0800a33e
 80095ac:	08007711 	.word	0x08007711
 80095b0:	08009315 	.word	0x08009315

080095b4 <_sbrk_r>:
 80095b4:	b538      	push	{r3, r4, r5, lr}
 80095b6:	4c06      	ldr	r4, [pc, #24]	; (80095d0 <_sbrk_r+0x1c>)
 80095b8:	2300      	movs	r3, #0
 80095ba:	4605      	mov	r5, r0
 80095bc:	4608      	mov	r0, r1
 80095be:	6023      	str	r3, [r4, #0]
 80095c0:	f000 fda2 	bl	800a108 <_sbrk>
 80095c4:	1c43      	adds	r3, r0, #1
 80095c6:	d102      	bne.n	80095ce <_sbrk_r+0x1a>
 80095c8:	6823      	ldr	r3, [r4, #0]
 80095ca:	b103      	cbz	r3, 80095ce <_sbrk_r+0x1a>
 80095cc:	602b      	str	r3, [r5, #0]
 80095ce:	bd38      	pop	{r3, r4, r5, pc}
 80095d0:	200004c8 	.word	0x200004c8

080095d4 <__ascii_mbtowc>:
 80095d4:	b082      	sub	sp, #8
 80095d6:	b901      	cbnz	r1, 80095da <__ascii_mbtowc+0x6>
 80095d8:	a901      	add	r1, sp, #4
 80095da:	b142      	cbz	r2, 80095ee <__ascii_mbtowc+0x1a>
 80095dc:	b14b      	cbz	r3, 80095f2 <__ascii_mbtowc+0x1e>
 80095de:	7813      	ldrb	r3, [r2, #0]
 80095e0:	600b      	str	r3, [r1, #0]
 80095e2:	7812      	ldrb	r2, [r2, #0]
 80095e4:	1c10      	adds	r0, r2, #0
 80095e6:	bf18      	it	ne
 80095e8:	2001      	movne	r0, #1
 80095ea:	b002      	add	sp, #8
 80095ec:	4770      	bx	lr
 80095ee:	4610      	mov	r0, r2
 80095f0:	e7fb      	b.n	80095ea <__ascii_mbtowc+0x16>
 80095f2:	f06f 0001 	mvn.w	r0, #1
 80095f6:	e7f8      	b.n	80095ea <__ascii_mbtowc+0x16>

080095f8 <memmove>:
 80095f8:	4288      	cmp	r0, r1
 80095fa:	b510      	push	{r4, lr}
 80095fc:	eb01 0302 	add.w	r3, r1, r2
 8009600:	d803      	bhi.n	800960a <memmove+0x12>
 8009602:	1e42      	subs	r2, r0, #1
 8009604:	4299      	cmp	r1, r3
 8009606:	d10c      	bne.n	8009622 <memmove+0x2a>
 8009608:	bd10      	pop	{r4, pc}
 800960a:	4298      	cmp	r0, r3
 800960c:	d2f9      	bcs.n	8009602 <memmove+0xa>
 800960e:	1881      	adds	r1, r0, r2
 8009610:	1ad2      	subs	r2, r2, r3
 8009612:	42d3      	cmn	r3, r2
 8009614:	d100      	bne.n	8009618 <memmove+0x20>
 8009616:	bd10      	pop	{r4, pc}
 8009618:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800961c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009620:	e7f7      	b.n	8009612 <memmove+0x1a>
 8009622:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009626:	f802 4f01 	strb.w	r4, [r2, #1]!
 800962a:	e7eb      	b.n	8009604 <memmove+0xc>

0800962c <memset>:
 800962c:	4402      	add	r2, r0
 800962e:	4603      	mov	r3, r0
 8009630:	4293      	cmp	r3, r2
 8009632:	d100      	bne.n	8009636 <memset+0xa>
 8009634:	4770      	bx	lr
 8009636:	f803 1b01 	strb.w	r1, [r3], #1
 800963a:	e7f9      	b.n	8009630 <memset+0x4>

0800963c <__malloc_lock>:
 800963c:	4770      	bx	lr

0800963e <__malloc_unlock>:
 800963e:	4770      	bx	lr

08009640 <_realloc_r>:
 8009640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009642:	4607      	mov	r7, r0
 8009644:	4614      	mov	r4, r2
 8009646:	460e      	mov	r6, r1
 8009648:	b921      	cbnz	r1, 8009654 <_realloc_r+0x14>
 800964a:	4611      	mov	r1, r2
 800964c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009650:	f7ff be02 	b.w	8009258 <_malloc_r>
 8009654:	b922      	cbnz	r2, 8009660 <_realloc_r+0x20>
 8009656:	f7ff fdb1 	bl	80091bc <_free_r>
 800965a:	4625      	mov	r5, r4
 800965c:	4628      	mov	r0, r5
 800965e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009660:	f000 f821 	bl	80096a6 <_malloc_usable_size_r>
 8009664:	4284      	cmp	r4, r0
 8009666:	d90f      	bls.n	8009688 <_realloc_r+0x48>
 8009668:	4621      	mov	r1, r4
 800966a:	4638      	mov	r0, r7
 800966c:	f7ff fdf4 	bl	8009258 <_malloc_r>
 8009670:	4605      	mov	r5, r0
 8009672:	2800      	cmp	r0, #0
 8009674:	d0f2      	beq.n	800965c <_realloc_r+0x1c>
 8009676:	4631      	mov	r1, r6
 8009678:	4622      	mov	r2, r4
 800967a:	f7ff fab5 	bl	8008be8 <memcpy>
 800967e:	4631      	mov	r1, r6
 8009680:	4638      	mov	r0, r7
 8009682:	f7ff fd9b 	bl	80091bc <_free_r>
 8009686:	e7e9      	b.n	800965c <_realloc_r+0x1c>
 8009688:	4635      	mov	r5, r6
 800968a:	e7e7      	b.n	800965c <_realloc_r+0x1c>

0800968c <__ascii_wctomb>:
 800968c:	b149      	cbz	r1, 80096a2 <__ascii_wctomb+0x16>
 800968e:	2aff      	cmp	r2, #255	; 0xff
 8009690:	bf85      	ittet	hi
 8009692:	238a      	movhi	r3, #138	; 0x8a
 8009694:	6003      	strhi	r3, [r0, #0]
 8009696:	700a      	strbls	r2, [r1, #0]
 8009698:	f04f 30ff 	movhi.w	r0, #4294967295
 800969c:	bf98      	it	ls
 800969e:	2001      	movls	r0, #1
 80096a0:	4770      	bx	lr
 80096a2:	4608      	mov	r0, r1
 80096a4:	4770      	bx	lr

080096a6 <_malloc_usable_size_r>:
 80096a6:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80096aa:	2800      	cmp	r0, #0
 80096ac:	f1a0 0004 	sub.w	r0, r0, #4
 80096b0:	bfbc      	itt	lt
 80096b2:	580b      	ldrlt	r3, [r1, r0]
 80096b4:	18c0      	addlt	r0, r0, r3
 80096b6:	4770      	bx	lr

080096b8 <sinf>:
 80096b8:	ee10 3a10 	vmov	r3, s0
 80096bc:	b507      	push	{r0, r1, r2, lr}
 80096be:	4a1d      	ldr	r2, [pc, #116]	; (8009734 <sinf+0x7c>)
 80096c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80096c4:	4293      	cmp	r3, r2
 80096c6:	dc05      	bgt.n	80096d4 <sinf+0x1c>
 80096c8:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8009738 <sinf+0x80>
 80096cc:	2000      	movs	r0, #0
 80096ce:	f000 fc1d 	bl	8009f0c <__kernel_sinf>
 80096d2:	e004      	b.n	80096de <sinf+0x26>
 80096d4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80096d8:	db04      	blt.n	80096e4 <sinf+0x2c>
 80096da:	ee30 0a40 	vsub.f32	s0, s0, s0
 80096de:	b003      	add	sp, #12
 80096e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80096e4:	4668      	mov	r0, sp
 80096e6:	f000 f829 	bl	800973c <__ieee754_rem_pio2f>
 80096ea:	f000 0003 	and.w	r0, r0, #3
 80096ee:	2801      	cmp	r0, #1
 80096f0:	d008      	beq.n	8009704 <sinf+0x4c>
 80096f2:	2802      	cmp	r0, #2
 80096f4:	d00d      	beq.n	8009712 <sinf+0x5a>
 80096f6:	b9b0      	cbnz	r0, 8009726 <sinf+0x6e>
 80096f8:	2001      	movs	r0, #1
 80096fa:	eddd 0a01 	vldr	s1, [sp, #4]
 80096fe:	ed9d 0a00 	vldr	s0, [sp]
 8009702:	e7e4      	b.n	80096ce <sinf+0x16>
 8009704:	eddd 0a01 	vldr	s1, [sp, #4]
 8009708:	ed9d 0a00 	vldr	s0, [sp]
 800970c:	f000 f942 	bl	8009994 <__kernel_cosf>
 8009710:	e7e5      	b.n	80096de <sinf+0x26>
 8009712:	2001      	movs	r0, #1
 8009714:	eddd 0a01 	vldr	s1, [sp, #4]
 8009718:	ed9d 0a00 	vldr	s0, [sp]
 800971c:	f000 fbf6 	bl	8009f0c <__kernel_sinf>
 8009720:	eeb1 0a40 	vneg.f32	s0, s0
 8009724:	e7db      	b.n	80096de <sinf+0x26>
 8009726:	eddd 0a01 	vldr	s1, [sp, #4]
 800972a:	ed9d 0a00 	vldr	s0, [sp]
 800972e:	f000 f931 	bl	8009994 <__kernel_cosf>
 8009732:	e7f5      	b.n	8009720 <sinf+0x68>
 8009734:	3f490fd8 	.word	0x3f490fd8
 8009738:	00000000 	.word	0x00000000

0800973c <__ieee754_rem_pio2f>:
 800973c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800973e:	ee10 6a10 	vmov	r6, s0
 8009742:	4b86      	ldr	r3, [pc, #536]	; (800995c <__ieee754_rem_pio2f+0x220>)
 8009744:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8009748:	429c      	cmp	r4, r3
 800974a:	b087      	sub	sp, #28
 800974c:	4605      	mov	r5, r0
 800974e:	dc05      	bgt.n	800975c <__ieee754_rem_pio2f+0x20>
 8009750:	2300      	movs	r3, #0
 8009752:	ed85 0a00 	vstr	s0, [r5]
 8009756:	6043      	str	r3, [r0, #4]
 8009758:	2000      	movs	r0, #0
 800975a:	e020      	b.n	800979e <__ieee754_rem_pio2f+0x62>
 800975c:	4b80      	ldr	r3, [pc, #512]	; (8009960 <__ieee754_rem_pio2f+0x224>)
 800975e:	429c      	cmp	r4, r3
 8009760:	dc38      	bgt.n	80097d4 <__ieee754_rem_pio2f+0x98>
 8009762:	2e00      	cmp	r6, #0
 8009764:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8009964 <__ieee754_rem_pio2f+0x228>
 8009768:	4b7f      	ldr	r3, [pc, #508]	; (8009968 <__ieee754_rem_pio2f+0x22c>)
 800976a:	f024 040f 	bic.w	r4, r4, #15
 800976e:	dd18      	ble.n	80097a2 <__ieee754_rem_pio2f+0x66>
 8009770:	429c      	cmp	r4, r3
 8009772:	ee70 7a47 	vsub.f32	s15, s0, s14
 8009776:	bf09      	itett	eq
 8009778:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800996c <__ieee754_rem_pio2f+0x230>
 800977c:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8009970 <__ieee754_rem_pio2f+0x234>
 8009780:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8009784:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8009974 <__ieee754_rem_pio2f+0x238>
 8009788:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800978c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009790:	edc0 6a00 	vstr	s13, [r0]
 8009794:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009798:	edc0 7a01 	vstr	s15, [r0, #4]
 800979c:	2001      	movs	r0, #1
 800979e:	b007      	add	sp, #28
 80097a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097a2:	429c      	cmp	r4, r3
 80097a4:	ee70 7a07 	vadd.f32	s15, s0, s14
 80097a8:	bf09      	itett	eq
 80097aa:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800996c <__ieee754_rem_pio2f+0x230>
 80097ae:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8009970 <__ieee754_rem_pio2f+0x234>
 80097b2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80097b6:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8009974 <__ieee754_rem_pio2f+0x238>
 80097ba:	ee77 6a87 	vadd.f32	s13, s15, s14
 80097be:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80097c2:	edc0 6a00 	vstr	s13, [r0]
 80097c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80097ca:	edc0 7a01 	vstr	s15, [r0, #4]
 80097ce:	f04f 30ff 	mov.w	r0, #4294967295
 80097d2:	e7e4      	b.n	800979e <__ieee754_rem_pio2f+0x62>
 80097d4:	4b68      	ldr	r3, [pc, #416]	; (8009978 <__ieee754_rem_pio2f+0x23c>)
 80097d6:	429c      	cmp	r4, r3
 80097d8:	dc71      	bgt.n	80098be <__ieee754_rem_pio2f+0x182>
 80097da:	f000 fbdf 	bl	8009f9c <fabsf>
 80097de:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800997c <__ieee754_rem_pio2f+0x240>
 80097e2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80097e6:	eee0 7a07 	vfma.f32	s15, s0, s14
 80097ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80097ee:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80097f2:	ee17 0a90 	vmov	r0, s15
 80097f6:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8009964 <__ieee754_rem_pio2f+0x228>
 80097fa:	eeb1 7a46 	vneg.f32	s14, s12
 80097fe:	eea7 0a27 	vfma.f32	s0, s14, s15
 8009802:	281f      	cmp	r0, #31
 8009804:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8009970 <__ieee754_rem_pio2f+0x234>
 8009808:	ee66 7a27 	vmul.f32	s15, s12, s15
 800980c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009810:	ee16 3a90 	vmov	r3, s13
 8009814:	dc1c      	bgt.n	8009850 <__ieee754_rem_pio2f+0x114>
 8009816:	1e47      	subs	r7, r0, #1
 8009818:	4959      	ldr	r1, [pc, #356]	; (8009980 <__ieee754_rem_pio2f+0x244>)
 800981a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800981e:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8009822:	428a      	cmp	r2, r1
 8009824:	d014      	beq.n	8009850 <__ieee754_rem_pio2f+0x114>
 8009826:	602b      	str	r3, [r5, #0]
 8009828:	ed95 7a00 	vldr	s14, [r5]
 800982c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009830:	2e00      	cmp	r6, #0
 8009832:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009836:	ed85 0a01 	vstr	s0, [r5, #4]
 800983a:	dab0      	bge.n	800979e <__ieee754_rem_pio2f+0x62>
 800983c:	eeb1 7a47 	vneg.f32	s14, s14
 8009840:	eeb1 0a40 	vneg.f32	s0, s0
 8009844:	ed85 7a00 	vstr	s14, [r5]
 8009848:	ed85 0a01 	vstr	s0, [r5, #4]
 800984c:	4240      	negs	r0, r0
 800984e:	e7a6      	b.n	800979e <__ieee754_rem_pio2f+0x62>
 8009850:	15e4      	asrs	r4, r4, #23
 8009852:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009856:	1aa2      	subs	r2, r4, r2
 8009858:	2a08      	cmp	r2, #8
 800985a:	dde4      	ble.n	8009826 <__ieee754_rem_pio2f+0xea>
 800985c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800996c <__ieee754_rem_pio2f+0x230>
 8009860:	eef0 6a40 	vmov.f32	s13, s0
 8009864:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009868:	ee30 0a66 	vsub.f32	s0, s0, s13
 800986c:	eea7 0a27 	vfma.f32	s0, s14, s15
 8009870:	eddf 7a40 	vldr	s15, [pc, #256]	; 8009974 <__ieee754_rem_pio2f+0x238>
 8009874:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8009878:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800987c:	eef0 7a40 	vmov.f32	s15, s0
 8009880:	ee15 3a90 	vmov	r3, s11
 8009884:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009888:	1aa4      	subs	r4, r4, r2
 800988a:	2c19      	cmp	r4, #25
 800988c:	dc04      	bgt.n	8009898 <__ieee754_rem_pio2f+0x15c>
 800988e:	edc5 5a00 	vstr	s11, [r5]
 8009892:	eeb0 0a66 	vmov.f32	s0, s13
 8009896:	e7c7      	b.n	8009828 <__ieee754_rem_pio2f+0xec>
 8009898:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8009984 <__ieee754_rem_pio2f+0x248>
 800989c:	eeb0 0a66 	vmov.f32	s0, s13
 80098a0:	eea7 0a25 	vfma.f32	s0, s14, s11
 80098a4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80098a8:	eee7 7a25 	vfma.f32	s15, s14, s11
 80098ac:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8009988 <__ieee754_rem_pio2f+0x24c>
 80098b0:	eed6 7a07 	vfnms.f32	s15, s12, s14
 80098b4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80098b8:	ed85 7a00 	vstr	s14, [r5]
 80098bc:	e7b4      	b.n	8009828 <__ieee754_rem_pio2f+0xec>
 80098be:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80098c2:	db06      	blt.n	80098d2 <__ieee754_rem_pio2f+0x196>
 80098c4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80098c8:	edc0 7a01 	vstr	s15, [r0, #4]
 80098cc:	edc0 7a00 	vstr	s15, [r0]
 80098d0:	e742      	b.n	8009758 <__ieee754_rem_pio2f+0x1c>
 80098d2:	15e2      	asrs	r2, r4, #23
 80098d4:	3a86      	subs	r2, #134	; 0x86
 80098d6:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 80098da:	ee07 3a90 	vmov	s15, r3
 80098de:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80098e2:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800998c <__ieee754_rem_pio2f+0x250>
 80098e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80098ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80098ee:	ed8d 7a03 	vstr	s14, [sp, #12]
 80098f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80098f6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80098fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80098fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009902:	ed8d 7a04 	vstr	s14, [sp, #16]
 8009906:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800990a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800990e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009912:	edcd 7a05 	vstr	s15, [sp, #20]
 8009916:	d11e      	bne.n	8009956 <__ieee754_rem_pio2f+0x21a>
 8009918:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800991c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009920:	bf14      	ite	ne
 8009922:	2302      	movne	r3, #2
 8009924:	2301      	moveq	r3, #1
 8009926:	491a      	ldr	r1, [pc, #104]	; (8009990 <__ieee754_rem_pio2f+0x254>)
 8009928:	9101      	str	r1, [sp, #4]
 800992a:	2102      	movs	r1, #2
 800992c:	9100      	str	r1, [sp, #0]
 800992e:	a803      	add	r0, sp, #12
 8009930:	4629      	mov	r1, r5
 8009932:	f000 f88d 	bl	8009a50 <__kernel_rem_pio2f>
 8009936:	2e00      	cmp	r6, #0
 8009938:	f6bf af31 	bge.w	800979e <__ieee754_rem_pio2f+0x62>
 800993c:	edd5 7a00 	vldr	s15, [r5]
 8009940:	eef1 7a67 	vneg.f32	s15, s15
 8009944:	edc5 7a00 	vstr	s15, [r5]
 8009948:	edd5 7a01 	vldr	s15, [r5, #4]
 800994c:	eef1 7a67 	vneg.f32	s15, s15
 8009950:	edc5 7a01 	vstr	s15, [r5, #4]
 8009954:	e77a      	b.n	800984c <__ieee754_rem_pio2f+0x110>
 8009956:	2303      	movs	r3, #3
 8009958:	e7e5      	b.n	8009926 <__ieee754_rem_pio2f+0x1ea>
 800995a:	bf00      	nop
 800995c:	3f490fd8 	.word	0x3f490fd8
 8009960:	4016cbe3 	.word	0x4016cbe3
 8009964:	3fc90f80 	.word	0x3fc90f80
 8009968:	3fc90fd0 	.word	0x3fc90fd0
 800996c:	37354400 	.word	0x37354400
 8009970:	37354443 	.word	0x37354443
 8009974:	2e85a308 	.word	0x2e85a308
 8009978:	43490f80 	.word	0x43490f80
 800997c:	3f22f984 	.word	0x3f22f984
 8009980:	0800a450 	.word	0x0800a450
 8009984:	2e85a300 	.word	0x2e85a300
 8009988:	248d3132 	.word	0x248d3132
 800998c:	43800000 	.word	0x43800000
 8009990:	0800a4d0 	.word	0x0800a4d0

08009994 <__kernel_cosf>:
 8009994:	ee10 3a10 	vmov	r3, s0
 8009998:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800999c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80099a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80099a4:	da05      	bge.n	80099b2 <__kernel_cosf+0x1e>
 80099a6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80099aa:	ee17 2a90 	vmov	r2, s15
 80099ae:	2a00      	cmp	r2, #0
 80099b0:	d03b      	beq.n	8009a2a <__kernel_cosf+0x96>
 80099b2:	ee20 7a00 	vmul.f32	s14, s0, s0
 80099b6:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 8009a30 <__kernel_cosf+0x9c>
 80099ba:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8009a34 <__kernel_cosf+0xa0>
 80099be:	eddf 5a1e 	vldr	s11, [pc, #120]	; 8009a38 <__kernel_cosf+0xa4>
 80099c2:	4a1e      	ldr	r2, [pc, #120]	; (8009a3c <__kernel_cosf+0xa8>)
 80099c4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80099c8:	4293      	cmp	r3, r2
 80099ca:	ee60 0a20 	vmul.f32	s1, s0, s1
 80099ce:	eee7 5a06 	vfma.f32	s11, s14, s12
 80099d2:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 8009a40 <__kernel_cosf+0xac>
 80099d6:	eea7 6a25 	vfma.f32	s12, s14, s11
 80099da:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8009a44 <__kernel_cosf+0xb0>
 80099de:	eee7 5a06 	vfma.f32	s11, s14, s12
 80099e2:	ed9f 6a19 	vldr	s12, [pc, #100]	; 8009a48 <__kernel_cosf+0xb4>
 80099e6:	eea7 6a25 	vfma.f32	s12, s14, s11
 80099ea:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80099ee:	ee26 6a07 	vmul.f32	s12, s12, s14
 80099f2:	dc06      	bgt.n	8009a02 <__kernel_cosf+0x6e>
 80099f4:	eed7 0a06 	vfnms.f32	s1, s14, s12
 80099f8:	eed7 0a25 	vfnms.f32	s1, s14, s11
 80099fc:	ee36 0ae0 	vsub.f32	s0, s13, s1
 8009a00:	4770      	bx	lr
 8009a02:	4a12      	ldr	r2, [pc, #72]	; (8009a4c <__kernel_cosf+0xb8>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	bfda      	itte	le
 8009a08:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8009a0c:	ee07 3a90 	vmovle	s15, r3
 8009a10:	eef5 7a02 	vmovgt.f32	s15, #82	; 0x3e900000  0.2812500
 8009a14:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8009a18:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8009a1c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8009a20:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009a24:	ee36 0ae7 	vsub.f32	s0, s13, s15
 8009a28:	4770      	bx	lr
 8009a2a:	eeb0 0a66 	vmov.f32	s0, s13
 8009a2e:	4770      	bx	lr
 8009a30:	310f74f6 	.word	0x310f74f6
 8009a34:	ad47d74e 	.word	0xad47d74e
 8009a38:	b493f27c 	.word	0xb493f27c
 8009a3c:	3e999999 	.word	0x3e999999
 8009a40:	37d00d01 	.word	0x37d00d01
 8009a44:	bab60b61 	.word	0xbab60b61
 8009a48:	3d2aaaab 	.word	0x3d2aaaab
 8009a4c:	3f480000 	.word	0x3f480000

08009a50 <__kernel_rem_pio2f>:
 8009a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a54:	ed2d 8b04 	vpush	{d8-d9}
 8009a58:	b0d7      	sub	sp, #348	; 0x15c
 8009a5a:	468b      	mov	fp, r1
 8009a5c:	9301      	str	r3, [sp, #4]
 8009a5e:	9964      	ldr	r1, [sp, #400]	; 0x190
 8009a60:	4bcb      	ldr	r3, [pc, #812]	; (8009d90 <__kernel_rem_pio2f+0x340>)
 8009a62:	9002      	str	r0, [sp, #8]
 8009a64:	f853 a021 	ldr.w	sl, [r3, r1, lsl #2]
 8009a68:	9b01      	ldr	r3, [sp, #4]
 8009a6a:	9e65      	ldr	r6, [sp, #404]	; 0x194
 8009a6c:	ed9f 7acc 	vldr	s14, [pc, #816]	; 8009da0 <__kernel_rem_pio2f+0x350>
 8009a70:	3b01      	subs	r3, #1
 8009a72:	1ed0      	subs	r0, r2, #3
 8009a74:	2408      	movs	r4, #8
 8009a76:	fb90 f0f4 	sdiv	r0, r0, r4
 8009a7a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009a7e:	1c45      	adds	r5, r0, #1
 8009a80:	1ac7      	subs	r7, r0, r3
 8009a82:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8009a86:	eb0a 0e03 	add.w	lr, sl, r3
 8009a8a:	ac1a      	add	r4, sp, #104	; 0x68
 8009a8c:	eb06 0c87 	add.w	ip, r6, r7, lsl #2
 8009a90:	2200      	movs	r2, #0
 8009a92:	4572      	cmp	r2, lr
 8009a94:	dd0f      	ble.n	8009ab6 <__kernel_rem_pio2f+0x66>
 8009a96:	f50d 7e84 	add.w	lr, sp, #264	; 0x108
 8009a9a:	2400      	movs	r4, #0
 8009a9c:	4554      	cmp	r4, sl
 8009a9e:	dc26      	bgt.n	8009aee <__kernel_rem_pio2f+0x9e>
 8009aa0:	9a01      	ldr	r2, [sp, #4]
 8009aa2:	9f02      	ldr	r7, [sp, #8]
 8009aa4:	eddf 7abe 	vldr	s15, [pc, #760]	; 8009da0 <__kernel_rem_pio2f+0x350>
 8009aa8:	4422      	add	r2, r4
 8009aaa:	a91a      	add	r1, sp, #104	; 0x68
 8009aac:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8009ab0:	f04f 0c00 	mov.w	ip, #0
 8009ab4:	e015      	b.n	8009ae2 <__kernel_rem_pio2f+0x92>
 8009ab6:	42d7      	cmn	r7, r2
 8009ab8:	bf5d      	ittte	pl
 8009aba:	f85c 1022 	ldrpl.w	r1, [ip, r2, lsl #2]
 8009abe:	ee07 1a90 	vmovpl	s15, r1
 8009ac2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8009ac6:	eef0 7a47 	vmovmi.f32	s15, s14
 8009aca:	ece4 7a01 	vstmia	r4!, {s15}
 8009ace:	3201      	adds	r2, #1
 8009ad0:	e7df      	b.n	8009a92 <__kernel_rem_pio2f+0x42>
 8009ad2:	ecf7 6a01 	vldmia	r7!, {s13}
 8009ad6:	ed32 7a01 	vldmdb	r2!, {s14}
 8009ada:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009ade:	f10c 0c01 	add.w	ip, ip, #1
 8009ae2:	459c      	cmp	ip, r3
 8009ae4:	ddf5      	ble.n	8009ad2 <__kernel_rem_pio2f+0x82>
 8009ae6:	ecee 7a01 	vstmia	lr!, {s15}
 8009aea:	3401      	adds	r4, #1
 8009aec:	e7d6      	b.n	8009a9c <__kernel_rem_pio2f+0x4c>
 8009aee:	aa06      	add	r2, sp, #24
 8009af0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009af4:	9204      	str	r2, [sp, #16]
 8009af6:	eddf 8aa7 	vldr	s17, [pc, #668]	; 8009d94 <__kernel_rem_pio2f+0x344>
 8009afa:	ed9f 9aa7 	vldr	s18, [pc, #668]	; 8009d98 <__kernel_rem_pio2f+0x348>
 8009afe:	eb06 0280 	add.w	r2, r6, r0, lsl #2
 8009b02:	9203      	str	r2, [sp, #12]
 8009b04:	4657      	mov	r7, sl
 8009b06:	aa56      	add	r2, sp, #344	; 0x158
 8009b08:	f107 4880 	add.w	r8, r7, #1073741824	; 0x40000000
 8009b0c:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8009b10:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b14:	ed12 0a14 	vldr	s0, [r2, #-80]	; 0xffffffb0
 8009b18:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8009b1c:	aa56      	add	r2, sp, #344	; 0x158
 8009b1e:	eb02 0008 	add.w	r0, r2, r8
 8009b22:	384c      	subs	r0, #76	; 0x4c
 8009b24:	2200      	movs	r2, #0
 8009b26:	1abc      	subs	r4, r7, r2
 8009b28:	2c00      	cmp	r4, #0
 8009b2a:	dc4a      	bgt.n	8009bc2 <__kernel_rem_pio2f+0x172>
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	9305      	str	r3, [sp, #20]
 8009b30:	f000 fa7e 	bl	800a030 <scalbnf>
 8009b34:	eeb0 8a40 	vmov.f32	s16, s0
 8009b38:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8009b3c:	ee28 0a00 	vmul.f32	s0, s16, s0
 8009b40:	f000 fa34 	bl	8009fac <floorf>
 8009b44:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8009b48:	eea0 8a67 	vfms.f32	s16, s0, s15
 8009b4c:	2d00      	cmp	r5, #0
 8009b4e:	9b05      	ldr	r3, [sp, #20]
 8009b50:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8009b54:	ee17 9a90 	vmov	r9, s15
 8009b58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b5c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8009b60:	dd44      	ble.n	8009bec <__kernel_rem_pio2f+0x19c>
 8009b62:	1e78      	subs	r0, r7, #1
 8009b64:	aa06      	add	r2, sp, #24
 8009b66:	f1c5 0408 	rsb	r4, r5, #8
 8009b6a:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8009b6e:	fa46 f204 	asr.w	r2, r6, r4
 8009b72:	4491      	add	r9, r2
 8009b74:	40a2      	lsls	r2, r4
 8009b76:	1ab6      	subs	r6, r6, r2
 8009b78:	aa06      	add	r2, sp, #24
 8009b7a:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8009b7e:	f1c5 0207 	rsb	r2, r5, #7
 8009b82:	4116      	asrs	r6, r2
 8009b84:	2e00      	cmp	r6, #0
 8009b86:	dd40      	ble.n	8009c0a <__kernel_rem_pio2f+0x1ba>
 8009b88:	2400      	movs	r4, #0
 8009b8a:	f109 0901 	add.w	r9, r9, #1
 8009b8e:	4620      	mov	r0, r4
 8009b90:	42a7      	cmp	r7, r4
 8009b92:	dc75      	bgt.n	8009c80 <__kernel_rem_pio2f+0x230>
 8009b94:	2d00      	cmp	r5, #0
 8009b96:	dd05      	ble.n	8009ba4 <__kernel_rem_pio2f+0x154>
 8009b98:	2d01      	cmp	r5, #1
 8009b9a:	f000 8086 	beq.w	8009caa <__kernel_rem_pio2f+0x25a>
 8009b9e:	2d02      	cmp	r5, #2
 8009ba0:	f000 808d 	beq.w	8009cbe <__kernel_rem_pio2f+0x26e>
 8009ba4:	2e02      	cmp	r6, #2
 8009ba6:	d130      	bne.n	8009c0a <__kernel_rem_pio2f+0x1ba>
 8009ba8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009bac:	ee30 8a48 	vsub.f32	s16, s0, s16
 8009bb0:	b358      	cbz	r0, 8009c0a <__kernel_rem_pio2f+0x1ba>
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	9305      	str	r3, [sp, #20]
 8009bb6:	f000 fa3b 	bl	800a030 <scalbnf>
 8009bba:	9b05      	ldr	r3, [sp, #20]
 8009bbc:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009bc0:	e023      	b.n	8009c0a <__kernel_rem_pio2f+0x1ba>
 8009bc2:	ee60 7a28 	vmul.f32	s15, s0, s17
 8009bc6:	ac06      	add	r4, sp, #24
 8009bc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009bcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009bd0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8009bd4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009bd8:	ee10 1a10 	vmov	r1, s0
 8009bdc:	ed30 0a01 	vldmdb	r0!, {s0}
 8009be0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8009be4:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009be8:	3201      	adds	r2, #1
 8009bea:	e79c      	b.n	8009b26 <__kernel_rem_pio2f+0xd6>
 8009bec:	d105      	bne.n	8009bfa <__kernel_rem_pio2f+0x1aa>
 8009bee:	1e7a      	subs	r2, r7, #1
 8009bf0:	a906      	add	r1, sp, #24
 8009bf2:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8009bf6:	1236      	asrs	r6, r6, #8
 8009bf8:	e7c4      	b.n	8009b84 <__kernel_rem_pio2f+0x134>
 8009bfa:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009bfe:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c06:	da39      	bge.n	8009c7c <__kernel_rem_pio2f+0x22c>
 8009c08:	2600      	movs	r6, #0
 8009c0a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c12:	f040 808d 	bne.w	8009d30 <__kernel_rem_pio2f+0x2e0>
 8009c16:	1e7c      	subs	r4, r7, #1
 8009c18:	4620      	mov	r0, r4
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	4550      	cmp	r0, sl
 8009c1e:	da55      	bge.n	8009ccc <__kernel_rem_pio2f+0x27c>
 8009c20:	2a00      	cmp	r2, #0
 8009c22:	d164      	bne.n	8009cee <__kernel_rem_pio2f+0x29e>
 8009c24:	2401      	movs	r4, #1
 8009c26:	f06f 0003 	mvn.w	r0, #3
 8009c2a:	fb00 f204 	mul.w	r2, r0, r4
 8009c2e:	9904      	ldr	r1, [sp, #16]
 8009c30:	588a      	ldr	r2, [r1, r2]
 8009c32:	2a00      	cmp	r2, #0
 8009c34:	d050      	beq.n	8009cd8 <__kernel_rem_pio2f+0x288>
 8009c36:	aa56      	add	r2, sp, #344	; 0x158
 8009c38:	4490      	add	r8, r2
 8009c3a:	9a01      	ldr	r2, [sp, #4]
 8009c3c:	a91a      	add	r1, sp, #104	; 0x68
 8009c3e:	443a      	add	r2, r7
 8009c40:	1c78      	adds	r0, r7, #1
 8009c42:	f1a8 0848 	sub.w	r8, r8, #72	; 0x48
 8009c46:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8009c4a:	4427      	add	r7, r4
 8009c4c:	42b8      	cmp	r0, r7
 8009c4e:	f73f af5a 	bgt.w	8009b06 <__kernel_rem_pio2f+0xb6>
 8009c52:	9903      	ldr	r1, [sp, #12]
 8009c54:	9e02      	ldr	r6, [sp, #8]
 8009c56:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8009c5a:	9105      	str	r1, [sp, #20]
 8009c5c:	ee07 1a90 	vmov	s15, r1
 8009c60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c64:	2400      	movs	r4, #0
 8009c66:	ece2 7a01 	vstmia	r2!, {s15}
 8009c6a:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8009da0 <__kernel_rem_pio2f+0x350>
 8009c6e:	4696      	mov	lr, r2
 8009c70:	429c      	cmp	r4, r3
 8009c72:	dd33      	ble.n	8009cdc <__kernel_rem_pio2f+0x28c>
 8009c74:	ece8 7a01 	vstmia	r8!, {s15}
 8009c78:	3001      	adds	r0, #1
 8009c7a:	e7e7      	b.n	8009c4c <__kernel_rem_pio2f+0x1fc>
 8009c7c:	2602      	movs	r6, #2
 8009c7e:	e783      	b.n	8009b88 <__kernel_rem_pio2f+0x138>
 8009c80:	aa06      	add	r2, sp, #24
 8009c82:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8009c86:	b948      	cbnz	r0, 8009c9c <__kernel_rem_pio2f+0x24c>
 8009c88:	b12a      	cbz	r2, 8009c96 <__kernel_rem_pio2f+0x246>
 8009c8a:	a906      	add	r1, sp, #24
 8009c8c:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8009c90:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8009c94:	2201      	movs	r2, #1
 8009c96:	3401      	adds	r4, #1
 8009c98:	4610      	mov	r0, r2
 8009c9a:	e779      	b.n	8009b90 <__kernel_rem_pio2f+0x140>
 8009c9c:	a906      	add	r1, sp, #24
 8009c9e:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8009ca2:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	e7f5      	b.n	8009c96 <__kernel_rem_pio2f+0x246>
 8009caa:	1e7c      	subs	r4, r7, #1
 8009cac:	aa06      	add	r2, sp, #24
 8009cae:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8009cb2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009cb6:	a906      	add	r1, sp, #24
 8009cb8:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 8009cbc:	e772      	b.n	8009ba4 <__kernel_rem_pio2f+0x154>
 8009cbe:	1e7c      	subs	r4, r7, #1
 8009cc0:	aa06      	add	r2, sp, #24
 8009cc2:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8009cc6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8009cca:	e7f4      	b.n	8009cb6 <__kernel_rem_pio2f+0x266>
 8009ccc:	a906      	add	r1, sp, #24
 8009cce:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8009cd2:	3801      	subs	r0, #1
 8009cd4:	430a      	orrs	r2, r1
 8009cd6:	e7a1      	b.n	8009c1c <__kernel_rem_pio2f+0x1cc>
 8009cd8:	3401      	adds	r4, #1
 8009cda:	e7a6      	b.n	8009c2a <__kernel_rem_pio2f+0x1da>
 8009cdc:	ecf6 6a01 	vldmia	r6!, {s13}
 8009ce0:	ed3e 7a01 	vldmdb	lr!, {s14}
 8009ce4:	3401      	adds	r4, #1
 8009ce6:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009cea:	e7c1      	b.n	8009c70 <__kernel_rem_pio2f+0x220>
 8009cec:	3c01      	subs	r4, #1
 8009cee:	ab06      	add	r3, sp, #24
 8009cf0:	3d08      	subs	r5, #8
 8009cf2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d0f8      	beq.n	8009cec <__kernel_rem_pio2f+0x29c>
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009d00:	f000 f996 	bl	800a030 <scalbnf>
 8009d04:	00a3      	lsls	r3, r4, #2
 8009d06:	aa42      	add	r2, sp, #264	; 0x108
 8009d08:	3304      	adds	r3, #4
 8009d0a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8009d94 <__kernel_rem_pio2f+0x344>
 8009d0e:	18d0      	adds	r0, r2, r3
 8009d10:	4622      	mov	r2, r4
 8009d12:	2a00      	cmp	r2, #0
 8009d14:	da46      	bge.n	8009da4 <__kernel_rem_pio2f+0x354>
 8009d16:	f10d 0eb8 	add.w	lr, sp, #184	; 0xb8
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	1aa5      	subs	r5, r4, r2
 8009d1e:	d460      	bmi.n	8009de2 <__kernel_rem_pio2f+0x392>
 8009d20:	a942      	add	r1, sp, #264	; 0x108
 8009d22:	4f1e      	ldr	r7, [pc, #120]	; (8009d9c <__kernel_rem_pio2f+0x34c>)
 8009d24:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8009da0 <__kernel_rem_pio2f+0x350>
 8009d28:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 8009d2c:	2000      	movs	r0, #0
 8009d2e:	e050      	b.n	8009dd2 <__kernel_rem_pio2f+0x382>
 8009d30:	4268      	negs	r0, r5
 8009d32:	eeb0 0a48 	vmov.f32	s0, s16
 8009d36:	f000 f97b 	bl	800a030 <scalbnf>
 8009d3a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009d98 <__kernel_rem_pio2f+0x348>
 8009d3e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8009d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d46:	db19      	blt.n	8009d7c <__kernel_rem_pio2f+0x32c>
 8009d48:	eddf 7a12 	vldr	s15, [pc, #72]	; 8009d94 <__kernel_rem_pio2f+0x344>
 8009d4c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009d50:	aa06      	add	r2, sp, #24
 8009d52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009d56:	1c7c      	adds	r4, r7, #1
 8009d58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009d5c:	3508      	adds	r5, #8
 8009d5e:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8009d62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009d66:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009d6a:	ee10 3a10 	vmov	r3, s0
 8009d6e:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 8009d72:	ee17 3a90 	vmov	r3, s15
 8009d76:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8009d7a:	e7be      	b.n	8009cfa <__kernel_rem_pio2f+0x2aa>
 8009d7c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009d80:	aa06      	add	r2, sp, #24
 8009d82:	ee10 3a10 	vmov	r3, s0
 8009d86:	463c      	mov	r4, r7
 8009d88:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 8009d8c:	e7b5      	b.n	8009cfa <__kernel_rem_pio2f+0x2aa>
 8009d8e:	bf00      	nop
 8009d90:	0800a814 	.word	0x0800a814
 8009d94:	3b800000 	.word	0x3b800000
 8009d98:	43800000 	.word	0x43800000
 8009d9c:	0800a7e8 	.word	0x0800a7e8
 8009da0:	00000000 	.word	0x00000000
 8009da4:	a906      	add	r1, sp, #24
 8009da6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8009daa:	9101      	str	r1, [sp, #4]
 8009dac:	ee07 1a90 	vmov	s15, r1
 8009db0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009db4:	3a01      	subs	r2, #1
 8009db6:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009dba:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009dbe:	ed60 7a01 	vstmdb	r0!, {s15}
 8009dc2:	e7a6      	b.n	8009d12 <__kernel_rem_pio2f+0x2c2>
 8009dc4:	ecf7 6a01 	vldmia	r7!, {s13}
 8009dc8:	ecb5 7a01 	vldmia	r5!, {s14}
 8009dcc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009dd0:	3001      	adds	r0, #1
 8009dd2:	4550      	cmp	r0, sl
 8009dd4:	dc01      	bgt.n	8009dda <__kernel_rem_pio2f+0x38a>
 8009dd6:	4290      	cmp	r0, r2
 8009dd8:	ddf4      	ble.n	8009dc4 <__kernel_rem_pio2f+0x374>
 8009dda:	ecee 7a01 	vstmia	lr!, {s15}
 8009dde:	3201      	adds	r2, #1
 8009de0:	e79c      	b.n	8009d1c <__kernel_rem_pio2f+0x2cc>
 8009de2:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8009de4:	2a03      	cmp	r2, #3
 8009de6:	d843      	bhi.n	8009e70 <__kernel_rem_pio2f+0x420>
 8009de8:	e8df f002 	tbb	[pc, r2]
 8009dec:	021d1d37 	.word	0x021d1d37
 8009df0:	aa2e      	add	r2, sp, #184	; 0xb8
 8009df2:	4413      	add	r3, r2
 8009df4:	461a      	mov	r2, r3
 8009df6:	4620      	mov	r0, r4
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	dc55      	bgt.n	8009ea8 <__kernel_rem_pio2f+0x458>
 8009dfc:	461a      	mov	r2, r3
 8009dfe:	4620      	mov	r0, r4
 8009e00:	2801      	cmp	r0, #1
 8009e02:	dc61      	bgt.n	8009ec8 <__kernel_rem_pio2f+0x478>
 8009e04:	ed5f 7a1a 	vldr	s15, [pc, #-104]	; 8009da0 <__kernel_rem_pio2f+0x350>
 8009e08:	2c01      	cmp	r4, #1
 8009e0a:	dc6d      	bgt.n	8009ee8 <__kernel_rem_pio2f+0x498>
 8009e0c:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8009e10:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8009e14:	2e00      	cmp	r6, #0
 8009e16:	d16d      	bne.n	8009ef4 <__kernel_rem_pio2f+0x4a4>
 8009e18:	edcb 6a00 	vstr	s13, [fp]
 8009e1c:	ed8b 7a01 	vstr	s14, [fp, #4]
 8009e20:	edcb 7a02 	vstr	s15, [fp, #8]
 8009e24:	e024      	b.n	8009e70 <__kernel_rem_pio2f+0x420>
 8009e26:	aa2e      	add	r2, sp, #184	; 0xb8
 8009e28:	ed1f 7a23 	vldr	s14, [pc, #-140]	; 8009da0 <__kernel_rem_pio2f+0x350>
 8009e2c:	4413      	add	r3, r2
 8009e2e:	4622      	mov	r2, r4
 8009e30:	2a00      	cmp	r2, #0
 8009e32:	da2a      	bge.n	8009e8a <__kernel_rem_pio2f+0x43a>
 8009e34:	b37e      	cbz	r6, 8009e96 <__kernel_rem_pio2f+0x446>
 8009e36:	eef1 7a47 	vneg.f32	s15, s14
 8009e3a:	edcb 7a00 	vstr	s15, [fp]
 8009e3e:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8009e42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009e46:	aa2f      	add	r2, sp, #188	; 0xbc
 8009e48:	2301      	movs	r3, #1
 8009e4a:	429c      	cmp	r4, r3
 8009e4c:	da26      	bge.n	8009e9c <__kernel_rem_pio2f+0x44c>
 8009e4e:	b10e      	cbz	r6, 8009e54 <__kernel_rem_pio2f+0x404>
 8009e50:	eef1 7a67 	vneg.f32	s15, s15
 8009e54:	edcb 7a01 	vstr	s15, [fp, #4]
 8009e58:	e00a      	b.n	8009e70 <__kernel_rem_pio2f+0x420>
 8009e5a:	aa2e      	add	r2, sp, #184	; 0xb8
 8009e5c:	ed5f 7a30 	vldr	s15, [pc, #-192]	; 8009da0 <__kernel_rem_pio2f+0x350>
 8009e60:	4413      	add	r3, r2
 8009e62:	2c00      	cmp	r4, #0
 8009e64:	da0b      	bge.n	8009e7e <__kernel_rem_pio2f+0x42e>
 8009e66:	b10e      	cbz	r6, 8009e6c <__kernel_rem_pio2f+0x41c>
 8009e68:	eef1 7a67 	vneg.f32	s15, s15
 8009e6c:	edcb 7a00 	vstr	s15, [fp]
 8009e70:	f009 0007 	and.w	r0, r9, #7
 8009e74:	b057      	add	sp, #348	; 0x15c
 8009e76:	ecbd 8b04 	vpop	{d8-d9}
 8009e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e7e:	ed33 7a01 	vldmdb	r3!, {s14}
 8009e82:	3c01      	subs	r4, #1
 8009e84:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009e88:	e7eb      	b.n	8009e62 <__kernel_rem_pio2f+0x412>
 8009e8a:	ed73 7a01 	vldmdb	r3!, {s15}
 8009e8e:	3a01      	subs	r2, #1
 8009e90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009e94:	e7cc      	b.n	8009e30 <__kernel_rem_pio2f+0x3e0>
 8009e96:	eef0 7a47 	vmov.f32	s15, s14
 8009e9a:	e7ce      	b.n	8009e3a <__kernel_rem_pio2f+0x3ea>
 8009e9c:	ecb2 7a01 	vldmia	r2!, {s14}
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009ea6:	e7d0      	b.n	8009e4a <__kernel_rem_pio2f+0x3fa>
 8009ea8:	ed52 6a01 	vldr	s13, [r2, #-4]
 8009eac:	ed52 7a02 	vldr	s15, [r2, #-8]
 8009eb0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009eb4:	3801      	subs	r0, #1
 8009eb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009eba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ebe:	ed62 7a01 	vstmdb	r2!, {s15}
 8009ec2:	ed02 7a01 	vstr	s14, [r2, #-4]
 8009ec6:	e797      	b.n	8009df8 <__kernel_rem_pio2f+0x3a8>
 8009ec8:	ed52 6a01 	vldr	s13, [r2, #-4]
 8009ecc:	ed52 7a02 	vldr	s15, [r2, #-8]
 8009ed0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009ed4:	3801      	subs	r0, #1
 8009ed6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009eda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ede:	ed62 7a01 	vstmdb	r2!, {s15}
 8009ee2:	ed02 7a01 	vstr	s14, [r2, #-4]
 8009ee6:	e78b      	b.n	8009e00 <__kernel_rem_pio2f+0x3b0>
 8009ee8:	ed33 7a01 	vldmdb	r3!, {s14}
 8009eec:	3c01      	subs	r4, #1
 8009eee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009ef2:	e789      	b.n	8009e08 <__kernel_rem_pio2f+0x3b8>
 8009ef4:	eef1 6a66 	vneg.f32	s13, s13
 8009ef8:	eeb1 7a47 	vneg.f32	s14, s14
 8009efc:	edcb 6a00 	vstr	s13, [fp]
 8009f00:	ed8b 7a01 	vstr	s14, [fp, #4]
 8009f04:	eef1 7a67 	vneg.f32	s15, s15
 8009f08:	e78a      	b.n	8009e20 <__kernel_rem_pio2f+0x3d0>
 8009f0a:	bf00      	nop

08009f0c <__kernel_sinf>:
 8009f0c:	ee10 3a10 	vmov	r3, s0
 8009f10:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f14:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8009f18:	da04      	bge.n	8009f24 <__kernel_sinf+0x18>
 8009f1a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009f1e:	ee17 3a90 	vmov	r3, s15
 8009f22:	b35b      	cbz	r3, 8009f7c <__kernel_sinf+0x70>
 8009f24:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009f28:	eddf 7a15 	vldr	s15, [pc, #84]	; 8009f80 <__kernel_sinf+0x74>
 8009f2c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8009f84 <__kernel_sinf+0x78>
 8009f30:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009f34:	eddf 7a14 	vldr	s15, [pc, #80]	; 8009f88 <__kernel_sinf+0x7c>
 8009f38:	eee7 7a06 	vfma.f32	s15, s14, s12
 8009f3c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8009f8c <__kernel_sinf+0x80>
 8009f40:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009f44:	eddf 7a12 	vldr	s15, [pc, #72]	; 8009f90 <__kernel_sinf+0x84>
 8009f48:	ee60 6a07 	vmul.f32	s13, s0, s14
 8009f4c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8009f50:	b930      	cbnz	r0, 8009f60 <__kernel_sinf+0x54>
 8009f52:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8009f94 <__kernel_sinf+0x88>
 8009f56:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009f5a:	eea6 0a86 	vfma.f32	s0, s13, s12
 8009f5e:	4770      	bx	lr
 8009f60:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009f64:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8009f68:	eee0 7a86 	vfma.f32	s15, s1, s12
 8009f6c:	eed7 0a27 	vfnms.f32	s1, s14, s15
 8009f70:	eddf 7a09 	vldr	s15, [pc, #36]	; 8009f98 <__kernel_sinf+0x8c>
 8009f74:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8009f78:	ee30 0a60 	vsub.f32	s0, s0, s1
 8009f7c:	4770      	bx	lr
 8009f7e:	bf00      	nop
 8009f80:	2f2ec9d3 	.word	0x2f2ec9d3
 8009f84:	b2d72f34 	.word	0xb2d72f34
 8009f88:	3638ef1b 	.word	0x3638ef1b
 8009f8c:	b9500d01 	.word	0xb9500d01
 8009f90:	3c088889 	.word	0x3c088889
 8009f94:	be2aaaab 	.word	0xbe2aaaab
 8009f98:	3e2aaaab 	.word	0x3e2aaaab

08009f9c <fabsf>:
 8009f9c:	ee10 3a10 	vmov	r3, s0
 8009fa0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009fa4:	ee00 3a10 	vmov	s0, r3
 8009fa8:	4770      	bx	lr
	...

08009fac <floorf>:
 8009fac:	ee10 3a10 	vmov	r3, s0
 8009fb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009fb4:	0dca      	lsrs	r2, r1, #23
 8009fb6:	3a7f      	subs	r2, #127	; 0x7f
 8009fb8:	2a16      	cmp	r2, #22
 8009fba:	dc2a      	bgt.n	800a012 <floorf+0x66>
 8009fbc:	2a00      	cmp	r2, #0
 8009fbe:	da11      	bge.n	8009fe4 <floorf+0x38>
 8009fc0:	eddf 7a18 	vldr	s15, [pc, #96]	; 800a024 <floorf+0x78>
 8009fc4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009fc8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fd0:	dd05      	ble.n	8009fde <floorf+0x32>
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	da23      	bge.n	800a01e <floorf+0x72>
 8009fd6:	4a14      	ldr	r2, [pc, #80]	; (800a028 <floorf+0x7c>)
 8009fd8:	2900      	cmp	r1, #0
 8009fda:	bf18      	it	ne
 8009fdc:	4613      	movne	r3, r2
 8009fde:	ee00 3a10 	vmov	s0, r3
 8009fe2:	4770      	bx	lr
 8009fe4:	4911      	ldr	r1, [pc, #68]	; (800a02c <floorf+0x80>)
 8009fe6:	4111      	asrs	r1, r2
 8009fe8:	420b      	tst	r3, r1
 8009fea:	d0fa      	beq.n	8009fe2 <floorf+0x36>
 8009fec:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800a024 <floorf+0x78>
 8009ff0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009ff4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ffc:	ddef      	ble.n	8009fde <floorf+0x32>
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	bfbe      	ittt	lt
 800a002:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800a006:	fa40 f202 	asrlt.w	r2, r0, r2
 800a00a:	189b      	addlt	r3, r3, r2
 800a00c:	ea23 0301 	bic.w	r3, r3, r1
 800a010:	e7e5      	b.n	8009fde <floorf+0x32>
 800a012:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a016:	d3e4      	bcc.n	8009fe2 <floorf+0x36>
 800a018:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a01c:	4770      	bx	lr
 800a01e:	2300      	movs	r3, #0
 800a020:	e7dd      	b.n	8009fde <floorf+0x32>
 800a022:	bf00      	nop
 800a024:	7149f2ca 	.word	0x7149f2ca
 800a028:	bf800000 	.word	0xbf800000
 800a02c:	007fffff 	.word	0x007fffff

0800a030 <scalbnf>:
 800a030:	b508      	push	{r3, lr}
 800a032:	ee10 2a10 	vmov	r2, s0
 800a036:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800a03a:	ed2d 8b02 	vpush	{d8}
 800a03e:	eef0 0a40 	vmov.f32	s1, s0
 800a042:	d004      	beq.n	800a04e <scalbnf+0x1e>
 800a044:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a048:	d306      	bcc.n	800a058 <scalbnf+0x28>
 800a04a:	ee70 0a00 	vadd.f32	s1, s0, s0
 800a04e:	ecbd 8b02 	vpop	{d8}
 800a052:	eeb0 0a60 	vmov.f32	s0, s1
 800a056:	bd08      	pop	{r3, pc}
 800a058:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a05c:	d21c      	bcs.n	800a098 <scalbnf+0x68>
 800a05e:	4b1f      	ldr	r3, [pc, #124]	; (800a0dc <scalbnf+0xac>)
 800a060:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a0e0 <scalbnf+0xb0>
 800a064:	4298      	cmp	r0, r3
 800a066:	ee60 0a27 	vmul.f32	s1, s0, s15
 800a06a:	db10      	blt.n	800a08e <scalbnf+0x5e>
 800a06c:	ee10 2a90 	vmov	r2, s1
 800a070:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800a074:	3b19      	subs	r3, #25
 800a076:	4403      	add	r3, r0
 800a078:	2bfe      	cmp	r3, #254	; 0xfe
 800a07a:	dd0f      	ble.n	800a09c <scalbnf+0x6c>
 800a07c:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800a0e4 <scalbnf+0xb4>
 800a080:	eeb0 0a48 	vmov.f32	s0, s16
 800a084:	f000 f834 	bl	800a0f0 <copysignf>
 800a088:	ee60 0a08 	vmul.f32	s1, s0, s16
 800a08c:	e7df      	b.n	800a04e <scalbnf+0x1e>
 800a08e:	eddf 7a16 	vldr	s15, [pc, #88]	; 800a0e8 <scalbnf+0xb8>
 800a092:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800a096:	e7da      	b.n	800a04e <scalbnf+0x1e>
 800a098:	0ddb      	lsrs	r3, r3, #23
 800a09a:	e7ec      	b.n	800a076 <scalbnf+0x46>
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	dd06      	ble.n	800a0ae <scalbnf+0x7e>
 800a0a0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800a0a4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800a0a8:	ee00 3a90 	vmov	s1, r3
 800a0ac:	e7cf      	b.n	800a04e <scalbnf+0x1e>
 800a0ae:	f113 0f16 	cmn.w	r3, #22
 800a0b2:	da06      	bge.n	800a0c2 <scalbnf+0x92>
 800a0b4:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a0b8:	4298      	cmp	r0, r3
 800a0ba:	dcdf      	bgt.n	800a07c <scalbnf+0x4c>
 800a0bc:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800a0e8 <scalbnf+0xb8>
 800a0c0:	e7de      	b.n	800a080 <scalbnf+0x50>
 800a0c2:	3319      	adds	r3, #25
 800a0c4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800a0c8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800a0cc:	eddf 7a07 	vldr	s15, [pc, #28]	; 800a0ec <scalbnf+0xbc>
 800a0d0:	ee07 3a10 	vmov	s14, r3
 800a0d4:	ee67 0a27 	vmul.f32	s1, s14, s15
 800a0d8:	e7b9      	b.n	800a04e <scalbnf+0x1e>
 800a0da:	bf00      	nop
 800a0dc:	ffff3cb0 	.word	0xffff3cb0
 800a0e0:	4c000000 	.word	0x4c000000
 800a0e4:	7149f2ca 	.word	0x7149f2ca
 800a0e8:	0da24260 	.word	0x0da24260
 800a0ec:	33000000 	.word	0x33000000

0800a0f0 <copysignf>:
 800a0f0:	ee10 3a10 	vmov	r3, s0
 800a0f4:	ee10 2a90 	vmov	r2, s1
 800a0f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0fc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800a100:	4313      	orrs	r3, r2
 800a102:	ee00 3a10 	vmov	s0, r3
 800a106:	4770      	bx	lr

0800a108 <_sbrk>:
 800a108:	4b04      	ldr	r3, [pc, #16]	; (800a11c <_sbrk+0x14>)
 800a10a:	6819      	ldr	r1, [r3, #0]
 800a10c:	4602      	mov	r2, r0
 800a10e:	b909      	cbnz	r1, 800a114 <_sbrk+0xc>
 800a110:	4903      	ldr	r1, [pc, #12]	; (800a120 <_sbrk+0x18>)
 800a112:	6019      	str	r1, [r3, #0]
 800a114:	6818      	ldr	r0, [r3, #0]
 800a116:	4402      	add	r2, r0
 800a118:	601a      	str	r2, [r3, #0]
 800a11a:	4770      	bx	lr
 800a11c:	20000204 	.word	0x20000204
 800a120:	200004cc 	.word	0x200004cc

0800a124 <_init>:
 800a124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a126:	bf00      	nop
 800a128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a12a:	bc08      	pop	{r3}
 800a12c:	469e      	mov	lr, r3
 800a12e:	4770      	bx	lr

0800a130 <_fini>:
 800a130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a132:	bf00      	nop
 800a134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a136:	bc08      	pop	{r3}
 800a138:	469e      	mov	lr, r3
 800a13a:	4770      	bx	lr
