ISim log file
Running: D:\Mariano\Universidad\Ing. en Comp\Arquitectura de Computadoras\2013\Practico\TPF\Pipeline Simple\Pipeline\testPipeline_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Mariano/Universidad/Ing. en Comp/Arquitectura de Computadoras/2013/Practico/TPF/Pipeline Simple/Pipeline/testPipeline_isim_beh.wdb 
ISim O.61xd (signature 0x1cce1bb2)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/Mariano/Universidad/Ing. en Comp/Arquitectura de Computadoras/2013/Practico/TPF/Pipeline Simple/Pipeline/pipeline.v" Line 26.  For instance uut/ROM/, width 10 of formal port direccion is not equal to width 32 of actual signal w2.
WARNING: File "D:/Mariano/Universidad/Ing. en Comp/Arquitectura de Computadoras/2013/Practico/TPF/Pipeline Simple/Pipeline/pipeline.v" Line 28.  For instance uut/RAM/, width 10 of formal port direccion is not equal to width 32 of actual signal w21.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim O.61xd (signature 0x1cce1bb2)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/Mariano/Universidad/Ing. en Comp/Arquitectura de Computadoras/2013/Practico/TPF/Pipeline Simple/Pipeline/pipeline.v" Line 26.  For instance uut/ROM/, width 10 of formal port direccion is not equal to width 32 of actual signal w2.
WARNING: File "D:/Mariano/Universidad/Ing. en Comp/Arquitectura de Computadoras/2013/Practico/TPF/Pipeline Simple/Pipeline/pipeline.v" Line 28.  For instance uut/RAM/, width 10 of formal port direccion is not equal to width 32 of actual signal w21.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
