#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002cf5feb3240 .scope module, "CPU" "CPU" 2 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000002cf5ff26260_0 .net "BeqResult", 0 0, v000002cf5fecafb0_0;  1 drivers
o000002cf5fecef08 .functor BUFZ 1, C4<z>; HiZ drive
v000002cf5ff26300_0 .net "CLK", 0 0, o000002cf5fecef08;  0 drivers
o000002cf5fecea58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002cf5ff27e80_0 .net "INSTRUCTION", 31 0, o000002cf5fecea58;  0 drivers
v000002cf5ff275c0_0 .net "PC", 31 0, v000002cf5ff25c90_0;  1 drivers
v000002cf5ff278e0_0 .net "PCJBeqNext", 31 0, v000002cf5ff258d0_0;  1 drivers
v000002cf5ff273e0_0 .net "PCNEXT", 31 0, v000002cf5ff249d0_0;  1 drivers
o000002cf5fecef68 .functor BUFZ 1, C4<z>; HiZ drive
v000002cf5ff27de0_0 .net "RESET", 0 0, o000002cf5fecef68;  0 drivers
v000002cf5ff26ee0_0 .net "aluResult", 7 0, v000002cf5fecaf10_0;  1 drivers
v000002cf5ff26da0_0 .net "alu_op", 2 0, v000002cf5ff25a10_0;  1 drivers
v000002cf5ff266c0_0 .net "imm_trigger", 0 0, v000002cf5ff253d0_0;  1 drivers
v000002cf5ff270c0_0 .net/s "immediate", 7 0, v000002cf5ff25e70_0;  1 drivers
v000002cf5ff27520_0 .net "mux1_Out", 7 0, v000002cf5ff255b0_0;  1 drivers
v000002cf5ff26f80_0 .net "mux2_Out", 7 0, v000002cf5ff25470_0;  1 drivers
v000002cf5ff26e40_0 .net "opcode", 7 0, v000002cf5ff25830_0;  1 drivers
v000002cf5ff26800_0 .net "readReg1_add", 2 0, v000002cf5ff24890_0;  1 drivers
v000002cf5ff272a0_0 .net "readReg2_add", 2 0, v000002cf5ff24a70_0;  1 drivers
v000002cf5ff27340_0 .net "regOut1", 7 0, L_000002cf5fe825a0;  1 drivers
v000002cf5ff27020_0 .net "regOut2", 7 0, L_000002cf5fe82450;  1 drivers
v000002cf5ff27480_0 .net "sub_trigger", 0 0, v000002cf5ff241b0_0;  1 drivers
v000002cf5ff27f20_0 .net "twoscomplement", 7 0, v000002cf5ff27a20_0;  1 drivers
v000002cf5ff27660_0 .net "writeReg_add", 2 0, v000002cf5ff25290_0;  1 drivers
v000002cf5ff263a0_0 .net "writeenable", 0 0, v000002cf5ff24390_0;  1 drivers
S_000002cf5feb33d0 .scope module, "aluInstance" "alu" 2 53, 2 318 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "ALURESULT";
    .port_info 3 /OUTPUT 1 "BEQRESULT";
    .port_info 4 /INPUT 3 "ALUOP";
v000002cf5fecb2d0_0 .net "ALUOP", 2 0, v000002cf5ff25a10_0;  alias, 1 drivers
v000002cf5fecaf10_0 .var "ALURESULT", 7 0;
v000002cf5fecafb0_0 .var "BEQRESULT", 0 0;
v000002cf5fecb190_0 .net "DATA1", 7 0, L_000002cf5fe825a0;  alias, 1 drivers
v000002cf5feca6f0_0 .net "DATA2", 7 0, v000002cf5ff25470_0;  alias, 1 drivers
v000002cf5ff25b50_0 .net "addResult", 7 0, L_000002cf5ff27980;  1 drivers
v000002cf5ff244d0_0 .net "andResult", 7 0, L_000002cf5fe81730;  1 drivers
v000002cf5ff25970_0 .net "fwdResult", 7 0, L_000002cf5fe819d0;  1 drivers
v000002cf5ff24610_0 .net "orResult", 7 0, L_000002cf5fe81ab0;  1 drivers
E_000002cf5fec08e0 .event anyedge, v000002cf5feca5b0_0;
E_000002cf5fec0fa0 .event anyedge, v000002cf5fecae70_0, v000002cf5fecabf0_0, v000002cf5feca5b0_0, v000002cf5feca3d0_0;
S_000002cf5feb3560 .scope module, "add1" "ADD" 2 329, 2 371 0, S_000002cf5feb33d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000002cf5fecac90_0 .net "DATA1", 7 0, L_000002cf5fe825a0;  alias, 1 drivers
v000002cf5fecad30_0 .net "DATA2", 7 0, v000002cf5ff25470_0;  alias, 1 drivers
v000002cf5feca5b0_0 .net "RESULT", 7 0, L_000002cf5ff27980;  alias, 1 drivers
L_000002cf5ff27980 .delay 8 (2,2,2) L_000002cf5ff27980/d;
L_000002cf5ff27980/d .arith/sum 8, L_000002cf5fe825a0, v000002cf5ff25470_0;
S_000002cf5fea3ef0 .scope module, "and1" "AND" 2 330, 2 383 0, S_000002cf5feb33d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000002cf5fe81730/d .functor AND 8, L_000002cf5fe825a0, v000002cf5ff25470_0, C4<11111111>, C4<11111111>;
L_000002cf5fe81730 .delay 8 (1,1,1) L_000002cf5fe81730/d;
v000002cf5feca650_0 .net "DATA1", 7 0, L_000002cf5fe825a0;  alias, 1 drivers
v000002cf5fecaab0_0 .net "DATA2", 7 0, v000002cf5ff25470_0;  alias, 1 drivers
v000002cf5fecabf0_0 .net "RESULT", 7 0, L_000002cf5fe81730;  alias, 1 drivers
S_000002cf5fea4080 .scope module, "fwd1" "FWD" 2 328, 2 359 0, S_000002cf5feb33d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000002cf5fe819d0/d .functor BUFZ 8, v000002cf5ff25470_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002cf5fe819d0 .delay 8 (1,1,1) L_000002cf5fe819d0/d;
v000002cf5fecadd0_0 .net "DATA2", 7 0, v000002cf5ff25470_0;  alias, 1 drivers
v000002cf5feca3d0_0 .net "RESULT", 7 0, L_000002cf5fe819d0;  alias, 1 drivers
S_000002cf5fea4210 .scope module, "or1" "OR" 2 331, 2 395 0, S_000002cf5feb33d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000002cf5fe81ab0/d .functor OR 8, L_000002cf5fe825a0, v000002cf5ff25470_0, C4<00000000>, C4<00000000>;
L_000002cf5fe81ab0 .delay 8 (1,1,1) L_000002cf5fe81ab0/d;
v000002cf5fecb0f0_0 .net "DATA1", 7 0, L_000002cf5fe825a0;  alias, 1 drivers
v000002cf5feca470_0 .net "DATA2", 7 0, v000002cf5ff25470_0;  alias, 1 drivers
v000002cf5fecae70_0 .net "RESULT", 7 0, L_000002cf5fe81ab0;  alias, 1 drivers
S_000002cf5fe8f720 .scope module, "controlUnitInstance" "Control_Unit" 2 23, 2 199 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "SUB_TRIGGER";
    .port_info 2 /OUTPUT 1 "IMM_TRIGGER";
    .port_info 3 /OUTPUT 3 "ALU_OP";
    .port_info 4 /OUTPUT 1 "WRITE_ENABLE";
v000002cf5ff25a10_0 .var "ALU_OP", 2 0;
v000002cf5ff253d0_0 .var "IMM_TRIGGER", 0 0;
v000002cf5ff24070_0 .net "OPCODE", 7 0, v000002cf5ff25830_0;  alias, 1 drivers
v000002cf5ff241b0_0 .var "SUB_TRIGGER", 0 0;
v000002cf5ff24390_0 .var "WRITE_ENABLE", 0 0;
E_000002cf5febfda0 .event anyedge, v000002cf5ff24070_0;
S_000002cf5fe8f8b0 .scope module, "decoderInstance" "Decoder" 2 16, 2 159 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 8 "IMMEDIATE";
    .port_info 3 /OUTPUT 3 "RT";
    .port_info 4 /OUTPUT 3 "RS";
    .port_info 5 /OUTPUT 3 "RD";
v000002cf5ff25e70_0 .var "IMMEDIATE", 7 0;
v000002cf5ff24430_0 .net "INSTRUCTION", 31 0, o000002cf5fecea58;  alias, 0 drivers
v000002cf5ff25830_0 .var "OPCODE", 7 0;
v000002cf5ff25290_0 .var "RD", 2 0;
v000002cf5ff24a70_0 .var "RS", 2 0;
v000002cf5ff24890_0 .var "RT", 2 0;
E_000002cf5fec0560 .event anyedge, v000002cf5ff24430_0;
S_000002cf5fe8fa40 .scope module, "mux1" "MUX" 2 41, 2 293 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REG1";
    .port_info 1 /INPUT 8 "REG2";
    .port_info 2 /INPUT 1 "MUXSELECT";
    .port_info 3 /OUTPUT 8 "MUXOUT";
v000002cf5ff255b0_0 .var "MUXOUT", 7 0;
v000002cf5ff24b10_0 .net "MUXSELECT", 0 0, v000002cf5ff241b0_0;  alias, 1 drivers
v000002cf5ff246b0_0 .net "REG1", 7 0, L_000002cf5fe82450;  alias, 1 drivers
v000002cf5ff25650_0 .net "REG2", 7 0, v000002cf5ff27a20_0;  alias, 1 drivers
E_000002cf5fec0760 .event anyedge, v000002cf5ff241b0_0, v000002cf5ff25650_0, v000002cf5ff246b0_0;
S_000002cf5fe8de10 .scope module, "mux2" "MUX" 2 47, 2 293 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REG1";
    .port_info 1 /INPUT 8 "REG2";
    .port_info 2 /INPUT 1 "MUXSELECT";
    .port_info 3 /OUTPUT 8 "MUXOUT";
v000002cf5ff25470_0 .var "MUXOUT", 7 0;
v000002cf5ff24570_0 .net "MUXSELECT", 0 0, v000002cf5ff253d0_0;  alias, 1 drivers
v000002cf5ff242f0_0 .net "REG1", 7 0, v000002cf5ff255b0_0;  alias, 1 drivers
v000002cf5ff25bf0_0 .net "REG2", 7 0, v000002cf5ff25e70_0;  alias, 1 drivers
E_000002cf5febfae0 .event anyedge, v000002cf5ff253d0_0, v000002cf5ff25e70_0, v000002cf5ff255b0_0;
S_000002cf5fe8dfa0 .scope module, "pcAdderInstance" "PC_Adder" 2 60, 2 117 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_NEXT";
    .port_info 1 /INPUT 32 "PC";
v000002cf5ff250b0_0 .net "PC", 31 0, v000002cf5ff25c90_0;  alias, 1 drivers
v000002cf5ff249d0_0 .var "PC_NEXT", 31 0;
E_000002cf5fec0160 .event anyedge, v000002cf5ff250b0_0;
S_000002cf5fe8e130 .scope module, "pcInstance" "PC" 2 68, 2 76 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "OPCODE";
    .port_info 3 /INPUT 32 "PC_NEXT";
    .port_info 4 /INPUT 32 "PC_JBEQ_NEXT";
    .port_info 5 /INPUT 1 "ALU_OUT_BEQ";
    .port_info 6 /OUTPUT 32 "PC_REG";
v000002cf5ff24750_0 .net "ALU_OUT_BEQ", 0 0, v000002cf5fecafb0_0;  alias, 1 drivers
v000002cf5ff25dd0_0 .net "CLK", 0 0, o000002cf5fecef08;  alias, 0 drivers
v000002cf5ff24e30_0 .net "OPCODE", 7 0, v000002cf5ff25830_0;  alias, 1 drivers
v000002cf5ff25ab0_0 .net "PC_JBEQ_NEXT", 31 0, v000002cf5ff258d0_0;  alias, 1 drivers
v000002cf5ff247f0_0 .net "PC_NEXT", 31 0, v000002cf5ff249d0_0;  alias, 1 drivers
v000002cf5ff25c90_0 .var "PC_REG", 31 0;
v000002cf5ff24cf0_0 .net "RESET", 0 0, o000002cf5fecef68;  alias, 0 drivers
E_000002cf5fec0660 .event posedge, v000002cf5ff25dd0_0;
S_000002cf5fe8a090 .scope module, "pcJBeqAdder" "PC_JBEQ_ADDER" 2 64, 2 131 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_NEXT";
    .port_info 1 /INPUT 8 "OFFSET";
    .port_info 2 /INPUT 32 "INSTRUCTION";
    .port_info 3 /OUTPUT 32 "PC_JBEQ_NEXT";
v000002cf5ff25510_0 .net "INSTRUCTION", 31 0, o000002cf5fecea58;  alias, 0 drivers
v000002cf5ff25d30_0 .net/s "OFFSET", 7 0, v000002cf5ff25e70_0;  alias, 1 drivers
v000002cf5ff258d0_0 .var "PC_JBEQ_NEXT", 31 0;
v000002cf5ff25f10_0 .net "PC_NEXT", 31 0, v000002cf5ff249d0_0;  alias, 1 drivers
S_000002cf5fe8a220 .scope module, "registerInstance" "reg_file" 2 29, 2 408 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "REGOUT1";
    .port_info 2 /OUTPUT 8 "REGOUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000002cf5fe825a0/d .functor BUFZ 8, L_000002cf5ff27700, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002cf5fe825a0 .delay 8 (2,2,2) L_000002cf5fe825a0/d;
L_000002cf5fe82450/d .functor BUFZ 8, L_000002cf5ff269e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002cf5fe82450 .delay 8 (2,2,2) L_000002cf5fe82450/d;
v000002cf5ff24930_0 .net "CLK", 0 0, o000002cf5fecef08;  alias, 0 drivers
v000002cf5ff24bb0_0 .net "IN", 7 0, v000002cf5fecaf10_0;  alias, 1 drivers
v000002cf5ff24c50_0 .net "INADDRESS", 2 0, v000002cf5ff25290_0;  alias, 1 drivers
v000002cf5ff24d90_0 .net "OUT1ADDRESS", 2 0, v000002cf5ff24890_0;  alias, 1 drivers
v000002cf5ff24ed0_0 .net "OUT2ADDRESS", 2 0, v000002cf5ff24a70_0;  alias, 1 drivers
v000002cf5ff24f70_0 .net "REGOUT1", 7 0, L_000002cf5fe825a0;  alias, 1 drivers
v000002cf5ff25010_0 .net "REGOUT2", 7 0, L_000002cf5fe82450;  alias, 1 drivers
v000002cf5ff251f0_0 .net "RESET", 0 0, o000002cf5fecef68;  alias, 0 drivers
v000002cf5ff256f0_0 .net "WRITE", 0 0, v000002cf5ff24390_0;  alias, 1 drivers
v000002cf5ff25330_0 .net *"_ivl_0", 7 0, L_000002cf5ff27700;  1 drivers
v000002cf5ff25790_0 .net *"_ivl_10", 4 0, L_000002cf5ff26440;  1 drivers
L_000002cf5ff400d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cf5ff24110_0 .net *"_ivl_13", 1 0, L_000002cf5ff400d0;  1 drivers
v000002cf5ff24250_0 .net *"_ivl_2", 4 0, L_000002cf5ff261c0;  1 drivers
L_000002cf5ff40088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cf5ff26120_0 .net *"_ivl_5", 1 0, L_000002cf5ff40088;  1 drivers
v000002cf5ff26d00_0 .net *"_ivl_8", 7 0, L_000002cf5ff269e0;  1 drivers
v000002cf5ff27b60_0 .var/i "index", 31 0;
v000002cf5ff264e0 .array "register", 0 7, 7 0;
L_000002cf5ff27700 .array/port v000002cf5ff264e0, L_000002cf5ff261c0;
L_000002cf5ff261c0 .concat [ 3 2 0 0], v000002cf5ff24890_0, L_000002cf5ff40088;
L_000002cf5ff269e0 .array/port v000002cf5ff264e0, L_000002cf5ff26440;
L_000002cf5ff26440 .concat [ 3 2 0 0], v000002cf5ff24a70_0, L_000002cf5ff400d0;
S_000002cf5feb0cc0 .scope module, "twoscomplementInstance" "TwoS_Complement" 2 35, 2 275 0, S_000002cf5feb3240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "VALUE";
    .port_info 1 /OUTPUT 8 "TWOS_COMPLEMENT";
v000002cf5ff27a20_0 .var "TWOS_COMPLEMENT", 7 0;
v000002cf5ff26c60_0 .var "Temp", 7 0;
v000002cf5ff26580_0 .net "VALUE", 7 0, L_000002cf5fe82450;  alias, 1 drivers
E_000002cf5fec0620 .event anyedge, v000002cf5ff246b0_0;
    .scope S_000002cf5fe8f8b0;
T_0 ;
    %wait E_000002cf5fec0560;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000002cf5ff25830_0, 0, 8;
    %load/vec4 v000002cf5ff25830_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000002cf5ff25e70_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002cf5ff25830_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000002cf5ff25e70_0, 0, 8;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000002cf5ff24a70_0, 0, 3;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000002cf5ff24890_0, 0, 3;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000002cf5ff25e70_0, 0, 8;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000002cf5ff24a70_0, 0, 3;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000002cf5ff24890_0, 0, 3;
    %load/vec4 v000002cf5ff24430_0;
    %parti/s 3, 16, 6;
    %store/vec4 v000002cf5ff25290_0, 0, 3;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002cf5fe8f720;
T_1 ;
    %wait E_000002cf5febfda0;
    %load/vec4 v000002cf5ff24070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cf5ff25a10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff253d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff24390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff241b0_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cf5ff25a10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff253d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff24390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff241b0_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cf5ff25a10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff253d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff24390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff241b0_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cf5ff25a10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff253d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff24390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff241b0_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002cf5ff25a10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff253d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff24390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff241b0_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002cf5ff25a10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff253d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff24390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff241b0_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff24390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff241b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff253d0_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cf5ff25a10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff24390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5ff253d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5ff241b0_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002cf5fe8a220;
T_2 ;
    %wait E_000002cf5fec0660;
    %load/vec4 v000002cf5ff251f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cf5ff27b60_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002cf5ff27b60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002cf5ff27b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cf5ff264e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002cf5ff27b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002cf5ff27b60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %load/vec4 v000002cf5ff256f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %delay 1, 0;
    %load/vec4 v000002cf5ff24bb0_0;
    %load/vec4 v000002cf5ff24c50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cf5ff264e0, 0, 4;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002cf5fe8a220;
T_3 ;
    %vpi_call 2 442 "$dumpfile", "cpu_wavedata_Grp18CPU.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cf5ff27b60_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002cf5ff27b60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 2 444 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002cf5ff264e0, v000002cf5ff27b60_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002cf5ff27b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002cf5ff27b60_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000002cf5fe8a220;
T_4 ;
    %delay 5, 0;
    %vpi_call 2 450 "$display", "\012\011\011\011==================================================================" {0 0 0};
    %vpi_call 2 451 "$display", "\011\011\011 Change of Register Content Starting from Time #5" {0 0 0};
    %vpi_call 2 452 "$display", "\011\011\011==================================================================\012" {0 0 0};
    %vpi_call 2 453 "$display", "\011\011time\011regs0\011regs1\011regs2\011regs3\011regs4\011regs5\011regs6\011regs7" {0 0 0};
    %vpi_call 2 454 "$display", "\011\011-------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 455 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v000002cf5ff264e0, 0>, &A<v000002cf5ff264e0, 1>, &A<v000002cf5ff264e0, 2>, &A<v000002cf5ff264e0, 3>, &A<v000002cf5ff264e0, 4>, &A<v000002cf5ff264e0, 5>, &A<v000002cf5ff264e0, 6>, &A<v000002cf5ff264e0, 7> {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002cf5feb0cc0;
T_5 ;
    %wait E_000002cf5fec0620;
    %load/vec4 v000002cf5ff26580_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000002cf5ff26c60_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000002cf5ff26c60_0;
    %store/vec4 v000002cf5ff27a20_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002cf5fe8fa40;
T_6 ;
    %wait E_000002cf5fec0760;
    %load/vec4 v000002cf5ff24b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002cf5ff25650_0;
    %store/vec4 v000002cf5ff255b0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002cf5ff246b0_0;
    %store/vec4 v000002cf5ff255b0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002cf5fe8de10;
T_7 ;
    %wait E_000002cf5febfae0;
    %load/vec4 v000002cf5ff24570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002cf5ff25bf0_0;
    %store/vec4 v000002cf5ff25470_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002cf5ff242f0_0;
    %store/vec4 v000002cf5ff25470_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002cf5feb33d0;
T_8 ;
    %wait E_000002cf5fec0fa0;
    %load/vec4 v000002cf5fecb2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002cf5fecaf10_0, 0, 8;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000002cf5ff25970_0;
    %store/vec4 v000002cf5fecaf10_0, 0, 8;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000002cf5ff25b50_0;
    %store/vec4 v000002cf5fecaf10_0, 0, 8;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000002cf5ff244d0_0;
    %store/vec4 v000002cf5fecaf10_0, 0, 8;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000002cf5ff24610_0;
    %store/vec4 v000002cf5fecaf10_0, 0, 8;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002cf5feb33d0;
T_9 ;
    %wait E_000002cf5fec08e0;
    %load/vec4 v000002cf5ff25b50_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cf5fecafb0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cf5fecafb0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002cf5fe8dfa0;
T_10 ;
    %wait E_000002cf5fec0160;
    %delay 1, 0;
    %load/vec4 v000002cf5ff250b0_0;
    %addi 4, 0, 32;
    %store/vec4 v000002cf5ff249d0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002cf5fe8a090;
T_11 ;
    %wait E_000002cf5fec0560;
    %load/vec4 v000002cf5ff25510_0;
    %parti/s 8, 24, 6;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_11.0, 4;
    %delay 2, 0;
    %load/vec4 v000002cf5ff25f10_0;
    %load/vec4 v000002cf5ff25d30_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v000002cf5ff258d0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002cf5ff25510_0;
    %parti/s 8, 24, 6;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_11.2, 4;
    %delay 2, 0;
    %load/vec4 v000002cf5ff25f10_0;
    %load/vec4 v000002cf5ff25d30_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v000002cf5ff258d0_0, 0, 32;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002cf5fe8e130;
T_12 ;
    %wait E_000002cf5fec0660;
    %load/vec4 v000002cf5ff24cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cf5ff25c90_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002cf5fe8e130;
T_13 ;
    %wait E_000002cf5fec0660;
    %load/vec4 v000002cf5ff24e30_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_13.0, 4;
    %delay 1, 0;
    %load/vec4 v000002cf5ff25ab0_0;
    %store/vec4 v000002cf5ff25c90_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002cf5ff24e30_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v000002cf5ff24750_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %delay 1, 0;
    %load/vec4 v000002cf5ff25ab0_0;
    %store/vec4 v000002cf5ff25c90_0, 0, 32;
T_13.4 ;
    %jmp T_13.3;
T_13.2 ;
    %delay 1, 0;
    %load/vec4 v000002cf5ff247f0_0;
    %store/vec4 v000002cf5ff25c90_0, 0, 32;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "CpuPart4.v";
