Analysis & Synthesis report for alu_rf
Thu Nov 09 00:11:43 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |vga|BitGen:bits|sprite:sprite_f|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: Top-level Entity: |vga
 13. Parameter Settings for User Entity Instance: BitGen:bits|display_480p:display_inst
 14. Parameter Settings for User Entity Instance: BitGen:bits|sprite:sprite_f
 15. Parameter Settings for User Entity Instance: BitGen:bits|sprite:sprite_f|rom_async:spr_rom
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 09 00:11:43 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; alu_rf                                      ;
; Top-level Entity Name           ; vga                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1                                           ;
; Total pins                      ; 31                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga                ; alu_rf             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                        ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                          ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------+---------+
; Sprite.v                         ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v       ;         ;
; Sprite_Rom.v                     ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v   ;         ;
; BitGen.v                         ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v       ;         ;
; vga.v                            ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v          ;         ;
; display_480p.v                   ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v ;         ;
; clock_480p.v                     ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v   ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1                                               ;
;                                             ;                                                 ;
; Combinational ALUT usage for logic          ; 1                                               ;
;     -- 7 input functions                    ; 0                                               ;
;     -- 6 input functions                    ; 0                                               ;
;     -- 5 input functions                    ; 0                                               ;
;     -- 4 input functions                    ; 0                                               ;
;     -- <=3 input functions                  ; 1                                               ;
;                                             ;                                                 ;
; Dedicated logic registers                   ; 1                                               ;
;                                             ;                                                 ;
; I/O pins                                    ; 31                                              ;
;                                             ;                                                 ;
; Total DSP Blocks                            ; 0                                               ;
;                                             ;                                                 ;
; Maximum fan-out node                        ; BitGen:bits|clock_480p:clock_pix_inst|clk_25MHz ;
; Maximum fan-out                             ; 2                                               ;
; Total fan-out                               ; 36                                              ;
; Average fan-out                             ; 0.56                                            ;
+---------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                        ; Entity Name ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------+-------------+--------------+
; |vga                              ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 31   ; 0            ; |vga                                       ; vga         ; work         ;
;    |BitGen:bits|                  ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|BitGen:bits                           ; BitGen      ; work         ;
;       |clock_480p:clock_pix_inst| ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|BitGen:bits|clock_480p:clock_pix_inst ; clock_480p  ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |vga|BitGen:bits|sprite:sprite_f|state                                                          ;
+-----------------+-----------------+----------------+----------------+--------------+---------------+------------+
; Name            ; state.WAIT_DATA ; state.SPR_LINE ; state.WAIT_POS ; state.ACTIVE ; state.REG_POS ; state.IDLE ;
+-----------------+-----------------+----------------+----------------+--------------+---------------+------------+
; state.IDLE      ; 0               ; 0              ; 0              ; 0            ; 0             ; 0          ;
; state.REG_POS   ; 0               ; 0              ; 0              ; 0            ; 1             ; 1          ;
; state.ACTIVE    ; 0               ; 0              ; 0              ; 1            ; 0             ; 1          ;
; state.WAIT_POS  ; 0               ; 0              ; 1              ; 0            ; 0             ; 1          ;
; state.SPR_LINE  ; 0               ; 1              ; 0              ; 0            ; 0             ; 1          ;
; state.WAIT_DATA ; 1               ; 0              ; 0              ; 0            ; 0             ; 1          ;
+-----------------+-----------------+----------------+----------------+--------------+---------------+------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+------------------------------------------------------+--------------------------------------+
; Register name                                        ; Reason for Removal                   ;
+------------------------------------------------------+--------------------------------------+
; BitGen:bits|rst_pix                                  ; Stuck at GND due to stuck port clock ;
; BitGen:bits|clock_480p:clock_pix_inst|clk_pix_locked ; Lost fanout                          ;
; BitGen:bits|clock_480p:clock_pix_inst|locked_sync_0  ; Lost fanout                          ;
; BitGen:bits|spry[0]                                  ; Stuck at GND due to stuck port clock ;
; BitGen:bits|vga_b[0..7]                              ; Stuck at GND due to stuck port clock ;
; BitGen:bits|vga_g[0..7]                              ; Stuck at GND due to stuck port clock ;
; BitGen:bits|vga_r[0..3]                              ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|de             ; Lost fanout                          ;
; BitGen:bits|vga_r[4..7]                              ; Stuck at GND due to stuck port clock ;
; BitGen:bits|vga_vsync                                ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|vsync          ; Lost fanout                          ;
; BitGen:bits|vga_hsync                                ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|hsync          ; Lost fanout                          ;
; BitGen:bits|spry[1..15]                              ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprx[0..15]                              ; Stuck at GND due to stuck port clock ;
; BitGen:bits|dx                                       ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|frame          ; Lost fanout                          ;
; BitGen:bits|sprite:sprite_f|cnt_x[0..3]              ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|bmap_x[0..2]             ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|spr_rom_addr[0..5]       ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|spry_r[0..15]            ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|sprx_r[0..15]            ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|drawing                  ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|pix[0]                   ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|y[1..13]       ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|sx[0..15]      ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|sy[0..15]      ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|line           ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|y[0,14,15]     ; Stuck at GND due to stuck port clock ;
; BitGen:bits|display_480p:display_inst|x[0..15]       ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|state.REG_POS            ; Lost fanout                          ;
; BitGen:bits|sprite:sprite_f|state.ACTIVE             ; Lost fanout                          ;
; BitGen:bits|sprite:sprite_f|state~8                  ; Lost fanout                          ;
; BitGen:bits|sprite:sprite_f|state~9                  ; Lost fanout                          ;
; BitGen:bits|sprite:sprite_f|state~10                 ; Lost fanout                          ;
; BitGen:bits|sprite:sprite_f|state.IDLE               ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|state.WAIT_DATA          ; Lost fanout                          ;
; BitGen:bits|sprite:sprite_f|state.WAIT_POS           ; Stuck at GND due to stuck port clock ;
; BitGen:bits|sprite:sprite_f|state.SPR_LINE           ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 187              ;                                      ;
+------------------------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+--------------------------------------------+-------------------------+----------------------------------------------------------------------------------------+
; Register name                              ; Reason for Removal      ; Registers Removed due to This Register                                                 ;
+--------------------------------------------+-------------------------+----------------------------------------------------------------------------------------+
; BitGen:bits|rst_pix                        ; Stuck at GND            ; BitGen:bits|clock_480p:clock_pix_inst|clk_pix_locked,                                  ;
;                                            ; due to stuck port clock ; BitGen:bits|clock_480p:clock_pix_inst|locked_sync_0, BitGen:bits|spry[0],              ;
;                                            ;                         ; BitGen:bits|spry[1], BitGen:bits|spry[2], BitGen:bits|spry[3], BitGen:bits|spry[4],    ;
;                                            ;                         ; BitGen:bits|spry[5], BitGen:bits|spry[6], BitGen:bits|spry[7], BitGen:bits|spry[8],    ;
;                                            ;                         ; BitGen:bits|spry[9], BitGen:bits|spry[10], BitGen:bits|spry[11], BitGen:bits|spry[12], ;
;                                            ;                         ; BitGen:bits|spry[13], BitGen:bits|spry[14], BitGen:bits|spry[15], BitGen:bits|sprx[0], ;
;                                            ;                         ; BitGen:bits|sprx[1], BitGen:bits|sprx[2], BitGen:bits|sprx[3], BitGen:bits|sprx[4],    ;
;                                            ;                         ; BitGen:bits|sprx[5], BitGen:bits|sprx[6], BitGen:bits|sprx[7], BitGen:bits|sprx[8],    ;
;                                            ;                         ; BitGen:bits|sprx[9], BitGen:bits|sprx[10], BitGen:bits|sprx[11], BitGen:bits|sprx[12], ;
;                                            ;                         ; BitGen:bits|sprx[13], BitGen:bits|sprx[14], BitGen:bits|sprx[15], BitGen:bits|dx,      ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|frame, BitGen:bits|sprite:sprite_f|cnt_x[3],     ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|cnt_x[2], BitGen:bits|sprite:sprite_f|cnt_x[1],            ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|cnt_x[0], BitGen:bits|sprite:sprite_f|bmap_x[0],           ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|bmap_x[1], BitGen:bits|sprite:sprite_f|spr_rom_addr[0],    ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spr_rom_addr[1],                                           ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spr_rom_addr[2],                                           ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spr_rom_addr[3],                                           ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spr_rom_addr[4],                                           ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spr_rom_addr[5], BitGen:bits|sprite:sprite_f|spry_r[0],    ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spry_r[1], BitGen:bits|sprite:sprite_f|spry_r[2],          ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spry_r[3], BitGen:bits|sprite:sprite_f|spry_r[4],          ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spry_r[5], BitGen:bits|sprite:sprite_f|spry_r[6],          ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spry_r[7], BitGen:bits|sprite:sprite_f|spry_r[8],          ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spry_r[9], BitGen:bits|sprite:sprite_f|spry_r[10],         ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spry_r[11], BitGen:bits|sprite:sprite_f|spry_r[12],        ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spry_r[13], BitGen:bits|sprite:sprite_f|spry_r[14],        ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|spry_r[15], BitGen:bits|sprite:sprite_f|sprx_r[0],         ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|sprx_r[1], BitGen:bits|sprite:sprite_f|sprx_r[2],          ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|sprx_r[3], BitGen:bits|sprite:sprite_f|sprx_r[4],          ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|sprx_r[5], BitGen:bits|sprite:sprite_f|sprx_r[6],          ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|sprx_r[7], BitGen:bits|sprite:sprite_f|sprx_r[8],          ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|sprx_r[9], BitGen:bits|sprite:sprite_f|sprx_r[10],         ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|sprx_r[11], BitGen:bits|sprite:sprite_f|sprx_r[12],        ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|sprx_r[13], BitGen:bits|sprite:sprite_f|sprx_r[14],        ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|sprx_r[15], BitGen:bits|sprite:sprite_f|drawing,           ;
;                                            ;                         ; BitGen:bits|sprite:sprite_f|pix[0], BitGen:bits|display_480p:display_inst|y[13],       ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[12],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[11],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[10],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[9],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[5],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[4],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[3],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[2],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[1],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[15],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[14],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[13],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[12],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[11],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[10],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[9],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[8],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[7],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[6],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[5],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[4],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[3],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[2],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[1],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sx[0],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[15],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[14],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[13],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[12],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[11],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[10],                                          ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[9],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[8],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[7],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[6],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[5],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[4],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[3],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[2],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[1],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|sy[0],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|line,                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[0],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|y[14],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[0],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[1],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[2],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[7],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[8],                                            ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[10],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[11],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[12],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[13],                                           ;
;                                            ;                         ; BitGen:bits|display_480p:display_inst|x[14]                                            ;
; BitGen:bits|vga_b[0]                       ; Stuck at GND            ; BitGen:bits|display_480p:display_inst|de                                               ;
;                                            ; due to stuck port clock ;                                                                                        ;
; BitGen:bits|vga_vsync                      ; Stuck at GND            ; BitGen:bits|display_480p:display_inst|vsync                                            ;
;                                            ; due to stuck port clock ;                                                                                        ;
; BitGen:bits|vga_hsync                      ; Stuck at GND            ; BitGen:bits|display_480p:display_inst|hsync                                            ;
;                                            ; due to stuck port clock ;                                                                                        ;
; BitGen:bits|sprite:sprite_f|state.IDLE     ; Stuck at GND            ; BitGen:bits|sprite:sprite_f|state.WAIT_DATA                                            ;
;                                            ; due to stuck port clock ;                                                                                        ;
; BitGen:bits|sprite:sprite_f|state.WAIT_POS ; Stuck at GND            ; BitGen:bits|sprite:sprite_f|state.SPR_LINE                                             ;
;                                            ; due to stuck port clock ;                                                                                        ;
+--------------------------------------------+-------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vga ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; H_RES          ; 640   ; Signed Integer                             ;
; V_RES          ; 480   ; Signed Integer                             ;
; COUNTER_BITS   ; 10    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BitGen:bits|display_480p:display_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; CORDW          ; 16    ; Signed Integer                                            ;
; H_RES          ; 640   ; Signed Integer                                            ;
; V_RES          ; 480   ; Signed Integer                                            ;
; H_FP           ; 16    ; Signed Integer                                            ;
; H_SYNC         ; 96    ; Signed Integer                                            ;
; H_BP           ; 48    ; Signed Integer                                            ;
; V_FP           ; 10    ; Signed Integer                                            ;
; V_SYNC         ; 2     ; Signed Integer                                            ;
; V_BP           ; 33    ; Signed Integer                                            ;
; H_POL          ; 0     ; Signed Integer                                            ;
; V_POL          ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BitGen:bits|sprite:sprite_f ;
+----------------+--------------+------------------------------------------+
; Parameter Name ; Value        ; Type                                     ;
+----------------+--------------+------------------------------------------+
; CORDW          ; 16           ; Signed Integer                           ;
; H_RES          ; 640          ; Signed Integer                           ;
; SX_OFFS        ; 2            ; Signed Integer                           ;
; SPR_FILE       ; letter_f.mem ; String                                   ;
; SPR_WIDTH      ; 8            ; Signed Integer                           ;
; SPR_HEIGHT     ; 8            ; Signed Integer                           ;
; SPR_SCALE      ; 3            ; Signed Integer                           ;
; SPR_DATAW      ; 1            ; Signed Integer                           ;
+----------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BitGen:bits|sprite:sprite_f|rom_async:spr_rom ;
+----------------+--------------+------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                       ;
+----------------+--------------+------------------------------------------------------------+
; WIDTH          ; 1            ; Signed Integer                                             ;
; DEPTH          ; 64           ; Signed Integer                                             ;
; INIT_F         ; letter_f.mem ; String                                                     ;
+----------------+--------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1                           ;
;     CLR               ; 1                           ;
; arriav_lcell_comb     ; 3                           ;
;     normal            ; 3                           ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
; boundary_port         ; 31                          ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 09 00:11:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file basic_mem.v
    Info (12023): Found entity 1: basic_mem File: C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/intelFPGA_lite/18.1/Bananachine/ALU/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_rf.v
    Info (12023): Found entity 1: alu_rf File: C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file alu_rf_tb.v
    Info (12023): Found entity 1: alu_rf_tb File: C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/intelFPGA_lite/18.1/Bananachine/ALU/CPU.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file muxes.v
    Info (12023): Found entity 1: mux2 File: C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v Line: 1
    Info (12023): Found entity 2: mux4 File: C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v Line: 9
    Info (12023): Found entity 3: flopenr File: C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v Line: 23
    Info (12023): Found entity 4: flopr File: C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v Line: 34
    Info (12023): Found entity 5: zerodetect File: C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file instruction_reg.v
    Info (12023): Found entity 1: instruction_reg File: C:/intelFPGA_lite/18.1/Bananachine/ALU/instruction_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_counter.v
    Info (12023): Found entity 1: pc_counter File: C:/intelFPGA_lite/18.1/Bananachine/ALU/pc_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bananachine.v
    Info (12023): Found entity 1: Bananachine File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bananachine_tb.v
    Info (12023): Found entity 1: Bananachine_tb File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite.v
    Info (12023): Found entity 1: sprite File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_rom.v
    Info (12023): Found entity 1: rom_async File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitgen.v
    Info (12023): Found entity 1: BitGen File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontrol.v
    Info (12023): Found entity 1: vga_control File: C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_480p.v
    Info (12023): Found entity 1: display_480p File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_480p.v
    Info (12023): Found entity 1: clock_480p File: C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v Line: 11
Info (12127): Elaborating entity "vga" for the top level hierarchy
Info (12128): Elaborating entity "BitGen" for hierarchy "BitGen:bits" File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 24
Warning (10230): Verilog HDL assignment warning at BitGen.v(65): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 65
Warning (10230): Verilog HDL assignment warning at BitGen.v(68): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 68
Warning (10230): Verilog HDL assignment warning at BitGen.v(72): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 72
Warning (10230): Verilog HDL assignment warning at BitGen.v(73): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 73
Info (12128): Elaborating entity "clock_480p" for hierarchy "BitGen:bits|clock_480p:clock_pix_inst" File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 21
Warning (10858): Verilog HDL warning at clock_480p.v(18): object locked used but never assigned File: C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v Line: 18
Warning (10230): Verilog HDL assignment warning at clock_480p.v(51): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v Line: 51
Warning (10240): Verilog HDL Always Construct warning at clock_480p.v(34): inferring latch(es) for variable "v_count", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v Line: 34
Warning (10030): Net "locked" at clock_480p.v(18) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v Line: 18
Info (12128): Elaborating entity "display_480p" for hierarchy "BitGen:bits|display_480p:display_inst" File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 40
Warning (10230): Verilog HDL assignment warning at display_480p.v(46): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 46
Warning (10230): Verilog HDL assignment warning at display_480p.v(47): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 47
Warning (10230): Verilog HDL assignment warning at display_480p.v(66): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 66
Warning (10230): Verilog HDL assignment warning at display_480p.v(67): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 67
Warning (10230): Verilog HDL assignment warning at display_480p.v(69): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 69
Warning (10230): Verilog HDL assignment warning at display_480p.v(72): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 72
Warning (10230): Verilog HDL assignment warning at display_480p.v(73): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 73
Warning (10230): Verilog HDL assignment warning at display_480p.v(82): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 82
Warning (10230): Verilog HDL assignment warning at display_480p.v(83): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v Line: 83
Info (12128): Elaborating entity "sprite" for hierarchy "BitGen:bits|sprite:sprite_f" File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 98
Warning (10230): Verilog HDL assignment warning at Sprite.v(82): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v Line: 82
Warning (10230): Verilog HDL assignment warning at Sprite.v(93): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v Line: 93
Warning (10230): Verilog HDL assignment warning at Sprite.v(94): truncated value with size 32 to match size of target (3) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v Line: 94
Warning (10230): Verilog HDL assignment warning at Sprite.v(96): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v Line: 96
Info (10264): Verilog HDL Case Statement information at Sprite.v(72): all case item expressions in this case statement are onehot File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v Line: 72
Info (12128): Elaborating entity "rom_async" for hierarchy "BitGen:bits|sprite:sprite_f|rom_async:spr_rom" File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v Line: 31
Info (10648): Verilog HDL Display System Task info at Sprite_Rom.v(16): Creating rom_async from init file 'letter_f.mem'. File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v Line: 16
Warning (10230): Verilog HDL assignment warning at letter_f.mem(1): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem Line: 1
Warning (10230): Verilog HDL assignment warning at letter_f.mem(2): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem Line: 2
Warning (10230): Verilog HDL assignment warning at letter_f.mem(3): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem Line: 3
Warning (10230): Verilog HDL assignment warning at letter_f.mem(4): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem Line: 4
Warning (10230): Verilog HDL assignment warning at letter_f.mem(5): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem Line: 5
Warning (10230): Verilog HDL assignment warning at letter_f.mem(6): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem Line: 6
Warning (10230): Verilog HDL assignment warning at letter_f.mem(7): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem Line: 7
Warning (10230): Verilog HDL assignment warning at letter_f.mem(8): truncated value with size 4 to match size of target (1) File: C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem Line: 8
Warning (10030): Net "memory.data_a[0]" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v Line: 12
Warning (10030): Net "memory.waddr_a" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v Line: 12
Warning (10030): Net "memory.we_a" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v Line: 12
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "BitGen:bits|clk_pix" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "h_sync" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 3
    Warning (13410): Pin "v_sync" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 3
    Warning (13410): Pin "sync_n" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 3
    Warning (13410): Pin "blank_n" is stuck at VCC File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 3
    Warning (13410): Pin "red_out[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "red_out[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "red_out[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "red_out[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "red_out[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "red_out[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "red_out[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "red_out[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "green_out[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "green_out[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "green_out[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "green_out[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "green_out[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "green_out[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "green_out[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "green_out[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 4
    Warning (13410): Pin "blue_out[0]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 5
    Warning (13410): Pin "blue_out[1]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 5
    Warning (13410): Pin "blue_out[2]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 5
    Warning (13410): Pin "blue_out[3]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 5
    Warning (13410): Pin "blue_out[4]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 5
    Warning (13410): Pin "blue_out[5]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 5
    Warning (13410): Pin "blue_out[6]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 5
    Warning (13410): Pin "blue_out[7]" is stuck at GND File: C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 32 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Thu Nov 09 00:11:43 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


