===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 22.6430 seconds

  ----Wall Time----  ----Name----
    3.9483 ( 17.4%)  FIR Parser
    9.2415 ( 40.8%)  'firrtl.circuit' Pipeline
    1.2937 (  5.7%)    'firrtl.module' Pipeline
    1.2937 (  5.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1032 (  0.5%)    InferWidths
    0.6558 (  2.9%)    LowerFIRRTLTypes
    5.6675 ( 25.0%)    'firrtl.module' Pipeline
    0.8330 (  3.7%)      ExpandWhens
    4.8345 ( 21.4%)      Canonicalizer
    0.3986 (  1.8%)    Inliner
    1.1226 (  5.0%)    IMConstProp
    0.0336 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    2.3501 ( 10.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    4.0821 ( 18.0%)  'hw.module' Pipeline
    0.0868 (  0.4%)    HWCleanup
    1.1157 (  4.9%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.8795 ( 12.7%)    Canonicalizer
    0.3257 (  1.4%)  HWLegalizeNames
    0.8370 (  3.7%)  'hw.module' Pipeline
    0.8370 (  3.7%)    PrettifyVerilog
    1.8564 (  8.2%)  Output
    0.0018 (  0.0%)  Rest
   22.6430 (100.0%)  Total

{
  totalTime: 22.671,
  maxMemory: 599158784
}
