    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; TX
TX__0__DR EQU CYREG_GPIO_PRT0_DR
TX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TX__0__HSIOM_MASK EQU 0x000000F0
TX__0__HSIOM_SHIFT EQU 4
TX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__0__INTR EQU CYREG_GPIO_PRT0_INTR
TX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX__0__MASK EQU 0x02
TX__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
TX__0__OUT_SEL_SHIFT EQU 2
TX__0__OUT_SEL_VAL EQU 0
TX__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TX__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TX__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TX__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TX__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TX__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TX__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TX__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TX__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TX__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TX__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TX__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TX__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TX__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TX__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TX__0__PC EQU CYREG_GPIO_PRT0_PC
TX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TX__0__PORT EQU 0
TX__0__PS EQU CYREG_GPIO_PRT0_PS
TX__0__SHIFT EQU 1
TX__DR EQU CYREG_GPIO_PRT0_DR
TX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__INTR EQU CYREG_GPIO_PRT0_INTR
TX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX__MASK EQU 0x02
TX__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TX__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TX__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TX__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TX__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TX__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TX__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TX__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TX__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TX__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TX__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TX__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TX__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TX__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TX__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TX__PC EQU CYREG_GPIO_PRT0_PC
TX__PC2 EQU CYREG_GPIO_PRT0_PC2
TX__PORT EQU 0
TX__PS EQU CYREG_GPIO_PRT0_PS
TX__SHIFT EQU 1

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_MASK EQU 0xC000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_1_BUART
UART_1_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_1_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL3
UART_1_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
UART_1_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL3
UART_1_BUART_sTX_sCLOCK_TxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
UART_1_BUART_sTX_sCLOCK_TxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_1_BUART_sTX_sCLOCK_TxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_1_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK3
UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK3
UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
UART_1_BUART_sTX_sCLOCK_TxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST3
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A02
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A12
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D02
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D12
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F02
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F12
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK2
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST2

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__DR EQU CYREG_GPIO_PRT2_DR
LCD_Char_1_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Char_1_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Char_1_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Char_1_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_1_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_Char_1_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_Char_1_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__0__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_1_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_1_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_1_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_1_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_1_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_1_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_1_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_1_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_1_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_1_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_1_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_1_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_1_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_1_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_1_LCDPort__0__PC EQU CYREG_GPIO_PRT2_PC
LCD_Char_1_LCDPort__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__PS EQU CYREG_GPIO_PRT2_PS
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__DR EQU CYREG_GPIO_PRT2_DR
LCD_Char_1_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Char_1_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Char_1_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Char_1_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_1_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_Char_1_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_Char_1_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__1__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_1_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_1_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_1_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_1_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_1_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_1_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_1_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_1_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_1_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_1_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_1_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_1_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_1_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_1_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_1_LCDPort__1__PC EQU CYREG_GPIO_PRT2_PC
LCD_Char_1_LCDPort__1__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__PS EQU CYREG_GPIO_PRT2_PS
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__DR EQU CYREG_GPIO_PRT2_DR
LCD_Char_1_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Char_1_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Char_1_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Char_1_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_1_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_Char_1_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_Char_1_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__2__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_1_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_1_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_1_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_1_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_1_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_1_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_1_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_1_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_1_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_1_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_1_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_1_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_1_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_1_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_1_LCDPort__2__PC EQU CYREG_GPIO_PRT2_PC
LCD_Char_1_LCDPort__2__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__PS EQU CYREG_GPIO_PRT2_PS
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__DR EQU CYREG_GPIO_PRT2_DR
LCD_Char_1_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Char_1_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Char_1_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Char_1_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_1_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_Char_1_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_Char_1_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__3__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_1_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_1_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_1_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_1_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_1_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_1_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_1_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_1_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_1_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_1_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_1_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_1_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_1_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_1_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_1_LCDPort__3__PC EQU CYREG_GPIO_PRT2_PC
LCD_Char_1_LCDPort__3__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__PS EQU CYREG_GPIO_PRT2_PS
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__DR EQU CYREG_GPIO_PRT2_DR
LCD_Char_1_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Char_1_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Char_1_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Char_1_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_1_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_Char_1_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_Char_1_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__4__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_1_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_1_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_1_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_1_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_1_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_1_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_1_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_1_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_1_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_1_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_1_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_1_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_1_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_1_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_1_LCDPort__4__PC EQU CYREG_GPIO_PRT2_PC
LCD_Char_1_LCDPort__4__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__PS EQU CYREG_GPIO_PRT2_PS
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__DR EQU CYREG_GPIO_PRT2_DR
LCD_Char_1_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Char_1_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Char_1_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Char_1_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_1_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_Char_1_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_Char_1_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__5__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_1_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_1_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_1_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_1_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_1_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_1_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_1_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_1_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_1_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_1_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_1_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_1_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_1_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_1_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_1_LCDPort__5__PC EQU CYREG_GPIO_PRT2_PC
LCD_Char_1_LCDPort__5__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__PS EQU CYREG_GPIO_PRT2_PS
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__DR EQU CYREG_GPIO_PRT2_DR
LCD_Char_1_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Char_1_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Char_1_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Char_1_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Char_1_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_Char_1_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_Char_1_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__6__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_1_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_1_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_1_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_1_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_1_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_1_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_1_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_1_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_1_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_1_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_1_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_1_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_1_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_1_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_1_LCDPort__6__PC EQU CYREG_GPIO_PRT2_PC
LCD_Char_1_LCDPort__6__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__PS EQU CYREG_GPIO_PRT2_PS
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__DR EQU CYREG_GPIO_PRT2_DR
LCD_Char_1_LCDPort__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_Char_1_LCDPort__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_Char_1_LCDPort__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_Char_1_LCDPort__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_Char_1_LCDPort__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Char_1_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Char_1_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Char_1_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Char_1_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Char_1_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Char_1_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Char_1_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Char_1_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Char_1_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Char_1_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Char_1_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Char_1_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Char_1_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Char_1_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Char_1_LCDPort__PC EQU CYREG_GPIO_PRT2_PC
LCD_Char_1_LCDPort__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PS EQU CYREG_GPIO_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5500
CYDEV_VDDD_MV EQU 5500
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
