// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * I2C Link Layer for Samsung S3FWRN5 NCI based Driver
 *
 * Copyright (C) 2015 Samsung Electronics
 * Robert Baldyga <r.baldyga@samsung.com>
 */

#include <linux/clk.h>
#include <linux/i2c.h>
#include <linux/gpio/consumer.h>
#include <linux/delay.h>
#include <linux/module.h>
#include <linux/pm_wakeirq.h>
#include <linux/regulator/consumer.h>

#include <net/nfc/nfc.h>

#include "phy_common.h"

#define S3FWRN5_I2C_DRIVER_NAME "s3fwrn5_i2c"

struct s3fwrn5_i2c_phy {
	struct phy_common common;
	struct i2c_client *i2c_dev;
	struct clk *clk;
	struct gpio_desc *gpio_clk_req;
	int clk_req_irq;
	bool clk_enabled;

	unsigned int irq_skip:1;
};

static int s3fwrn5_i2c_set_clock(struct s3fwrn5_i2c_phy *phy, bool enable)
{
	int ret = 0;

	if (!phy->clk || enable == phy->clk_enabled)
		return 0;
	if (enable)
		ret = clk_prepare_enable(phy->clk);
	else
		clk_disable_unprepare(phy->clk);
	if (!ret)
		phy->clk_enabled = enable;
	return ret;
}

static void s3fwrn5_i2c_disable_clock(void *data)
{
	s3fwrn5_i2c_set_clock(data, false);
}

static irqreturn_t s3fwrn5_i2c_clk_req_irq(int irq, void *data)
{
	struct s3fwrn5_i2c_phy *phy = data;
	int requested;

	mutex_lock(&phy->common.mutex);
	requested = gpiod_get_value_cansleep(phy->gpio_clk_req);
	if (requested >= 0)
		s3fwrn5_i2c_set_clock(phy, requested);
	mutex_unlock(&phy->common.mutex);
	return IRQ_HANDLED;
}

static int s3fwrn5_i2c_suspend(struct device *dev)
{
	struct s3fwrn5_i2c_phy *phy = i2c_get_clientdata(to_i2c_client(dev));

	if (device_may_wakeup(dev) && phy->clk_req_irq > 0)
		return enable_irq_wake(phy->clk_req_irq);
	return 0;
}

static int s3fwrn5_i2c_resume(struct device *dev)
{
	struct s3fwrn5_i2c_phy *phy = i2c_get_clientdata(to_i2c_client(dev));

	if (device_may_wakeup(dev) && phy->clk_req_irq > 0)
		disable_irq_wake(phy->clk_req_irq);
	return 0;
}

static DEFINE_SIMPLE_DEV_PM_OPS(s3fwrn5_i2c_pm_ops, s3fwrn5_i2c_suspend,
				 s3fwrn5_i2c_resume);

static void s3fwrn5_i2c_set_mode(void *phy_id, enum s3fwrn5_mode mode)
{
	struct s3fwrn5_i2c_phy *phy = phy_id;

	mutex_lock(&phy->common.mutex);

	if (s3fwrn5_phy_power_ctrl(&phy->common, mode) == false)
		goto out;

	phy->irq_skip = true;

out:
	mutex_unlock(&phy->common.mutex);
}

static int s3fwrn5_i2c_write(void *phy_id, struct sk_buff *skb)
{
	struct s3fwrn5_i2c_phy *phy = phy_id;
	int ret;

	mutex_lock(&phy->common.mutex);

	phy->irq_skip = false;

	ret = i2c_master_send(phy->i2c_dev, skb->data, skb->len);
	if (ret == -EREMOTEIO) {
		/* Retry, chip was in standby */
		usleep_range(110000, 120000);
		ret  = i2c_master_send(phy->i2c_dev, skb->data, skb->len);
	}

	mutex_unlock(&phy->common.mutex);

	if (ret < 0)
		return ret;

	if (ret != skb->len)
		return -EREMOTEIO;

	return 0;
}

static const struct s3fwrn5_phy_ops i2c_phy_ops = {
	.set_wake = s3fwrn5_phy_set_wake,
	.set_mode = s3fwrn5_i2c_set_mode,
	.get_mode = s3fwrn5_phy_get_mode,
	.write = s3fwrn5_i2c_write,
};

static int s3fwrn5_i2c_read(struct s3fwrn5_i2c_phy *phy)
{
	struct sk_buff *skb;
	size_t hdr_size;
	size_t data_len;
	char hdr[4];
	int ret;

	hdr_size = (phy->common.mode == S3FWRN5_MODE_NCI) ?
		NCI_CTRL_HDR_SIZE : S3FWRN5_FW_HDR_SIZE;
	ret = i2c_master_recv(phy->i2c_dev, hdr, hdr_size);
	if (ret < 0)
		return ret;

	if (ret < hdr_size)
		return -EBADMSG;

	data_len = (phy->common.mode == S3FWRN5_MODE_NCI) ?
		((struct nci_ctrl_hdr *)hdr)->plen :
		((struct s3fwrn5_fw_header *)hdr)->len;

	skb = alloc_skb(hdr_size + data_len, GFP_KERNEL);
	if (!skb)
		return -ENOMEM;

	skb_put_data(skb, hdr, hdr_size);

	if (data_len == 0)
		goto out;

	ret = i2c_master_recv(phy->i2c_dev, skb_put(skb, data_len), data_len);
	if (ret != data_len) {
		kfree_skb(skb);
		return -EBADMSG;
	}

out:
	return s3fwrn5_recv_frame(phy->common.ndev, skb, phy->common.mode);
}

static irqreturn_t s3fwrn5_i2c_irq_thread_fn(int irq, void *phy_id)
{
	struct s3fwrn5_i2c_phy *phy = phy_id;

	if (!phy || !phy->common.ndev) {
		WARN_ON_ONCE(1);
		return IRQ_NONE;
	}

	mutex_lock(&phy->common.mutex);

	if (phy->irq_skip)
		goto out;

	switch (phy->common.mode) {
	case S3FWRN5_MODE_NCI:
	case S3FWRN5_MODE_FW:
		s3fwrn5_i2c_read(phy);
		break;
	case S3FWRN5_MODE_COLD:
		break;
	}

out:
	mutex_unlock(&phy->common.mutex);

	return IRQ_HANDLED;
}

static int s3fwrn5_i2c_probe(struct i2c_client *client)
{
	struct s3fwrn5_i2c_phy *phy;
	int ret;

	phy = devm_kzalloc(&client->dev, sizeof(*phy), GFP_KERNEL);
	if (!phy)
		return -ENOMEM;

	mutex_init(&phy->common.mutex);
	phy->common.mode = S3FWRN5_MODE_COLD;
	phy->irq_skip = true;

	phy->i2c_dev = client;
	i2c_set_clientdata(client, phy);

	ret = devm_regulator_get_enable_optional(&client->dev, "vdd");
	if (ret && ret != -ENODEV)
		return dev_err_probe(&client->dev, ret,
				     "failed to enable VDD supply\n");

	phy->common.gpio_en = devm_gpiod_get(&client->dev, "en", GPIOD_OUT_HIGH);
	if (IS_ERR(phy->common.gpio_en))
		return PTR_ERR(phy->common.gpio_en);

	phy->common.gpio_fw_wake = devm_gpiod_get(&client->dev, "wake", GPIOD_OUT_LOW);
	if (IS_ERR(phy->common.gpio_fw_wake))
		return PTR_ERR(phy->common.gpio_fw_wake);

	/*
	 * S3FWRN5 depends on a clock input ("XI" pin) to function properly.
	 * Depending on the hardware configuration this could be an always-on
	 * oscillator or some external clock that must be explicitly enabled.
	 * Make sure the clock is running before starting S3FWRN5.
	 */
	phy->clk = devm_clk_get_optional(&client->dev, NULL);
	if (IS_ERR(phy->clk))
		return dev_err_probe(&client->dev, PTR_ERR(phy->clk),
				     "failed to get clock\n");
	phy->gpio_clk_req = devm_gpiod_get_optional(&client->dev, "clk-req",
						     GPIOD_IN);
	if (IS_ERR(phy->gpio_clk_req))
		return PTR_ERR(phy->gpio_clk_req);
	ret = devm_add_action_or_reset(&client->dev, s3fwrn5_i2c_disable_clock,
				       phy);
	if (ret)
		return ret;
	if (phy->gpio_clk_req) {
		phy->clk_req_irq = gpiod_to_irq(phy->gpio_clk_req);
		if (phy->clk_req_irq < 0)
			return phy->clk_req_irq;
		ret = devm_request_threaded_irq(&client->dev, phy->clk_req_irq, NULL,
						s3fwrn5_i2c_clk_req_irq,
						IRQF_ONESHOT | IRQF_TRIGGER_RISING |
						IRQF_TRIGGER_FALLING,
						"s3fwrn5-clk-req", phy);
		if (ret)
			return ret;
		mutex_lock(&phy->common.mutex);
		ret = gpiod_get_value_cansleep(phy->gpio_clk_req);
		if (ret >= 0)
			ret = s3fwrn5_i2c_set_clock(phy, ret);
		mutex_unlock(&phy->common.mutex);
		if (ret < 0)
			return ret;
	} else {
		ret = s3fwrn5_i2c_set_clock(phy, true);
		if (ret)
			return ret;
	}

	ret = s3fwrn5_probe(&phy->common.ndev, phy, &phy->i2c_dev->dev,
			    &i2c_phy_ops);
	if (ret < 0)
		return ret;

	ret = devm_request_threaded_irq(&client->dev, phy->i2c_dev->irq, NULL,
		s3fwrn5_i2c_irq_thread_fn, IRQF_ONESHOT,
		S3FWRN5_I2C_DRIVER_NAME, phy);
	if (ret)
		goto s3fwrn5_remove;

	return 0;

s3fwrn5_remove:
	s3fwrn5_remove(phy->common.ndev);
	return ret;
}

static void s3fwrn5_i2c_remove(struct i2c_client *client)
{
	struct s3fwrn5_i2c_phy *phy = i2c_get_clientdata(client);

	s3fwrn5_remove(phy->common.ndev);
}

static const struct i2c_device_id s3fwrn5_i2c_id_table[] = {
	{ .name = S3FWRN5_I2C_DRIVER_NAME },
	{ }
};
MODULE_DEVICE_TABLE(i2c, s3fwrn5_i2c_id_table);

static const struct of_device_id of_s3fwrn5_i2c_match[] = {
	{ .compatible = "samsung,s3fwrn5-i2c" },
	{ }
};
MODULE_DEVICE_TABLE(of, of_s3fwrn5_i2c_match);

static struct i2c_driver s3fwrn5_i2c_driver = {
	.driver = {
		.name = S3FWRN5_I2C_DRIVER_NAME,
		.of_match_table = of_match_ptr(of_s3fwrn5_i2c_match),
		.pm = pm_sleep_ptr(&s3fwrn5_i2c_pm_ops),
	},
	.probe = s3fwrn5_i2c_probe,
	.remove = s3fwrn5_i2c_remove,
	.id_table = s3fwrn5_i2c_id_table,
};

module_i2c_driver(s3fwrn5_i2c_driver);

MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("I2C driver for Samsung S3FWRN5");
MODULE_AUTHOR("Robert Baldyga <r.baldyga@samsung.com>");
