library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ADC_Manager_TB is
port(
CLK : in std_logic;
SYNC_OUT : out std_logic;
ADC_IN : std_logic_vector(7 downto 0)
);
end entity;

architecture arc of ADC_Manager_TB is
type b_data is array(0 to 64) of std_logic_vector(7 downto 0);
signal adc_buffer : b_data := (others => (others => '0'));
begin

end architecture;