// Seed: 2036707970
module module_0;
  id_1 :
  assert property (@(posedge id_1) -1)
  else begin : LABEL_0
    id_1 = id_1;
    id_1 = -1;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    inout tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    output wor id_3,
    output tri0 id_4
    , id_8,
    output wire id_5,
    output wire id_6
);
  assign id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd39,
    parameter id_3 = 32'd74
) (
    id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  output wire _id_2;
  inout wire id_1;
  logic [id_3  +  id_3 : id_2] id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
