
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v
# synth_design -part xc7z020clg484-3 -top crc_datapath -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top crc_datapath -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 259144 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 246040 ; free virtual = 313784
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'crc_datapath' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:3]
	Parameter RESET_BUFFER bound to: -1 - type: integer 
	Parameter RESET_BYTE bound to: -1 - type: integer 
	Parameter RESET_BF_SIZE bound to: 2'b10 
	Parameter RESET_SIZE bound to: 2'b10 
	Parameter RESET_CRC_INIT_SEL bound to: 1'b0 
	Parameter RESET_CRC_INIT bound to: -1 - type: integer 
	Parameter RESET_CRC_OUT bound to: 0 - type: integer 
	Parameter RESET_CRC_IDR bound to: 8'b00000000 
	Parameter RESET_CRC_POLY bound to: 79764919 - type: integer 
	Parameter BYTE_0 bound to: 2'b00 
	Parameter BYTE_1 bound to: 2'b01 
	Parameter BYTE_2 bound to: 2'b10 
	Parameter BYTE_3 bound to: 2'b11 
	Parameter POLY_SIZE_32 bound to: 2'b00 
	Parameter POLY_SIZE_16 bound to: 2'b01 
	Parameter POLY_SIZE_8 bound to: 2'b10 
	Parameter POLY_SIZE_7 bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'bit_reversal' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:384]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter NO_REVERSE bound to: 2'b00 
	Parameter BYTE bound to: 2'b01 
	Parameter HALF_WORD bound to: 2'b10 
	Parameter WORD bound to: 2'b11 
	Parameter TYPES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bit_reversal' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:384]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:154]
INFO: [Synth 8-6157] synthesizing module 'crc_parallel' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:276]
	Parameter CRC_SIZE bound to: 32 - type: integer 
	Parameter FRAME_SIZE bound to: 8 - type: integer 
	Parameter ENABLE bound to: -1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crc_comb' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:351]
	Parameter CRC_SIZE bound to: 32 - type: integer 
	Parameter MASK bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc_comb' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:351]
INFO: [Synth 8-6155] done synthesizing module 'crc_parallel' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:276]
INFO: [Synth 8-6155] done synthesizing module 'crc_datapath' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 246030 ; free virtual = 313774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 246023 ; free virtual = 313766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 246023 ; free virtual = 313767
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 245999 ; free virtual = 313742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module crc_datapath 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module bit_reversal 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module crc_comb 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245542 ; free virtual = 313288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245532 ; free virtual = 313278
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245543 ; free virtual = 313289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245551 ; free virtual = 313297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245551 ; free virtual = 313297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245551 ; free virtual = 313297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245551 ; free virtual = 313297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245551 ; free virtual = 313297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245551 ; free virtual = 313297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |   101|
|4     |LUT4 |    13|
|5     |LUT5 |    61|
|6     |LUT6 |   176|
|7     |FDRE |    62|
|8     |FDSE |   111|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   530|
|2     |  REV_IN |bit_reversal |    32|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245551 ; free virtual = 313297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245553 ; free virtual = 313298
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.328 ; gain = 281.688 ; free physical = 245563 ; free virtual = 313309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.484 ; gain = 0.000 ; free physical = 245416 ; free virtual = 313162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.484 ; gain = 378.941 ; free physical = 245481 ; free virtual = 313227
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2414.141 ; gain = 561.656 ; free physical = 244857 ; free virtual = 312603
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.141 ; gain = 0.000 ; free physical = 244855 ; free virtual = 312601
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.148 ; gain = 0.000 ; free physical = 244848 ; free virtual = 312595
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2549.430 ; gain = 0.004 ; free physical = 245837 ; free virtual = 313581

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 10e39af0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245837 ; free virtual = 313581

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245844 ; free virtual = 313588
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313587
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313587
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313586
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245841 ; free virtual = 313586
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245841 ; free virtual = 313586
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245841 ; free virtual = 313585
Ending Logic Optimization Task | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245840 ; free virtual = 313585

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245837 ; free virtual = 313582

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10e39af0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245837 ; free virtual = 313582

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245837 ; free virtual = 313582
Ending Netlist Obfuscation Task | Checksum: 10e39af0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.430 ; gain = 0.000 ; free physical = 245837 ; free virtual = 313582
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10e39af0d
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module crc_datapath ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2581.414 ; gain = 0.000 ; free physical = 245822 ; free virtual = 313567
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.622 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2581.414 ; gain = 0.000 ; free physical = 245800 ; free virtual = 313545
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2767.598 ; gain = 186.184 ; free physical = 245805 ; free virtual = 313549
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245804 ; free virtual = 313549
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2767.598 ; gain = 186.184 ; free physical = 245805 ; free virtual = 313549

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245815 ; free virtual = 313559


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design crc_datapath ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 173
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 10e39af0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245815 ; free virtual = 313559
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 10e39af0d
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2767.598 ; gain = 218.168 ; free physical = 245820 ; free virtual = 313565
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28064824 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245852 ; free virtual = 313597
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245852 ; free virtual = 313597
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245848 ; free virtual = 313593
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245849 ; free virtual = 313594
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245848 ; free virtual = 313593

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245848 ; free virtual = 313593
Ending Netlist Obfuscation Task | Checksum: 10e39af0d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 245848 ; free virtual = 313592
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246873 ; free virtual = 314616
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa36a3df

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246873 ; free virtual = 314616
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246873 ; free virtual = 314616

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 30a76ceb

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246851 ; free virtual = 314594

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1269b56b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246833 ; free virtual = 314576

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1269b56b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246832 ; free virtual = 314575
Phase 1 Placer Initialization | Checksum: 1269b56b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246831 ; free virtual = 314574

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1262a3eed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246832 ; free virtual = 314575

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246727 ; free virtual = 314470

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ead3346b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246719 ; free virtual = 314462
Phase 2 Global Placement | Checksum: 129b2d2bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246725 ; free virtual = 314467

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 129b2d2bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246714 ; free virtual = 314457

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12611b0dd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246674 ; free virtual = 314417

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8732dc44

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246669 ; free virtual = 314411

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e941b3b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246668 ; free virtual = 314411

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ecb2c056

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246637 ; free virtual = 314380

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14f00dab1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246641 ; free virtual = 314384

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e4f1b21f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246641 ; free virtual = 314384
Phase 3 Detail Placement | Checksum: e4f1b21f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246640 ; free virtual = 314383

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1668cb51e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1668cb51e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246638 ; free virtual = 314380
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.622. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a89e2787

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246630 ; free virtual = 314373
Phase 4.1 Post Commit Optimization | Checksum: 1a89e2787

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246627 ; free virtual = 314370

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a89e2787

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246619 ; free virtual = 314362

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a89e2787

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246616 ; free virtual = 314359

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246613 ; free virtual = 314356
Phase 4.4 Final Placement Cleanup | Checksum: 10c87793e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246612 ; free virtual = 314355
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10c87793e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246611 ; free virtual = 314354
Ending Placer Task | Checksum: c342e802

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246618 ; free virtual = 314361
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246618 ; free virtual = 314360
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246587 ; free virtual = 314330
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246619 ; free virtual = 314362
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 246597 ; free virtual = 314342
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 621e726d ConstDB: 0 ShapeSum: 61247595 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "byte_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "byte_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bypass_byte0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bypass_byte0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "byte_sel[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "byte_sel[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "byte_sel[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "byte_sel[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rev_in_type[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rev_in_type[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rev_in_type[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rev_in_type[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "buffer_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "buffer_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rev_out_type" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rev_out_type". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "buffer_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "buffer_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_size[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_size[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_size[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_size[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bypass_size" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bypass_size". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "size_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "size_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "size_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "size_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bus_wr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bus_wr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "set_crc_init_sel" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "set_crc_init_sel". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "clear_crc_init_sel" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "clear_crc_init_sel". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: b23520ee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247430 ; free virtual = 315174
Post Restoration Checksum: NetGraph: 44810d90 NumContArr: 6db4135e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b23520ee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247422 ; free virtual = 315166

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b23520ee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247382 ; free virtual = 315126

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b23520ee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247381 ; free virtual = 315126
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17497d7e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247323 ; free virtual = 315068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.970  | TNS=0.000  | WHS=0.137  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 209af3fcf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247350 ; free virtual = 315094

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 189b0d09a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247344 ; free virtual = 315089

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.754  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f9650c0b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247080 ; free virtual = 314825
Phase 4 Rip-up And Reroute | Checksum: 1f9650c0b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247080 ; free virtual = 314825

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f9650c0b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247080 ; free virtual = 314824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f9650c0b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247080 ; free virtual = 314824
Phase 5 Delay and Skew Optimization | Checksum: 1f9650c0b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247080 ; free virtual = 314824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f67a7b18

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247078 ; free virtual = 314822
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.754  | TNS=0.000  | WHS=0.163  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f67a7b18

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247077 ; free virtual = 314821
Phase 6 Post Hold Fix | Checksum: 1f67a7b18

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247077 ; free virtual = 314821

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0520866 %
  Global Horizontal Routing Utilization  = 0.0705713 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 152069c93

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247074 ; free virtual = 314819

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 152069c93

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247072 ; free virtual = 314817

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d329f6c1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247085 ; free virtual = 314829

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.754  | TNS=0.000  | WHS=0.163  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d329f6c1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247085 ; free virtual = 314829
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247117 ; free virtual = 314861

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247115 ; free virtual = 314859
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247114 ; free virtual = 314858
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247108 ; free virtual = 314853
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2767.598 ; gain = 0.000 ; free physical = 247093 ; free virtual = 314838
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/crc_datapath/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2796.043 ; gain = 0.000 ; free physical = 246311 ; free virtual = 314062
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 20:53:40 2022...
