// Seed: 2316631783
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2
);
  supply1 id_4;
  assign id_4 = 1'd0;
  logic [7:0] id_5;
  tri1 id_6 = 1;
  wire id_7;
  assign id_5[0] = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input uwire id_2,
    output wire id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input wor id_10,
    output wor id_11
    , id_14,
    input tri0 id_12
);
  logic [7:0] id_15;
  module_0(
      id_8, id_6, id_4
  );
  assign id_15[1] = 1;
  tri1 id_16 = id_12;
endmodule
