# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab4_test.gen/sources_1/ip/ROM_B/sim/ROM_B.v" \
"../../../../Lab4_test.gen/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/imports/new/ALU.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/DataPath.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/DataProcess.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/ImmGen.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/MUX2T1_32.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/MUX4T1_32.v" \
"../../../../Lab4_test.srcs/sources_1/new/MemRWProcess.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/REG32.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/imports/new/Regs.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/SCPU.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/SCPU_ctrl.v" \
"../../../../Lab4_test.srcs/sources_1/imports/sources_1/new/add_32.v" \
"../../../../Lab4_test.srcs/sources_1/new/testbench.v" \
"../../../../Lab4_test.srcs/sim_1/new/testbench_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
