Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: IO_Bus.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IO_Bus.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IO_Bus"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : IO_Bus
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\DSDII\Lab6\SRAM.vhd" into library work
Parsing entity <SRAM>.
Parsing architecture <Behavioral> of entity <sram>.
Parsing VHDL file "D:\DSDII\Lab6\MemoryController.vhd" into library work
Parsing entity <MemoryController>.
Parsing architecture <Behavioral> of entity <memorycontroller>.
Parsing VHDL file "D:\DSDII\Lab4\seven_seg_disp.vhd" into library work
Parsing entity <seven_seg_disp>.
Parsing architecture <Behavioral> of entity <seven_seg_disp>.
Parsing VHDL file "D:\DSDII\Lab4\seven_seg_dec.vhd" into library work
Parsing entity <seven_seg_dec>.
Parsing architecture <Behavioral> of entity <seven_seg_dec>.
Parsing VHDL file "D:\DSDII\Lab4\bin_bcd.vhd" into library work
Parsing package <bin_bcd>.
Parsing package body <bin_bcd>.
Parsing VHDL file "D:\DSDII\Lab6\IO_Bus.vhd" into library work
Parsing entity <IO_Bus>.
Parsing architecture <Behavioral> of entity <io_bus>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IO_Bus> (architecture <Behavioral>) from library <work>.

Elaborating entity <seven_seg_dec> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\DSDII\Lab4\seven_seg_dec.vhd" Line 46. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\DSDII\Lab4\seven_seg_dec.vhd" Line 65. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\DSDII\Lab4\seven_seg_dec.vhd" Line 84. Case statement is complete. others clause is never selected

Elaborating entity <seven_seg_disp> (architecture <Behavioral>) from library <work>.

Elaborating entity <MemoryController> (architecture <Behavioral>) from library <work>.

Elaborating entity <SRAM> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 40: computedaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 41: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 42: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 43: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 44: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 45: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 46: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 47: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 48: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 52: computedaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 53: i_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 54: i_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 55: i_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 56: i_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 57: i_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 58: i_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 59: i_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\DSDII\Lab6\SRAM.vhd" Line 60: i_data should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IO_Bus>.
    Related source file is "D:\DSDII\Lab6\IO_Bus.vhd".
    Found 4-bit adder for signal <bcd_wire_1[6]_GND_7_o_add_20_OUT> created at line 40.
    Found 4-bit adder for signal <bcd_wire_1[5]_GND_7_o_add_26_OUT> created at line 40.
    Found 4-bit adder for signal <bcd_wire_1[9]_GND_7_o_add_28_OUT> created at line 43.
    Found 4-bit adder for signal <bcd_wire_1[4]_GND_7_o_add_32_OUT> created at line 40.
    Found 4-bit adder for signal <bcd_wire_1[8]_GND_7_o_add_34_OUT> created at line 43.
    Found 4-bit adder for signal <n0139> created at line 46.
    Found 3-bit adder for signal <addr_out> created at line 165.
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[6]_LessThan_20_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[5]_LessThan_26_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[9]_LessThan_28_o> created at line 42
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[4]_LessThan_32_o> created at line 39
    Found 4-bit comparator greater for signal <GND_7_o_bcd_wire_1[8]_LessThan_34_o> created at line 42
    Found 4-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_36_o> created at line 45
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <IO_Bus> synthesized.

Synthesizing Unit <seven_seg_dec>.
    Related source file is "D:\DSDII\Lab4\seven_seg_dec.vhd".
    Found 7-bit register for signal <tens_disp_n>.
    Found 7-bit register for signal <ones_disp_n>.
    Found 7-bit register for signal <hund_disp_n>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <seven_seg_dec> synthesized.

Synthesizing Unit <seven_seg_disp>.
    Related source file is "D:\DSDII\Lab4\seven_seg_disp.vhd".
    Found 1-bit register for signal <tens_anode>.
    Found 1-bit register for signal <hund_anode>.
    Found 1-bit register for signal <CAn>.
    Found 1-bit register for signal <CBn>.
    Found 1-bit register for signal <CCn>.
    Found 1-bit register for signal <CDn>.
    Found 1-bit register for signal <CEn>.
    Found 1-bit register for signal <CFn>.
    Found 1-bit register for signal <CGn>.
    Found 19-bit register for signal <counter>.
    Found 1-bit register for signal <ones_anode>.
    Found 19-bit adder for signal <counter[18]_GND_9_o_add_10_OUT> created at line 129.
    Found 4x3-bit Read Only RAM for signal <_n0047>
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_9_o_Mux_3_o> created at line 74.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_9_o_Mux_4_o> created at line 74.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_9_o_Mux_5_o> created at line 74.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_9_o_Mux_6_o> created at line 74.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_9_o_Mux_7_o> created at line 74.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_9_o_Mux_8_o> created at line 74.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_9_o_Mux_9_o> created at line 74.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <seven_seg_disp> synthesized.

Synthesizing Unit <MemoryController>.
    Related source file is "D:\DSDII\Lab6\MemoryController.vhd".
WARNING:Xst:647 - Input <bus_id<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <addr1_temp>.
    Found 1-bit register for signal <addr2_temp>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 32                                             |
    | Inputs             | 4                                              |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <MemoryController> synthesized.

Synthesizing Unit <SRAM>.
    Related source file is "D:\DSDII\Lab6\SRAM.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit adder for signal <ComputedAddr> created at line 36.
    Found 4-bit 8-to-1 multiplexer for signal <ComputedAddr[2]_data[7][3]_wide_mux_2_OUT> created at line 40.
WARNING:Xst:737 - Found 1-bit latch for signal <data<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred   2 Multiplexer(s).
Unit <SRAM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 9
 19-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 6
# Registers                                            : 14
 1-bit register                                        : 9
 19-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 3
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 6
 4-bit comparator greater                              : 6
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 4-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <seven_seg_disp>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram__n0047> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_disp> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 3
 4-bit adder                                           : 5
# Counters                                             : 1
 19-bit up counter                                     : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 6
 4-bit comparator greater                              : 6
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 4-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MC/FSM_0> on signal <state[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 0000
 decision       | 0001
 reading        | 0010
 read_single    | 0011
 read_burst0    | 0100
 read_burst1    | 0101
 read_burst2    | 0110
 read_burst3    | 0111
 writing        | 1000
 burstwait0     | 1001
 burstwait1     | 1010
 burstwait2     | 1011
 burstwait3     | 1100
 readsinglewait | 1101
 finalwait      | 1110
----------------------------

Optimizing unit <IO_Bus> ...

Optimizing unit <MemoryController> ...

Optimizing unit <SRAM> ...

Optimizing unit <seven_seg_dec> ...

Optimizing unit <seven_seg_disp> ...
WARNING:Xst:1710 - FF/Latch <SSDEC/hund_disp_n_2> (without init value) has a constant value of 0 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSDEC/tens_disp_n_5> (without init value) has a constant value of 0 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSDEC/tens_disp_n_4> (without init value) has a constant value of 0 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSDEC/tens_disp_n_0> (without init value) has a constant value of 1 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SSDEC/hund_disp_n_6> (without init value) has a constant value of 0 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSDEC/hund_disp_n_5> (without init value) has a constant value of 0 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSDEC/hund_disp_n_4> (without init value) has a constant value of 0 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSDEC/hund_disp_n_3> (without init value) has a constant value of 0 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSDEC/hund_disp_n_1> (without init value) has a constant value of 0 in block <IO_Bus>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SSDEC/tens_disp_n_6> in Unit <IO_Bus> is equivalent to the following 3 FFs/Latches, which will be removed : <SSDEC/tens_disp_n_3> <SSDEC/tens_disp_n_2> <SSDEC/tens_disp_n_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IO_Bus, actual ratio is 1.
FlipFlop MC/addr1_temp has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IO_Bus.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 161
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 18
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 16
#      LUT5                        : 17
#      LUT6                        : 54
#      MUXCY                       : 18
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 76
#      FD                          : 6
#      FDC                         : 4
#      FDE                         : 8
#      FDR                         : 19
#      FDS                         : 7
#      LD                          : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 12
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  18224     0%  
 Number of Slice LUTs:                  114  out of   9112     1%  
    Number used as Logic:               114  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    147
   Number with an unused Flip Flop:      71  out of    147    48%  
   Number with an unused LUT:            33  out of    147    22%  
   Number of fully used LUT-FF pairs:    43  out of    147    29%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  31  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+--------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)    | Load  |
-------------------------------------------------------+--------------------------+-------+
clk                                                    | BUFGP                    | 44    |
SRAM_0/i_oe_i_we_AND_61_o(SRAM_0/i_oe_i_we_AND_61_o1:O)| NONE(*)(SRAM_0/data<0>_0)| 4     |
SRAM_0/i_oe_i_we_AND_53_o(SRAM_0/i_oe_i_we_AND_53_o1:O)| NONE(*)(SRAM_0/data<1>_0)| 4     |
SRAM_0/i_oe_i_we_AND_45_o(SRAM_0/i_oe_i_we_AND_45_o1:O)| NONE(*)(SRAM_0/data<2>_0)| 4     |
SRAM_0/i_oe_i_we_AND_37_o(SRAM_0/i_oe_i_we_AND_37_o1:O)| NONE(*)(SRAM_0/data<3>_0)| 4     |
SRAM_0/i_oe_i_we_AND_29_o(SRAM_0/i_oe_i_we_AND_29_o1:O)| NONE(*)(SRAM_0/data<4>_0)| 4     |
SRAM_0/i_oe_i_we_AND_21_o(SRAM_0/i_oe_i_we_AND_21_o1:O)| NONE(*)(SRAM_0/data<5>_0)| 4     |
SRAM_0/i_oe_i_we_AND_13_o(SRAM_0/i_oe_i_we_AND_13_o1:O)| NONE(*)(SRAM_0/data<6>_0)| 4     |
SRAM_0/i_oe_i_we_AND_7_o(SRAM_0/i_oe_i_we_AND_7_o1:O)  | NONE(*)(SRAM_0/data<7>_0)| 4     |
-------------------------------------------------------+--------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.542ns (Maximum Frequency: 282.310MHz)
   Minimum input arrival time before clock: 6.012ns
   Maximum output required time after clock: 7.065ns
   Maximum combinational path delay: 8.679ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.542ns (frequency: 282.310MHz)
  Total number of paths / destination ports: 465 / 47
-------------------------------------------------------------------------
Delay:               3.542ns (Levels of Logic = 3)
  Source:            MC/state_FSM_FFd3 (FF)
  Destination:       SSDEC/ones_disp_n_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: MC/state_FSM_FFd3 to SSDEC/ones_disp_n_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.130  MC/state_FSM_FFd3 (MC/state_FSM_FFd3)
     LUT4:I0->O           15   0.203   1.326  MC/oe1 (oe_wire)
     LUT5:I0->O            1   0.203   0.000  SSDEC/Mmux_bcd[3]_ones_disp_n[6]_wide_mux_3_OUT61_F (N47)
     MUXF7:I0->O           1   0.131   0.000  SSDEC/Mmux_bcd[3]_ones_disp_n[6]_wide_mux_3_OUT61 (SSDEC/bcd[3]_ones_disp_n[6]_wide_mux_3_OUT<5>)
     FDE:D                     0.102          SSDEC/ones_disp_n_5
    ----------------------------------------
    Total                      3.542ns (1.086ns logic, 2.456ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 568 / 48
-------------------------------------------------------------------------
Offset:              6.012ns (Levels of Logic = 5)
  Source:            addr_in<0> (PAD)
  Destination:       SSDEC/ones_disp_n_0 (FF)
  Destination Clock: clk rising

  Data Path: addr_in<0> to SSDEC/ones_disp_n_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.821  addr_in_0_IBUF (addr_in_0_IBUF)
     LUT6:I1->O            1   0.203   0.944  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_32_SW0 (N15)
     LUT6:I0->O            9   0.203   1.174  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_32 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_32)
     LUT5:I0->O            1   0.203   0.000  SSDEC/Mmux_bcd[3]_ones_disp_n[6]_wide_mux_3_OUT11_G (N50)
     MUXF7:I1->O           1   0.140   0.000  SSDEC/Mmux_bcd[3]_ones_disp_n[6]_wide_mux_3_OUT11 (SSDEC/bcd[3]_ones_disp_n[6]_wide_mux_3_OUT<0>)
     FDE:D                     0.102          SSDEC/ones_disp_n_0
    ----------------------------------------
    Total                      6.012ns (2.073ns logic, 3.939ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SRAM_0/i_oe_i_we_AND_61_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       SRAM_0/data<0>_0 (LATCH)
  Destination Clock: SRAM_0/i_oe_i_we_AND_61_o falling

  Data Path: data_in<0> to SRAM_0/data<0>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  data_in_0_IBUF (data_in_0_IBUF)
     LD:D                      0.037          SRAM_0/data<0>_0
    ----------------------------------------
    Total                      2.061ns (1.259ns logic, 0.802ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SRAM_0/i_oe_i_we_AND_53_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       SRAM_0/data<1>_0 (LATCH)
  Destination Clock: SRAM_0/i_oe_i_we_AND_53_o falling

  Data Path: data_in<0> to SRAM_0/data<1>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  data_in_0_IBUF (data_in_0_IBUF)
     LD:D                      0.037          SRAM_0/data<1>_0
    ----------------------------------------
    Total                      2.061ns (1.259ns logic, 0.802ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SRAM_0/i_oe_i_we_AND_45_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       SRAM_0/data<2>_0 (LATCH)
  Destination Clock: SRAM_0/i_oe_i_we_AND_45_o falling

  Data Path: data_in<0> to SRAM_0/data<2>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  data_in_0_IBUF (data_in_0_IBUF)
     LD:D                      0.037          SRAM_0/data<2>_0
    ----------------------------------------
    Total                      2.061ns (1.259ns logic, 0.802ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SRAM_0/i_oe_i_we_AND_37_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       SRAM_0/data<3>_0 (LATCH)
  Destination Clock: SRAM_0/i_oe_i_we_AND_37_o falling

  Data Path: data_in<0> to SRAM_0/data<3>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  data_in_0_IBUF (data_in_0_IBUF)
     LD:D                      0.037          SRAM_0/data<3>_0
    ----------------------------------------
    Total                      2.061ns (1.259ns logic, 0.802ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SRAM_0/i_oe_i_we_AND_29_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       SRAM_0/data<4>_0 (LATCH)
  Destination Clock: SRAM_0/i_oe_i_we_AND_29_o falling

  Data Path: data_in<0> to SRAM_0/data<4>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  data_in_0_IBUF (data_in_0_IBUF)
     LD:D                      0.037          SRAM_0/data<4>_0
    ----------------------------------------
    Total                      2.061ns (1.259ns logic, 0.802ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SRAM_0/i_oe_i_we_AND_21_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       SRAM_0/data<5>_0 (LATCH)
  Destination Clock: SRAM_0/i_oe_i_we_AND_21_o falling

  Data Path: data_in<0> to SRAM_0/data<5>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  data_in_0_IBUF (data_in_0_IBUF)
     LD:D                      0.037          SRAM_0/data<5>_0
    ----------------------------------------
    Total                      2.061ns (1.259ns logic, 0.802ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SRAM_0/i_oe_i_we_AND_13_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       SRAM_0/data<6>_0 (LATCH)
  Destination Clock: SRAM_0/i_oe_i_we_AND_13_o falling

  Data Path: data_in<0> to SRAM_0/data<6>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  data_in_0_IBUF (data_in_0_IBUF)
     LD:D                      0.037          SRAM_0/data<6>_0
    ----------------------------------------
    Total                      2.061ns (1.259ns logic, 0.802ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SRAM_0/i_oe_i_we_AND_7_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.061ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       SRAM_0/data<7>_0 (LATCH)
  Destination Clock: SRAM_0/i_oe_i_we_AND_7_o falling

  Data Path: data_in<0> to SRAM_0/data<7>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  data_in_0_IBUF (data_in_0_IBUF)
     LD:D                      0.037          SRAM_0/data<7>_0
    ----------------------------------------
    Total                      2.061ns (1.259ns logic, 0.802ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 55 / 17
-------------------------------------------------------------------------
Offset:              6.362ns (Levels of Logic = 3)
  Source:            MC/state_FSM_FFd3 (FF)
  Destination:       data_out<3> (PAD)
  Source Clock:      clk rising

  Data Path: MC/state_FSM_FFd3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.130  MC/state_FSM_FFd3 (MC/state_FSM_FFd3)
     LUT4:I0->O           15   0.203   1.229  MC/oe1 (oe_wire)
     LUT4:I0->O            1   0.203   0.579  SRAM_0/Mmux_o_data21 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_cy<0>)
     OBUF:I->O                 2.571          data_out_1_OBUF (data_out<1>)
    ----------------------------------------
    Total                      6.362ns (3.424ns logic, 2.938ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SRAM_0/i_oe_i_we_AND_13_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              7.065ns (Levels of Logic = 4)
  Source:            SRAM_0/data<6>_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      SRAM_0/i_oe_i_we_AND_13_o falling

  Data Path: SRAM_0/data<6>_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.931  SRAM_0/data<6>_3 (SRAM_0/data<6>_3)
     LUT6:I2->O            1   0.203   0.944  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33_SW0 (N25)
     LUT6:I0->O            9   0.203   0.934  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33)
     LUT4:I2->O            1   0.203   0.579  SRAM_0/Mmux_o_data41 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_lut<2>)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      7.065ns (3.678ns logic, 3.387ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SRAM_0/i_oe_i_we_AND_7_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              7.048ns (Levels of Logic = 4)
  Source:            SRAM_0/data<7>_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      SRAM_0/i_oe_i_we_AND_7_o falling

  Data Path: SRAM_0/data<7>_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.912  SRAM_0/data<7>_3 (SRAM_0/data<7>_3)
     LUT6:I3->O            1   0.205   0.944  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33_SW0 (N25)
     LUT6:I0->O            9   0.203   0.934  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33)
     LUT4:I2->O            1   0.203   0.579  SRAM_0/Mmux_o_data41 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_lut<2>)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      7.048ns (3.680ns logic, 3.368ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SRAM_0/i_oe_i_we_AND_21_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              6.948ns (Levels of Logic = 4)
  Source:            SRAM_0/data<5>_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      SRAM_0/i_oe_i_we_AND_21_o falling

  Data Path: SRAM_0/data<5>_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.931  SRAM_0/data<5>_3 (SRAM_0/data<5>_3)
     LUT6:I2->O            1   0.203   0.827  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33_SW3 (N28)
     LUT6:I2->O            9   0.203   0.934  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33)
     LUT4:I2->O            1   0.203   0.579  SRAM_0/Mmux_o_data41 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_lut<2>)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      6.948ns (3.678ns logic, 3.270ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SRAM_0/i_oe_i_we_AND_29_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              7.028ns (Levels of Logic = 4)
  Source:            SRAM_0/data<4>_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      SRAM_0/i_oe_i_we_AND_29_o falling

  Data Path: SRAM_0/data<4>_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.912  SRAM_0/data<4>_3 (SRAM_0/data<4>_3)
     LUT6:I3->O            1   0.205   0.924  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33_SW1 (N26)
     LUT6:I1->O            9   0.203   0.934  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_33)
     LUT4:I2->O            1   0.203   0.579  SRAM_0/Mmux_o_data41 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_lut<2>)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      7.028ns (3.680ns logic, 3.348ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SRAM_0/i_oe_i_we_AND_45_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              6.963ns (Levels of Logic = 4)
  Source:            SRAM_0/data<2>_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      SRAM_0/i_oe_i_we_AND_45_o falling

  Data Path: SRAM_0/data<2>_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.931  SRAM_0/data<2>_3 (SRAM_0/data<2>_3)
     LUT6:I2->O            1   0.203   0.944  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43_SW0 (N30)
     LUT6:I0->O            9   0.203   0.830  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43)
     LUT4:I3->O            1   0.205   0.579  SRAM_0/Mmux_o_data41 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_lut<2>)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      6.963ns (3.680ns logic, 3.283ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SRAM_0/i_oe_i_we_AND_37_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              6.946ns (Levels of Logic = 4)
  Source:            SRAM_0/data<3>_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      SRAM_0/i_oe_i_we_AND_37_o falling

  Data Path: SRAM_0/data<3>_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.912  SRAM_0/data<3>_3 (SRAM_0/data<3>_3)
     LUT6:I3->O            1   0.205   0.944  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43_SW0 (N30)
     LUT6:I0->O            9   0.203   0.830  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43)
     LUT4:I3->O            1   0.205   0.579  SRAM_0/Mmux_o_data41 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_lut<2>)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      6.946ns (3.682ns logic, 3.264ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SRAM_0/i_oe_i_we_AND_53_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              6.846ns (Levels of Logic = 4)
  Source:            SRAM_0/data<1>_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      SRAM_0/i_oe_i_we_AND_53_o falling

  Data Path: SRAM_0/data<1>_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.931  SRAM_0/data<1>_3 (SRAM_0/data<1>_3)
     LUT6:I2->O            1   0.203   0.827  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43_SW3 (N33)
     LUT6:I2->O            9   0.203   0.830  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43)
     LUT4:I3->O            1   0.205   0.579  SRAM_0/Mmux_o_data41 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_lut<2>)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      6.846ns (3.680ns logic, 3.166ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SRAM_0/i_oe_i_we_AND_61_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              6.926ns (Levels of Logic = 4)
  Source:            SRAM_0/data<0>_3 (LATCH)
  Destination:       data_out<3> (PAD)
  Source Clock:      SRAM_0/i_oe_i_we_AND_61_o falling

  Data Path: SRAM_0/data<0>_3 to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.912  SRAM_0/data<0>_3 (SRAM_0/data<0>_3)
     LUT6:I3->O            1   0.205   0.924  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43_SW1 (N31)
     LUT6:I1->O            9   0.203   0.830  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_43)
     LUT4:I3->O            1   0.205   0.579  SRAM_0/Mmux_o_data41 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_lut<2>)
     OBUF:I->O                 2.571          data_out_3_OBUF (data_out<3>)
    ----------------------------------------
    Total                      6.926ns (3.682ns logic, 3.244ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 82 / 7
-------------------------------------------------------------------------
Delay:               8.679ns (Levels of Logic = 5)
  Source:            addr_in<0> (PAD)
  Destination:       data_out<3> (PAD)

  Data Path: addr_in<0> to data_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.222   1.821  addr_in_0_IBUF (addr_in_0_IBUF)
     LUT6:I1->O            1   0.203   0.944  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_31_SW0 (N5)
     LUT6:I0->O            9   0.203   0.934  SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_31 (SRAM_0/Mmux_ComputedAddr[2]_data[7][3]_wide_mux_2_OUT_31)
     LUT4:I2->O            1   0.203   0.579  SRAM_0/Mmux_o_data21 (Madd_bcd_wire_1[4]_GND_7_o_add_32_OUT_cy<0>)
     OBUF:I->O                 2.571          data_out_1_OBUF (data_out<1>)
    ----------------------------------------
    Total                      8.679ns (4.402ns logic, 4.277ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
SRAM_0/i_oe_i_we_AND_13_o|         |    4.397|         |         |
SRAM_0/i_oe_i_we_AND_21_o|         |    4.280|         |         |
SRAM_0/i_oe_i_we_AND_29_o|         |    4.360|         |         |
SRAM_0/i_oe_i_we_AND_37_o|         |    4.371|         |         |
SRAM_0/i_oe_i_we_AND_45_o|         |    4.388|         |         |
SRAM_0/i_oe_i_we_AND_53_o|         |    4.271|         |         |
SRAM_0/i_oe_i_we_AND_61_o|         |    4.351|         |         |
SRAM_0/i_oe_i_we_AND_7_o |         |    4.380|         |         |
clk                      |    3.542|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.27 secs
 
--> 

Total memory usage is 263204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   62 (   0 filtered)
Number of infos    :    3 (   0 filtered)

