// Seed: 2175158859
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output uwire id_2,
    output supply0 id_3,
    input wire id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    input supply0 id_10
);
  initial id_2 = 1;
  assign id_2 = 1;
  assign id_3 = 1 == 1 & 1;
  wire id_12, id_13;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1,
    input  tri1 id_2
);
  integer id_4;
  module_0(
      id_2, id_1, id_1, id_1, id_2, id_0, id_2, id_0, id_2, id_0, id_0
  );
endmodule
