
---------- Begin Simulation Statistics ----------
final_tick                               17361320250051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246461                       # Simulator instruction rate (inst/s)
host_mem_usage                               17112972                       # Number of bytes of host memory used
host_op_rate                                   417146                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4043.99                       # Real time elapsed on the host
host_tick_rate                                8321378                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   996687174                       # Number of instructions simulated
sim_ops                                    1686936857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033652                       # Number of seconds simulated
sim_ticks                                 33651600381                       # Number of ticks simulated
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2516841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5033977                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu0.num_fp_insts                           14                       # number of float instructions
system.cpu0.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu0.num_int_insts                          14                       # number of integer instructions
system.cpu0.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      4     16.67%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     41.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     12.50%     54.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  4     16.67%     70.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 3     12.50%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     16.67%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2511585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5023233                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          155                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu1.num_fp_insts                           14                       # number of float instructions
system.cpu1.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu1.num_int_insts                          14                       # number of integer instructions
system.cpu1.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     16.67%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     41.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     12.50%     54.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     16.67%     70.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.83% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 3     12.50%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     16.67%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2530355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5061215                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu2.num_int_insts                          14                       # number of integer instructions
system.cpu2.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4     16.67%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     41.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.50%     54.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  4     16.67%     70.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     70.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     70.83% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 3     12.50%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.67%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2529951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5060406                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          105                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu3.num_int_insts                          14                       # number of integer instructions
system.cpu3.num_int_register_reads                 26                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      4     16.67%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     41.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.50%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     54.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  4     16.67%     70.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     70.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     70.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     12.50%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1889781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3788615                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250307                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        164601818                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       117066859                       # number of cc regfile writes
system.switch_cpus0.committedInsts          248633624                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            420823490                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.406445                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.406445                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        360194393                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       161921415                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  29144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       117374                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29178644                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.231059                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            52286531                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           2292649                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       10547886                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     50155387                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         3744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      2305486                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    429149242                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49993882                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       138739                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    427573169                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        230142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       148465                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        173753                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       494158                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents           78                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       114214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect         3160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        634544043                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            426705342                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.591580                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        375383323                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.222471                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             427462251                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       377216209                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      223913249                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.460359                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.460359                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       684665      0.16%      0.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    214133382     50.06%     50.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        35840      0.01%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        28960      0.01%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc     37747334      8.83%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     37743163      8.82%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     47261938     11.05%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     37741764      8.82%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     39113481      9.14%     96.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       924612      0.22%     97.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     10926960      2.55%     99.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      1369794      0.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     427711913                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      173630983                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    346474353                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    172783762                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    177396696                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1552040                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003629                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         338007     21.78%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          3362      0.22%     21.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     21.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        14354      0.92%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       136427      8.79%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         91632      5.90%     37.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       334389     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       438872     28.28%     87.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       194997     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     254948305                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    611531332                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    253921580                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    260078243                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         429148698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        427711913                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded          544                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      8325619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         3142                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      4707261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    101026682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.233653                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.772652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16439439     16.27%     16.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5718708      5.66%     21.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      8683994      8.60%     30.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8971354      8.88%     39.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11257050     11.14%     50.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11989422     11.87%     62.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10744703     10.64%     73.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9508469      9.41%     82.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17713543     17.53%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    101026682                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.232432                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        14784                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        46940                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     50155387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      2305486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      110710863                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               101055826                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        164248436                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       116815216                       # number of cc regfile writes
system.switch_cpus1.committedInsts          248093803                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            419909971                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.407329                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.407329                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        359409889                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       161570202                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  32658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       117133                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29116225                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.222011                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52182533                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292707                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       10593332                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50051070                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         3635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305555                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    428232999                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     49889826                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       138503                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    426658760                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        232666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       146460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        173496                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       495336                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       113959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        633076001                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            425791356                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.591610                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        374534381                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.213427                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             426547802                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       376423331                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223433385                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.455017                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.455017                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684663      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    213673998     50.06%     50.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35837      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           20      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28880      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37664837      8.82%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37660675      8.82%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47158453     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37659277      8.82%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39029937      9.14%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924575      0.22%     97.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10906237      2.56%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1369878      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     426797268                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      173260943                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    345732587                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    172411773                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    177022988                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1552269                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003637                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         336508     21.68%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     21.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3354      0.22%     21.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     21.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        14662      0.94%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       137760      8.87%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     31.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91639      5.90%     37.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334451     21.55%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       438888     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       195007     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     254403931                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    610440454                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    253379583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    259533007                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         428232455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        426797268                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          544                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8322919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3073                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4699721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    101023168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.224746                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.774776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16552955     16.39%     16.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5738669      5.68%     22.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      8688978      8.60%     30.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8974430      8.88%     39.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11241010     11.13%     50.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     11963092     11.84%     62.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10723139     10.61%     73.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9488141      9.39%     82.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17652754     17.47%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    101023168                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.223381                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14687                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        46933                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50051070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305555                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      110481542                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               101055826                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        165499191                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       117702589                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            423135761                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.404223                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.404223                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        362178743                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       162810138                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  28567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       118059                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29337457                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.253974                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            52550864                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           2292692                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       10461884                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     50421228                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         3826                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      2305490                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    431475709                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     50258172                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       139373                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    429888821                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        226141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       147276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        174376                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       486572                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       114827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         3232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        638137311                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            429020640                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.591529                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        377476662                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.245383                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             429778194                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       379227629                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      225129145                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.473880                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.473880                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       684666      0.16%      0.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    215297323     50.07%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        35848      0.01%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        29049      0.01%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc     37956119      8.83%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     37951965      8.83%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     47523265     11.05%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     37950568      8.83%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     39325397      9.14%     96.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       924610      0.22%     97.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     10979515      2.55%     99.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      1369851      0.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     430028196                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      174569028                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    348352833                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    173724776                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    178351130                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1552320                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003610                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         340738     21.95%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     21.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3371      0.22%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        14338      0.92%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       134151      8.64%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         91556      5.90%     37.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       334408     21.54%     59.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       438770     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       194988     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256326822                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    614286250                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    255295864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    261464472                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         431475163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        430028196                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      8339817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         3114                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      4737368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    101027259                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.256556                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.766075                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16112101     15.95%     15.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5685675      5.63%     21.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8680905      8.59%     30.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8980005      8.89%     39.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11287404     11.17%     50.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12060986     11.94%     62.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10800675     10.69%     72.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9573964      9.48%     82.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     17845544     17.66%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    101027259                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.255353                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        14622                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        46956                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     50421228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      2305490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      111293151                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               101055826                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        165472625                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       117683756                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249959687                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            423067539                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.404288                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.404288                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        362120157                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       162784049                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  27132                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       118042                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29332761                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.253296                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            52543010                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2292698                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       10446376                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     50413298                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         3858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2305505                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    431406542                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     50250312                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       139333                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    429820364                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        226140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       145680                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        174358                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       484938                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       114809                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         3233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        638035867                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            428952336                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.591529                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        377416831                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.244707                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             429709891                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       379167990                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      225093186                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.473481                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.473481                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       684664      0.16%      0.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    215262912     50.07%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        35847      0.01%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           19      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        29054      0.01%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc     37949952      8.83%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     37945801      8.83%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     47515532     11.05%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37944404      8.83%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     39319103      9.14%     96.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       924605      0.22%     97.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     10977942      2.55%     99.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      1369868      0.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     429959704                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      174541252                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    348297252                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    173697116                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    178322400                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1552200                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003610                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         340604     21.94%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     21.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          3366      0.22%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        14371      0.93%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     23.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       134124      8.64%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     31.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         91548      5.90%     37.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       334419     21.54%     59.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       438769     28.27%     87.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       194999     12.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     256285988                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    614206133                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    255255220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    261423108                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         431405996                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        429959704                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      8338890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3090                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      4735257                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    101028694                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.255818                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.766417                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16128507     15.96%     15.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5683453      5.63%     21.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8678551      8.59%     30.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8978868      8.89%     39.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11285977     11.17%     50.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12059254     11.94%     62.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10798991     10.69%     72.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9572323      9.47%     82.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17842770     17.66%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    101028694                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.254675                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads        14630                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        46940                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     50413298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2305505                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      111275919                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               101055826                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     41715758                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        41715761                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     41997991                       # number of overall hits
system.cpu0.dcache.overall_hits::total       41997994                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      8196217                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8196218                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8255470                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8255471                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  62691468078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  62691468078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  62691468078                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  62691468078                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     49911975                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     49911979                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     50253461                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     50253465                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.250000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.164213                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.164213                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.250000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.164277                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.164277                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7648.829707                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7648.828774                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7593.930821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7593.929902                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        59864                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            141                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   424.567376                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2516432                       # number of writebacks
system.cpu0.dcache.writebacks::total          2516432                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5693057                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5693057                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5693057                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5693057                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2503160                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2503160                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2517353                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2517353                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  19935058953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19935058953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  21396280935                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21396280935                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.050151                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.050151                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.050093                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.050093                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  7963.957139                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7963.957139                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  8499.515537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  8499.515537                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2516432                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     41316488                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41316491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      8179082                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8179083                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  61324524090                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  61324524090                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     49495570                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49495574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.165249                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165249                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7497.727018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7497.726101                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      5693053                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5693053                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2486029                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2486029                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  18573833907                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  18573833907                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.050227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  7471.286098                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7471.286098                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       399270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        399270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        17135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1366943988                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1366943988                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       416405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       416405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.041150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 79774.962825                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79774.962825                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        17131                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17131                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1361225046                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1361225046                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.041140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 79459.754013                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79459.754013                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       282233                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       282233                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        59253                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        59253                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       341486                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       341486                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.173515                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.173515                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   1461221982                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1461221982                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 102953.708307                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 102953.708307                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.768072                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44515348                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2516944                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.686269                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.001112                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.766959                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999545                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999547                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        404544664                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       404544664                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20249382                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20249402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20249382                       # number of overall hits
system.cpu0.icache.overall_hits::total       20249402                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          214                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          214                       # number of overall misses
system.cpu0.icache.overall_misses::total          216                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     19675971                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19675971                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     19675971                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19675971                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20249596                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20249618                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20249596                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20249618                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.090909                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.090909                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 91943.789720                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 91092.458333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 91943.789720                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 91092.458333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          189                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     17352963                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     17352963                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     17352963                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     17352963                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91814.619048                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 91814.619048                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91814.619048                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 91814.619048                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20249382                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20249402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          214                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     19675971                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19675971                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20249596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20249618                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 91943.789720                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 91092.458333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     17352963                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     17352963                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 91814.619048                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 91814.619048                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          106.119580                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20249593                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              191                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         106018.811518                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   104.119580                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.203359                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.207265                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.371094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        161997135                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       161997135                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2500414                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       318698                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2674631                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          410                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         16721                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        16721                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2500414                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          381                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      7551140                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            7551521                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        12160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    322136064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           322148224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       476898                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               30521472                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2994442                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007264                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2994284     99.99%     99.99% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2994442                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3352257054                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         188811                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2514562587                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      2038145                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        2038145                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      2038145                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       2038145                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       478798                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       478989                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       478798                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       478989                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     17224092                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12186767367                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12203991459                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     17224092                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12186767367                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12203991459                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2516943                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2517134                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2516943                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2517134                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190230                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.190291                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190230                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.190291                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 91617.510638                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 25452.836827                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 25478.646606                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 91617.510638                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 25452.836827                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 25478.646606                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       476897                       # number of writebacks
system.cpu0.l2cache.writebacks::total          476897                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       478798                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       478986                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       478798                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       478986                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     17161488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12027327633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12044489121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     17161488                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12027327633                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12044489121                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190230                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.190290                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190230                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.190290                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91284.510638                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 25119.836827                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 25145.806184                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91284.510638                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 25119.836827                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 25145.806184                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               476897                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       213918                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       213918                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       213918                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       213918                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      2302513                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      2302513                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      2302513                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      2302513                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          409                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          410                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.002439                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.002439                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         1297                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         1297                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        15424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   1342995660                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   1342995660                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        16721                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        16721                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.922433                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.922433                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 87071.814056                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 87071.814056                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        15424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1337859468                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1337859468                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.922433                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.922433                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86738.814056                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 86738.814056                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      2036848                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      2036848                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       463374                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       463565                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     17224092                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  10843771707                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  10860995799                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2500222                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2500413                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.185333                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.185395                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 91617.510638                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 23401.769860                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 23429.283486                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       463374                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       463562                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     17161488                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10689468165                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  10706629653                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.185333                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.185394                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 91284.510638                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 23068.769860                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23096.435111                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2079.471492                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5033974                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          479010                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           10.509121                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.351011                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.002757                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    33.021364                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2044.096360                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000086                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008062                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.499047                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.507683                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2113                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          626                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          944                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.515869                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        81022610                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       81022610                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33651590058                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28829.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28829.numOps                      0                       # Number of Ops committed
system.cpu0.thread28829.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     41623323                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        41623326                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     41905816                       # number of overall hits
system.cpu1.dcache.overall_hits::total       41905819                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8184410                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8184411                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8243409                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8243410                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  62847735331                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  62847735331                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  62847735331                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  62847735331                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     49807733                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49807737                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50149225                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50149229                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.250000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.164320                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.164320                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.250000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.164378                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164378                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  7678.957351                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7678.956413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  7623.998194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7623.997269                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59262                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            136                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   435.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2510941                       # number of writebacks
system.cpu1.dcache.writebacks::total          2510941                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5686504                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5686504                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5686504                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5686504                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2497906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2497906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2512099                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2512099                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  19980611365                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19980611365                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  21424100431                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  21424100431                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050151                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050151                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050092                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  7998.944462                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7998.944462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  8528.366291                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8528.366291                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2510941                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     41224320                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41224323                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      8167044                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8167045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  61464357783                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  61464357783                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49391364                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49391368                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.165354                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165354                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  7525.900164                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7525.899243                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      5686501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5686501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2480543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2480543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  18603099945                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18603099945                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050222                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  7499.607927                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7499.607927                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       399003                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        399003                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        17366                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17366                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1383377548                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1383377548                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416369                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.041708                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041708                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 79660.114477                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79660.114477                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        17363                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        17363                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1377511420                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1377511420                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.041701                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041701                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 79336.026032                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79336.026032                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       282493                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       282493                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        58999                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        58999                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341492                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341492                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.172768                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.172768                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   1443489066                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1443489066                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 101704.295498                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 101704.295498                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.767722                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44417917                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2511453                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.686143                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001113                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.766609                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999544                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999546                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        403705285                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       403705285                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20207021                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20207041                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20207021                       # number of overall hits
system.cpu1.icache.overall_hits::total       20207041                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          214                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          214                       # number of overall misses
system.cpu1.icache.overall_misses::total          216                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     21778866                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21778866                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     21778866                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21778866                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20207235                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20207257                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20207235                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20207257                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.090909                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.090909                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 101770.401869                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100828.083333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 101770.401869                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100828.083333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     19825821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19825821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     19825821                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19825821                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104346.426316                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104346.426316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104346.426316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104346.426316                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20207021                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20207041                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          214                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     21778866                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21778866                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20207235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20207257                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 101770.401869                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100828.083333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     19825821                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19825821                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 104346.426316                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104346.426316                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          106.180562                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20207233                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         105246.005208                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   104.180562                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.203478                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.207384                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        161658248                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       161658248                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2494927                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       330623                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2661361                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16718                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16718                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2494929                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7535139                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7535522                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    321433216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           321445440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       481044                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               30786816                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2993335                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000053                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.007265                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2993177     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 158      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2993335                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3345022296                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           9.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2509155333                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2028509                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2028509                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2028509                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2028509                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       482945                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       483137                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       482945                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       483137                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     19696617                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  12253102299                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  12272798916                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     19696617                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  12253102299                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  12272798916                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2511454                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2511646                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2511454                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2511646                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.192297                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.192359                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.192297                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.192359                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 104214.904762                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 25371.630929                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 25402.316353                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 104214.904762                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 25371.630929                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 25402.316353                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       481043                       # number of writebacks
system.cpu1.l2cache.writebacks::total          481043                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       482945                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       483134                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       482945                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       483134                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     19633680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  12092281947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  12111915627                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     19633680                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  12092281947                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  12111915627                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.192297                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.192358                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.192297                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.192358                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 103881.904762                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 25038.631619                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 25069.474777                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 103881.904762                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 25038.631619                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 25069.474777                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               481043                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       222683                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       222683                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       222683                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       222683                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2288257                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2288257                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2288257                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2288257                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.001550                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.001550                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1290                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15428                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15428                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   1358248059                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   1358248059                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16718                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16718                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922838                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922838                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 88037.857078                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 88037.857078                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15428                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15428                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1353110535                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1353110535                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922838                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922838                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 87704.857078                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 87704.857078                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2027219                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2027219                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       467517                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       467709                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     19696617                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  10894854240                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  10914550857                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2494736                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2494928                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.187401                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.187464                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 104214.904762                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 23303.653643                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 23336.200195                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       467517                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       467706                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     19633680                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10739171412                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  10758805092                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.187401                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.187463                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 103881.904762                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 22970.654355                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23003.350592                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2079.851469                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5023229                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          483157                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           10.396681                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.578655                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.002757                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    33.559900                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2043.710157                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000141                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.008193                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.498953                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.507776                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2114                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          646                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          953                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.516113                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80854853                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80854853                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33651590058                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31801.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31801.numOps                      0                       # Number of Ops committed
system.cpu1.thread31801.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     41955871                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        41955874                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     42238521                       # number of overall hits
system.cpu2.dcache.overall_hits::total       42238524                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      8220868                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       8220869                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      8279702                       # number of overall misses
system.cpu2.dcache.overall_misses::total      8279703                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  62313739197                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  62313739197                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  62313739197                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  62313739197                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     50176739                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     50176743                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     50518223                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     50518227                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.250000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.163838                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163838                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.250000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.163895                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163895                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  7579.946448                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7579.945526                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  7526.084779                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7526.083870                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        57905                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            104                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   556.778846                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2530153                       # number of writebacks
system.cpu2.dcache.writebacks::total          2530153                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5704196                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5704196                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5704196                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5704196                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2516672                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2516672                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2530868                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2530868                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19823671797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19823671797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  21223739661                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  21223739661                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  7876.938988                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  7876.938988                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  8385.952828                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8385.952828                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2530153                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     41556319                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41556322                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8203931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8203932                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  61020253332                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  61020253332                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     49760250                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49760254                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.250000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.164869                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164869                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  7437.928638                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  7437.927732                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      5704192                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      5704192                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2499739                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2499739                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  18535837275                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18535837275                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  7415.109047                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7415.109047                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       399552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        399552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16937                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1293485865                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1293485865                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.040666                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040666                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 76370.423629                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76370.423629                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16933                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16933                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1287834522                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1287834522                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.040657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 76054.716943                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76054.716943                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       282650                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       282650                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        58834                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        58834                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       341484                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       341484                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.172289                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.172289                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        14196                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   1400067864                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   1400067864                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.041571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.041571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 98624.109890                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 98624.109890                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.767103                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           44769392                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2530665                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            17.690762                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001113                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.765990                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999543                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999545                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        406676481                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       406676481                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     20356888                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20356908                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     20356888                       # number of overall hits
system.cpu2.icache.overall_hits::total       20356908                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           216                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          216                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     19510803                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19510803                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     19510803                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19510803                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     20357102                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20357124                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     20357102                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20357124                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.090909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.090909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 91171.976636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 90327.791667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 91171.976636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 90327.791667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          191                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          191                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     17477505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     17477505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     17477505                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     17477505                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91505.261780                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 91505.261780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91505.261780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 91505.261780                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     20356888                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20356908                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     19510803                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19510803                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     20357102                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20357124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 91171.976636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 90327.791667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          191                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     17477505                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     17477505                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 91505.261780                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 91505.261780                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          107.361227                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20357101                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              193                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         105477.207254                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   105.361227                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.205784                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.209690                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        162857185                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       162857185                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2514128                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       295161                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2701202                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         16730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        16730                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2514129                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          385                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7591890                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7592275                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        12288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    323892352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           323904640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       466211                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               29837504                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2997272                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.006003                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2997164    100.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2997272                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3370465494                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         190809                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2528200935                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      2062487                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        2062487                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      2062487                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       2062487                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          190                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       468178                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       468371                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          190                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       468178                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       468371                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     17345970                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11914942797                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11932288767                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     17345970                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11914942797                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11932288767                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          190                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2530665                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2530858                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          190                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2530665                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2530858                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.185002                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.185064                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.185002                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.185064                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 91294.578947                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 25449.599932                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 25476.147684                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 91294.578947                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 25449.599932                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 25476.147684                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       466210                       # number of writebacks
system.cpu2.l2cache.writebacks::total          466210                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       468178                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       468368                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       468178                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       468368                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     17282700                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11759039856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11776322556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     17282700                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11759039856                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11776322556                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.185002                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.185063                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.185002                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.185063                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90961.578947                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 25116.600643                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 25143.311576                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90961.578947                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 25116.600643                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 25143.311576                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               466210                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       201832                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       201832                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       201832                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       201832                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      2328320                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      2328320                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      2328320                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      2328320                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         1301                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         1301                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   1270482912                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   1270482912                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        16730                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.922236                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.922236                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 82343.827338                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 82343.827338                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1265345055                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   1265345055                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.922236                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.922236                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 82010.827338                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 82010.827338                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      2061186                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      2061186                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       452749                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       452942                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     17345970                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10644459885                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  10661805855                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2513935                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2514128                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.180096                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.180159                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 91294.578947                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 23510.730857                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 23539.009089                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       452749                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       452939                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     17282700                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10493694801                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  10510977501                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.180096                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180157                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90961.578947                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 23177.731593                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23206.165733                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2112.030095                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5061211                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          468380                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           10.805779                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.316261                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.068661                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.002759                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    56.536862                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2055.105552                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000017                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.013803                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.501735                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.515632                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2170                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          622                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          982                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.529785                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        81447788                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       81447788                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33651590058                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31801.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31801.numOps                      0                       # Number of Ops committed
system.cpu2.thread31801.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41949661                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41949664                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     42232666                       # number of overall hits
system.cpu3.dcache.overall_hits::total       42232669                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      8219269                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       8219270                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      8277750                       # number of overall misses
system.cpu3.dcache.overall_misses::total      8277751                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  62290324968                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  62290324968                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  62290324968                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  62290324968                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     50168930                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     50168934                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     50510416                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     50510420                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.250000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.163832                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.163832                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.250000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.163882                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.163882                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  7578.572373                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7578.571451                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  7525.030953                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7525.030044                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        56615                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            105                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   539.190476                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2529749                       # number of writebacks
system.cpu3.dcache.writebacks::total          2529749                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5702998                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5702998                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5702998                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5702998                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2516271                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2516271                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2530464                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2530464                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  19830728400                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  19830728400                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  21246184527                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  21246184527                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050156                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050098                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  7880.998668                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7880.998668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  8396.161545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8396.161545                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2529749                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     41550108                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       41550111                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8202333                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8202334                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  60987517434                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  60987517434                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     49752441                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     49752445                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.164863                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164863                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  7435.386668                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7435.385761                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      5702994                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      5702994                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2499339                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2499339                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18533571876                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18533571876                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  7415.389379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7415.389379                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       399553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        399553                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        16936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        16936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1302807534                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1302807534                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.040664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 76925.338569                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76925.338569                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        16932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        16932                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1297156524                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1297156524                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.040654                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 76609.763997                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 76609.763997                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       283005                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       283005                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        58481                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        58481                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       341486                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       341486                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.171254                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.171254                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        14193                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   1415456127                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1415456127                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.041562                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 99729.171211                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 99729.171211                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.766648                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           44763133                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2530261                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.691113                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.001113                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.765535                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999542                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999544                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        406613621                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       406613621                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20353721                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20353741                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20353721                       # number of overall hits
system.cpu3.icache.overall_hits::total       20353741                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          213                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          213                       # number of overall misses
system.cpu3.icache.overall_misses::total          215                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     18743238                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     18743238                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     18743238                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     18743238                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20353934                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20353956                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20353934                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20353956                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 87996.422535                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 87177.851163                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 87996.422535                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 87177.851163                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          190                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          190                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     16830153                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     16830153                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     16830153                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     16830153                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88579.752632                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 88579.752632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88579.752632                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 88579.752632                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20353721                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20353741                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          213                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     18743238                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     18743238                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20353934                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20353956                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 87996.422535                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 87177.851163                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          190                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     16830153                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     16830153                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 88579.752632                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 88579.752632                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          106.907495                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20353933                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              192                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         106010.067708                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   104.907495                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.204897                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.208804                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.373047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        162831840                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       162831840                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2513724                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       301767                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2694125                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          203                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         16729                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        16729                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2513725                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          383                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      7590678                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            7591061                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        12224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    323840640                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           323852864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       466144                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               29833216                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2996800                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000036                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.006003                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2996692    100.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 108      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2996800                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3369927033                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization          10.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         189810                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2527797339                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          7.5                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      2062151                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        2062151                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      2062151                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       2062151                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          189                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       468110                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       468302                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          189                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       468110                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       468302                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     16699617                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  11939049666                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  11955749283                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     16699617                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  11939049666                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  11955749283                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          189                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2530261                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2530453                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          189                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2530261                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2530453                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.185005                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.185066                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.185005                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.185066                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88357.761905                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 25504.795168                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 25529.998341                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88357.761905                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 25504.795168                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 25529.998341                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       466143                       # number of writebacks
system.cpu3.l2cache.writebacks::total          466143                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          189                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       468110                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       468299                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          189                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       468110                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       468299                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     16636680                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11783169036                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11799805716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     16636680                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11783169036                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11799805716                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.185005                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.185065                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.185005                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.185065                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88024.761905                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25171.795168                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 25197.161890                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88024.761905                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25171.795168                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 25197.161890                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               466143                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       205876                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       205876                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       205876                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       205876                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      2323872                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      2323872                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      2323872                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      2323872                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          202                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          203                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.004926                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         1300                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         1300                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        15429                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   1279813905                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   1279813905                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        16729                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 82948.597122                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 82948.597122                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        15429                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1274676048                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   1274676048                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 82615.597122                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 82615.597122                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      2060851                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      2060851                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       452681                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       452873                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     16699617                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10659235761                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10675935378                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2513532                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2513724                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.180098                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.180160                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88357.761905                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 23546.903362                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 23573.795254                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       452681                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       452870                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     16636680                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10508492988                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10525129668                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.180098                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.180159                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88024.761905                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 23213.903362                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23240.951417                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2111.205680                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5060403                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          468312                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           10.805623                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17327668650003                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.315870                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005751                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.002759                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    55.870025                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2055.011275                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000077                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.013640                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.501712                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.515431                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2169                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          620                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          981                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.529541                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        81434776                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       81434776                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17327668659993                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33651590058                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1837087                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        435494                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1487837                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             56115                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              61710                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             61710                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1837088                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1434723                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      1447164                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402848                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      1402645                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5687380                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     61166848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     61697600                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     59806464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     59797824                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                242468736                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             89669                       # Total snoops (count)
system.l3bus.snoopTraffic                     2147456                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1988507                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1988507    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1988507                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1890912160                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           319116560                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           321881119                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           312041319                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.9                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           312005991                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.9                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data       438705                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       442927                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       428338                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       428194                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1738164                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data       438705                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       442927                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       428338                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       428194                       # number of overall hits
system.l3cache.overall_hits::total            1738164                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        40093                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        40018                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          190                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39839                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          189                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        39916                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            160634                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        40093                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        40018                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          190                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39839                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          189                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        39916                       # number of overall misses
system.l3cache.overall_misses::total           160634                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     16403580                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   3945706342                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     18873108                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3935509875                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     16522128                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   3865101012                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     15879771                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3891532566                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  15705528382                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     16403580                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   3945706342                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     18873108                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3935509875                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     16522128                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   3865101012                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     15879771                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3891532566                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  15705528382                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          188                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       478798                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       482945                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          190                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       468177                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          189                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       468110                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1898798                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          188                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       478798                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       482945                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          190                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       468177                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          189                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       468110                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1898798                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.083737                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.082862                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.085094                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.085271                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.084598                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.083737                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.082862                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.085094                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.085271                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.084598                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 87253.085106                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 98413.846357                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 99857.714286                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 98343.492303                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 86958.568421                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 97018.022842                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84019.952381                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 97493.049554                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 97772.130321                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 87253.085106                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 98413.846357                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 99857.714286                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 98343.492303                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 86958.568421                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 97018.022842                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84019.952381                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 97493.049554                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 97772.130321                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          33554                       # number of writebacks
system.l3cache.writebacks::total                33554                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        40093                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        40018                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          190                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39839                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          189                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        39916                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       160622                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        40093                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        40018                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          190                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39839                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          189                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        39916                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       160622                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     15151500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   3678686962                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     17614368                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3668989995                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     15256728                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3599773272                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     14621031                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3625692006                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  14635785862                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     15151500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   3678686962                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     17614368                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3668989995                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     15256728                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3599773272                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     14621031                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3625692006                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  14635785862                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.083737                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.082862                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.085094                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.085271                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.084591                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.083737                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.082862                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.085094                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.085271                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.084591                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80593.085106                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91753.846357                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93197.714286                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91683.492303                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 80298.568421                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90358.022842                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77359.952381                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 90833.049554                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 91119.434835                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80593.085106                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 91753.846357                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93197.714286                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91683.492303                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 80298.568421                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 90358.022842                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77359.952381                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 90833.049554                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 91119.434835                       # average overall mshr miss latency
system.l3cache.replacements                     89669                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       401940                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       401940                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       401940                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       401940                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1487837                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1487837                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1487837                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1487837                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             4                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        66600                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         4119                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         4017                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         4713                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4559                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            17408                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        11305                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        11411                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        10716                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        10870                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          44302                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   1218360086                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   1234993770                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   1137571290                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   1149057459                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   4739982605                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        15424                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15428                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        15429                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        61710                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.732949                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.739629                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.694536                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.704517                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.717906                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 107771.790004                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 108228.355972                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 106156.335386                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 105709.057866                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 106992.519638                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        11305                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        11411                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        10716                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        10870                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        44302                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   1143068786                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1158996510                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   1066202730                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   1076663259                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4444931285                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.732949                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.739629                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.694536                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.704517                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.717906                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 101111.790004                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 101568.355972                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 99496.335386                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 99049.057866                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 100332.519638                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       434586                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       438910                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       423625                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       423635                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1720756                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        28788                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        28607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        29123                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        29046                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       116332                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     16403580                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   2727346256                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     18873108                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2700516105                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16522128                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   2727529722                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     15879771                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   2742475107                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  10965545777                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          188                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       463374                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       467517                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       452748                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          189                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       452681                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1837088                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.062127                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.061189                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.064325                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.064164                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.063324                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87253.085106                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 94738.997360                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 99857.714286                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94400.535009                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86958.568421                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 93655.520448                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84019.952381                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 94418.340116                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 94260.786172                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          188                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        28788                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        28607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          190                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        29123                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          189                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        29046                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       116320                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     15151500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   2535618176                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     17614368                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2509993485                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     15256728                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   2533570542                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     14621031                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   2549028747                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  10190854577                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.062127                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.061189                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.064325                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.064164                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.063318                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 80593.085106                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 88078.997360                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 93197.714286                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 87740.535009                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 80298.568421                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 86995.520448                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 77359.952381                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 87758.340116                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 87610.510463                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            38571.968832                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3627941                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1889777                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.919772                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         17327751356547                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 38571.968832                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.588562                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.588562                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61944                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1654                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        15821                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        44203                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.945190                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             62507041                       # Number of tag accesses
system.l3cache.tags.data_accesses            62507041                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     33554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     40082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     40013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     39900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000518690474                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2031                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2031                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              337873                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              31651                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33554                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160622                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33554                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33554                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   40397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      79.049237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.558428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1522.761835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2026     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.20%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2031                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.490891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.463228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1578     77.70%     77.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      1.38%     79.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              356     17.53%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      2.02%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.64%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.59%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2031                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10279808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2147456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    305.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33650750565                       # Total gap between requests
system.mem_ctrls.avgGap                     173300.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      2565248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2560832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        12160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2549696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        12096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2553600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2143552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 357546.145317753660                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 76229598.918224483728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 359447.986516252335                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 76098371.875528067350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 361349.827714751009                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 75767451.506989300251                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 359447.986516252335                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 75883463.820097714663                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63698367.261316612363                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        40093                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        40018                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39839                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          189                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        39916                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        33554                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      8102746                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   2174610638                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     10529207                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   2167689326                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      8134662                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2105052700                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      7533865                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2128239785                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 906880726675                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     43099.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     54239.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     55710.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54167.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     42814.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     52838.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     39861.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     53317.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27027499.75                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            70900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7147                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      659                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   4358                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           30                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      2565952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2561152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2549696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        12096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2554624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10280576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        12096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2147456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2147456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        40093                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        40018                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          189                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        39916                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         160634                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        33554                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         33554                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       357546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     76250519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       359448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     76107881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       361350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     75767452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       359448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     75913893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        305500359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       357546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       359448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       361350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       359448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1453007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63814380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63814380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63814380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       357546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     76250519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       359448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     76107881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       361350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     75767452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       359448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     75913893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       369314739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               160590                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               33493                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5131                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         4785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         4807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         5117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         5123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         5363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         5454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         5228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         5101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         5410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         5494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         5439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         5413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         5041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         4935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         4849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         4741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1123                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1008                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5800852649                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             535085880                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8609892929                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36122.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53614.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              101132                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              22005                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        70946                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   175.081217                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.624915                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.999126                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        45397     63.99%     63.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14626     20.62%     84.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2524      3.56%     88.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1328      1.87%     90.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          985      1.39%     91.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          801      1.13%     92.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          738      1.04%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          507      0.71%     94.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4040      5.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        70946                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              10277760                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2143552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              305.416678                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.698367                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    221262979.392001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    294166294.396796                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   675492414.911976                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  125883306.528001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11997370251.550474                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 24379178502.370548                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3235777171.200105                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  40929130920.350639                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1216.261053                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4720847502                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3030851498                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25899891058                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             116332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33554                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56115                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44302                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44302                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         116332                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       410941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       410941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 410941                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     12428032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     12428032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12428032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160638                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           128042193                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          298195397                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       29716515                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     29524101                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       116663                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     10199133                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       10198943                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998137                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups         7767                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          192                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      7064418                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       116598                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    100036407                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.206703                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.489315                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     21587300     21.58%     21.58% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20250142     20.24%     41.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2        88284      0.09%     41.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10420875     10.42%     52.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       135165      0.14%     52.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       915282      0.91%     53.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       183397      0.18%     53.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      8730993      8.73%     62.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37724969     37.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    100036407                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    248633624                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     420823490                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           48557919                       # Number of memory references committed
system.switch_cpus0.commit.loads             48141514                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          28974784                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         170141255                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          298104058                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    211781035     50.33%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        35827      0.01%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21920      0.01%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc     37747248      8.97%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     37743131      8.97%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     47193262     11.21%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     37741761      8.97%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     38584560      9.17%     97.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       297238      0.07%     97.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead      9556954      2.27%     99.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       119167      0.03%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    420823490                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37724969                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         7586998                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     39041067                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         38749460                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     15475403                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        173753                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     10077526                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     431792008                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49991562                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            2292649                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               156692                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1612                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       150984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             256998792                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           29716515                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10220890                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            100701880                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         347636                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20249596                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    101026682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.332832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.641835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        30856166     30.54%     30.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9266282      9.17%     39.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1066384      1.06%     40.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7298285      7.22%     47.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1918394      1.90%     49.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1242743      1.23%     51.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1243470      1.23%     52.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1990032      1.97%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        46144926     45.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    101026682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.294060                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.543137                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20249596                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             154301                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        2013858                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation           78                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       1889081                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           141                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33651600381                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        173753                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        14596719                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       12880724                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         47030949                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     26344535                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     430472472                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       416678                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      15719739                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         39526                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       4560269                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    506081869                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1020020153                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       379613605                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        363666961                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    497506324                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         8575363                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         78753384                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               489456994                       # The number of ROB reads
system.switch_cpus0.rob.writes              856766236                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        248633624                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          420823490                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29653096                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29460923                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       116407                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10177784                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10177592                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998114                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14372                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7768                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          193                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7061972                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       116342                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    100033428                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.197697                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.490725                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21744051     21.74%     21.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20213149     20.21%     41.94% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2        87513      0.09%     42.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10403070     10.40%     52.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       134466      0.13%     52.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       918367      0.92%     53.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       185395      0.19%     53.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      8708819      8.71%     62.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     37638598     37.63%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    100033428                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    248093803                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     419909971                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48453896                       # Number of memory references committed
system.switch_cpus1.commit.loads             48037527                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          28912102                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         169769896                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          297458753                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1369      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    211322216     50.33%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35824      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        21872      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37664749      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37660641      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47090115     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37659274      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38501213      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297211      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9536314      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119158      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    419909971                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     37638598                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7579555                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     39161106                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         38646577                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     15462433                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        173496                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10056101                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     430869619                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          346                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           49887359                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292707                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               156352                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1610                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       150787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             256451782                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29653096                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10199539                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            100698820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         347122                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20207235                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           99                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    101023168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.323807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.643181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        30997503     30.68%     30.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9245863      9.15%     39.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1070101      1.06%     40.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7274256      7.20%     48.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1916869      1.90%     49.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1245319      1.23%     51.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         1247365      1.23%     52.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1989570      1.97%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46036322     45.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    101023168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.293433                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.537724                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20207235                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             154333                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2013532                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1889186                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           136                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33651600381                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        173496                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        14579852                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       12945797                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            1                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46922132                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     26401889                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     429551664                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       422301                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      15726279                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         44658                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4612366                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    504993337                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1017841751                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       378814322                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        362874021                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    496425517                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8567676                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         78697502                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               488624421                       # The number of ROB reads
system.switch_cpus1.rob.writes              854933743                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        248093803                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          419909971                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       29877331                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     29684362                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       117287                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     10253188                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       10252995                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998118                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         7748                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         7575                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          173                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      7078657                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       117222                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    100034946                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.229879                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.485863                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     21194714     21.19%     21.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20335964     20.33%     41.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2        89161      0.09%     41.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10459049     10.46%     52.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       135533      0.14%     52.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       904371      0.90%     53.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       179864      0.18%     53.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      8789163      8.79%     62.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     37947127     37.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    100034946                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     423135761                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           48821203                       # Number of memory references committed
system.switch_cpus2.commit.loads             48404714                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          29133435                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         171081265                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          299737408                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    212942353     50.32%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc     37956080      8.97%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     37951942      8.97%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     47454358     11.21%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     37950565      8.97%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     38795517      9.17%     97.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      9609197      2.27%     99.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    423135761                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     37947127                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7610397                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     38724302                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         39000840                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     15517343                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        174376                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     10131657                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     434130638                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           50256212                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            2292692                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               157555                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       151779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             258389353                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           29877331                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10274943                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            100701039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         348882                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         20357102                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    101027259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.356095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.637814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        30479680     30.17%     30.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9316724      9.22%     39.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         1071687      1.06%     40.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7348101      7.27%     47.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1916403      1.90%     49.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1249230      1.24%     50.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1252272      1.24%     52.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1990728      1.97%     54.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        46402434     45.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    101027259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.295652                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.556897                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           20357102                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             154298                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2016499                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1889001                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           104                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33651600381                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        174376                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        14645557                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       12760676                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles          273                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         47300961                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     26145415                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     432805870                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       410144                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      15722172                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         34769                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       4345269                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    508840344                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1025539839                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       381638366                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        365672732                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    500242032                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8598132                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         78960521                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               491559885                       # The number of ROB reads
system.switch_cpus2.rob.writes              861421293                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          423135761                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       29872588                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     29679638                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       117270                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     10251590                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10251402                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.998166                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          14373                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         7748                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         7576                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          172                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           17                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      7077675                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       117205                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    100036506                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.229132                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.486003                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     21208767     21.20%     21.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20332872     20.33%     41.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2        89096      0.09%     41.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10457371     10.45%     52.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       135668      0.14%     52.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       904251      0.90%     53.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       179809      0.18%     53.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      8787795      8.78%     62.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     37940877     37.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    100036506                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249959687                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     423067539                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           48813441                       # Number of memory references committed
system.switch_cpus3.commit.loads             48396952                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29128755                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         171053527                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          299689219                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    212908090     50.32%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc     37949916      8.97%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     37945778      8.97%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     47446653     11.21%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37944401      8.97%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     38789296      9.17%     97.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9607656      2.27%     99.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    423067539                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     37940877                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         7608845                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     38735946                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         38995149                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15514395                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        174358                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     10130033                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           67                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     434061296                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          344                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           50248401                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2292698                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               157530                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1620                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       151525                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             258348001                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           29872588                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10273351                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            100702746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         348846                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20353934                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    101028694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.355342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.637948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        30492583     30.18%     30.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9314764      9.22%     39.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1071222      1.06%     40.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7347456      7.27%     47.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1916147      1.90%     49.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1249271      1.24%     50.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1251962      1.24%     52.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1990116      1.97%     54.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        46395173     45.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    101028694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.295605                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.556488                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20353934                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17361320250051                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             154307                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2016333                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1889016                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33651600381                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        174358                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        14642813                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       12743245                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles         1061                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         47293663                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     26173553                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     432736940                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       409948                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15718841                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         35977                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       4376594                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    508758790                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1025376923                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       381578585                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        365613520                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    500161311                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         8597326                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         78944915                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               491498491                       # The number of ROB reads
system.switch_cpus3.rob.writes              861282739                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249959687                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          423067539                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
