(module "SOP64P810X120-45N" (layer F.Cu)
  (descr "DRV8262DDWRaa")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at 0 0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value "SOP64P810X120-45N" (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -4.775 -7.3) (end 4.775 -7.3) (layer F.CrtYd) (width 0.05))
  (fp_line (start 4.775 -7.3) (end 4.775 7.3) (layer F.CrtYd) (width 0.05))
  (fp_line (start 4.775 7.3) (end -4.775 7.3) (layer F.CrtYd) (width 0.05))
  (fp_line (start -4.775 7.3) (end -4.775 -7.3) (layer F.CrtYd) (width 0.05))
  (fp_line (start -3.05 -7) (end 3.05 -7) (layer F.Fab) (width 0.1))
  (fp_line (start 3.05 -7) (end 3.05 7) (layer F.Fab) (width 0.1))
  (fp_line (start 3.05 7) (end -3.05 7) (layer F.Fab) (width 0.1))
  (fp_line (start -3.05 7) (end -3.05 -7) (layer F.Fab) (width 0.1))
  (fp_line (start -3.05 -6.365) (end -2.415 -7) (layer F.Fab) (width 0.1))
  (fp_line (start -4.525 -7.235) (end -3.05 -7.235) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -3.788 -6.668 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -3.788 -6.032 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -3.788 -5.398 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -3.788 -4.762 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -3.788 -4.128 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -3.788 -3.492 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at -3.788 -2.858 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at -3.788 -2.222 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at -3.788 -1.588 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at -3.788 -0.952 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 11 smd rect (at -3.788 -0.318 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 12 smd rect (at -3.788 0.318 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 13 smd rect (at -3.788 0.952 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 14 smd rect (at -3.788 1.588 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 15 smd rect (at -3.788 2.222 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 16 smd rect (at -3.788 2.858 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 17 smd rect (at -3.788 3.492 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 18 smd rect (at -3.788 4.128 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 19 smd rect (at -3.788 4.762 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 20 smd rect (at -3.788 5.398 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 21 smd rect (at -3.788 6.032 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 22 smd rect (at -3.788 6.668 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 23 smd rect (at 3.788 6.668 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 24 smd rect (at 3.788 6.032 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 25 smd rect (at 3.788 5.398 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 26 smd rect (at 3.788 4.762 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 27 smd rect (at 3.788 4.128 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 28 smd rect (at 3.788 3.492 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 29 smd rect (at 3.788 2.858 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 30 smd rect (at 3.788 2.222 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 31 smd rect (at 3.788 1.588 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 32 smd rect (at 3.788 0.952 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 33 smd rect (at 3.788 0.318 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 34 smd rect (at 3.788 -0.318 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 35 smd rect (at 3.788 -0.952 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 36 smd rect (at 3.788 -1.588 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 37 smd rect (at 3.788 -2.222 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 38 smd rect (at 3.788 -2.858 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 39 smd rect (at 3.788 -3.492 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 40 smd rect (at 3.788 -4.128 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 41 smd rect (at 3.788 -4.762 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 42 smd rect (at 3.788 -5.398 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 43 smd rect (at 3.788 -6.032 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 44 smd rect (at 3.788 -6.668 90) (size 0.435 1.475) (layers F.Cu F.Paste F.Mask))
  (pad 45 smd rect (at 0 0 0) (size 3.8 8) (layers F.Cu F.Paste F.Mask))
  (model DRV8262DDWR.stp
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
