  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/steve/thesis-monte-carlo/SABR/test.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/steve/thesis-monte-carlo/SABR/test.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/in.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/steve/thesis-monte-carlo/SABR/test_func.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=SABR' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xc7s15cpga196-2' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7s15-cpga196-2'
INFO: [HLS 200-1465] Applying ini 'clock=8ns' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(13)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying ini 'cosim.enable_dataflow_profiling=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'cosim.enable_fifo_sizing=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'package.output.file=/User/steve/thesis-monte-carlo/SABR/sabr/output.xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.unroll.tripcount_threshold=5' from C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/hls_config.cfg(14)
INFO: [XFORM 203-502] Automatic unrolling enabled: cut-off trip count is 5.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.21 seconds; current allocated memory: 620.141 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/steve/thesis-monte-carlo/SABR/test.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 622.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 26,919 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,423 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 985 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 995 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 766 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 767 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 797 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 754 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,231 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,231 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,229 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,699 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32,465 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.103.113.123.156)' into 'fp_struct<double>::to_double() const (.100.110.120.153)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.100.110.120.153)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'SABR' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_12_1> at C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_17_2> at C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_3' is marked as complete unroll implied by the pipeline pragma (C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_3' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26) in function 'SABR' completely with a factor of 49 (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'S' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'V' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'random_increments' since this interface mode only supports scalar types (C:/Users/steve/thesis-monte-carlo/SABR/test.c:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 10.418 seconds; current allocated memory: 625.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 625.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 637.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
WARNING: [SYNCHK 200-23] C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 643.152 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293:9) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 27 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 672.840 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 697.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SABR' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
WARNING: [HLS 200-885] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_12_1' (loop 'VITIS_LOOP_12_1'): Unable to schedule bus request operation ('gmem_addr_1_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:14) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:14) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 702.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 703.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 79, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 707.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 708.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'SABR_Pipeline_VITIS_LOOP_17_2' (loop 'VITIS_LOOP_17_2'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus response operation ('empty_319', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) and bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/SABR/test.c:24).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_17_2': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.067 seconds; current allocated memory: 744.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (9.052ns) exceeds the target (target clock period: 8.000ns, clock uncertainty: 0.960ns, effective delay budget: 7.040ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation 64 bit ('x', C:/Users/steve/thesis-monte-carlo/SABR/test.c:24) (9.05203 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 44 seconds. CPU system time: 1 seconds. Elapsed time: 45.971 seconds; current allocated memory: 948.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SABR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 948.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 948.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SABR_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 950.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 19685 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_52ns_32s_1_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_79_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_82_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_78s_54s_131_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_87_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_92_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_97_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_8_64_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'SABR_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 951.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'SABR_Pipeline_VITIS_LOOP_17_2' is 20005 from HDL expression: ((1'b1 == ap_CS_fsm_state4877) | (1'b1 == ap_CS_fsm_state4467) | (1'b1 == ap_CS_fsm_state4369) | (1'b1 == ap_CS_fsm_state4271) | (1'b1 == ap_CS_fsm_state4173) | (1'b1 == ap_CS_fsm_state4075) | (1'b1 == ap_CS_fsm_state3977) | (1'b1 == ap_CS_fsm_state3879) | (1'b1 == ap_CS_fsm_state3781) | (1'b1 == ap_CS_fsm_state3683) | (1'b1 == ap_CS_fsm_state3585) | (1'b1 == ap_CS_fsm_state3487) | (1'b1 == ap_CS_fsm_state3389) | (1'b1 == ap_CS_fsm_state3291) | (1'b1 == ap_CS_fsm_state3193) | (1'b1 == ap_CS_fsm_state3095) | (1'b1 == ap_CS_fsm_state2997) | (1'b1 == ap_CS_fsm_state2899) | (1'b1 == ap_CS_fsm_state2801) | (1'b1 == ap_CS_fsm_state2703) | (1'b1 == ap_CS_fsm_state2605) | (1'b1 == ap_CS_fsm_state2507) | (1'b1 == ap_CS_fsm_state2409) | (1'b1 == ap_CS_fsm_state2311) | (1'b1 == ap_CS_fsm_state2213) | (1'b1 == ap_CS_fsm_state2115) | (1'b1 == ap_CS_fsm_state2017) | (1'b1 == ap_CS_fsm_state1919) | (1'b1 == ap_CS_fsm_state1821) | (1'b1 == ap_CS_fsm_state1723) | (1'b1 == ap_CS_fsm_state1625) | (1'b1 == ap_CS_fsm_state1527) | 
    (1'b1 == ap_CS_fsm_state1429) | (1'b1 == ap_CS_fsm_state1331) | (1'b1 == ap_CS_fsm_state1233) | (1'b1 == ap_CS_fsm_state1135) | (1'b1 == ap_CS_fsm_state1037) | (1'b1 == ap_CS_fsm_state939) | (1'b1 == ap_CS_fsm_state841) | (1'b1 == ap_CS_fsm_state743) | (1'b1 == ap_CS_fsm_state645) | (1'b1 == ap_CS_fsm_state547) | (1'b1 == ap_CS_fsm_state449) | (1'b1 == ap_CS_fsm_state351) | (1'b1 == ap_CS_fsm_state253) | (1'b1 == ap_CS_fsm_state155) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4766) | (1'b1 == ap_CS_fsm_state4668) | (1'b1 == ap_CS_fsm_state4876) | (1'b1 == ap_CS_fsm_state4778) | (1'b1 == ap_CS_fsm_state4680) | (1'b1 == ap_CS_fsm_state4484) | (1'b1 == ap_CS_fsm_state4386) | (1'b1 == ap_CS_fsm_state4288) | (1'b1 == ap_CS_fsm_state4190) | (1'b1 == ap_CS_fsm_state4092) | (1'b1 == ap_CS_fsm_state3994) | (1'b1 == ap_CS_fsm_state3896) | (1'b1 == ap_CS_fsm_state3798) | (1'b1 == ap_CS_fsm_state3700) | (1'b1 == ap_CS_fsm_state3602) | (1'b1 == ap_CS_fsm_state3504) | (1'b1 == ap_CS_fsm_state3406) | (1'b1 == ap_CS_fsm_state3308) 
    | (1'b1 == ap_CS_fsm_state3210) | (1'b1 == ap_CS_fsm_state3112) | (1'b1 == ap_CS_fsm_state3014) | (1'b1 == ap_CS_fsm_state2916) | (1'b1 == ap_CS_fsm_state2818) | (1'b1 == ap_CS_fsm_state2720) | (1'b1 == ap_CS_fsm_state2622) | (1'b1 == ap_CS_fsm_state2524) | (1'b1 == ap_CS_fsm_state2426) | (1'b1 == ap_CS_fsm_state2328) | (1'b1 == ap_CS_fsm_state2230) | (1'b1 == ap_CS_fsm_state2132) | (1'b1 == ap_CS_fsm_state2034) | (1'b1 == ap_CS_fsm_state1936) | (1'b1 == ap_CS_fsm_state1838) | (1'b1 == ap_CS_fsm_state1740) | (1'b1 == ap_CS_fsm_state1642) | (1'b1 == ap_CS_fsm_state1544) | (1'b1 == ap_CS_fsm_state1446) | (1'b1 == ap_CS_fsm_state1348) | (1'b1 == ap_CS_fsm_state1250) | (1'b1 == ap_CS_fsm_state1152) | (1'b1 == ap_CS_fsm_state1054) | (1'b1 == ap_CS_fsm_state956) | (1'b1 == ap_CS_fsm_state858) | (1'b1 == ap_CS_fsm_state760) | (1'b1 == ap_CS_fsm_state662) | (1'b1 == ap_CS_fsm_state564) | (1'b1 == ap_CS_fsm_state466) | (1'b1 == ap_CS_fsm_state368) | (1'b1 == ap_CS_fsm_state270) | (1'b1 == ap_CS_fsm_state172) | (1'b1 == 
    ap_CS_fsm_state4772) | (1'b1 == ap_CS_fsm_state4674) | (1'b1 == ap_CS_fsm_state4478) | (1'b1 == ap_CS_fsm_state4472) | (1'b1 == ap_CS_fsm_state4380) | (1'b1 == ap_CS_fsm_state4374) | (1'b1 == ap_CS_fsm_state4282) | (1'b1 == ap_CS_fsm_state4276) | (1'b1 == ap_CS_fsm_state4184) | (1'b1 == ap_CS_fsm_state4178) | (1'b1 == ap_CS_fsm_state4086) | (1'b1 == ap_CS_fsm_state4080) | (1'b1 == ap_CS_fsm_state3988) | (1'b1 == ap_CS_fsm_state3982) | (1'b1 == ap_CS_fsm_state3890) | (1'b1 == ap_CS_fsm_state3884) | (1'b1 == ap_CS_fsm_state3792) | (1'b1 == ap_CS_fsm_state3786) | (1'b1 == ap_CS_fsm_state3694) | (1'b1 == ap_CS_fsm_state3688) | (1'b1 == ap_CS_fsm_state3596) | (1'b1 == ap_CS_fsm_state3590) | (1'b1 == ap_CS_fsm_state3498) | (1'b1 == ap_CS_fsm_state3492) | (1'b1 == ap_CS_fsm_state3400) | (1'b1 == ap_CS_fsm_state3394) | (1'b1 == ap_CS_fsm_state3302) | (1'b1 == ap_CS_fsm_state3296) | (1'b1 == ap_CS_fsm_state3204) | (1'b1 == ap_CS_fsm_state3198) | (1'b1 == ap_CS_fsm_state3106) | (1'b1 == ap_CS_fsm_state3100) | (1'b1 == ap_CS_fsm_state3008) 
    | (1'b1 == ap_CS_fsm_state3002) | (1'b1 == ap_CS_fsm_state2910) | (1'b1 == ap_CS_fsm_state2904) | (1'b1 == ap_CS_fsm_state2812) | (1'b1 == ap_CS_fsm_state2806) | (1'b1 == ap_CS_fsm_state2714) | (1'b1 == ap_CS_fsm_state2708) | (1'b1 == ap_CS_fsm_state2616) | (1'b1 == ap_CS_fsm_state2610) | (1'b1 == ap_CS_fsm_state2518) | (1'b1 == ap_CS_fsm_state2512) | (1'b1 == ap_CS_fsm_state2420) | (1'b1 == ap_CS_fsm_state2414) | (1'b1 == ap_CS_fsm_state2322) | (1'b1 == ap_CS_fsm_state2316) | (1'b1 == ap_CS_fsm_state2224) | (1'b1 == ap_CS_fsm_state2218) | (1'b1 == ap_CS_fsm_state2126) | (1'b1 == ap_CS_fsm_state2120) | (1'b1 == ap_CS_fsm_state2028) | (1'b1 == ap_CS_fsm_state2022) | (1'b1 == ap_CS_fsm_state1930) | (1'b1 == ap_CS_fsm_state1924) | (1'b1 == ap_CS_fsm_state1832) | (1'b1 == ap_CS_fsm_state1826) | (1'b1 == ap_CS_fsm_state1734) | (1'b1 == ap_CS_fsm_state1728) | (1'b1 == ap_CS_fsm_state1636) | (1'b1 == ap_CS_fsm_state1630) | (1'b1 == ap_CS_fsm_state1538) | (1'b1 == ap_CS_fsm_state1532) | (1'b1 == ap_CS_fsm_state1440) | 
    (1'b1 == ap_CS_fsm_state1434) | (1'b1 == ap_CS_fsm_state1342) | (1'b1 == ap_CS_fsm_state1336) | (1'b1 == ap_CS_fsm_state1244) | (1'b1 == ap_CS_fsm_state1238) | (1'b1 == ap_CS_fsm_state1146) | (1'b1 == ap_CS_fsm_state1140) | (1'b1 == ap_CS_fsm_state1048) | (1'b1 == ap_CS_fsm_state1042) | (1'b1 == ap_CS_fsm_state950) | (1'b1 == ap_CS_fsm_state944) | (1'b1 == ap_CS_fsm_state852) | (1'b1 == ap_CS_fsm_state846) | (1'b1 == ap_CS_fsm_state754) | (1'b1 == ap_CS_fsm_state748) | (1'b1 == ap_CS_fsm_state656) | (1'b1 == ap_CS_fsm_state650) | (1'b1 == ap_CS_fsm_state558) | (1'b1 == ap_CS_fsm_state552) | (1'b1 == ap_CS_fsm_state460) | (1'b1 == ap_CS_fsm_state454) | (1'b1 == ap_CS_fsm_state362) | (1'b1 == ap_CS_fsm_state356) | (1'b1 == ap_CS_fsm_state264) | (1'b1 == ap_CS_fsm_state258) | (1'b1 == ap_CS_fsm_state4870) | (1'b1 == ap_CS_fsm_state4864) | (1'b1 == ap_CS_fsm_state4582) | (1'b1 == ap_CS_fsm_state4576) | (1'b1 == ap_CS_fsm_state4570) | (1'b1 == ap_CS_fsm_state166) | (1'b1 == ap_CS_fsm_state160) | (1'b1 == ap_CS_fsm_state4947) 
    | (1'b1 == ap_CS_fsm_state4879) | (1'b1 == ap_CS_fsm_state4946) | (1'b1 == ap_CS_fsm_state4878) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4945) | (1'b1 == ap_CS_fsm_state4944) | (1'b1 == ap_CS_fsm_state4943) | (1'b1 == ap_CS_fsm_state4942) | (1'b1 == ap_CS_fsm_state4941) | (1'b1 == ap_CS_fsm_state4940) | (1'b1 == ap_CS_fsm_state4939) | (1'b1 == ap_CS_fsm_state4938) | (1'b1 == ap_CS_fsm_state4937) | (1'b1 == ap_CS_fsm_state4936) | (1'b1 == ap_CS_fsm_state4935) | (1'b1 == ap_CS_fsm_state4934) | (1'b1 == ap_CS_fsm_state4933) | (1'b1 == ap_CS_fsm_state4932) | (1'b1 == ap_CS_fsm_state4931) | (1'b1 == ap_CS_fsm_state4930) | (1'b1 == ap_CS_fsm_state4929) | (1'b1 == ap_CS_fsm_state4928) | (1'b1 == ap_CS_fsm_state4927) | (1'b1 == ap_CS_fsm_state4926) | (1'b1 == ap_CS_fsm_state4925) | (1'b1 == ap_CS_fsm_state4924) | (1'b1 == ap_CS_fsm_state4923) | (1'b1 == ap_CS_fsm_state4922) | (1'b1 == ap_CS_fsm_state4921) | (1'b1 == ap_CS_fsm_state4920) | (1'b1 == 
    ap_CS_fsm_state4919) | (1'b1 == ap_CS_fsm_state4918) | (1'b1 == ap_CS_fsm_state4917) | (1'b1 == ap_CS_fsm_state4916) | (1'b1 == ap_CS_fsm_state4915) | (1'b1 == ap_CS_fsm_state4914) | (1'b1 == ap_CS_fsm_state4913) | (1'b1 == ap_CS_fsm_state4912) | (1'b1 == ap_CS_fsm_state4911) | (1'b1 == ap_CS_fsm_state4910) | (1'b1 == ap_CS_fsm_state4909) | (1'b1 == ap_CS_fsm_state4908) | (1'b1 == ap_CS_fsm_state4907) | (1'b1 == ap_CS_fsm_state4906) | (1'b1 == ap_CS_fsm_state4905) | (1'b1 == ap_CS_fsm_state4904) | (1'b1 == ap_CS_fsm_state4903) | (1'b1 == ap_CS_fsm_state4902) | (1'b1 == ap_CS_fsm_state4901) | (1'b1 == ap_CS_fsm_state4900) | (1'b1 == ap_CS_fsm_state4899) | (1'b1 == ap_CS_fsm_state4898) | (1'b1 == ap_CS_fsm_state4897) | (1'b1 == ap_CS_fsm_state4896) | (1'b1 == ap_CS_fsm_state4895) | (1'b1 == ap_CS_fsm_state4894) | (1'b1 == ap_CS_fsm_state4893) | (1'b1 == ap_CS_fsm_state4892) | (1'b1 == ap_CS_fsm_state4891) | (1'b1 == ap_CS_fsm_state4890) | (1'b1 == ap_CS_fsm_state4889) | (1'b1 == ap_CS_fsm_state4888) | (1'b1 == ap_CS_fsm_state4887) 
    | (1'b1 == ap_CS_fsm_state4886) | (1'b1 == ap_CS_fsm_state4885) | (1'b1 == ap_CS_fsm_state4884) | (1'b1 == ap_CS_fsm_state4883) | (1'b1 == ap_CS_fsm_state4882) | (1'b1 == ap_CS_fsm_state4881) | (1'b1 == ap_CS_fsm_state4880) | (1'b1 == ap_CS_fsm_state4875) | (1'b1 == ap_CS_fsm_state4874) | (1'b1 == ap_CS_fsm_state4873) | (1'b1 == ap_CS_fsm_state4872) | (1'b1 == ap_CS_fsm_state4871) | (1'b1 == ap_CS_fsm_state4869) | (1'b1 == ap_CS_fsm_state4868) | (1'b1 == ap_CS_fsm_state4867) | (1'b1 == ap_CS_fsm_state4866) | (1'b1 == ap_CS_fsm_state4865) | (1'b1 == ap_CS_fsm_state4863) | (1'b1 == ap_CS_fsm_state4862) | (1'b1 == ap_CS_fsm_state4861) | (1'b1 == ap_CS_fsm_state4860) | (1'b1 == ap_CS_fsm_state4859) | (1'b1 == ap_CS_fsm_state4777) | (1'b1 == ap_CS_fsm_state4776) | (1'b1 == ap_CS_fsm_state4775) | (1'b1 == ap_CS_fsm_state4774) | (1'b1 == ap_CS_fsm_state4773) | (1'b1 == ap_CS_fsm_state4771) | (1'b1 == ap_CS_fsm_state4770) | (1'b1 == ap_CS_fsm_state4769) | (1'b1 == ap_CS_fsm_state4768) | (1'b1 == ap_CS_fsm_state4767) | 
    (1'b1 == ap_CS_fsm_state4765) | (1'b1 == ap_CS_fsm_state4764) | (1'b1 == ap_CS_fsm_state4763) | (1'b1 == ap_CS_fsm_state4762) | (1'b1 == ap_CS_fsm_state4761) | (1'b1 == ap_CS_fsm_state4679) | (1'b1 == ap_CS_fsm_state4678) | (1'b1 == ap_CS_fsm_state4677) | (1'b1 == ap_CS_fsm_state4676) | (1'b1 == ap_CS_fsm_state4675) | (1'b1 == ap_CS_fsm_state4673) | (1'b1 == ap_CS_fsm_state4672) | (1'b1 == ap_CS_fsm_state4671) | (1'b1 == ap_CS_fsm_state4670) | (1'b1 == ap_CS_fsm_state4669) | (1'b1 == ap_CS_fsm_state4667) | (1'b1 == ap_CS_fsm_state4666) | (1'b1 == ap_CS_fsm_state4665) | (1'b1 == ap_CS_fsm_state4664) | (1'b1 == ap_CS_fsm_state4663) | (1'b1 == ap_CS_fsm_state4581) | (1'b1 == ap_CS_fsm_state4580) | (1'b1 == ap_CS_fsm_state4579) | (1'b1 == ap_CS_fsm_state4578) | (1'b1 == ap_CS_fsm_state4577) | (1'b1 == ap_CS_fsm_state4575) | (1'b1 == ap_CS_fsm_state4574) | (1'b1 == ap_CS_fsm_state4573) | (1'b1 == ap_CS_fsm_state4572) | (1'b1 == ap_CS_fsm_state4571) | (1'b1 == ap_CS_fsm_state4569) | (1'b1 == ap_CS_fsm_state4568) | (1'b1 
    == ap_CS_fsm_state4567) | (1'b1 == ap_CS_fsm_state4566) | (1'b1 == ap_CS_fsm_state4565) | (1'b1 == ap_CS_fsm_state4483) | (1'b1 == ap_CS_fsm_state4482) | (1'b1 == ap_CS_fsm_state4481) | (1'b1 == ap_CS_fsm_state4480) | (1'b1 == ap_CS_fsm_state4479) | (1'b1 == ap_CS_fsm_state4477) | (1'b1 == ap_CS_fsm_state4476) | (1'b1 == ap_CS_fsm_state4475) | (1'b1 == ap_CS_fsm_state4474) | (1'b1 == ap_CS_fsm_state4473) | (1'b1 == ap_CS_fsm_state4471) | (1'b1 == ap_CS_fsm_state4470) | (1'b1 == ap_CS_fsm_state4469) | (1'b1 == ap_CS_fsm_state4468) | (1'b1 == ap_CS_fsm_state4385) | (1'b1 == ap_CS_fsm_state4384) | (1'b1 == ap_CS_fsm_state4383) | (1'b1 == ap_CS_fsm_state4382) | (1'b1 == ap_CS_fsm_state4381) | (1'b1 == ap_CS_fsm_state4379) | (1'b1 == ap_CS_fsm_state4378) | (1'b1 == ap_CS_fsm_state4377) | (1'b1 == ap_CS_fsm_state4376) | (1'b1 == ap_CS_fsm_state4375) | (1'b1 == ap_CS_fsm_state4373) | (1'b1 == ap_CS_fsm_state4372) | (1'b1 == ap_CS_fsm_state4371) | (1'b1 == ap_CS_fsm_state4370) | (1'b1 == ap_CS_fsm_state4287) | (1'b1 == 
    ap_CS_fsm_state4286) | (1'b1 == ap_CS_fsm_state4285) | (1'b1 == ap_CS_fsm_state4284) | (1'b1 == ap_CS_fsm_state4283) | (1'b1 == ap_CS_fsm_state4281) | (1'b1 == ap_CS_fsm_state4280) | (1'b1 == ap_CS_fsm_state4279) | (1'b1 == ap_CS_fsm_state4278) | (1'b1 == ap_CS_fsm_state4277) | (1'b1 == ap_CS_fsm_state4275) | (1'b1 == ap_CS_fsm_state4274) | (1'b1 == ap_CS_fsm_state4273) | (1'b1 == ap_CS_fsm_state4272) | (1'b1 == ap_CS_fsm_state4189) | (1'b1 == ap_CS_fsm_state4188) | (1'b1 == ap_CS_fsm_state4187) | (1'b1 == ap_CS_fsm_state4186) | (1'b1 == ap_CS_fsm_state4185) | (1'b1 == ap_CS_fsm_state4183) | (1'b1 == ap_CS_fsm_state4182) | (1'b1 == ap_CS_fsm_state4181) | (1'b1 == ap_CS_fsm_state4180) | (1'b1 == ap_CS_fsm_state4179) | (1'b1 == ap_CS_fsm_state4177) | (1'b1 == ap_CS_fsm_state4176) | (1'b1 == ap_CS_fsm_state4175) | (1'b1 == ap_CS_fsm_state4174) | (1'b1 == ap_CS_fsm_state4091) | (1'b1 == ap_CS_fsm_state4090) | (1'b1 == ap_CS_fsm_state4089) | (1'b1 == ap_CS_fsm_state4088) | (1'b1 == ap_CS_fsm_state4087) | (1'b1 == ap_CS_fsm_state4085) 
    | (1'b1 == ap_CS_fsm_state4084) | (1'b1 == ap_CS_fsm_state4083) | (1'b1 == ap_CS_fsm_state4082) | (1'b1 == ap_CS_fsm_state4081) | (1'b1 == ap_CS_fsm_state4079) | (1'b1 == ap_CS_fsm_state4078) | (1'b1 == ap_CS_fsm_state4077) | (1'b1 == ap_CS_fsm_state4076) | (1'b1 == ap_CS_fsm_state3993) | (1'b1 == ap_CS_fsm_state3992) | (1'b1 == ap_CS_fsm_state3991) | (1'b1 == ap_CS_fsm_state3990) | (1'b1 == ap_CS_fsm_state3989) | (1'b1 == ap_CS_fsm_state3987) | (1'b1 == ap_CS_fsm_state3986) | (1'b1 == ap_CS_fsm_state3985) | (1'b1 == ap_CS_fsm_state3984) | (1'b1 == ap_CS_fsm_state3983) | (1'b1 == ap_CS_fsm_state3981) | (1'b1 == ap_CS_fsm_state3980) | (1'b1 == ap_CS_fsm_state3979) | (1'b1 == ap_CS_fsm_state3978) | (1'b1 == ap_CS_fsm_state3895) | (1'b1 == ap_CS_fsm_state3894) | (1'b1 == ap_CS_fsm_state3893) | (1'b1 == ap_CS_fsm_state3892) | (1'b1 == ap_CS_fsm_state3891) | (1'b1 == ap_CS_fsm_state3889) | (1'b1 == ap_CS_fsm_state3888) | (1'b1 == ap_CS_fsm_state3887) | (1'b1 == ap_CS_fsm_state3886) | (1'b1 == ap_CS_fsm_state3885) | 
    (1'b1 == ap_CS_fsm_state3883) | (1'b1 == ap_CS_fsm_state3882) | (1'b1 == ap_CS_fsm_state3881) | (1'b1 == ap_CS_fsm_state3880) | (1'b1 == ap_CS_fsm_state3797) | (1'b1 == ap_CS_fsm_state3796) | (1'b1 == ap_CS_fsm_state3795) | (1'b1 == ap_CS_fsm_state3794) | (1'b1 == ap_CS_fsm_state3793) | (1'b1 == ap_CS_fsm_state3791) | (1'b1 == ap_CS_fsm_state3790) | (1'b1 == ap_CS_fsm_state3789) | (1'b1 == ap_CS_fsm_state3788) | (1'b1 == ap_CS_fsm_state3787) | (1'b1 == ap_CS_fsm_state3785) | (1'b1 == ap_CS_fsm_state3784) | (1'b1 == ap_CS_fsm_state3783) | (1'b1 == ap_CS_fsm_state3782) | (1'b1 == ap_CS_fsm_state3699) | (1'b1 == ap_CS_fsm_state3698) | (1'b1 == ap_CS_fsm_state3697) | (1'b1 == ap_CS_fsm_state3696) | (1'b1 == ap_CS_fsm_state3695) | (1'b1 == ap_CS_fsm_state3693) | (1'b1 == ap_CS_fsm_state3692) | (1'b1 == ap_CS_fsm_state3691) | (1'b1 == ap_CS_fsm_state3690) | (1'b1 == ap_CS_fsm_state3689) | (1'b1 == ap_CS_fsm_state3687) | (1'b1 == ap_CS_fsm_state3686) | (1'b1 == ap_CS_fsm_state3685) | (1'b1 == ap_CS_fsm_state3684) | (1'b1 
    == ap_CS_fsm_state3601) | (1'b1 == ap_CS_fsm_state3600) | (1'b1 == ap_CS_fsm_state3599) | (1'b1 == ap_CS_fsm_state3598) | (1'b1 == ap_CS_fsm_state3597) | (1'b1 == ap_CS_fsm_state3595) | (1'b1 == ap_CS_fsm_state3594) | (1'b1 == ap_CS_fsm_state3593) | (1'b1 == ap_CS_fsm_state3592) | (1'b1 == ap_CS_fsm_state3591) | (1'b1 == ap_CS_fsm_state3589) | (1'b1 == ap_CS_fsm_state3588) | (1'b1 == ap_CS_fsm_state3587) | (1'b1 == ap_CS_fsm_state3586) | (1'b1 == ap_CS_fsm_state3503) | (1'b1 == ap_CS_fsm_state3502) | (1'b1 == ap_CS_fsm_state3501) | (1'b1 == ap_CS_fsm_state3500) | (1'b1 == ap_CS_fsm_state3499) | (1'b1 == ap_CS_fsm_state3497) | (1'b1 == ap_CS_fsm_state3496) | (1'b1 == ap_CS_fsm_state3495) | (1'b1 == ap_CS_fsm_state3494) | (1'b1 == ap_CS_fsm_state3493) | (1'b1 == ap_CS_fsm_state3491) | (1'b1 == ap_CS_fsm_state3490) | (1'b1 == ap_CS_fsm_state3489) | (1'b1 == ap_CS_fsm_state3488) | (1'b1 == ap_CS_fsm_state3405) | (1'b1 == ap_CS_fsm_state3404) | (1'b1 == ap_CS_fsm_state3403) | (1'b1 == ap_CS_fsm_state3402) | (1'b1 == 
    ap_CS_fsm_state3401) | (1'b1 == ap_CS_fsm_state3399) | (1'b1 == ap_CS_fsm_state3398) | (1'b1 == ap_CS_fsm_state3397) | (1'b1 == ap_CS_fsm_state3396) | (1'b1 == ap_CS_fsm_state3395) | (1'b1 == ap_CS_fsm_state3393) | (1'b1 == ap_CS_fsm_state3392) | (1'b1 == ap_CS_fsm_state3391) | (1'b1 == ap_CS_fsm_state3390) | (1'b1 == ap_CS_fsm_state3307) | (1'b1 == ap_CS_fsm_state3306) | (1'b1 == ap_CS_fsm_state3305) | (1'b1 == ap_CS_fsm_state3304) | (1'b1 == ap_CS_fsm_state3303) | (1'b1 == ap_CS_fsm_state3301) | (1'b1 == ap_CS_fsm_state3300) | (1'b1 == ap_CS_fsm_state3299) | (1'b1 == ap_CS_fsm_state3298) | (1'b1 == ap_CS_fsm_state3297) | (1'b1 == ap_CS_fsm_state3295) | (1'b1 == ap_CS_fsm_state3294) | (1'b1 == ap_CS_fsm_state3293) | (1'b1 == ap_CS_fsm_state3292) | (1'b1 == ap_CS_fsm_state3209) | (1'b1 == ap_CS_fsm_state3208) | (1'b1 == ap_CS_fsm_state3207) | (1'b1 == ap_CS_fsm_state3206) | (1'b1 == ap_CS_fsm_state3205) | (1'b1 == ap_CS_fsm_state3203) | (1'b1 == ap_CS_fsm_state3202) | (1'b1 == ap_CS_fsm_state3201) | (1'b1 == ap_CS_fsm_state3200) 
    | (1'b1 == ap_CS_fsm_state3199) | (1'b1 == ap_CS_fsm_state3197) | (1'b1 == ap_CS_fsm_state3196) | (1'b1 == ap_CS_fsm_state3195) | (1'b1 == ap_CS_fsm_state3194) | (1'b1 == ap_CS_fsm_state3111) | (1'b1 == ap_CS_fsm_state3110) | (1'b1 == ap_CS_fsm_state3109) | (1'b1 == ap_CS_fsm_state3108) | (1'b1 == ap_CS_fsm_state3107) | (1'b1 == ap_CS_fsm_state3105) | (1'b1 == ap_CS_fsm_state3104) | (1'b1 == ap_CS_fsm_state3103) | (1'b1 == ap_CS_fsm_state3102) | (1'b1 == ap_CS_fsm_state3101) | (1'b1 == ap_CS_fsm_state3099) | (1'b1 == ap_CS_fsm_state3098) | (1'b1 == ap_CS_fsm_state3097) | (1'b1 == ap_CS_fsm_state3096) | (1'b1 == ap_CS_fsm_state3013) | (1'b1 == ap_CS_fsm_state3012) | (1'b1 == ap_CS_fsm_state3011) | (1'b1 == ap_CS_fsm_state3010) | (1'b1 == ap_CS_fsm_state3009) | (1'b1 == ap_CS_fsm_state3007) | (1'b1 == ap_CS_fsm_state3006) | (1'b1 == ap_CS_fsm_state3005) | (1'b1 == ap_CS_fsm_state3004) | (1'b1 == ap_CS_fsm_state3003) | (1'b1 == ap_CS_fsm_state3001) | (1'b1 == ap_CS_fsm_state3000) | (1'b1 == ap_CS_fsm_state2999) | 
    (1'b1 == ap_CS_fsm_state2998) | (1'b1 == ap_CS_fsm_state2915) | (1'b1 == ap_CS_fsm_state2914) | (1'b1 == ap_CS_fsm_state2913) | (1'b1 == ap_CS_fsm_state2912) | (1'b1 == ap_CS_fsm_state2911) | (1'b1 == ap_CS_fsm_state2909) | (1'b1 == ap_CS_fsm_state2908) | (1'b1 == ap_CS_fsm_state2907) | (1'b1 == ap_CS_fsm_state2906) | (1'b1 == ap_CS_fsm_state2905) | (1'b1 == ap_CS_fsm_state2903) | (1'b1 == ap_CS_fsm_state2902) | (1'b1 == ap_CS_fsm_state2901) | (1'b1 == ap_CS_fsm_state2900) | (1'b1 == ap_CS_fsm_state2817) | (1'b1 == ap_CS_fsm_state2816) | (1'b1 == ap_CS_fsm_state2815) | (1'b1 == ap_CS_fsm_state2814) | (1'b1 == ap_CS_fsm_state2813) | (1'b1 == ap_CS_fsm_state2811) | (1'b1 == ap_CS_fsm_state2810) | (1'b1 == ap_CS_fsm_state2809) | (1'b1 == ap_CS_fsm_state2808) | (1'b1 == ap_CS_fsm_state2807) | (1'b1 == ap_CS_fsm_state2805) | (1'b1 == ap_CS_fsm_state2804) | (1'b1 == ap_CS_fsm_state2803) | (1'b1 == ap_CS_fsm_state2802) | (1'b1 == ap_CS_fsm_state2719) | (1'b1 == ap_CS_fsm_state2718) | (1'b1 == ap_CS_fsm_state2717) | (1'b1 
    == ap_CS_fsm_state2716) | (1'b1 == ap_CS_fsm_state2715) | (1'b1 == ap_CS_fsm_state2713) | (1'b1 == ap_CS_fsm_state2712) | (1'b1 == ap_CS_fsm_state2711) | (1'b1 == ap_CS_fsm_state2710) | (1'b1 == ap_CS_fsm_state2709) | (1'b1 == ap_CS_fsm_state2707) | (1'b1 == ap_CS_fsm_state2706) | (1'b1 == ap_CS_fsm_state2705) | (1'b1 == ap_CS_fsm_state2704) | (1'b1 == ap_CS_fsm_state2621) | (1'b1 == ap_CS_fsm_state2620) | (1'b1 == ap_CS_fsm_state2619) | (1'b1 == ap_CS_fsm_state2618) | (1'b1 == ap_CS_fsm_state2617) | (1'b1 == ap_CS_fsm_state2615) | (1'b1 == ap_CS_fsm_state2614) | (1'b1 == ap_CS_fsm_state2613) | (1'b1 == ap_CS_fsm_state2612) | (1'b1 == ap_CS_fsm_state2611) | (1'b1 == ap_CS_fsm_state2609) | (1'b1 == ap_CS_fsm_state2608) | (1'b1 == ap_CS_fsm_state2607) | (1'b1 == ap_CS_fsm_state2606) | (1'b1 == ap_CS_fsm_state2523) | (1'b1 == ap_CS_fsm_state2522) | (1'b1 == ap_CS_fsm_state2521) | (1'b1 == ap_CS_fsm_state2520) | (1'b1 == ap_CS_fsm_state2519) | (1'b1 == ap_CS_fsm_state2517) | (1'b1 == ap_CS_fsm_state2516) | (1'b1 == 
    ap_CS_fsm_state2515) | (1'b1 == ap_CS_fsm_state2514) | (1'b1 == ap_CS_fsm_state2513) | (1'b1 == ap_CS_fsm_state2511) | (1'b1 == ap_CS_fsm_state2510) | (1'b1 == ap_CS_fsm_state2509) | (1'b1 == ap_CS_fsm_state2508) | (1'b1 == ap_CS_fsm_state2425) | (1'b1 == ap_CS_fsm_state2424) | (1'b1 == ap_CS_fsm_state2423) | (1'b1 == ap_CS_fsm_state2422) | (1'b1 == ap_CS_fsm_state2421) | (1'b1 == ap_CS_fsm_state2419) | (1'b1 == ap_CS_fsm_state2418) | (1'b1 == ap_CS_fsm_state2417) | (1'b1 == ap_CS_fsm_state2416) | (1'b1 == ap_CS_fsm_state2415) | (1'b1 == ap_CS_fsm_state2413) | (1'b1 == ap_CS_fsm_state2412) | (1'b1 == ap_CS_fsm_state2411) | (1'b1 == ap_CS_fsm_state2410) | (1'b1 == ap_CS_fsm_state2327) | (1'b1 == ap_CS_fsm_state2326) | (1'b1 == ap_CS_fsm_state2325) | (1'b1 == ap_CS_fsm_state2324) | (1'b1 == ap_CS_fsm_state2323) | (1'b1 == ap_CS_fsm_state2321) | (1'b1 == ap_CS_fsm_state2320) | (1'b1 == ap_CS_fsm_state2319) | (1'b1 == ap_CS_fsm_state2318) | (1'b1 == ap_CS_fsm_state2317) | (1'b1 == ap_CS_fsm_state2315) | (1'b1 == ap_CS_fsm_state2314) 
    | (1'b1 == ap_CS_fsm_state2313) | (1'b1 == ap_CS_fsm_state2312) | (1'b1 == ap_CS_fsm_state2229) | (1'b1 == ap_CS_fsm_state2228) | (1'b1 == ap_CS_fsm_state2227) | (1'b1 == ap_CS_fsm_state2226) | (1'b1 == ap_CS_fsm_state2225) | (1'b1 == ap_CS_fsm_state2223) | (1'b1 == ap_CS_fsm_state2222) | (1'b1 == ap_CS_fsm_state2221) | (1'b1 == ap_CS_fsm_state2220) | (1'b1 == ap_CS_fsm_state2219) | (1'b1 == ap_CS_fsm_state2217) | (1'b1 == ap_CS_fsm_state2216) | (1'b1 == ap_CS_fsm_state2215) | (1'b1 == ap_CS_fsm_state2214) | (1'b1 == ap_CS_fsm_state2131) | (1'b1 == ap_CS_fsm_state2130) | (1'b1 == ap_CS_fsm_state2129) | (1'b1 == ap_CS_fsm_state2128) | (1'b1 == ap_CS_fsm_state2127) | (1'b1 == ap_CS_fsm_state2125) | (1'b1 == ap_CS_fsm_state2124) | (1'b1 == ap_CS_fsm_state2123) | (1'b1 == ap_CS_fsm_state2122) | (1'b1 == ap_CS_fsm_state2121) | (1'b1 == ap_CS_fsm_state2119) | (1'b1 == ap_CS_fsm_state2118) | (1'b1 == ap_CS_fsm_state2117) | (1'b1 == ap_CS_fsm_state2116) | (1'b1 == ap_CS_fsm_state2033) | (1'b1 == ap_CS_fsm_state2032) | 
    (1'b1 == ap_CS_fsm_state2031) | (1'b1 == ap_CS_fsm_state2030) | (1'b1 == ap_CS_fsm_state2029) | (1'b1 == ap_CS_fsm_state2027) | (1'b1 == ap_CS_fsm_state2026) | (1'b1 == ap_CS_fsm_state2025) | (1'b1 == ap_CS_fsm_state2024) | (1'b1 == ap_CS_fsm_state2023) | (1'b1 == ap_CS_fsm_state2021) | (1'b1 == ap_CS_fsm_state2020) | (1'b1 == ap_CS_fsm_state2019) | (1'b1 == ap_CS_fsm_state2018) | (1'b1 == ap_CS_fsm_state1935) | (1'b1 == ap_CS_fsm_state1934) | (1'b1 == ap_CS_fsm_state1933) | (1'b1 == ap_CS_fsm_state1932) | (1'b1 == ap_CS_fsm_state1931) | (1'b1 == ap_CS_fsm_state1929) | (1'b1 == ap_CS_fsm_state1928) | (1'b1 == ap_CS_fsm_state1927) | (1'b1 == ap_CS_fsm_state1926) | (1'b1 == ap_CS_fsm_state1925) | (1'b1 == ap_CS_fsm_state1923) | (1'b1 == ap_CS_fsm_state1922) | (1'b1 == ap_CS_fsm_state1921) | (1'b1 == ap_CS_fsm_state1920) | (1'b1 == ap_CS_fsm_state1837) | (1'b1 == ap_CS_fsm_state1836) | (1'b1 == ap_CS_fsm_state1835) | (1'b1 == ap_CS_fsm_state1834) | (1'b1 == ap_CS_fsm_state1833) | (1'b1 == ap_CS_fsm_state1831) | (1'b1 
    == ap_CS_fsm_state1830) | (1'b1 == ap_CS_fsm_state1829) | (1'b1 == ap_CS_fsm_state1828) | (1'b1 == ap_CS_fsm_state1827) | (1'b1 == ap_CS_fsm_state1825) | (1'b1 == ap_CS_fsm_state1824) | (1'b1 == ap_CS_fsm_state1823) | (1'b1 == ap_CS_fsm_state1822) | (1'b1 == ap_CS_fsm_state1739) | (1'b1 == ap_CS_fsm_state1738) | (1'b1 == ap_CS_fsm_state1737) | (1'b1 == ap_CS_fsm_state1736) | (1'b1 == ap_CS_fsm_state1735) | (1'b1 == ap_CS_fsm_state1733) | (1'b1 == ap_CS_fsm_state1732) | (1'b1 == ap_CS_fsm_state1731) | (1'b1 == ap_CS_fsm_state1730) | (1'b1 == ap_CS_fsm_state1729) | (1'b1 == ap_CS_fsm_state1727) | (1'b1 == ap_CS_fsm_state1726) | (1'b1 == ap_CS_fsm_state1725) | (1'b1 == ap_CS_fsm_state1724) | (1'b1 == ap_CS_fsm_state1641) | (1'b1 == ap_CS_fsm_state1640) | (1'b1 == ap_CS_fsm_state1639) | (1'b1 == ap_CS_fsm_state1638) | (1'b1 == ap_CS_fsm_state1637) | (1'b1 == ap_CS_fsm_state1635) | (1'b1 == ap_CS_fsm_state1634) | (1'b1 == ap_CS_fsm_state1633) | (1'b1 == ap_CS_fsm_state1632) | (1'b1 == ap_CS_fsm_state1631) | (1'b1 == 
    ap_CS_fsm_state1629) | (1'b1 == ap_CS_fsm_state1628) | (1'b1 == ap_CS_fsm_state1627) | (1'b1 == ap_CS_fsm_state1626) | (1'b1 == ap_CS_fsm_state1543) | (1'b1 == ap_CS_fsm_state1542) | (1'b1 == ap_CS_fsm_state1541) | (1'b1 == ap_CS_fsm_state1540) | (1'b1 == ap_CS_fsm_state1539) | (1'b1 == ap_CS_fsm_state1537) | (1'b1 == ap_CS_fsm_state1536) | (1'b1 == ap_CS_fsm_state1535) | (1'b1 == ap_CS_fsm_state1534) | (1'b1 == ap_CS_fsm_state1533) | (1'b1 == ap_CS_fsm_state1531) | (1'b1 == ap_CS_fsm_state1530) | (1'b1 == ap_CS_fsm_state1529) | (1'b1 == ap_CS_fsm_state1528) | (1'b1 == ap_CS_fsm_state1445) | (1'b1 == ap_CS_fsm_state1444) | (1'b1 == ap_CS_fsm_state1443) | (1'b1 == ap_CS_fsm_state1442) | (1'b1 == ap_CS_fsm_state1441) | (1'b1 == ap_CS_fsm_state1439) | (1'b1 == ap_CS_fsm_state1438) | (1'b1 == ap_CS_fsm_state1437) | (1'b1 == ap_CS_fsm_state1436) | (1'b1 == ap_CS_fsm_state1435) | (1'b1 == ap_CS_fsm_state1433) | (1'b1 == ap_CS_fsm_state1432) | (1'b1 == ap_CS_fsm_state1431) | (1'b1 == ap_CS_fsm_state1430) | (1'b1 == ap_CS_fsm_state1347) 
    | (1'b1 == ap_CS_fsm_state1346) | (1'b1 == ap_CS_fsm_state1345) | (1'b1 == ap_CS_fsm_state1344) | (1'b1 == ap_CS_fsm_state1343) | (1'b1 == ap_CS_fsm_state1341) | (1'b1 == ap_CS_fsm_state1340) | (1'b1 == ap_CS_fsm_state1339) | (1'b1 == ap_CS_fsm_state1338) | (1'b1 == ap_CS_fsm_state1337) | (1'b1 == ap_CS_fsm_state1335) | (1'b1 == ap_CS_fsm_state1334) | (1'b1 == ap_CS_fsm_state1333) | (1'b1 == ap_CS_fsm_state1332) | (1'b1 == ap_CS_fsm_state1249) | (1'b1 == ap_CS_fsm_state1248) | (1'b1 == ap_CS_fsm_state1247) | (1'b1 == ap_CS_fsm_state1246) | (1'b1 == ap_CS_fsm_state1245) | (1'b1 == ap_CS_fsm_state1243) | (1'b1 == ap_CS_fsm_state1242) | (1'b1 == ap_CS_fsm_state1241) | (1'b1 == ap_CS_fsm_state1240) | (1'b1 == ap_CS_fsm_state1239) | (1'b1 == ap_CS_fsm_state1237) | (1'b1 == ap_CS_fsm_state1236) | (1'b1 == ap_CS_fsm_state1235) | (1'b1 == ap_CS_fsm_state1234) | (1'b1 == ap_CS_fsm_state1151) | (1'b1 == ap_CS_fsm_state1150) | (1'b1 == ap_CS_fsm_state1149) | (1'b1 == ap_CS_fsm_state1148) | (1'b1 == ap_CS_fsm_state1147) | 
    (1'b1 == ap_CS_fsm_state1145) | (1'b1 == ap_CS_fsm_state1144) | (1'b1 == ap_CS_fsm_state1143) | (1'b1 == ap_CS_fsm_state1142) | (1'b1 == ap_CS_fsm_state1141) | (1'b1 == ap_CS_fsm_state1139) | (1'b1 == ap_CS_fsm_state1138) | (1'b1 == ap_CS_fsm_state1137) | (1'b1 == ap_CS_fsm_state1136) | (1'b1 == ap_CS_fsm_state1053) | (1'b1 == ap_CS_fsm_state1052) | (1'b1 == ap_CS_fsm_state1051) | (1'b1 == ap_CS_fsm_state1050) | (1'b1 == ap_CS_fsm_state1049) | (1'b1 == ap_CS_fsm_state1047) | (1'b1 == ap_CS_fsm_state1046) | (1'b1 == ap_CS_fsm_state1045) | (1'b1 == ap_CS_fsm_state1044) | (1'b1 == ap_CS_fsm_state1043) | (1'b1 == ap_CS_fsm_state1041) | (1'b1 == ap_CS_fsm_state1040) | (1'b1 == ap_CS_fsm_state1039) | (1'b1 == ap_CS_fsm_state1038) | (1'b1 == ap_CS_fsm_state955) | (1'b1 == ap_CS_fsm_state954) | (1'b1 == ap_CS_fsm_state953) | (1'b1 == ap_CS_fsm_state952) | (1'b1 == ap_CS_fsm_state951) | (1'b1 == ap_CS_fsm_state949) | (1'b1 == ap_CS_fsm_state948) | (1'b1 == ap_CS_fsm_state947) | (1'b1 == ap_CS_fsm_state946) | (1'b1 == ap_CS_fsm_state945) 
    | (1'b1 == ap_CS_fsm_state943) | (1'b1 == ap_CS_fsm_state942) | (1'b1 == ap_CS_fsm_state941) | (1'b1 == ap_CS_fsm_state940) | (1'b1 == ap_CS_fsm_state857) | (1'b1 == ap_CS_fsm_state856) | (1'b1 == ap_CS_fsm_state855) | (1'b1 == ap_CS_fsm_state854) | (1'b1 == ap_CS_fsm_state853) | (1'b1 == ap_CS_fsm_state851) | (1'b1 == ap_CS_fsm_state850) | (1'b1 == ap_CS_fsm_state849) | (1'b1 == ap_CS_fsm_state848) | (1'b1 == ap_CS_fsm_state847) | (1'b1 == ap_CS_fsm_state845) | (1'b1 == ap_CS_fsm_state844) | (1'b1 == ap_CS_fsm_state843) | (1'b1 == ap_CS_fsm_state842) | (1'b1 == ap_CS_fsm_state759) | (1'b1 == ap_CS_fsm_state758) | (1'b1 == ap_CS_fsm_state757) | (1'b1 == ap_CS_fsm_state756) | (1'b1 == ap_CS_fsm_state755) | (1'b1 == ap_CS_fsm_state753) | (1'b1 == ap_CS_fsm_state752) | (1'b1 == ap_CS_fsm_state751) | (1'b1 == ap_CS_fsm_state750) | (1'b1 == ap_CS_fsm_state749) | (1'b1 == ap_CS_fsm_state747) | (1'b1 == ap_CS_fsm_state746) | (1'b1 == ap_CS_fsm_state745) | (1'b1 == ap_CS_fsm_state744) | (1'b1 == ap_CS_fsm_state661) | 
    (1'b1 == ap_CS_fsm_state660) | (1'b1 == ap_CS_fsm_state659) | (1'b1 == ap_CS_fsm_state658) | (1'b1 == ap_CS_fsm_state657) | (1'b1 == ap_CS_fsm_state655) | (1'b1 == ap_CS_fsm_state654) | (1'b1 == ap_CS_fsm_state653) | (1'b1 == ap_CS_fsm_state652) | (1'b1 == ap_CS_fsm_state651) | (1'b1 == ap_CS_fsm_state649) | (1'b1 == ap_CS_fsm_state648) | (1'b1 == ap_CS_fsm_state647) | (1'b1 == ap_CS_fsm_state646) | (1'b1 == ap_CS_fsm_state563) | (1'b1 == ap_CS_fsm_state562) | (1'b1 == ap_CS_fsm_state561) | (1'b1 == ap_CS_fsm_state560) | (1'b1 == ap_CS_fsm_state559) | (1'b1 == ap_CS_fsm_state557) | (1'b1 == ap_CS_fsm_state556) | (1'b1 == ap_CS_fsm_state555) | (1'b1 == ap_CS_fsm_state554) | (1'b1 == ap_CS_fsm_state553) | (1'b1 == ap_CS_fsm_state551) | (1'b1 == ap_CS_fsm_state550) | (1'b1 == ap_CS_fsm_state549) | (1'b1 == ap_CS_fsm_state548) | (1'b1 == ap_CS_fsm_state465) | (1'b1 == ap_CS_fsm_state464) | (1'b1 == ap_CS_fsm_state463) | (1'b1 == ap_CS_fsm_state462) | (1'b1 == ap_CS_fsm_state461) | (1'b1 == ap_CS_fsm_state459) | (1'b1 
    == ap_CS_fsm_state458) | (1'b1 == ap_CS_fsm_state457) | (1'b1 == ap_CS_fsm_state456) | (1'b1 == ap_CS_fsm_state455) | (1'b1 == ap_CS_fsm_state453) | (1'b1 == ap_CS_fsm_state452) | (1'b1 == ap_CS_fsm_state451) | (1'b1 == ap_CS_fsm_state450) | (1'b1 == ap_CS_fsm_state367) | (1'b1 == ap_CS_fsm_state366) | (1'b1 == ap_CS_fsm_state365) | (1'b1 == ap_CS_fsm_state364) | (1'b1 == ap_CS_fsm_state363) | (1'b1 == ap_CS_fsm_state361) | (1'b1 == ap_CS_fsm_state360) | (1'b1 == ap_CS_fsm_state359) | (1'b1 == ap_CS_fsm_state358) | (1'b1 == ap_CS_fsm_state357) | (1'b1 == ap_CS_fsm_state355) | (1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353) | (1'b1 == ap_CS_fsm_state352) | (1'b1 == ap_CS_fsm_state269) | (1'b1 == ap_CS_fsm_state268) | (1'b1 == ap_CS_fsm_state267) | (1'b1 == ap_CS_fsm_state266) | (1'b1 == ap_CS_fsm_state265) | (1'b1 == ap_CS_fsm_state263) | (1'b1 == ap_CS_fsm_state262) | (1'b1 == ap_CS_fsm_state261) | (1'b1 == ap_CS_fsm_state260) | (1'b1 == ap_CS_fsm_state259) | (1'b1 == ap_CS_fsm_state257) | (1'b1 == 
    ap_CS_fsm_state256) | (1'b1 == ap_CS_fsm_state255) | (1'b1 == ap_CS_fsm_state254) | (1'b1 == ap_CS_fsm_state171) | (1'b1 == ap_CS_fsm_state170) | (1'b1 == ap_CS_fsm_state169) | (1'b1 == ap_CS_fsm_state168) | (1'b1 == ap_CS_fsm_state167) | (1'b1 == ap_CS_fsm_state165) | (1'b1 == ap_CS_fsm_state164) | (1'b1 == ap_CS_fsm_state163) | (1'b1 == ap_CS_fsm_state162) | (1'b1 == ap_CS_fsm_state161) | (1'b1 == ap_CS_fsm_state159) | (1'b1 == ap_CS_fsm_state158) | (1'b1 == ap_CS_fsm_state157) | (1'b1 == ap_CS_fsm_state156) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) 
    | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 
    == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4518)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4517)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4516)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4515)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4465)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4367)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4269)) | ((m_axi_gmem_0_RVALID 
    == 1'b0) & (1'b1 == ap_CS_fsm_state4171)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state4073)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3975)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3877)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3779)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3681)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3583)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3485)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3387)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3289)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3191)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state3093)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2995)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2897)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2799)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2701)) 
    | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2603)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2505)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2407)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2309)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2211)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2113)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state2015)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1917)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1819)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1721)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1623)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1525)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1427)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1329)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1231)) | ((m_axi_gmem_0_RVALID == 1'b0) & 
    (1'b1 == ap_CS_fsm_state1133)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state1035)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state937)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state839)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state741)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state643)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state545)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state447)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state349)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state251)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state153)) | ((m_axi_gmem_0_RVALID == 1'b0) & (1'b1 == ap_CS_fsm_state152)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4447)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4446)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4445)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4444)) | ((m_axi_gmem_0_ARREADY 
    == 1'b0) & (1'b1 == ap_CS_fsm_state4394)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4296)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4198)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4100)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state4002)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3904)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3806)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3708)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3610)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3512)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3414)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3316)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3218)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3120)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state3022)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == 
    ap_CS_fsm_state2924)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2826)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2728)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2630)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2532)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2434)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2336)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2238)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2140)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2042)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1944)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1846)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1748)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1650)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1552)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1454)) 
    | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1356)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1258)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1160)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state1062)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state964)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state866)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state768)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state670)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state572)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state474)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state376)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state278)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state180)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state82)) | ((m_axi_gmem_0_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state81)) | ((m_axi_gmem_0_AWREADY == 1'b0) 
    & (1'b1 == ap_CS_fsm_state4448)) | ((m_axi_gmem_0_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state75)))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_6_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_18_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR_Pipeline_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 20.104 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SABR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/S0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/sigma_init' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/rho' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/T' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SABR/random_increments' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SABR' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'S', 'V', 'S0', 'r', 'sigma_init', 'alpha', 'beta', 'rho', 'T', 'random_increments' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SABR'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 8.179 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 1.147 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for SABR.
INFO: [VLOG 209-307] Generating Verilog RTL for SABR.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 110.47 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jan  9 21:44:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/hls_data.json outdir=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip srcdir=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/misc
INFO: Copied 56 verilog file(s) to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/verilog
INFO: Copied 44 vhdl file(s) to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/drivers
Generating 6 subcores in C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/ip.tmp:
impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 618.980 ; gain = 191.430
INFO: Using COE_DIR=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/verilog
INFO: Generating SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: Done generating SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: Generating SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: Done generating SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: Generating SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip via file impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: Done generating SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip via file impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO: Generating SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip via file impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip'...
INFO: Done generating SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip via file impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
INFO: Generating SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip via file impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: Done generating SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip via file impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
INFO: Generating SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: Done generating SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/vhdl/SABR.vhd (SABR)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/component.xml
Generating XO file: output.xo in directory C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/../../../../../../../../User/steve/thesis-monte-carlo/SABR/sabr
Running: package_xo -xo_path C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/../../../../../../../../User/steve/thesis-monte-carlo/SABR/sabr/output.xo -kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/kernel.xml -kernel_name SABR -ip_directory C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip -kernel_files C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/../../../../test.c -hls_directory C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/hls_files -kernel_json C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/hls_data.json
INFO: Created IP archive C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/xilinx_com_hls_SABR_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 21:44:30 2025...
INFO: [HLS 200-802] Generated output file C:/User/steve/thesis-monte-carlo/SABR/sabr/output.xo
INFO: [HLS 200-112] Total CPU user time: 81 seconds. Total CPU system time: 6 seconds. Total elapsed time: 136.157 seconds; peak allocated memory: 1.150 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 2m 20s
