
*** Running vivado
    with args -log dual_port_AXI_Native_bram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dual_port_AXI_Native_bram.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dual_port_AXI_Native_bram.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:dual_port_AXI_Native_bram:1.0'. The one found in IP location 'c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl' will take precedence over the same IP in location c:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:]
Command: synth_design -top dual_port_AXI_Native_bram -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3264 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 558.414 ; gain = 245.953
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'blk_mem_gen_v8_4_4' is not compiled in library blk_mem_gen_v8_4_4 [c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/src/blk_mem_gen_0.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'dual_port_AXI_Native_bram' [c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:9]
INFO: [Synth 8-6157] synthesizing module 'DP_PL_PS_BRAM_wrapper' [c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/src/DP_PL_PS_BRAM_wrapper.v:12]
ERROR: [Synth 8-439] module 'DP_PL_PS_BRAM' not found [c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/src/DP_PL_PS_BRAM_wrapper.v:99]
ERROR: [Synth 8-6156] failed synthesizing module 'DP_PL_PS_BRAM_wrapper' [c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/src/DP_PL_PS_BRAM_wrapper.v:12]
ERROR: [Synth 8-6156] failed synthesizing module 'dual_port_AXI_Native_bram' [c:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 627.312 ; gain = 314.852
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 09:12:04 2024...
