<stg><name>zint_bezout.1</name>


<trans_list>

<trans id="548" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="16" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2043" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2043" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="21" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="25" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="29" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %loop_index28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="13">
<![CDATA[
entry:7 %vla18_load_26 = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load_26"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %vla18_addr_28 = getelementptr i32 %vla18, i64 0, i64 627

]]></Node>
<StgValue><ssdm name="vla18_addr_28"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="13">
<![CDATA[
entry:18 %vla18_load_27 = load i13 %vla18_addr_28

]]></Node>
<StgValue><ssdm name="vla18_load_27"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:28 %store_ln0 = store i8 0, i8 %loop_index28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="13">
<![CDATA[
entry:7 %vla18_load_26 = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load_26"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="32">
<![CDATA[
entry:8 %trunc_ln651 = trunc i32 %vla18_load_26

]]></Node>
<StgValue><ssdm name="trunc_ln651"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:9 %y = sub i31 2, i31 %trunc_ln651

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:10 %mul_ln656 = mul i31 %trunc_ln651, i31 %y

]]></Node>
<StgValue><ssdm name="mul_ln656"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:11 %sub_ln656 = sub i31 2, i31 %mul_ln656

]]></Node>
<StgValue><ssdm name="sub_ln656"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:12 %y_6 = mul i31 %sub_ln656, i31 %y

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:13 %mul_ln657 = mul i31 %trunc_ln651, i31 %y_6

]]></Node>
<StgValue><ssdm name="mul_ln657"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:14 %sub_ln657 = sub i31 2, i31 %mul_ln657

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:15 %y_7 = mul i31 %sub_ln657, i31 %y_6

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:16 %mul_ln658 = mul i31 %trunc_ln651, i31 %y_7

]]></Node>
<StgValue><ssdm name="mul_ln658"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="13">
<![CDATA[
entry:18 %vla18_load_27 = load i13 %vla18_addr_28

]]></Node>
<StgValue><ssdm name="vla18_load_27"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="32">
<![CDATA[
entry:19 %trunc_ln651_1 = trunc i32 %vla18_load_27

]]></Node>
<StgValue><ssdm name="trunc_ln651_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:20 %y_10 = sub i31 2, i31 %trunc_ln651_1

]]></Node>
<StgValue><ssdm name="y_10"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:21 %mul_ln656_3 = mul i31 %trunc_ln651_1, i31 %y_10

]]></Node>
<StgValue><ssdm name="mul_ln656_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:22 %sub_ln656_1 = sub i31 2, i31 %mul_ln656_3

]]></Node>
<StgValue><ssdm name="sub_ln656_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:23 %y_11 = mul i31 %sub_ln656_1, i31 %y_10

]]></Node>
<StgValue><ssdm name="y_11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:24 %mul_ln657_3 = mul i31 %trunc_ln651_1, i31 %y_11

]]></Node>
<StgValue><ssdm name="mul_ln657_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:25 %sub_ln657_1 = sub i31 2, i31 %mul_ln657_3

]]></Node>
<StgValue><ssdm name="sub_ln657_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:26 %y_12 = mul i31 %sub_ln657_1, i31 %y_11

]]></Node>
<StgValue><ssdm name="y_12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:27 %mul_ln658_2 = mul i31 %trunc_ln651_1, i31 %y_12

]]></Node>
<StgValue><ssdm name="mul_ln658_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:29 %br_ln0 = br void %loop-memcpy-expansion27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion27:0 %loop_index28_load = load i8 %loop_index28

]]></Node>
<StgValue><ssdm name="loop_index28_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
loop-memcpy-expansion27:1 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %loop_index28_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion27:3 %p_cast = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop-memcpy-expansion27:4 %empty = add i12 %p_cast, i12 1672

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion27:5 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %empty, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion27:6 %p_cast9 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion27:7 %vla18_addr_29 = getelementptr i32 %vla18, i64 0, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="vla18_addr_29"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="13">
<![CDATA[
loop-memcpy-expansion27:8 %vla18_load = load i13 %vla18_addr_29

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion27:2 %p_cast1 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="13">
<![CDATA[
loop-memcpy-expansion27:8 %vla18_load = load i13 %vla18_addr_29

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
loop-memcpy-expansion27:9 %empty_193 = add i13 %p_cast1, i13 5016

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion27:10 %tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %empty_193, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="11">
<![CDATA[
loop-memcpy-expansion27:11 %p_cast10 = zext i11 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion27:12 %vla18_addr_30 = getelementptr i32 %vla18, i64 0, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="vla18_addr_30"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
loop-memcpy-expansion27:13 %store_ln0 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_30, i32 %vla18_load, i4 15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion27:14 %empty_194 = add i8 %loop_index28_load, i8 1

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion27:15 %exitcond97 = icmp_eq  i8 %loop_index28_load, i8 208

]]></Node>
<StgValue><ssdm name="exitcond97"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion27:16 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion27:17 %br_ln0 = br i1 %exitcond97, void %loop-memcpy-expansion27.loop-memcpy-expansion27_crit_edge, void %loop-memcpy-residual-header30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion27.loop-memcpy-expansion27_crit_edge:0 %store_ln0 = store i8 %empty_194, i8 %loop_index28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion27.loop-memcpy-expansion27_crit_edge:1 %br_ln0 = br void %loop-memcpy-expansion27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header30:0 %loop_index22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index22"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header30:1 %sub_ln658 = sub i31 2, i31 %mul_ln658

]]></Node>
<StgValue><ssdm name="sub_ln658"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header30:2 %sub_ln658_1 = sub i31 2, i31 %mul_ln658_2

]]></Node>
<StgValue><ssdm name="sub_ln658_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header30:3 %y_15 = mul i31 %sub_ln658, i31 %y_7

]]></Node>
<StgValue><ssdm name="y_15"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header30:4 %mul_ln659 = mul i31 %trunc_ln651, i31 %y_15

]]></Node>
<StgValue><ssdm name="mul_ln659"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-residual-header30:5 %store_ln0 = store i8 0, i8 %loop_index22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header30:6 %br_ln0 = br void %loop-memcpy-expansion21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion21:0 %loop_index22_load = load i8 %loop_index22

]]></Node>
<StgValue><ssdm name="loop_index22_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
loop-memcpy-expansion21:1 %tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %loop_index22_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion21:3 %p_cast2 = zext i10 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop-memcpy-expansion21:4 %empty_195 = add i12 %p_cast2, i12 2508

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion21:5 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %empty_195, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion21:6 %p_cast11 = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion21:7 %vla18_addr_31 = getelementptr i32 %vla18, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="vla18_addr_31"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="13">
<![CDATA[
loop-memcpy-expansion21:8 %vla18_load_21 = load i13 %vla18_addr_31

]]></Node>
<StgValue><ssdm name="vla18_load_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion21:2 %p_cast3 = zext i10 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="13">
<![CDATA[
loop-memcpy-expansion21:8 %vla18_load_21 = load i13 %vla18_addr_31

]]></Node>
<StgValue><ssdm name="vla18_load_21"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
loop-memcpy-expansion21:9 %empty_196 = add i13 %p_cast3, i13 5852

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion21:10 %tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %empty_196, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="11">
<![CDATA[
loop-memcpy-expansion21:11 %p_cast12 = zext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion21:12 %vla18_addr_32 = getelementptr i32 %vla18, i64 0, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="vla18_addr_32"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
loop-memcpy-expansion21:13 %store_ln0 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_32, i32 %vla18_load_21, i4 15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion21:14 %empty_197 = add i8 %loop_index22_load, i8 1

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion21:15 %exitcond96 = icmp_eq  i8 %loop_index22_load, i8 208

]]></Node>
<StgValue><ssdm name="exitcond96"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion21:16 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion21:17 %br_ln0 = br i1 %exitcond96, void %loop-memcpy-expansion21.loop-memcpy-expansion21_crit_edge, void %loop-memcpy-residual-header24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion21.loop-memcpy-expansion21_crit_edge:0 %store_ln0 = store i8 %empty_197, i8 %loop_index22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion21.loop-memcpy-expansion21_crit_edge:1 %br_ln0 = br void %loop-memcpy-expansion21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header24:0 %empty_207 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header24:1 %y_17 = mul i31 %sub_ln658_1, i31 %y_12

]]></Node>
<StgValue><ssdm name="y_17"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header24:3 %mul_ln659_1 = mul i31 %trunc_ln651_1, i31 %y_17

]]></Node>
<StgValue><ssdm name="mul_ln659_1"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header24:4 %sub_ln659_1 = sub i31 2, i31 %mul_ln659_1

]]></Node>
<StgValue><ssdm name="sub_ln659_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-residual-header24:7 %store_ln0 = store i8 0, i8 %empty_207

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header24:2 %sub_ln659 = sub i31 2, i31 %mul_ln659

]]></Node>
<StgValue><ssdm name="sub_ln659"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-residual-header24:5 %vla18_addr_33 = getelementptr i32 %vla18, i64 0, i64 209

]]></Node>
<StgValue><ssdm name="vla18_addr_33"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-residual-header24:6 %store_ln2032 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_33, i32 1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2032"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header24:8 %br_ln0 = br void %memset.loop13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
memset.loop13:0 %p_load = load i8 %empty_207

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop13:1 %add_ptr7_sum = add i8 %p_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ptr7_sum"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
memset.loop13:2 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ptr7_sum, i2 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="10">
<![CDATA[
memset.loop13:3 %p_cast4 = zext i10 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop13:4 %empty_198 = add i11 %p_cast4, i11 836

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop13:5 %tmp_7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %empty_198, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="9">
<![CDATA[
memset.loop13:6 %p_cast13 = zext i9 %tmp_7

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop13:7 %vla18_addr_34 = getelementptr i32 %vla18, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="vla18_addr_34"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
memset.loop13:8 %store_ln0 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_34, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop13:9 %exitcond95 = icmp_eq  i8 %p_load, i8 207

]]></Node>
<StgValue><ssdm name="exitcond95"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop13:10 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 208, i64 208, i64 208

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop13:11 %br_ln0 = br i1 %exitcond95, void %memset.loop13.memset.loop13_crit_edge, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop13.memset.loop13_crit_edge:0 %store_ln0 = store i8 %add_ptr7_sum, i8 %empty_207

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
memset.loop13.memset.loop13_crit_edge:1 %br_ln0 = br void %memset.loop13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:0 %empty_199 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop.preheader:1 %store_ln0 = store i8 0, i8 %empty_199

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:2 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load23 = load i8 %empty_199

]]></Node>
<StgValue><ssdm name="p_load23"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
memset.loop:1 %p_cast14 = zext i8 %p_load23

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop:2 %vla18_addr_35 = getelementptr i32 %vla18, i64 0, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="vla18_addr_35"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
memset.loop:3 %store_ln0 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_35, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop:4 %empty_200 = add i8 %p_load23, i8 1

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop:5 %exitcond94 = icmp_eq  i8 %p_load23, i8 208

]]></Node>
<StgValue><ssdm name="exitcond94"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:7 %br_ln0 = br i1 %exitcond94, void %memset.loop.memset.loop_crit_edge, void %loop-memcpy-expansion15.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.memset.loop_crit_edge:0 %store_ln0 = store i8 %empty_200, i8 %empty_199

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.memset.loop_crit_edge:1 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32">
<![CDATA[
loop-memcpy-expansion15.preheader:0 %loop_index16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index16"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-expansion15.preheader:1 %y_16 = sub i31 0, i31 %y_15

]]></Node>
<StgValue><ssdm name="y_16"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-expansion15.preheader:2 %x0i = mul i31 %sub_ln659, i31 %y_16

]]></Node>
<StgValue><ssdm name="x0i"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion15.preheader:3 %store_ln0 = store i8 0, i8 %loop_index16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion15.preheader:4 %br_ln0 = br void %loop-memcpy-expansion15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion15:0 %loop_index16_load = load i8 %loop_index16

]]></Node>
<StgValue><ssdm name="loop_index16_load"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
loop-memcpy-expansion15:1 %tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %loop_index16_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion15:3 %p_cast5 = zext i10 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop-memcpy-expansion15:4 %empty_201 = add i12 %p_cast5, i12 2508

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion15:5 %tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %empty_201, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion15:6 %p_cast15 = zext i10 %tmp_9

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion15:7 %vla18_addr_36 = getelementptr i32 %vla18, i64 0, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="vla18_addr_36"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="13">
<![CDATA[
loop-memcpy-expansion15:8 %vla18_load_22 = load i13 %vla18_addr_36

]]></Node>
<StgValue><ssdm name="vla18_load_22"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion15:2 %p_cast6 = zext i10 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="13">
<![CDATA[
loop-memcpy-expansion15:8 %vla18_load_22 = load i13 %vla18_addr_36

]]></Node>
<StgValue><ssdm name="vla18_load_22"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
loop-memcpy-expansion15:9 %empty_202 = add i13 %p_cast6, i13 3344

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion15:10 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %empty_202, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="11">
<![CDATA[
loop-memcpy-expansion15:11 %p_cast16 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion15:12 %vla18_addr_37 = getelementptr i32 %vla18, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="vla18_addr_37"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
loop-memcpy-expansion15:13 %store_ln0 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_37, i32 %vla18_load_22, i4 15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion15:14 %empty_203 = add i8 %loop_index16_load, i8 1

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion15:15 %exitcond93 = icmp_eq  i8 %loop_index16_load, i8 208

]]></Node>
<StgValue><ssdm name="exitcond93"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion15:16 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion15:17 %br_ln0 = br i1 %exitcond93, void %loop-memcpy-expansion15.loop-memcpy-expansion15_crit_edge, void %loop-memcpy-residual-header18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion15.loop-memcpy-expansion15_crit_edge:0 %store_ln0 = store i8 %empty_203, i8 %loop_index16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion15.loop-memcpy-expansion15_crit_edge:1 %br_ln0 = br void %loop-memcpy-expansion15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header18:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header18:1 %y_18 = sub i31 0, i31 %y_17

]]></Node>
<StgValue><ssdm name="y_18"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loop-memcpy-residual-header18:2 %y0i = mul i31 %sub_ln659_1, i31 %y_18

]]></Node>
<StgValue><ssdm name="y0i"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-residual-header18:3 %store_ln0 = store i8 0, i8 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header18:4 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index_load = load i8 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
loop-memcpy-expansion:1 %tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %loop_index_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion:3 %p_cast7 = zext i10 %tmp_10

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop-memcpy-expansion:4 %empty_204 = add i12 %p_cast7, i12 1672

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion:5 %tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %empty_204, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion:6 %p_cast17 = zext i10 %tmp_11

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion:7 %vla18_addr_38 = getelementptr i32 %vla18, i64 0, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="vla18_addr_38"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="13">
<![CDATA[
loop-memcpy-expansion:8 %vla18_load_23 = load i13 %vla18_addr_38

]]></Node>
<StgValue><ssdm name="vla18_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="10">
<![CDATA[
loop-memcpy-expansion:2 %p_cast8 = zext i10 %tmp_10

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="13">
<![CDATA[
loop-memcpy-expansion:8 %vla18_load_23 = load i13 %vla18_addr_38

]]></Node>
<StgValue><ssdm name="vla18_load_23"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
loop-memcpy-expansion:9 %empty_205 = add i13 %p_cast8, i13 4180

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion:10 %tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %empty_205, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="11">
<![CDATA[
loop-memcpy-expansion:11 %p_cast18 = zext i11 %tmp_12

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion:12 %vla18_addr_39 = getelementptr i32 %vla18, i64 0, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="vla18_addr_39"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
loop-memcpy-expansion:13 %store_ln0 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_39, i32 %vla18_load_23, i4 15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion:14 %empty_206 = add i8 %loop_index_load, i8 1

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop-memcpy-expansion:15 %exitcond92 = icmp_eq  i8 %loop_index_load, i8 208

]]></Node>
<StgValue><ssdm name="exitcond92"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop-memcpy-expansion:16 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:17 %br_ln0 = br i1 %exitcond92, void %loop-memcpy-expansion.loop-memcpy-expansion_crit_edge, void %loop-memcpy-residual-header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion.loop-memcpy-expansion_crit_edge:0 %store_ln0 = store i8 %empty_206, i8 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.loop-memcpy-expansion_crit_edge:1 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="32">
<![CDATA[
loop-memcpy-residual-header:0 %num = alloca i32 1

]]></Node>
<StgValue><ssdm name="num"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
loop-memcpy-residual-header:9 %store_ln2043 = store i14 12988, i14 %num

]]></Node>
<StgValue><ssdm name="store_ln2043"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-residual-header:1 %vla18_addr_40 = getelementptr i32 %vla18, i64 0, i64 1045

]]></Node>
<StgValue><ssdm name="vla18_addr_40"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
loop-memcpy-residual-header:2 %vla18_load_24 = load i13 %vla18_addr_40

]]></Node>
<StgValue><ssdm name="vla18_load_24"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="207" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
loop-memcpy-residual-header:2 %vla18_load_24 = load i13 %vla18_addr_40

]]></Node>
<StgValue><ssdm name="vla18_load_24"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-residual-header:3 %add_ln2037 = add i32 %vla18_load_24, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln2037"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
loop-memcpy-residual-header:4 %store_ln2037 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_40, i32 %add_ln2037, i4 15

]]></Node>
<StgValue><ssdm name="store_ln2037"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-residual-header:5 %vla18_addr_41 = getelementptr i32 %vla18, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="vla18_addr_41"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-residual-header:6 %vla18_addr_42 = getelementptr i32 %vla18, i64 0, i64 1463

]]></Node>
<StgValue><ssdm name="vla18_addr_42"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-residual-header:7 %vla18_addr_43 = getelementptr i32 %vla18, i64 0, i64 1462

]]></Node>
<StgValue><ssdm name="vla18_addr_43"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-residual-header:8 %vla18_addr_44 = getelementptr i32 %vla18, i64 0, i64 1671

]]></Node>
<StgValue><ssdm name="vla18_addr_44"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-residual-header:10 %br_ln2043 = br void %VITIS_LOOP_2066_2

]]></Node>
<StgValue><ssdm name="br_ln2043"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2066_2:0 %num_2 = load i14 %num

]]></Node>
<StgValue><ssdm name="num_2"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_2066_2:1 %icmp_ln2043 = icmp_ugt  i14 %num_2, i14 29

]]></Node>
<StgValue><ssdm name="icmp_ln2043"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_2066_2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 432, i64 432, i64 432

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2066_2:3 %br_ln2043 = br i1 %icmp_ln2043, void %for.end160, void %VITIS_LOOP_2066_2.split

]]></Node>
<StgValue><ssdm name="br_ln2043"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2043" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2066_2.split:0 %specloopname_ln2044 = specloopname void @_ssdm_op_SpecLoopName, void @empty_120

]]></Node>
<StgValue><ssdm name="specloopname_ln2044"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2043" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2066_2.split:1 %br_ln2066 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln2066"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="32">
<![CDATA[
for.end160:0 %j_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
for.end160:1 %rc_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rc_1"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="13">
<![CDATA[
for.end160:2 %vla18_load_25 = load i13 %vla18_addr_41

]]></Node>
<StgValue><ssdm name="vla18_load_25"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2043" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end160:5 %store_ln2193 = store i8 1, i8 %j_3

]]></Node>
<StgValue><ssdm name="store_ln2193"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
while.body:6 %j = phi i8 209, void %VITIS_LOOP_2066_2.split, i8 %j_1, void %while.body

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
while.body:9 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %j, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="10">
<![CDATA[
while.body:10 %zext_ln2069_1 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln2069_1"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body:11 %add_ln2069 = add i13 %zext_ln2069_1, i13 5012

]]></Node>
<StgValue><ssdm name="add_ln2069"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:12 %lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln2069, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="11">
<![CDATA[
while.body:13 %zext_ln2069 = zext i11 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln2069"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:14 %vla18_addr_45 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2069

]]></Node>
<StgValue><ssdm name="vla18_addr_45"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="13">
<![CDATA[
while.body:15 %aw = load i13 %vla18_addr_45

]]></Node>
<StgValue><ssdm name="aw"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body:16 %add_ln2070 = add i13 %zext_ln2069_1, i13 5848

]]></Node>
<StgValue><ssdm name="add_ln2070"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:17 %lshr_ln10 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln2070, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln10"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="11">
<![CDATA[
while.body:18 %zext_ln2070 = zext i11 %lshr_ln10

]]></Node>
<StgValue><ssdm name="zext_ln2070"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:19 %vla18_addr_46 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2070

]]></Node>
<StgValue><ssdm name="vla18_addr_46"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="13">
<![CDATA[
while.body:20 %bw = load i13 %vla18_addr_46

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
while.body:0 %j_1 = phi i8 208, void %VITIS_LOOP_2066_2.split, i8 %j_5, void %while.body

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:1 %b1 = phi i32 0, void %VITIS_LOOP_2066_2.split, i32 %b1_1, void %while.body

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:2 %b0 = phi i32 0, void %VITIS_LOOP_2066_2.split, i32 %b0_1, void %while.body

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:3 %a1 = phi i32 0, void %VITIS_LOOP_2066_2.split, i32 %a1_1, void %while.body

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:4 %a0 = phi i32 0, void %VITIS_LOOP_2066_2.split, i32 %a0_1, void %while.body

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:5 %c1 = phi i32 4294967295, void %VITIS_LOOP_2066_2.split, i32 %c0_2, void %while.body

]]></Node>
<StgValue><ssdm name="c1"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:7 %c0_2 = phi i32 4294967295, void %VITIS_LOOP_2066_2.split, i32 %c0, void %while.body

]]></Node>
<StgValue><ssdm name="c0_2"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:8 %specloopname_ln2044 = specloopname void @_ssdm_op_SpecLoopName, void @empty_116

]]></Node>
<StgValue><ssdm name="specloopname_ln2044"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="13">
<![CDATA[
while.body:15 %aw = load i13 %vla18_addr_45

]]></Node>
<StgValue><ssdm name="aw"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="13">
<![CDATA[
while.body:20 %bw = load i13 %vla18_addr_46

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:21 %xor_ln2071 = xor i32 %aw, i32 %a0

]]></Node>
<StgValue><ssdm name="xor_ln2071"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:22 %and_ln2071 = and i32 %xor_ln2071, i32 %c0_2

]]></Node>
<StgValue><ssdm name="and_ln2071"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:23 %a0_1 = xor i32 %and_ln2071, i32 %a0

]]></Node>
<StgValue><ssdm name="a0_1"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:24 %xor_ln2072 = xor i32 %aw, i32 %a1

]]></Node>
<StgValue><ssdm name="xor_ln2072"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:25 %and_ln2072 = and i32 %xor_ln2072, i32 %c1

]]></Node>
<StgValue><ssdm name="and_ln2072"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:26 %a1_1 = xor i32 %and_ln2072, i32 %a1

]]></Node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:27 %xor_ln2073 = xor i32 %bw, i32 %b0

]]></Node>
<StgValue><ssdm name="xor_ln2073"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:28 %and_ln2073 = and i32 %xor_ln2073, i32 %c0_2

]]></Node>
<StgValue><ssdm name="and_ln2073"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:29 %b0_1 = xor i32 %and_ln2073, i32 %b0

]]></Node>
<StgValue><ssdm name="b0_1"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:30 %xor_ln2074 = xor i32 %bw, i32 %b1

]]></Node>
<StgValue><ssdm name="xor_ln2074"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:31 %and_ln2074 = and i32 %xor_ln2074, i32 %c1

]]></Node>
<StgValue><ssdm name="and_ln2074"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:32 %b1_1 = xor i32 %and_ln2074, i32 %b1

]]></Node>
<StgValue><ssdm name="b1_1"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:33 %or_ln2076 = or i32 %bw, i32 %aw

]]></Node>
<StgValue><ssdm name="or_ln2076"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:34 %add_ln2076 = add i32 %or_ln2076, i32 2147483647

]]></Node>
<StgValue><ssdm name="add_ln2076"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:35 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln2076, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:36 %xor_ln2076 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln2076"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body:37 %select_ln2076 = select i1 %xor_ln2076, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln2076"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:38 %c0 = and i32 %select_ln2076, i32 %c0_2

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body:39 %j_5 = add i8 %j_1, i8 255

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body:40 %icmp_ln2066 = icmp_eq  i8 %j_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln2066"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body:41 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:42 %br_ln2066 = br i1 %icmp_ln2066, void %while.body, void %VITIS_LOOP_2107_3

]]></Node>
<StgValue><ssdm name="br_ln2066"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:0 %and_ln2085 = and i32 %c0_2, i32 %a0_1

]]></Node>
<StgValue><ssdm name="and_ln2085"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:1 %a1_2 = or i32 %and_ln2085, i32 %a1_1

]]></Node>
<StgValue><ssdm name="a1_2"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:2 %xor_ln2086 = xor i32 %c0_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln2086"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:3 %a0_2 = and i32 %a0, i32 %xor_ln2086

]]></Node>
<StgValue><ssdm name="a0_2"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:4 %and_ln2087 = and i32 %c0_2, i32 %b0_1

]]></Node>
<StgValue><ssdm name="and_ln2087"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:5 %b1_2 = or i32 %and_ln2087, i32 %b1_1

]]></Node>
<StgValue><ssdm name="b1_2"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:6 %b0_2 = and i32 %b0, i32 %xor_ln2086

]]></Node>
<StgValue><ssdm name="b0_2"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_2107_3:7 %shl_ln14 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %a0_2, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_2107_3:8 %zext_ln2089 = zext i63 %shl_ln14

]]></Node>
<StgValue><ssdm name="zext_ln2089"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:9 %zext_ln2089_1 = zext i32 %a1_2

]]></Node>
<StgValue><ssdm name="zext_ln2089_1"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2107_3:10 %a_hi = add i64 %zext_ln2089, i64 %zext_ln2089_1

]]></Node>
<StgValue><ssdm name="a_hi"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="63" op_0_bw="63" op_1_bw="32" op_2_bw="31">
<![CDATA[
VITIS_LOOP_2107_3:11 %shl_ln15 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i32.i31, i32 %b0_2, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_2107_3:12 %zext_ln2090 = zext i63 %shl_ln15

]]></Node>
<StgValue><ssdm name="zext_ln2090"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_2107_3:13 %zext_ln2090_1 = zext i32 %b1_2

]]></Node>
<StgValue><ssdm name="zext_ln2090_1"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_2107_3:14 %b_hi = add i64 %zext_ln2090, i64 %zext_ln2090_1

]]></Node>
<StgValue><ssdm name="b_hi"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2107_3:15 %a_lo = load i13 %vla18_addr_41

]]></Node>
<StgValue><ssdm name="a_lo"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2066" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2107_3:16 %b_lo = load i13 %vla18_addr_42

]]></Node>
<StgValue><ssdm name="b_lo"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="287" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2107_3:15 %a_lo = load i13 %vla18_addr_41

]]></Node>
<StgValue><ssdm name="a_lo"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_2107_3:16 %b_lo = load i13 %vla18_addr_42

]]></Node>
<StgValue><ssdm name="b_lo"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2107_3:17 %br_ln2107 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln2107"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc:0 %i = phi i5 0, void %VITIS_LOOP_2107_3, i5 %i_1, void %for.inc.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:1 %qb = phi i64 1, void %VITIS_LOOP_2107_3, i64 %qb_2, void %for.inc.split

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:2 %qa = phi i64 0, void %VITIS_LOOP_2107_3, i64 %qa_2, void %for.inc.split

]]></Node>
<StgValue><ssdm name="qa"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:3 %pb = phi i64 0, void %VITIS_LOOP_2107_3, i64 %pb_2, void %for.inc.split

]]></Node>
<StgValue><ssdm name="pb"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:4 %pa = phi i64 1, void %VITIS_LOOP_2107_3, i64 %pa_2, void %for.inc.split

]]></Node>
<StgValue><ssdm name="pa"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:5 %b_lo_1 = phi i32 %b_lo, void %VITIS_LOOP_2107_3, i32 %b_lo_3, void %for.inc.split

]]></Node>
<StgValue><ssdm name="b_lo_1"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:6 %a_lo_1 = phi i32 %a_lo, void %VITIS_LOOP_2107_3, i32 %a_lo_3, void %for.inc.split

]]></Node>
<StgValue><ssdm name="a_lo_1"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:7 %b_hi_1 = phi i64 %b_hi, void %VITIS_LOOP_2107_3, i64 %b_hi_3, void %for.inc.split

]]></Node>
<StgValue><ssdm name="b_hi_1"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:8 %a_hi_1 = phi i64 %a_hi, void %VITIS_LOOP_2107_3, i64 %a_hi_3, void %for.inc.split

]]></Node>
<StgValue><ssdm name="a_hi_1"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="5">
<![CDATA[
for.inc:9 %zext_ln2107 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln2107"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:10 %icmp_ln2107 = icmp_eq  i5 %i, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln2107"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:11 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:12 %i_1 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:13 %br_ln2107 = br i1 %icmp_ln2107, void %for.inc.split, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln2107"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln2046 = specloopname void @_ssdm_op_SpecLoopName, void @empty_117

]]></Node>
<StgValue><ssdm name="specloopname_ln2046"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:1 %rz = sub i64 %b_hi_1, i64 %a_hi_1

]]></Node>
<StgValue><ssdm name="rz"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:2 %xor_ln2127 = xor i64 %a_hi_1, i64 %b_hi_1

]]></Node>
<StgValue><ssdm name="xor_ln2127"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %xor_ln2128 = xor i64 %rz, i64 %a_hi_1

]]></Node>
<StgValue><ssdm name="xor_ln2128"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %and_ln2128 = and i64 %xor_ln2128, i64 %xor_ln2127

]]></Node>
<StgValue><ssdm name="and_ln2128"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:5 %xor_ln2127_1 = xor i64 %and_ln2128, i64 %rz

]]></Node>
<StgValue><ssdm name="xor_ln2127_1"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:6 %rt = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln2127_1, i32 63

]]></Node>
<StgValue><ssdm name="rt"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %lshr_ln2140 = lshr i32 %a_lo_1, i32 %zext_ln2107

]]></Node>
<StgValue><ssdm name="lshr_ln2140"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32">
<![CDATA[
for.inc.split:8 %oa = trunc i32 %lshr_ln2140

]]></Node>
<StgValue><ssdm name="oa"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %lshr_ln2141 = lshr i32 %b_lo_1, i32 %zext_ln2107

]]></Node>
<StgValue><ssdm name="lshr_ln2141"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32">
<![CDATA[
for.inc.split:10 %trunc_ln2142 = trunc i32 %lshr_ln2141

]]></Node>
<StgValue><ssdm name="trunc_ln2142"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:11 %and_ln2142 = and i1 %trunc_ln2142, i1 %rt

]]></Node>
<StgValue><ssdm name="and_ln2142"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:12 %cAB = and i1 %and_ln2142, i1 %oa

]]></Node>
<StgValue><ssdm name="cAB"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:13 %and_ln2143 = and i1 %oa, i1 %trunc_ln2142

]]></Node>
<StgValue><ssdm name="and_ln2143"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:14 %xor_ln2143 = xor i1 %rt, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln2143"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:15 %cBA = and i1 %and_ln2143, i1 %xor_ln2143

]]></Node>
<StgValue><ssdm name="cBA"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:16 %xor_ln2144 = xor i1 %oa, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln2144"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:17 %cA = or i1 %and_ln2142, i1 %xor_ln2144

]]></Node>
<StgValue><ssdm name="cA"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:18 %select_ln2149 = select i1 %cAB, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln2149"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:19 %and_ln2149 = and i32 %b_lo_1, i32 %select_ln2149

]]></Node>
<StgValue><ssdm name="and_ln2149"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %a_lo_2 = sub i32 %a_lo_1, i32 %and_ln2149

]]></Node>
<StgValue><ssdm name="a_lo_2"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %select_ln2150 = select i1 %cAB, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln2150"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:22 %and_ln2150 = and i64 %b_hi_1, i64 %select_ln2150

]]></Node>
<StgValue><ssdm name="and_ln2150"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:23 %a_hi_2 = sub i64 %a_hi_1, i64 %and_ln2150

]]></Node>
<StgValue><ssdm name="a_hi_2"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %and_ln2151 = and i64 %qa, i64 %select_ln2150

]]></Node>
<StgValue><ssdm name="and_ln2151"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %pa_1 = sub i64 %pa, i64 %and_ln2151

]]></Node>
<StgValue><ssdm name="pa_1"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:26 %and_ln2152 = and i64 %qb, i64 %select_ln2150

]]></Node>
<StgValue><ssdm name="and_ln2152"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %pb_1 = sub i64 %pb, i64 %and_ln2152

]]></Node>
<StgValue><ssdm name="pb_1"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:28 %select_ln2153 = select i1 %cBA, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln2153"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:29 %and_ln2153 = and i32 %a_lo_2, i32 %select_ln2153

]]></Node>
<StgValue><ssdm name="and_ln2153"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:30 %b_lo_2 = sub i32 %b_lo_1, i32 %and_ln2153

]]></Node>
<StgValue><ssdm name="b_lo_2"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %select_ln2154 = select i1 %cBA, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln2154"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:32 %and_ln2154 = and i64 %a_hi_2, i64 %select_ln2154

]]></Node>
<StgValue><ssdm name="and_ln2154"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:33 %b_hi_2 = sub i64 %b_hi_1, i64 %and_ln2154

]]></Node>
<StgValue><ssdm name="b_hi_2"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:34 %and_ln2155 = and i64 %pa_1, i64 %select_ln2154

]]></Node>
<StgValue><ssdm name="and_ln2155"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:35 %qa_1 = sub i64 %qa, i64 %and_ln2155

]]></Node>
<StgValue><ssdm name="qa_1"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:36 %and_ln2156 = and i64 %pb_1, i64 %select_ln2154

]]></Node>
<StgValue><ssdm name="and_ln2156"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:37 %qb_1 = sub i64 %qb, i64 %and_ln2156

]]></Node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:38 %xor_ln2161 = xor i1 %and_ln2142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln2161"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:39 %and_ln2161_1 = and i1 %oa, i1 %xor_ln2161

]]></Node>
<StgValue><ssdm name="and_ln2161_1"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:40 %select_ln2161 = select i1 %and_ln2161_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln2161"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:41 %and_ln2161 = and i32 %a_lo_2, i32 %select_ln2161

]]></Node>
<StgValue><ssdm name="and_ln2161"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:42 %a_lo_3 = add i32 %and_ln2161, i32 %a_lo_2

]]></Node>
<StgValue><ssdm name="a_lo_3"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:43 %select_ln2162 = select i1 %and_ln2161_1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln2162"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:44 %and_ln2162 = and i64 %pa_1, i64 %select_ln2162

]]></Node>
<StgValue><ssdm name="and_ln2162"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:45 %pa_2 = add i64 %and_ln2162, i64 %pa_1

]]></Node>
<StgValue><ssdm name="pa_2"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:46 %and_ln2163 = and i64 %pb_1, i64 %select_ln2162

]]></Node>
<StgValue><ssdm name="and_ln2163"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:47 %pb_2 = add i64 %and_ln2163, i64 %pb_1

]]></Node>
<StgValue><ssdm name="pb_2"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:48 %lshr_ln12 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %a_hi_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln12"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:49 %zext_ln2164 = zext i63 %lshr_ln12

]]></Node>
<StgValue><ssdm name="zext_ln2164"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:50 %xor_ln2164 = xor i64 %zext_ln2164, i64 %a_hi_2

]]></Node>
<StgValue><ssdm name="xor_ln2164"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:51 %select_ln2164 = select i1 %cA, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln2164"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:52 %and_ln2164 = and i64 %xor_ln2164, i64 %select_ln2164

]]></Node>
<StgValue><ssdm name="and_ln2164"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:53 %a_hi_3 = xor i64 %and_ln2164, i64 %a_hi_2

]]></Node>
<StgValue><ssdm name="a_hi_3"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:54 %select_ln2165 = select i1 %cA, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln2165"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:55 %and_ln2165 = and i32 %b_lo_2, i32 %select_ln2165

]]></Node>
<StgValue><ssdm name="and_ln2165"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:56 %b_lo_3 = add i32 %and_ln2165, i32 %b_lo_2

]]></Node>
<StgValue><ssdm name="b_lo_3"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:57 %and_ln2166 = and i64 %qa_1, i64 %select_ln2164

]]></Node>
<StgValue><ssdm name="and_ln2166"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:58 %qa_2 = add i64 %and_ln2166, i64 %qa_1

]]></Node>
<StgValue><ssdm name="qa_2"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:59 %and_ln2167 = and i64 %qb_1, i64 %select_ln2164

]]></Node>
<StgValue><ssdm name="and_ln2167"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:60 %qb_2 = add i64 %and_ln2167, i64 %qb_1

]]></Node>
<StgValue><ssdm name="qb_2"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:61 %lshr_ln13 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %b_hi_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln13"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:62 %zext_ln2168 = zext i63 %lshr_ln13

]]></Node>
<StgValue><ssdm name="zext_ln2168"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:63 %xor_ln2168 = xor i64 %zext_ln2168, i64 %b_hi_2

]]></Node>
<StgValue><ssdm name="xor_ln2168"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:64 %and_ln2168 = and i64 %xor_ln2168, i64 %select_ln2162

]]></Node>
<StgValue><ssdm name="and_ln2168"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:65 %b_hi_3 = xor i64 %and_ln2168, i64 %b_hi_2

]]></Node>
<StgValue><ssdm name="b_hi_3"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:66 %br_ln2107 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln2107"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
for.body.i.preheader:0 %br_ln1749 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln1749"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
for.body.i:0 %ccb = phi i33 %ccb_2, void %for.inc.i, i33 0, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="ccb"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
for.body.i:1 %cca = phi i33 %cca_2, void %for.inc.i, i33 0, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="cca"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body.i:2 %u = phi i8 %u_34, void %for.inc.i, i8 0, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i:3 %icmp_ln1749 = icmp_eq  i8 %u, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1749"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i:5 %u_34 = add i8 %u, i8 1

]]></Node>
<StgValue><ssdm name="u_34"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:6 %br_ln1749 = br i1 %icmp_ln1749, void %for.body.i.split, void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln1749"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.body.i.split:1 %shl_ln17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="10">
<![CDATA[
for.body.i.split:2 %zext_ln1753_1 = zext i10 %shl_ln17

]]></Node>
<StgValue><ssdm name="zext_ln1753_1"/></StgValue>
</operation>

<operation id="381" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.i.split:3 %add_ln1753 = add i13 %zext_ln1753_1, i13 5016

]]></Node>
<StgValue><ssdm name="add_ln1753"/></StgValue>
</operation>

<operation id="382" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:4 %lshr_ln14 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1753, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln14"/></StgValue>
</operation>

<operation id="383" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="11">
<![CDATA[
for.body.i.split:5 %zext_ln1753 = zext i11 %lshr_ln14

]]></Node>
<StgValue><ssdm name="zext_ln1753"/></StgValue>
</operation>

<operation id="384" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:6 %vla18_addr_48 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1753

]]></Node>
<StgValue><ssdm name="vla18_addr_48"/></StgValue>
</operation>

<operation id="385" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split:7 %wa = load i13 %vla18_addr_48

]]></Node>
<StgValue><ssdm name="wa"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.i.split:8 %add_ln1754 = add i13 %zext_ln1753_1, i13 5852

]]></Node>
<StgValue><ssdm name="add_ln1754"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:9 %lshr_ln15 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1754, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln15"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="11">
<![CDATA[
for.body.i.split:10 %zext_ln1754 = zext i11 %lshr_ln15

]]></Node>
<StgValue><ssdm name="zext_ln1754"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:11 %vla18_addr_49 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1754

]]></Node>
<StgValue><ssdm name="vla18_addr_49"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split:12 %wb = load i13 %vla18_addr_49

]]></Node>
<StgValue><ssdm name="wb"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i.split:25 %icmp_ln1757 = icmp_eq  i8 %u, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1757"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="33">
<![CDATA[
for.end.i:0 %trunc_ln1764 = trunc i33 %cca

]]></Node>
<StgValue><ssdm name="trunc_ln1764"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.end.i:1 %store_ln1764 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_43, i32 %trunc_ln1764, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1764"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="33">
<![CDATA[
for.end.i:2 %trunc_ln1765 = trunc i33 %ccb

]]></Node>
<StgValue><ssdm name="trunc_ln1765"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.end.i:3 %store_ln1765 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_44, i32 %trunc_ln1765, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1765"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.end.i:4 %nega = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %cca, i32 32

]]></Node>
<StgValue><ssdm name="nega"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.i:5 %select_ln1707 = select i1 %nega, i32 2147483647, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1707"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.end.i:6 %select_ln1720 = select i1 %nega, i31 2147483647, i31 0

]]></Node>
<StgValue><ssdm name="select_ln1720"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1749" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
for.end.i:7 %br_ln1716 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln1716"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="400" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:0 %specloopname_ln1743 = specloopname void @_ssdm_op_SpecLoopName, void @empty_118

]]></Node>
<StgValue><ssdm name="specloopname_ln1743"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split:7 %wa = load i13 %vla18_addr_48

]]></Node>
<StgValue><ssdm name="wa"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="13">
<![CDATA[
for.body.i.split:12 %wb = load i13 %vla18_addr_49

]]></Node>
<StgValue><ssdm name="wb"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="32">
<![CDATA[
for.body.i.split:13 %zext_ln1755 = zext i32 %wa

]]></Node>
<StgValue><ssdm name="zext_ln1755"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:14 %mul_ln1755 = mul i64 %pa, i64 %zext_ln1755

]]></Node>
<StgValue><ssdm name="mul_ln1755"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="32">
<![CDATA[
for.body.i.split:15 %zext_ln1755_1 = zext i32 %wb

]]></Node>
<StgValue><ssdm name="zext_ln1755_1"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:16 %mul_ln1755_1 = mul i64 %pb, i64 %zext_ln1755_1

]]></Node>
<StgValue><ssdm name="mul_ln1755_1"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="33">
<![CDATA[
for.body.i.split:17 %sext_ln1749 = sext i33 %cca

]]></Node>
<StgValue><ssdm name="sext_ln1749"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:18 %add_ln1755 = add i64 %sext_ln1749, i64 %mul_ln1755_1

]]></Node>
<StgValue><ssdm name="add_ln1755"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:19 %za = add i64 %add_ln1755, i64 %mul_ln1755

]]></Node>
<StgValue><ssdm name="za"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:20 %mul_ln1756 = mul i64 %qa, i64 %zext_ln1755

]]></Node>
<StgValue><ssdm name="mul_ln1756"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:21 %mul_ln1756_1 = mul i64 %qb, i64 %zext_ln1755_1

]]></Node>
<StgValue><ssdm name="mul_ln1756_1"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="33">
<![CDATA[
for.body.i.split:22 %sext_ln1749_1 = sext i33 %ccb

]]></Node>
<StgValue><ssdm name="sext_ln1749_1"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:23 %add_ln1756 = add i64 %sext_ln1749_1, i64 %mul_ln1756_1

]]></Node>
<StgValue><ssdm name="add_ln1756"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i.split:24 %zb = add i64 %add_ln1756, i64 %mul_ln1756

]]></Node>
<StgValue><ssdm name="zb"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:26 %br_ln1757 = br i1 %icmp_ln1757, void %if.then.i, void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1757"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="31" op_0_bw="64">
<![CDATA[
if.then.i:0 %trunc_ln1758 = trunc i64 %za

]]></Node>
<StgValue><ssdm name="trunc_ln1758"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="31">
<![CDATA[
if.then.i:1 %zext_ln1758_1 = zext i31 %trunc_ln1758

]]></Node>
<StgValue><ssdm name="zext_ln1758_1"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i:2 %add_ln1758 = add i13 %zext_ln1753_1, i13 5012

]]></Node>
<StgValue><ssdm name="add_ln1758"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %lshr_ln16 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1758, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln16"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="11">
<![CDATA[
if.then.i:4 %zext_ln1758 = zext i11 %lshr_ln16

]]></Node>
<StgValue><ssdm name="zext_ln1758"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:5 %vla18_addr_50 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1758

]]></Node>
<StgValue><ssdm name="vla18_addr_50"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
if.then.i:6 %store_ln1758 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_50, i32 %zext_ln1758_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1758"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="31" op_0_bw="64">
<![CDATA[
if.then.i:7 %trunc_ln1759 = trunc i64 %zb

]]></Node>
<StgValue><ssdm name="trunc_ln1759"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="31">
<![CDATA[
if.then.i:8 %zext_ln1759_1 = zext i31 %trunc_ln1759

]]></Node>
<StgValue><ssdm name="zext_ln1759_1"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then.i:9 %add_ln1759 = add i13 %zext_ln1753_1, i13 5848

]]></Node>
<StgValue><ssdm name="add_ln1759"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:10 %lshr_ln17 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1759, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln17"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="11">
<![CDATA[
if.then.i:11 %zext_ln1759 = zext i11 %lshr_ln17

]]></Node>
<StgValue><ssdm name="zext_ln1759"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:12 %vla18_addr_51 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1759

]]></Node>
<StgValue><ssdm name="vla18_addr_51"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
if.then.i:13 %store_ln1759 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_51, i32 %zext_ln1759_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1759"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1757" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:14 %br_ln1760 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1760"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="33" op_0_bw="33" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i:0 %cca_2 = partselect i33 @_ssdm_op_PartSelect.i33.i64.i32.i32, i64 %za, i32 31, i32 63

]]></Node>
<StgValue><ssdm name="cca_2"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="33" op_0_bw="33" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i:1 %ccb_2 = partselect i33 @_ssdm_op_PartSelect.i33.i64.i32.i32, i64 %zb, i32 31, i32 63

]]></Node>
<StgValue><ssdm name="ccb_2"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:2 %br_ln1749 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln1749"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %cc = phi i1 %nega, void %for.end.i, i1 %tmp_20, void %for.inc.i.i.split

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.i.i:1 %u_20 = phi i8 0, void %for.end.i, i8 %u_33, void %for.inc.i.i.split

]]></Node>
<StgValue><ssdm name="u_20"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i:2 %icmp_ln1716 = icmp_eq  i8 %u_20, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1716"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i:4 %u_33 = add i8 %u_20, i8 1

]]></Node>
<StgValue><ssdm name="u_33"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:5 %br_ln1716 = br i1 %icmp_ln1716, void %for.inc.i.i.split, void %zint_negate.exit.i

]]></Node>
<StgValue><ssdm name="br_ln1716"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i.i.split:1 %shl_ln18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_20, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="10">
<![CDATA[
for.inc.i.i.split:2 %zext_ln1719_2 = zext i10 %shl_ln18

]]></Node>
<StgValue><ssdm name="zext_ln1719_2"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i.i.split:3 %add_ln1719 = add i13 %zext_ln1719_2, i13 5016

]]></Node>
<StgValue><ssdm name="add_ln1719"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:4 %lshr_ln18 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1719, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i.i.split:5 %zext_ln1719 = zext i11 %lshr_ln18

]]></Node>
<StgValue><ssdm name="zext_ln1719"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:6 %vla18_addr_52 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1719

]]></Node>
<StgValue><ssdm name="vla18_addr_52"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.i.split:7 %aw_5 = load i13 %vla18_addr_52

]]></Node>
<StgValue><ssdm name="aw_5"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
zint_negate.exit.i:0 %negb = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ccb, i32 32

]]></Node>
<StgValue><ssdm name="negb"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
zint_negate.exit.i:1 %select_ln1707_1 = select i1 %negb, i32 2147483647, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1707_1"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
zint_negate.exit.i:2 %select_ln1720_1 = select i1 %negb, i31 2147483647, i31 0

]]></Node>
<StgValue><ssdm name="select_ln1720_1"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
zint_negate.exit.i:3 %br_ln1716 = br void %for.inc.i15.i

]]></Node>
<StgValue><ssdm name="br_ln1716"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:0 %specloopname_ln1706 = specloopname void @_ssdm_op_SpecLoopName, void @empty_119

]]></Node>
<StgValue><ssdm name="specloopname_ln1706"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.i.split:7 %aw_5 = load i13 %vla18_addr_52

]]></Node>
<StgValue><ssdm name="aw_5"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="31" op_0_bw="32">
<![CDATA[
for.inc.i.i.split:8 %trunc_ln1720 = trunc i32 %aw_5

]]></Node>
<StgValue><ssdm name="trunc_ln1720"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:9 %xor_ln1720 = xor i32 %aw_5, i32 %select_ln1707

]]></Node>
<StgValue><ssdm name="xor_ln1720"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="31" op_0_bw="1">
<![CDATA[
for.inc.i.i.split:10 %zext_ln1720 = zext i1 %cc

]]></Node>
<StgValue><ssdm name="zext_ln1720"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.i.split:11 %xor_ln1720_2 = xor i31 %trunc_ln1720, i31 %select_ln1720

]]></Node>
<StgValue><ssdm name="xor_ln1720_2"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="1">
<![CDATA[
for.inc.i.i.split:12 %zext_ln1716 = zext i1 %cc

]]></Node>
<StgValue><ssdm name="zext_ln1716"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:13 %aw_6 = add i32 %xor_ln1720, i32 %zext_ln1716

]]></Node>
<StgValue><ssdm name="aw_6"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i.i.split:14 %add_ln1717 = add i31 %xor_ln1720_2, i31 %zext_ln1720

]]></Node>
<StgValue><ssdm name="add_ln1717"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i.i.split:15 %zext_ln1721 = zext i31 %add_ln1717

]]></Node>
<StgValue><ssdm name="zext_ln1721"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i.i.split:16 %store_ln1721 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_52, i32 %zext_ln1721, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1721"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:17 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %aw_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:18 %br_ln1716 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln1716"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i15.i:0 %cc_12 = phi i1 %negb, void %zint_negate.exit.i, i1 %tmp_21, void %for.inc.i15.i.split

]]></Node>
<StgValue><ssdm name="cc_12"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc.i15.i:1 %u_23 = phi i8 0, void %zint_negate.exit.i, i8 %u_35, void %for.inc.i15.i.split

]]></Node>
<StgValue><ssdm name="u_23"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i15.i:2 %icmp_ln1716_1 = icmp_eq  i8 %u_23, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln1716_1"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i15.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 209, i64 209, i64 209

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i15.i:4 %u_35 = add i8 %u_23, i8 1

]]></Node>
<StgValue><ssdm name="u_35"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i15.i:5 %br_ln1716 = br i1 %icmp_ln1716_1, void %for.inc.i15.i.split, void %zint_co_reduce.exit

]]></Node>
<StgValue><ssdm name="br_ln1716"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i15.i.split:1 %shl_ln1719_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %u_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1719_1"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="10">
<![CDATA[
for.inc.i15.i.split:2 %zext_ln1719_3 = zext i10 %shl_ln1719_1

]]></Node>
<StgValue><ssdm name="zext_ln1719_3"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i15.i.split:3 %add_ln1719_1 = add i13 %zext_ln1719_3, i13 5852

]]></Node>
<StgValue><ssdm name="add_ln1719_1"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i15.i.split:4 %lshr_ln1719_1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1719_1, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1719_1"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i15.i.split:5 %zext_ln1719_1 = zext i11 %lshr_ln1719_1

]]></Node>
<StgValue><ssdm name="zext_ln1719_1"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i15.i.split:6 %vla18_addr_53 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1719_1

]]></Node>
<StgValue><ssdm name="vla18_addr_53"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i15.i.split:7 %aw_7 = load i13 %vla18_addr_53

]]></Node>
<StgValue><ssdm name="aw_7"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:0 %shl_ln2178 = shl i64 %pa, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln2178"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_co_reduce.exit:1 %select_ln2178 = select i1 %nega, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln2178"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:2 %and_ln2178 = and i64 %shl_ln2178, i64 %select_ln2178

]]></Node>
<StgValue><ssdm name="and_ln2178"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:3 %pa_3 = sub i64 %pa, i64 %and_ln2178

]]></Node>
<StgValue><ssdm name="pa_3"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:4 %shl_ln2179 = shl i64 %pb, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln2179"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:5 %and_ln2179 = and i64 %shl_ln2179, i64 %select_ln2178

]]></Node>
<StgValue><ssdm name="and_ln2179"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:6 %pb_3 = sub i64 %pb, i64 %and_ln2179

]]></Node>
<StgValue><ssdm name="pb_3"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:7 %shl_ln2180 = shl i64 %qa, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln2180"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_co_reduce.exit:8 %select_ln2180 = select i1 %negb, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln2180"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:9 %and_ln2180 = and i64 %shl_ln2180, i64 %select_ln2180

]]></Node>
<StgValue><ssdm name="and_ln2180"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:10 %qa_3 = sub i64 %qa, i64 %and_ln2180

]]></Node>
<StgValue><ssdm name="qa_3"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:11 %shl_ln2181 = shl i64 %qb, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln2181"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:12 %and_ln2181 = and i64 %shl_ln2181, i64 %select_ln2180

]]></Node>
<StgValue><ssdm name="and_ln2181"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_co_reduce.exit:13 %qb_3 = sub i64 %qb, i64 %and_ln2181

]]></Node>
<StgValue><ssdm name="qb_3"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="13" op_4_bw="12" op_5_bw="31" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
zint_co_reduce.exit:14 %call_ln2182 = call void @zint_co_reduce_mod.1, i32 %vla18, i9 324, i13 3344, i12 2508, i31 %y0i, i64 %pa_3, i64 %pb_3, i64 %qa_3, i64 %qb_3

]]></Node>
<StgValue><ssdm name="call_ln2182"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
zint_co_reduce.exit:16 %num_3 = add i14 %num_2, i14 16354

]]></Node>
<StgValue><ssdm name="num_3"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
zint_co_reduce.exit:17 %store_ln2043 = store i14 %num_3, i14 %num

]]></Node>
<StgValue><ssdm name="store_ln2043"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="494" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i15.i.split:0 %specloopname_ln1706 = specloopname void @_ssdm_op_SpecLoopName, void @empty_119

]]></Node>
<StgValue><ssdm name="specloopname_ln1706"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i15.i.split:7 %aw_7 = load i13 %vla18_addr_53

]]></Node>
<StgValue><ssdm name="aw_7"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="31" op_0_bw="32">
<![CDATA[
for.inc.i15.i.split:8 %trunc_ln1720_1 = trunc i32 %aw_7

]]></Node>
<StgValue><ssdm name="trunc_ln1720_1"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i15.i.split:9 %xor_ln1720_1 = xor i32 %aw_7, i32 %select_ln1707_1

]]></Node>
<StgValue><ssdm name="xor_ln1720_1"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="31" op_0_bw="1">
<![CDATA[
for.inc.i15.i.split:10 %zext_ln1720_1 = zext i1 %cc_12

]]></Node>
<StgValue><ssdm name="zext_ln1720_1"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i15.i.split:11 %xor_ln1720_3 = xor i31 %trunc_ln1720_1, i31 %select_ln1720_1

]]></Node>
<StgValue><ssdm name="xor_ln1720_3"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="1">
<![CDATA[
for.inc.i15.i.split:12 %zext_ln1716_1 = zext i1 %cc_12

]]></Node>
<StgValue><ssdm name="zext_ln1716_1"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i15.i.split:13 %aw_8 = add i32 %xor_ln1720_1, i32 %zext_ln1716_1

]]></Node>
<StgValue><ssdm name="aw_8"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.i15.i.split:14 %add_ln1717_1 = add i31 %xor_ln1720_3, i31 %zext_ln1720_1

]]></Node>
<StgValue><ssdm name="add_ln1717_1"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i15.i.split:15 %zext_ln1721_1 = zext i31 %add_ln1717_1

]]></Node>
<StgValue><ssdm name="zext_ln1721_1"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i15.i.split:16 %store_ln1721 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_53, i32 %zext_ln1721_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1721"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i15.i.split:17 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %aw_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i15.i.split:18 %br_ln1716 = br void %for.inc.i15.i

]]></Node>
<StgValue><ssdm name="br_ln1716"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="507" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="13" op_4_bw="12" op_5_bw="31" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64">
<![CDATA[
zint_co_reduce.exit:14 %call_ln2182 = call void @zint_co_reduce_mod.1, i32 %vla18, i9 324, i13 3344, i12 2508, i31 %y0i, i64 %pa_3, i64 %pb_3, i64 %qa_3, i64 %qb_3

]]></Node>
<StgValue><ssdm name="call_ln2182"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="508" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="13" op_4_bw="12" op_5_bw="31" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="0">
<![CDATA[
zint_co_reduce.exit:15 %call_ln2183 = call void @zint_co_reduce_mod.1, i32 %vla18, i9 0, i13 4180, i12 1672, i31 %x0i, i64 %pa_3, i64 %pb_3, i64 %qa_3, i64 %qb_3

]]></Node>
<StgValue><ssdm name="call_ln2183"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="509" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="13" op_4_bw="12" op_5_bw="31" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0" op_11_bw="0">
<![CDATA[
zint_co_reduce.exit:15 %call_ln2183 = call void @zint_co_reduce_mod.1, i32 %vla18, i9 0, i13 4180, i12 1672, i31 %x0i, i64 %pa_3, i64 %pb_3, i64 %qa_3, i64 %qb_3

]]></Node>
<StgValue><ssdm name="call_ln2183"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
zint_co_reduce.exit:18 %br_ln2043 = br void %VITIS_LOOP_2066_2

]]></Node>
<StgValue><ssdm name="br_ln2043"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="511" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="13">
<![CDATA[
for.end160:2 %vla18_load_25 = load i13 %vla18_addr_41

]]></Node>
<StgValue><ssdm name="vla18_load_25"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end160:3 %rc = xor i32 %vla18_load_25, i32 1

]]></Node>
<StgValue><ssdm name="rc"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end160:4 %store_ln2193 = store i32 %rc, i32 %rc_1

]]></Node>
<StgValue><ssdm name="store_ln2193"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
for.end160:6 %br_ln2193 = br void %for.inc168

]]></Node>
<StgValue><ssdm name="br_ln2193"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc168:0 %j_6 = load i8 %j_3

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc168:1 %icmp_ln2193 = icmp_eq  i8 %j_6, i8 209

]]></Node>
<StgValue><ssdm name="icmp_ln2193"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc168:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 208, i64 208, i64 208

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc168:3 %br_ln2193 = br i1 %icmp_ln2193, void %for.inc168.split, void %for.end170

]]></Node>
<StgValue><ssdm name="br_ln2193"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc168.split:2 %shl_ln16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %j_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln16"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="13" op_0_bw="10">
<![CDATA[
for.inc168.split:3 %zext_ln2194_1 = zext i10 %shl_ln16

]]></Node>
<StgValue><ssdm name="zext_ln2194_1"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc168.split:4 %add_ln2194 = add i13 %zext_ln2194_1, i13 5016

]]></Node>
<StgValue><ssdm name="add_ln2194"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="11" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc168.split:5 %lshr_ln11 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln2194, i32 2, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln11"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="11">
<![CDATA[
for.inc168.split:6 %zext_ln2194 = zext i11 %lshr_ln11

]]></Node>
<StgValue><ssdm name="zext_ln2194"/></StgValue>
</operation>

<operation id="524" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc168.split:7 %vla18_addr_47 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2194

]]></Node>
<StgValue><ssdm name="vla18_addr_47"/></StgValue>
</operation>

<operation id="525" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="13">
<![CDATA[
for.inc168.split:8 %vla18_load_32 = load i13 %vla18_addr_47

]]></Node>
<StgValue><ssdm name="vla18_load_32"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc168.split:10 %j_7 = add i8 %j_6, i8 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="527" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc168.split:12 %store_ln2193 = store i8 %j_7, i8 %j_3

]]></Node>
<StgValue><ssdm name="store_ln2193"/></StgValue>
</operation>

<operation id="528" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="13">
<![CDATA[
for.end170:5 %vla18_load_30 = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load_30"/></StgValue>
</operation>

<operation id="529" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="13">
<![CDATA[
for.end170:7 %vla18_load_31 = load i13 %vla18_addr_28

]]></Node>
<StgValue><ssdm name="vla18_load_31"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="530" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc168.split:0 %rc_1_load = load i32 %rc_1

]]></Node>
<StgValue><ssdm name="rc_1_load"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc168.split:1 %specloopname_ln2001 = specloopname void @_ssdm_op_SpecLoopName, void @empty_115

]]></Node>
<StgValue><ssdm name="specloopname_ln2001"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="13">
<![CDATA[
for.inc168.split:8 %vla18_load_32 = load i13 %vla18_addr_47

]]></Node>
<StgValue><ssdm name="vla18_load_32"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc168.split:9 %rc_2 = or i32 %vla18_load_32, i32 %rc_1_load

]]></Node>
<StgValue><ssdm name="rc_2"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc168.split:11 %store_ln2193 = store i32 %rc_2, i32 %rc_1

]]></Node>
<StgValue><ssdm name="store_ln2193"/></StgValue>
</operation>

<operation id="535" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
for.inc168.split:13 %br_ln2193 = br void %for.inc168

]]></Node>
<StgValue><ssdm name="br_ln2193"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="536" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end170:0 %rc_1_load_1 = load i32 %rc_1

]]></Node>
<StgValue><ssdm name="rc_1_load_1"/></StgValue>
</operation>

<operation id="537" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end170:1 %sub_ln2196 = sub i32 0, i32 %rc_1_load_1

]]></Node>
<StgValue><ssdm name="sub_ln2196"/></StgValue>
</operation>

<operation id="538" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end170:2 %or_ln2196 = or i32 %rc_1_load_1, i32 %sub_ln2196

]]></Node>
<StgValue><ssdm name="or_ln2196"/></StgValue>
</operation>

<operation id="539" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end170:3 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln2196, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="540" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end170:4 %xor_ln2196 = xor i1 %tmp_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln2196"/></StgValue>
</operation>

<operation id="541" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="13">
<![CDATA[
for.end170:5 %vla18_load_30 = load i13 %vla18_addr

]]></Node>
<StgValue><ssdm name="vla18_load_30"/></StgValue>
</operation>

<operation id="542" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="32">
<![CDATA[
for.end170:6 %trunc_ln2196 = trunc i32 %vla18_load_30

]]></Node>
<StgValue><ssdm name="trunc_ln2196"/></StgValue>
</operation>

<operation id="543" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="13">
<![CDATA[
for.end170:7 %vla18_load_31 = load i13 %vla18_addr_28

]]></Node>
<StgValue><ssdm name="vla18_load_31"/></StgValue>
</operation>

<operation id="544" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="32">
<![CDATA[
for.end170:8 %trunc_ln2196_1 = trunc i32 %vla18_load_31

]]></Node>
<StgValue><ssdm name="trunc_ln2196_1"/></StgValue>
</operation>

<operation id="545" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end170:9 %and_ln2196 = and i1 %trunc_ln2196, i1 %xor_ln2196

]]></Node>
<StgValue><ssdm name="and_ln2196"/></StgValue>
</operation>

<operation id="546" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end170:10 %and_ln2196_1 = and i1 %and_ln2196, i1 %trunc_ln2196_1

]]></Node>
<StgValue><ssdm name="and_ln2196_1"/></StgValue>
</operation>

<operation id="547" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1">
<![CDATA[
for.end170:11 %ret_ln2197 = ret i1 %and_ln2196_1

]]></Node>
<StgValue><ssdm name="ret_ln2197"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
