
EV_DAQ_Unit.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002a  00800100  00000506  0000059a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000506  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000b  0080012a  0080012a  000005c4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000005c4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000005f4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e8  00000000  00000000  00000634  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f50  00000000  00000000  0000071c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000006a8  00000000  00000000  0000166c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000526  00000000  00000000  00001d14  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000244  00000000  00000000  0000223c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003e6  00000000  00000000  00002480  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007cd  00000000  00000000  00002866  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c8  00000000  00000000  00003033  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__ctors_end>
   4:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
   8:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
   c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  10:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  14:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  18:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  1c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  20:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  24:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  28:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  2c:	0c 94 c4 01 	jmp	0x388	; 0x388 <__vector_11>
  30:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  34:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  38:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  3c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  40:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  44:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  48:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  4c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  50:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  54:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  58:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  5c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  60:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  64:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  68:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  6c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  70:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  74:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  78:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  7c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  80:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  84:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  88:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  8c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  90:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  94:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  98:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  9c:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  a0:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  a4:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  a8:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  ac:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>
  b0:	0c 94 77 00 	jmp	0xee	; 0xee <__bad_interrupt>

000000b4 <__ctors_end>:
  b4:	11 24       	eor	r1, r1
  b6:	1f be       	out	0x3f, r1	; 63
  b8:	cf ef       	ldi	r28, 0xFF	; 255
  ba:	d8 e0       	ldi	r29, 0x08	; 8
  bc:	de bf       	out	0x3e, r29	; 62
  be:	cd bf       	out	0x3d, r28	; 61

000000c0 <__do_copy_data>:
  c0:	11 e0       	ldi	r17, 0x01	; 1
  c2:	a0 e0       	ldi	r26, 0x00	; 0
  c4:	b1 e0       	ldi	r27, 0x01	; 1
  c6:	e6 e0       	ldi	r30, 0x06	; 6
  c8:	f5 e0       	ldi	r31, 0x05	; 5
  ca:	02 c0       	rjmp	.+4      	; 0xd0 <__do_copy_data+0x10>
  cc:	05 90       	lpm	r0, Z+
  ce:	0d 92       	st	X+, r0
  d0:	aa 32       	cpi	r26, 0x2A	; 42
  d2:	b1 07       	cpc	r27, r17
  d4:	d9 f7       	brne	.-10     	; 0xcc <__do_copy_data+0xc>

000000d6 <__do_clear_bss>:
  d6:	21 e0       	ldi	r18, 0x01	; 1
  d8:	aa e2       	ldi	r26, 0x2A	; 42
  da:	b1 e0       	ldi	r27, 0x01	; 1
  dc:	01 c0       	rjmp	.+2      	; 0xe0 <.do_clear_bss_start>

000000de <.do_clear_bss_loop>:
  de:	1d 92       	st	X+, r1

000000e0 <.do_clear_bss_start>:
  e0:	a5 33       	cpi	r26, 0x35	; 53
  e2:	b2 07       	cpc	r27, r18
  e4:	e1 f7       	brne	.-8      	; 0xde <.do_clear_bss_loop>
  e6:	0e 94 91 01 	call	0x322	; 0x322 <main>
  ea:	0c 94 81 02 	jmp	0x502	; 0x502 <_exit>

000000ee <__bad_interrupt>:
  ee:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000f2 <gpio_init>:
* @brief Initialize GPIO for EV DAQ UNIT project
* @return void
*/
void gpio_init(void) {
    /* Setup Switches */
    clrbits(SW_DDR, ((1<<SW1)|(1<<SW2))); // Set switches to input
  f2:	84 b1       	in	r24, 0x04	; 4
  f4:	8c 7f       	andi	r24, 0xFC	; 252
  f6:	84 b9       	out	0x04, r24	; 4
    sbits(SW_PORT, ((1<<SW1)|(1<<SW2)));  // Turn on pullups on switches
  f8:	85 b1       	in	r24, 0x05	; 5
  fa:	83 60       	ori	r24, 0x03	; 3
  fc:	85 b9       	out	0x05, r24	; 5
    
    /* Setup LEDs */
    sbits(LED_DDR, ((1<<LED_RED)|(1<<LED_YLW)));  // LEDs as output
  fe:	8a b1       	in	r24, 0x0a	; 10
 100:	80 6c       	ori	r24, 0xC0	; 192
 102:	8a b9       	out	0x0a, r24	; 10
    
    /* Setup LCD /RST */
    sbit(LCD_RST_DDR, LCD_RST);     // Set LCD_RST to output
 104:	22 9a       	sbi	0x04, 2	; 4
    sbit(LCD_RST_PORT, LCD_RST);    // Drive LCD_RST high    
 106:	2a 9a       	sbi	0x05, 2	; 5
 108:	08 95       	ret

0000010a <i2c1_init>:
* @param[in] cpu_freq   CPU frequency (usually F_CPU) in Hz
* @param[in] i2c_freq   desired I2C frequency in Hz
* @return uint8_t   Division factor
*/
uint8_t i2c_calc_br_div(uint32_t cpu_freq, uint32_t i2c_freq) {
    return((uint8_t)(((cpu_freq/i2c_freq) - 16)>>1));
 10a:	0e 94 5f 02 	call	0x4be	; 0x4be <__udivmodsi4>
 10e:	da 01       	movw	r26, r20
 110:	c9 01       	movw	r24, r18
 112:	40 97       	sbiw	r24, 0x10	; 16
 114:	a1 09       	sbc	r26, r1
 116:	b1 09       	sbc	r27, r1
 118:	b6 95       	lsr	r27
 11a:	a7 95       	ror	r26
 11c:	97 95       	ror	r25
 11e:	87 95       	ror	r24
* @param[in] cpu_freq   CPU frequency (usually F_CPU) in Hz
* @param[in] i2c_freq   desired I2C frequency in Hz
* @return void
*/
void i2c1_init(uint32_t cpu_freq, uint32_t i2c_freq) {
    TWBR1 = i2c_calc_br_div(cpu_freq, i2c_freq);   // Set I2C SCL to correct value
 120:	80 93 d8 00 	sts	0x00D8, r24
    TWCR1 |= (1<<TWIE); // Enable TWI interrupt
 124:	ec ed       	ldi	r30, 0xDC	; 220
 126:	f0 e0       	ldi	r31, 0x00	; 0
 128:	80 81       	ld	r24, Z
 12a:	81 60       	ori	r24, 0x01	; 1
 12c:	80 83       	st	Z, r24
 12e:	08 95       	ret

00000130 <i2c1_tx>:
* @brief Start I2C master tx event
* @param[in] i2c_event   Type of I2C event
* @return uint8_t I2C status register
*/
uint8_t i2c1_tx(uint8_t i2c_event) {
    switch(i2c_event) {
 130:	81 30       	cpi	r24, 0x01	; 1
 132:	69 f0       	breq	.+26     	; 0x14e <i2c1_tx+0x1e>
 134:	18 f0       	brcs	.+6      	; 0x13c <i2c1_tx+0xc>
 136:	82 30       	cpi	r24, 0x02	; 2
 138:	99 f0       	breq	.+38     	; 0x160 <i2c1_tx+0x30>
 13a:	1a c0       	rjmp	.+52     	; 0x170 <i2c1_tx+0x40>
        case I2C_START:
            TWCR1 = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);    // Tx start condition
 13c:	84 ea       	ldi	r24, 0xA4	; 164
 13e:	80 93 dc 00 	sts	0x00DC, r24
            while(!(TWCR1 & (1<<TWINT))); // Wait for current request to process            
 142:	ec ed       	ldi	r30, 0xDC	; 220
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	88 23       	and	r24, r24
 14a:	ec f7       	brge	.-6      	; 0x146 <i2c1_tx+0x16>
 14c:	11 c0       	rjmp	.+34     	; 0x170 <i2c1_tx+0x40>
            break;
        case I2C_DATA:
            TWCR1 = (1<<TWINT) | (1<<TWEN);                 // Tx data
 14e:	84 e8       	ldi	r24, 0x84	; 132
 150:	80 93 dc 00 	sts	0x00DC, r24
            while(!(TWCR1 & (1<<TWINT))); // Wait for current request to process
 154:	ec ed       	ldi	r30, 0xDC	; 220
 156:	f0 e0       	ldi	r31, 0x00	; 0
 158:	80 81       	ld	r24, Z
 15a:	88 23       	and	r24, r24
 15c:	ec f7       	brge	.-6      	; 0x158 <i2c1_tx+0x28>
 15e:	08 c0       	rjmp	.+16     	; 0x170 <i2c1_tx+0x40>
            break;
        case I2C_STOP:
            TWCR1 = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);    // Tx stop condition
 160:	84 e9       	ldi	r24, 0x94	; 148
 162:	80 93 dc 00 	sts	0x00DC, r24
            while(!(TWCR1 & (1<<TWSTO))); // Wait for current request to process
 166:	ec ed       	ldi	r30, 0xDC	; 220
 168:	f0 e0       	ldi	r31, 0x00	; 0
 16a:	80 81       	ld	r24, Z
 16c:	84 ff       	sbrs	r24, 4
 16e:	fd cf       	rjmp	.-6      	; 0x16a <i2c1_tx+0x3a>
            break;
    }
    return(TWSR1 & I2C_STATUS_REG_MASK);     // Return only status bits in status reg
 170:	80 91 d9 00 	lds	r24, 0x00D9
}
 174:	88 7f       	andi	r24, 0xF8	; 248
 176:	08 95       	ret

00000178 <lcd_write>:
* @param uint8_t cmd_data       0 to send command, others to send data
* @param uint8_t *data          Pointer to data array to send.
* @param uint16_t num_bytes     Length of data to send.
* @return void
*/
void lcd_write(uint8_t cmd_data, uint8_t *data, uint16_t num_bytes) {
 178:	ef 92       	push	r14
 17a:	ff 92       	push	r15
 17c:	0f 93       	push	r16
 17e:	1f 93       	push	r17
 180:	cf 93       	push	r28
 182:	df 93       	push	r29
 184:	c8 2f       	mov	r28, r24
 186:	7b 01       	movw	r14, r22
 188:	8a 01       	movw	r16, r20
    i2c1_tx(I2C_START);     // Send start condition
 18a:	80 e0       	ldi	r24, 0x00	; 0
 18c:	0e 94 98 00 	call	0x130	; 0x130 <i2c1_tx>
    TWDR1 = LCD_I2C_ADDR;   // Set Slave Addr
 190:	8c e7       	ldi	r24, 0x7C	; 124
 192:	80 93 db 00 	sts	0x00DB, r24
    i2c1_tx(I2C_DATA);      // Send Slave Addr
 196:	81 e0       	ldi	r24, 0x01	; 1
 198:	0e 94 98 00 	call	0x130	; 0x130 <i2c1_tx>
    
    if(cmd_data == LCD_CMD) {
 19c:	c1 11       	cpse	r28, r1
 19e:	06 c0       	rjmp	.+12     	; 0x1ac <lcd_write+0x34>
        TWDR1 = LCD_CMD;    // Load "Command" byte for LCD
 1a0:	10 92 db 00 	sts	0x00DB, r1
        i2c1_tx(I2C_DATA);  // Send "Command" byte
 1a4:	81 e0       	ldi	r24, 0x01	; 1
 1a6:	0e 94 98 00 	call	0x130	; 0x130 <i2c1_tx>
 1aa:	06 c0       	rjmp	.+12     	; 0x1b8 <lcd_write+0x40>
    } else {
        TWDR1 = LCD_DATA;   // Load "Data" byte for LCD
 1ac:	80 e4       	ldi	r24, 0x40	; 64
 1ae:	80 93 db 00 	sts	0x00DB, r24
        i2c1_tx(I2C_DATA);  // Send "Data" byte
 1b2:	81 e0       	ldi	r24, 0x01	; 1
 1b4:	0e 94 98 00 	call	0x130	; 0x130 <i2c1_tx>
    }
    
    for(uint16_t i=0; i<num_bytes; i++) {   // Send bytes
 1b8:	01 15       	cp	r16, r1
 1ba:	11 05       	cpc	r17, r1
 1bc:	89 f0       	breq	.+34     	; 0x1e0 <lcd_write+0x68>
 1be:	e7 01       	movw	r28, r14
 1c0:	0e 0d       	add	r16, r14
 1c2:	1f 1d       	adc	r17, r15
        TWDR1 = data[i];
 1c4:	0f 2e       	mov	r0, r31
 1c6:	fb ed       	ldi	r31, 0xDB	; 219
 1c8:	ef 2e       	mov	r14, r31
 1ca:	f1 2c       	mov	r15, r1
 1cc:	f0 2d       	mov	r31, r0
 1ce:	89 91       	ld	r24, Y+
 1d0:	f7 01       	movw	r30, r14
 1d2:	80 83       	st	Z, r24
        i2c1_tx(I2C_DATA);
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	0e 94 98 00 	call	0x130	; 0x130 <i2c1_tx>
    } else {
        TWDR1 = LCD_DATA;   // Load "Data" byte for LCD
        i2c1_tx(I2C_DATA);  // Send "Data" byte
    }
    
    for(uint16_t i=0; i<num_bytes; i++) {   // Send bytes
 1da:	c0 17       	cp	r28, r16
 1dc:	d1 07       	cpc	r29, r17
 1de:	b9 f7       	brne	.-18     	; 0x1ce <lcd_write+0x56>
        TWDR1 = data[i];
        i2c1_tx(I2C_DATA);
    }
    
    i2c1_tx(I2C_STOP);  // Send stop condition
 1e0:	82 e0       	ldi	r24, 0x02	; 2
 1e2:	0e 94 98 00 	call	0x130	; 0x130 <i2c1_tx>
}
 1e6:	df 91       	pop	r29
 1e8:	cf 91       	pop	r28
 1ea:	1f 91       	pop	r17
 1ec:	0f 91       	pop	r16
 1ee:	ff 90       	pop	r15
 1f0:	ef 90       	pop	r14
 1f2:	08 95       	ret

000001f4 <lcd_set_line2>:

/*!
* @brief Set cursor to LCD line 2
* @return void
*/
void lcd_set_line2() {
 1f4:	cf 93       	push	r28
 1f6:	df 93       	push	r29
 1f8:	1f 92       	push	r1
 1fa:	cd b7       	in	r28, 0x3d	; 61
 1fc:	de b7       	in	r29, 0x3e	; 62
    uint8_t lcd_line2[1] = {LCD_LINE2};
 1fe:	80 ec       	ldi	r24, 0xC0	; 192
 200:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(LCD_CMD, lcd_line2, 1);
 202:	41 e0       	ldi	r20, 0x01	; 1
 204:	50 e0       	ldi	r21, 0x00	; 0
 206:	be 01       	movw	r22, r28
 208:	6f 5f       	subi	r22, 0xFF	; 255
 20a:	7f 4f       	sbci	r23, 0xFF	; 255
 20c:	80 e0       	ldi	r24, 0x00	; 0
 20e:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_write>
    delay(10);
 212:	8a e0       	ldi	r24, 0x0A	; 10
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
}
 21a:	0f 90       	pop	r0
 21c:	df 91       	pop	r29
 21e:	cf 91       	pop	r28
 220:	08 95       	ret

00000222 <lcd_init>:

/*!
* @brief Initialize LCD
* @return void
*/
void lcd_init(void) {
 222:	cf 93       	push	r28
 224:	df 93       	push	r29
 226:	cd b7       	in	r28, 0x3d	; 61
 228:	de b7       	in	r29, 0x3e	; 62
 22a:	aa 97       	sbiw	r28, 0x2a	; 42
 22c:	0f b6       	in	r0, 0x3f	; 63
 22e:	f8 94       	cli
 230:	de bf       	out	0x3e, r29	; 62
 232:	0f be       	out	0x3f, r0	; 63
 234:	cd bf       	out	0x3d, r28	; 61
    uint8_t lcd_config_1[1] = {0x38};
 236:	88 e3       	ldi	r24, 0x38	; 56
 238:	89 83       	std	Y+1, r24	; 0x01
    uint8_t lcd_config_2[1] = {0x39};
 23a:	89 e3       	ldi	r24, 0x39	; 57
 23c:	8a 83       	std	Y+2, r24	; 0x02
    uint8_t lcd_config_3[7] = {0x14, 0x78, 0x5E, 0x6D, 0x0C, 0x01, 0x06};
 23e:	87 e0       	ldi	r24, 0x07	; 7
 240:	e0 e0       	ldi	r30, 0x00	; 0
 242:	f1 e0       	ldi	r31, 0x01	; 1
 244:	de 01       	movw	r26, r28
 246:	13 96       	adiw	r26, 0x03	; 3
 248:	01 90       	ld	r0, Z+
 24a:	0d 92       	st	X+, r0
 24c:	8a 95       	dec	r24
 24e:	e1 f7       	brne	.-8      	; 0x248 <lcd_init+0x26>
    uint8_t lcd_config_4[1] = {0x70};     // Set contrast 
 250:	80 e7       	ldi	r24, 0x70	; 112
 252:	8a 87       	std	Y+10, r24	; 0x0a
                                
    uint8_t lcd_init_str1[16] = "EV DAQ UNIT v0.1";
 254:	80 e1       	ldi	r24, 0x10	; 16
 256:	e7 e0       	ldi	r30, 0x07	; 7
 258:	f1 e0       	ldi	r31, 0x01	; 1
 25a:	de 01       	movw	r26, r28
 25c:	1b 96       	adiw	r26, 0x0b	; 11
 25e:	01 90       	ld	r0, Z+
 260:	0d 92       	st	X+, r0
 262:	8a 95       	dec	r24
 264:	e1 f7       	brne	.-8      	; 0x25e <lcd_init+0x3c>
    uint8_t lcd_init_str2[16] = "github.com/jfri2";
 266:	80 e1       	ldi	r24, 0x10	; 16
 268:	e8 e1       	ldi	r30, 0x18	; 24
 26a:	f1 e0       	ldi	r31, 0x01	; 1
 26c:	de 01       	movw	r26, r28
 26e:	5b 96       	adiw	r26, 0x1b	; 27
 270:	01 90       	ld	r0, Z+
 272:	0d 92       	st	X+, r0
 274:	8a 95       	dec	r24
 276:	e1 f7       	brne	.-8      	; 0x270 <lcd_init+0x4e>
    
    /* Reset LCD */
    clrbit(LCD_RST_PORT, LCD_RST);
 278:	2a 98       	cbi	0x05, 2	; 5
    delay(10);
 27a:	8a e0       	ldi	r24, 0x0A	; 10
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
    sbit(LCD_RST_PORT, LCD_RST);
 282:	2a 9a       	sbi	0x05, 2	; 5
    delay(10);
 284:	8a e0       	ldi	r24, 0x0A	; 10
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
    
    /* Write Configuration to LCD */
    lcd_write(LCD_CMD, lcd_config_1, 1);
 28c:	41 e0       	ldi	r20, 0x01	; 1
 28e:	50 e0       	ldi	r21, 0x00	; 0
 290:	be 01       	movw	r22, r28
 292:	6f 5f       	subi	r22, 0xFF	; 255
 294:	7f 4f       	sbci	r23, 0xFF	; 255
 296:	80 e0       	ldi	r24, 0x00	; 0
 298:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_write>
    delay(10);
 29c:	8a e0       	ldi	r24, 0x0A	; 10
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
    lcd_write(LCD_CMD, lcd_config_2, 1);
 2a4:	41 e0       	ldi	r20, 0x01	; 1
 2a6:	50 e0       	ldi	r21, 0x00	; 0
 2a8:	be 01       	movw	r22, r28
 2aa:	6e 5f       	subi	r22, 0xFE	; 254
 2ac:	7f 4f       	sbci	r23, 0xFF	; 255
 2ae:	80 e0       	ldi	r24, 0x00	; 0
 2b0:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_write>
    delay(10);
 2b4:	8a e0       	ldi	r24, 0x0A	; 10
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
    lcd_write(LCD_CMD, lcd_config_3, 7);
 2bc:	47 e0       	ldi	r20, 0x07	; 7
 2be:	50 e0       	ldi	r21, 0x00	; 0
 2c0:	be 01       	movw	r22, r28
 2c2:	6d 5f       	subi	r22, 0xFD	; 253
 2c4:	7f 4f       	sbci	r23, 0xFF	; 255
 2c6:	80 e0       	ldi	r24, 0x00	; 0
 2c8:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_write>
    delay(10);
 2cc:	8a e0       	ldi	r24, 0x0A	; 10
 2ce:	90 e0       	ldi	r25, 0x00	; 0
 2d0:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
    lcd_write(LCD_CMD, lcd_config_4, 1);
 2d4:	41 e0       	ldi	r20, 0x01	; 1
 2d6:	50 e0       	ldi	r21, 0x00	; 0
 2d8:	be 01       	movw	r22, r28
 2da:	66 5f       	subi	r22, 0xF6	; 246
 2dc:	7f 4f       	sbci	r23, 0xFF	; 255
 2de:	80 e0       	ldi	r24, 0x00	; 0
 2e0:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_write>
    delay(10);    
 2e4:	8a e0       	ldi	r24, 0x0A	; 10
 2e6:	90 e0       	ldi	r25, 0x00	; 0
 2e8:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
    
    /* Display Initial Message */
    //lcd_set_line1();
    lcd_write(LCD_DATA, lcd_init_str1, 16);
 2ec:	40 e1       	ldi	r20, 0x10	; 16
 2ee:	50 e0       	ldi	r21, 0x00	; 0
 2f0:	be 01       	movw	r22, r28
 2f2:	65 5f       	subi	r22, 0xF5	; 245
 2f4:	7f 4f       	sbci	r23, 0xFF	; 255
 2f6:	80 e4       	ldi	r24, 0x40	; 64
 2f8:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_write>
    lcd_set_line2();
 2fc:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <lcd_set_line2>
    lcd_write(LCD_DATA, lcd_init_str2, 16);
 300:	40 e1       	ldi	r20, 0x10	; 16
 302:	50 e0       	ldi	r21, 0x00	; 0
 304:	be 01       	movw	r22, r28
 306:	65 5e       	subi	r22, 0xE5	; 229
 308:	7f 4f       	sbci	r23, 0xFF	; 255
 30a:	80 e4       	ldi	r24, 0x40	; 64
 30c:	0e 94 bc 00 	call	0x178	; 0x178 <lcd_write>
}
 310:	aa 96       	adiw	r28, 0x2a	; 42
 312:	0f b6       	in	r0, 0x3f	; 63
 314:	f8 94       	cli
 316:	de bf       	out	0x3e, r29	; 62
 318:	0f be       	out	0x3f, r0	; 63
 31a:	cd bf       	out	0x3d, r28	; 61
 31c:	df 91       	pop	r29
 31e:	cf 91       	pop	r28
 320:	08 95       	ret

00000322 <main>:
uint16_t lc_adc_val = 0;
uint8_t lcd_temp[] = { 0x40, 0x46, 0x72, 0x69, 0x74, 0x7a }; // Sets line 1, Print "FRITZ"

int main(void) {
    /* Initialization Routines */
    sei();
 322:	78 94       	sei
    gpio_init();
 324:	0e 94 79 00 	call	0xf2	; 0xf2 <gpio_init>
    timer1_1ms_init();
 328:	0e 94 29 02 	call	0x452	; 0x452 <timer1_1ms_init>
    i2c1_init(F_CPU, I2C_SCL_FREQ);
 32c:	20 ea       	ldi	r18, 0xA0	; 160
 32e:	36 e8       	ldi	r19, 0x86	; 134
 330:	41 e0       	ldi	r20, 0x01	; 1
 332:	50 e0       	ldi	r21, 0x00	; 0
 334:	60 e0       	ldi	r22, 0x00	; 0
 336:	74 e2       	ldi	r23, 0x24	; 36
 338:	84 ef       	ldi	r24, 0xF4	; 244
 33a:	90 e0       	ldi	r25, 0x00	; 0
 33c:	0e 94 85 00 	call	0x10a	; 0x10a <i2c1_init>
    lcd_init();
 340:	0e 94 11 01 	call	0x222	; 0x222 <lcd_init>
    tbit(LED_PORT, LED_YLW);
 344:	8b b1       	in	r24, 0x0b	; 11
 346:	80 58       	subi	r24, 0x80	; 128
 348:	8b b9       	out	0x0b, r24	; 11

    while(1) {
        // Status LED blink
        delay(500);
        tbits(LED_PORT, ((1<<LED_YLW)|(1<<LED_RED)));     
 34a:	c0 ec       	ldi	r28, 0xC0	; 192
    lcd_init();
    tbit(LED_PORT, LED_YLW);

    while(1) {
        // Status LED blink
        delay(500);
 34c:	84 ef       	ldi	r24, 0xF4	; 244
 34e:	91 e0       	ldi	r25, 0x01	; 1
 350:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
        tbits(LED_PORT, ((1<<LED_YLW)|(1<<LED_RED)));     
 354:	8b b1       	in	r24, 0x0b	; 11
 356:	8c 27       	eor	r24, r28
 358:	8b b9       	out	0x0b, r24	; 11
        
        // Blink LEDs fast while SW2 is pressed 
        while((chkbit(SW_PIN, SW2) == 0)) {
 35a:	19 99       	sbic	0x03, 1	; 3
 35c:	09 c0       	rjmp	.+18     	; 0x370 <main+0x4e>
            tbits(LED_PORT, (LED_ALL));
 35e:	8b b1       	in	r24, 0x0b	; 11
 360:	8c 27       	eor	r24, r28
 362:	8b b9       	out	0x0b, r24	; 11
            delay(100);
 364:	84 e6       	ldi	r24, 0x64	; 100
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
        // Status LED blink
        delay(500);
        tbits(LED_PORT, ((1<<LED_YLW)|(1<<LED_RED)));     
        
        // Blink LEDs fast while SW2 is pressed 
        while((chkbit(SW_PIN, SW2) == 0)) {
 36c:	19 9b       	sbis	0x03, 1	; 3
 36e:	f7 cf       	rjmp	.-18     	; 0x35e <main+0x3c>
            tbits(LED_PORT, (LED_ALL));
            delay(100);
        }
        
        // Blink LEDs faster while SW1 is pressed
        while((chkbit(SW_PIN, SW1) == 0)) {
 370:	18 99       	sbic	0x03, 0	; 3
 372:	ec cf       	rjmp	.-40     	; 0x34c <main+0x2a>
            tbits(LED_PORT, (LED_ALL));
 374:	8b b1       	in	r24, 0x0b	; 11
 376:	8c 27       	eor	r24, r28
 378:	8b b9       	out	0x0b, r24	; 11
            delay(50);
 37a:	82 e3       	ldi	r24, 0x32	; 50
 37c:	90 e0       	ldi	r25, 0x00	; 0
 37e:	0e 94 45 02 	call	0x48a	; 0x48a <delay>
            tbits(LED_PORT, (LED_ALL));
            delay(100);
        }
        
        // Blink LEDs faster while SW1 is pressed
        while((chkbit(SW_PIN, SW1) == 0)) {
 382:	18 9b       	sbis	0x03, 0	; 3
 384:	f7 cf       	rjmp	.-18     	; 0x374 <main+0x52>
 386:	e2 cf       	rjmp	.-60     	; 0x34c <main+0x2a>

00000388 <__vector_11>:
volatile uint8_t systime_s = 0;
volatile uint8_t systime_m = 0;
volatile uint8_t systime_h = 0;
volatile uint16_t systime_d = 0;

ISR(TIMER1_COMPA_vect) {
 388:	1f 92       	push	r1
 38a:	0f 92       	push	r0
 38c:	0f b6       	in	r0, 0x3f	; 63
 38e:	0f 92       	push	r0
 390:	11 24       	eor	r1, r1
 392:	2f 93       	push	r18
 394:	8f 93       	push	r24
 396:	9f 93       	push	r25
 398:	af 93       	push	r26
 39a:	bf 93       	push	r27
    /* Increment systck global vars to keep system time */
    systck++;
 39c:	80 91 31 01 	lds	r24, 0x0131
 3a0:	90 91 32 01 	lds	r25, 0x0132
 3a4:	a0 91 33 01 	lds	r26, 0x0133
 3a8:	b0 91 34 01 	lds	r27, 0x0134
 3ac:	01 96       	adiw	r24, 0x01	; 1
 3ae:	a1 1d       	adc	r26, r1
 3b0:	b1 1d       	adc	r27, r1
 3b2:	80 93 31 01 	sts	0x0131, r24
 3b6:	90 93 32 01 	sts	0x0132, r25
 3ba:	a0 93 33 01 	sts	0x0133, r26
 3be:	b0 93 34 01 	sts	0x0134, r27
    systime_ms++;
 3c2:	80 91 2f 01 	lds	r24, 0x012F
 3c6:	90 91 30 01 	lds	r25, 0x0130
 3ca:	01 96       	adiw	r24, 0x01	; 1
 3cc:	90 93 30 01 	sts	0x0130, r25
 3d0:	80 93 2f 01 	sts	0x012F, r24
    if(systime_ms >= 1000) {
 3d4:	80 91 2f 01 	lds	r24, 0x012F
 3d8:	90 91 30 01 	lds	r25, 0x0130
 3dc:	88 3e       	cpi	r24, 0xE8	; 232
 3de:	93 40       	sbci	r25, 0x03	; 3
 3e0:	70 f1       	brcs	.+92     	; 0x43e <__vector_11+0xb6>
        systime_ms = 0;
 3e2:	10 92 30 01 	sts	0x0130, r1
 3e6:	10 92 2f 01 	sts	0x012F, r1
        systime_s++;
 3ea:	80 91 2e 01 	lds	r24, 0x012E
 3ee:	8f 5f       	subi	r24, 0xFF	; 255
 3f0:	80 93 2e 01 	sts	0x012E, r24
        if(systime_s >= 60) {
 3f4:	80 91 2e 01 	lds	r24, 0x012E
 3f8:	8c 33       	cpi	r24, 0x3C	; 60
 3fa:	08 f1       	brcs	.+66     	; 0x43e <__vector_11+0xb6>
            systime_s = 0;
 3fc:	10 92 2e 01 	sts	0x012E, r1
            systime_m++;
 400:	80 91 2d 01 	lds	r24, 0x012D
 404:	8f 5f       	subi	r24, 0xFF	; 255
 406:	80 93 2d 01 	sts	0x012D, r24
            if(systime_m >= 60) {
 40a:	80 91 2d 01 	lds	r24, 0x012D
 40e:	8c 33       	cpi	r24, 0x3C	; 60
 410:	b0 f0       	brcs	.+44     	; 0x43e <__vector_11+0xb6>
                systime_m = 0;
 412:	10 92 2d 01 	sts	0x012D, r1
                systime_h++;
 416:	80 91 2c 01 	lds	r24, 0x012C
 41a:	8f 5f       	subi	r24, 0xFF	; 255
 41c:	80 93 2c 01 	sts	0x012C, r24
                if(systime_h >= 24) {
 420:	80 91 2c 01 	lds	r24, 0x012C
 424:	88 31       	cpi	r24, 0x18	; 24
 426:	58 f0       	brcs	.+22     	; 0x43e <__vector_11+0xb6>
                    systime_h = 0;
 428:	10 92 2c 01 	sts	0x012C, r1
                    systime_d++;
 42c:	80 91 2a 01 	lds	r24, 0x012A
 430:	90 91 2b 01 	lds	r25, 0x012B
 434:	01 96       	adiw	r24, 0x01	; 1
 436:	90 93 2b 01 	sts	0x012B, r25
 43a:	80 93 2a 01 	sts	0x012A, r24
                }
            }
        }        
    }
}
 43e:	bf 91       	pop	r27
 440:	af 91       	pop	r26
 442:	9f 91       	pop	r25
 444:	8f 91       	pop	r24
 446:	2f 91       	pop	r18
 448:	0f 90       	pop	r0
 44a:	0f be       	out	0x3f, r0	; 63
 44c:	0f 90       	pop	r0
 44e:	1f 90       	pop	r1
 450:	18 95       	reti

00000452 <timer1_1ms_init>:
/*!
* @brief Disable timer1 and timer1 interrupts
* @return void
*/
inline void timer1_disable(void) {
    TIMSK1 &= ~(1<<OCIE1A); // Disable Output compare Interrupt on Match A
 452:	af e6       	ldi	r26, 0x6F	; 111
 454:	b0 e0       	ldi	r27, 0x00	; 0
 456:	8c 91       	ld	r24, X
 458:	8d 7f       	andi	r24, 0xFD	; 253
 45a:	8c 93       	st	X, r24
    TCCR1B &= ~((1<<CS12) | (1<<CS11) | (1<<CS10)); // Disable timer1 clock source (disables timer)
 45c:	e1 e8       	ldi	r30, 0x81	; 129
 45e:	f0 e0       	ldi	r31, 0x00	; 0
 460:	80 81       	ld	r24, Z
 462:	88 7f       	andi	r24, 0xF8	; 248
 464:	80 83       	st	Z, r24
*/
void timer1_1ms_init(void) {
    static uint16_t timer1_1ms_compare_value = 250-1;
        
    timer1_disable();
    TCCR1A = 0x00;  // Make sure no pins are set to output
 466:	10 92 80 00 	sts	0x0080, r1
    TCCR1B |= (1<<WGM12) | TIMER1_PRESCALE_MASK;  // Set CTC, prescalar to clk(io)/64 (250 counts per 1ms)
 46a:	80 81       	ld	r24, Z
 46c:	8b 60       	ori	r24, 0x0B	; 11
 46e:	80 83       	st	Z, r24
    OCR1A = timer1_1ms_compare_value;    
 470:	89 ef       	ldi	r24, 0xF9	; 249
 472:	90 e0       	ldi	r25, 0x00	; 0
 474:	90 93 89 00 	sts	0x0089, r25
 478:	80 93 88 00 	sts	0x0088, r24
/*!
* @brief Enable timer1 and timer1 interrupts
* @return void
*/
inline void timer1_enable(void) {
    TIMSK1 |= (1<<OCIE1A);  // Enable Output Compare Interrupt on Match A
 47c:	8c 91       	ld	r24, X
 47e:	82 60       	ori	r24, 0x02	; 2
 480:	8c 93       	st	X, r24
    TCCR1B |= TIMER1_PRESCALE_MASK; // Enable timer1 clock source (disables timer)
 482:	80 81       	ld	r24, Z
 484:	83 60       	ori	r24, 0x03	; 3
 486:	80 83       	st	Z, r24
 488:	08 95       	ret

0000048a <delay>:
* @brief Delay milliseconds
* @param uint16_t delay_ms  Time to delay in milliseconds
* @return void
*/
void delay(uint16_t delay_ms) {
    uint32_t systck_1 = systck;
 48a:	40 91 31 01 	lds	r20, 0x0131
 48e:	50 91 32 01 	lds	r21, 0x0132
 492:	60 91 33 01 	lds	r22, 0x0133
 496:	70 91 34 01 	lds	r23, 0x0134
    while(systck < (systck_1 + delay_ms));  // delay
 49a:	48 0f       	add	r20, r24
 49c:	59 1f       	adc	r21, r25
 49e:	61 1d       	adc	r22, r1
 4a0:	71 1d       	adc	r23, r1
 4a2:	80 91 31 01 	lds	r24, 0x0131
 4a6:	90 91 32 01 	lds	r25, 0x0132
 4aa:	a0 91 33 01 	lds	r26, 0x0133
 4ae:	b0 91 34 01 	lds	r27, 0x0134
 4b2:	84 17       	cp	r24, r20
 4b4:	95 07       	cpc	r25, r21
 4b6:	a6 07       	cpc	r26, r22
 4b8:	b7 07       	cpc	r27, r23
 4ba:	98 f3       	brcs	.-26     	; 0x4a2 <delay+0x18>
 4bc:	08 95       	ret

000004be <__udivmodsi4>:
 4be:	a1 e2       	ldi	r26, 0x21	; 33
 4c0:	1a 2e       	mov	r1, r26
 4c2:	aa 1b       	sub	r26, r26
 4c4:	bb 1b       	sub	r27, r27
 4c6:	fd 01       	movw	r30, r26
 4c8:	0d c0       	rjmp	.+26     	; 0x4e4 <__udivmodsi4_ep>

000004ca <__udivmodsi4_loop>:
 4ca:	aa 1f       	adc	r26, r26
 4cc:	bb 1f       	adc	r27, r27
 4ce:	ee 1f       	adc	r30, r30
 4d0:	ff 1f       	adc	r31, r31
 4d2:	a2 17       	cp	r26, r18
 4d4:	b3 07       	cpc	r27, r19
 4d6:	e4 07       	cpc	r30, r20
 4d8:	f5 07       	cpc	r31, r21
 4da:	20 f0       	brcs	.+8      	; 0x4e4 <__udivmodsi4_ep>
 4dc:	a2 1b       	sub	r26, r18
 4de:	b3 0b       	sbc	r27, r19
 4e0:	e4 0b       	sbc	r30, r20
 4e2:	f5 0b       	sbc	r31, r21

000004e4 <__udivmodsi4_ep>:
 4e4:	66 1f       	adc	r22, r22
 4e6:	77 1f       	adc	r23, r23
 4e8:	88 1f       	adc	r24, r24
 4ea:	99 1f       	adc	r25, r25
 4ec:	1a 94       	dec	r1
 4ee:	69 f7       	brne	.-38     	; 0x4ca <__udivmodsi4_loop>
 4f0:	60 95       	com	r22
 4f2:	70 95       	com	r23
 4f4:	80 95       	com	r24
 4f6:	90 95       	com	r25
 4f8:	9b 01       	movw	r18, r22
 4fa:	ac 01       	movw	r20, r24
 4fc:	bd 01       	movw	r22, r26
 4fe:	cf 01       	movw	r24, r30
 500:	08 95       	ret

00000502 <_exit>:
 502:	f8 94       	cli

00000504 <__stop_program>:
 504:	ff cf       	rjmp	.-2      	; 0x504 <__stop_program>
