ncverilog: 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on Jan 13, 2018 at 23:49:40 CST
ncverilog
	+access+r
	test_top_module.v
	top_module.v
Recompiling... reason: file './ram.v' is newer than expected.
	expected: Sat Jan 13 17:57:04 2018
	actual:   Sat Jan 13 23:49:39 2018
file: top_module.v
	module worklib.ram:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: ....................
    initial $readmemb (`MATA0, ram0);
                                  |
ncelab: *W,MEMODR (./ram.v,22|34): $readmem default memory order incompatible with IEEE1364.
 Done
	Generating native compiled code:
		worklib.ram:v <0x19d9c9c4>
			streams:   5, words:  1760
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              6       6
		Registers:           47      47
		Scalar wires:         9       -
		Vectored wires:      10       -
		Always blocks:        9       9
		Initial blocks:       7       7
		Pseudo assignments:   2       2
	Writing initial simulation snapshot: worklib.test_top_module:v
Loading snapshot worklib.test_top_module:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_M-2017.03, Linux, 02/13/2017
(C) 1996 - 2017 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'test_top_module.fsdb'
*Verdi* : Begin traversing the scope (test_top_module), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
Simulation complete via $finish(1) at time 81350 NS + 0
./test_top_module.v:70         $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on Jan 13, 2018 at 23:49:51 CST  (total: 00:00:11)
