-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
-- Date        : Tue Oct 27 17:33:59 2015
-- Host        : matsuda-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               Z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/mig_funcsim.vhdl
-- Design      : mig
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_arb_select is
  port (
    col_rd_wr_r : out STD_LOGIC;
    col_periodic_rd_r : out STD_LOGIC;
    mc_aux_out_r : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rnk_config_r : out STD_LOGIC;
    col_rd_wr : in STD_LOGIC;
    CLK : in STD_LOGIC;
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    mc_aux_out_r0 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_arb_select : entity is "mig_7series_v2_0_arb_select";
end migmig_7series_v2_0_arb_select;

architecture STRUCTURE of migmig_7series_v2_0_arb_select is
begin
cke_r_reg: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => I2(0),
      Q => D(0),
      S => I25
    );
\col_mux.col_periodic_rd_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => DIC(0),
      Q => col_periodic_rd_r,
      R => '0'
    );
\col_mux.col_rd_wr_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr,
      Q => col_rd_wr_r,
      R => '0'
    );
\mc_aux_out_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_aux_out_r0,
      Q => mc_aux_out_r,
      R => '0'
    );
\rnk_config_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_2_in,
      Q => rnk_config_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_common is
  port (
    was_priority : out STD_LOGIC;
    hi_priority : out STD_LOGIC;
    O1 : out STD_LOGIC;
    was_wr : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    set_order_q : out STD_LOGIC;
    set_order_q_0 : out STD_LOGIC;
    set_order_q_1 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    set_order_q_2 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O52 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_89_out : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_50_out : in STD_LOGIC;
    I17 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    p_129_out : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O24 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    O25 : in STD_LOGIC;
    p_128_out : in STD_LOGIC;
    O22 : in STD_LOGIC;
    O23 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I33 : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_common : entity is "mig_7series_v2_0_bank_common";
end migmig_7series_v2_0_bank_common;

architecture STRUCTURE of migmig_7series_v2_0_bank_common is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal accept_internal_r : STD_LOGIC;
  signal accept_ns : STD_LOGIC;
  signal \^hi_priority\ : STD_LOGIC;
  signal maint_hit_busies_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_rdy : STD_LOGIC;
  signal maint_rdy_r1 : STD_LOGIC;
  signal maint_srx_r1 : STD_LOGIC;
  signal n_0_accept_r_reg : STD_LOGIC;
  signal \n_0_maint_controller.maint_rdy_r1_i_2\ : STD_LOGIC;
  signal \n_0_maint_controller.maint_wip_r_lcl_i_2\ : STD_LOGIC;
  signal \n_0_maint_controller.maint_wip_r_lcl_i_3\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3\ : STD_LOGIC;
  signal \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\ : STD_LOGIC;
  signal periodic_rd_ack_ns : STD_LOGIC;
  signal rfc_zq_xsdll_timer_ns : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal rfc_zq_xsdll_timer_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^set_order_q\ : STD_LOGIC;
  signal \^set_order_q_0\ : STD_LOGIC;
  signal \^set_order_q_1\ : STD_LOGIC;
  signal \^set_order_q_2\ : STD_LOGIC;
  signal start_maint : STD_LOGIC;
  signal \^was_priority\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_r_i_1 : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \auto_pre_r_lcl_i_2__2\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \generate_maint_cmds.insert_maint_r_lcl_i_1\ : label is "soft_lutpair642";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \maint_controller.maint_rdy_r1_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \maint_controller.maint_rdy_r1_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \maint_controller.maint_wip_r_lcl_i_2\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \pass_open_bank_r_lcl_i_2__0\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of periodic_rd_ack_r_lcl_i_1 : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\ : label is "soft_lutpair638";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O7 <= \^o7\;
  Q(0) <= \^q\(0);
  hi_priority <= \^hi_priority\;
  set_order_q <= \^set_order_q\;
  set_order_q_0 <= \^set_order_q_0\;
  set_order_q_1 <= \^set_order_q_1\;
  set_order_q_2 <= \^set_order_q_2\;
  was_priority <= \^was_priority\;
accept_internal_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => accept_internal_r,
      R => '0'
    );
accept_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => \^o5\,
      I3 => I28,
      O => accept_ns
    );
accept_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => accept_ns,
      Q => n_0_accept_r_reg,
      R => '0'
    );
\auto_pre_r_lcl_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => \^o1\,
      I1 => n_0_accept_r_reg,
      I2 => I16,
      I3 => app_en_r2,
      O => \^o7\
    );
\compute_tail.tail_r_lcl_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
    port map (
      I0 => \^set_order_q_0\,
      I1 => I7,
      I2 => I6,
      I3 => I8,
      I4 => I9,
      O => O34
    );
\compute_tail.tail_r_lcl_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
    port map (
      I0 => \^set_order_q_1\,
      I1 => I9,
      I2 => I6,
      I3 => I8,
      I4 => I7,
      O => O35
    );
\compute_tail.tail_r_lcl_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
    port map (
      I0 => \^set_order_q\,
      I1 => I6,
      I2 => I7,
      I3 => I8,
      I4 => I9,
      O => O37
    );
\compute_tail.tail_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45555555"
    )
    port map (
      I0 => \^set_order_q_2\,
      I1 => I8,
      I2 => I6,
      I3 => I9,
      I4 => I7,
      O => O38
    );
\generate_maint_cmds.insert_maint_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
    port map (
      I0 => maint_srx_r1,
      I1 => maint_srx_r,
      I2 => \n_0_maint_controller.maint_rdy_r1_i_2\,
      I3 => maint_rdy_r1,
      O => start_maint
    );
\generate_maint_cmds.insert_maint_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => start_maint,
      Q => \^o2\,
      R => '0'
    );
\maint_controller.maint_hit_busies_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101010101010"
    )
    port map (
      I0 => maint_req_r,
      I1 => \^o3\,
      I2 => O25,
      I3 => I11,
      I4 => I8,
      I5 => maint_hit_busies_r(0),
      O => maint_hit_busies_ns(0)
    );
\maint_controller.maint_hit_busies_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101010101010"
    )
    port map (
      I0 => maint_req_r,
      I1 => \^o3\,
      I2 => O24,
      I3 => I11,
      I4 => I6,
      I5 => maint_hit_busies_r(1),
      O => maint_hit_busies_ns(1)
    );
\maint_controller.maint_hit_busies_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101010101010"
    )
    port map (
      I0 => maint_req_r,
      I1 => \^o3\,
      I2 => O23,
      I3 => I11,
      I4 => I9,
      I5 => maint_hit_busies_r(2),
      O => maint_hit_busies_ns(2)
    );
\maint_controller.maint_hit_busies_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101010101010"
    )
    port map (
      I0 => maint_req_r,
      I1 => \^o3\,
      I2 => O22,
      I3 => I11,
      I4 => I7,
      I5 => maint_hit_busies_r(3),
      O => maint_hit_busies_ns(3)
    );
\maint_controller.maint_hit_busies_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_hit_busies_ns(0),
      Q => maint_hit_busies_r(0),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_hit_busies_ns(1),
      Q => maint_hit_busies_r(1),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_hit_busies_ns(2),
      Q => maint_hit_busies_r(2),
      R => '0'
    );
\maint_controller.maint_hit_busies_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_hit_busies_ns(3),
      Q => maint_hit_busies_r(3),
      R => '0'
    );
\maint_controller.maint_rdy_r1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_maint_controller.maint_rdy_r1_i_2\,
      O => maint_rdy
    );
\maint_controller.maint_rdy_r1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
    port map (
      I0 => I21,
      I1 => I5,
      I2 => maint_hit_busies_r(0),
      I3 => maint_hit_busies_ns(2),
      I4 => maint_hit_busies_ns(1),
      I5 => maint_hit_busies_ns(3),
      O => \n_0_maint_controller.maint_rdy_r1_i_2\
    );
\maint_controller.maint_rdy_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_rdy,
      Q => maint_rdy_r1,
      R => '0'
    );
\maint_controller.maint_srx_r1_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_srx_r,
      Q => maint_srx_r1,
      R => '0'
    );
\maint_controller.maint_wip_r_lcl_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I17,
      I1 => \^o3\,
      I2 => maint_req_r,
      O => \^o4\
    );
\maint_controller.maint_wip_r_lcl_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
    port map (
      I0 => \^q\(0),
      I1 => rfc_zq_xsdll_timer_r(1),
      I2 => rfc_zq_xsdll_timer_r(2),
      I3 => rfc_zq_xsdll_timer_r(3),
      I4 => \n_0_maint_controller.maint_wip_r_lcl_i_3\,
      O => \n_0_maint_controller.maint_wip_r_lcl_i_2\
    );
\maint_controller.maint_wip_r_lcl_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(4),
      I1 => rfc_zq_xsdll_timer_r(5),
      I2 => rfc_zq_xsdll_timer_r(6),
      I3 => rfc_zq_xsdll_timer_r(7),
      O => \n_0_maint_controller.maint_wip_r_lcl_i_3\
    );
\maint_controller.maint_wip_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_maint_controller.maint_wip_r_lcl_i_2\,
      Q => \^o3\,
      R => \^o4\
    );
ordered_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I16,
      I2 => app_en_r2,
      I3 => accept_internal_r,
      I4 => E(0),
      I5 => p_89_out,
      O => \^set_order_q\
    );
\pass_open_bank_r_lcl_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => p_9_out,
      I1 => app_en_r2,
      I2 => I16,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O42
    );
\pass_open_bank_r_lcl_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => p_87_out,
      I1 => app_en_r2,
      I2 => I16,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O29
    );
\pass_open_bank_r_lcl_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => p_126_out,
      I1 => app_en_r2,
      I2 => I16,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O40
    );
\pass_open_bank_r_lcl_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => p_48_out,
      I1 => app_en_r2,
      I2 => I16,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O43
    );
periodic_rd_ack_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => \^o5\,
      I3 => I28,
      O => periodic_rd_ack_ns
    );
periodic_rd_ack_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_ack_ns,
      Q => \^o1\,
      R => '0'
    );
periodic_rd_cntr_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => \^o5\,
      R => I25
    );
\q_entry_r[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o7\,
      I1 => I4(0),
      I2 => I3(0),
      I3 => E(0),
      I4 => p_129_out,
      O => O6
    );
\q_entry_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I16,
      I2 => app_en_r2,
      I3 => accept_internal_r,
      I4 => I3(0),
      I5 => p_11_out,
      O => \^set_order_q_0\
    );
\q_entry_r[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I16,
      I2 => app_en_r2,
      I3 => accept_internal_r,
      I4 => I4(0),
      I5 => p_50_out,
      O => \^set_order_q_1\
    );
\q_entry_r[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => I16,
      I2 => app_en_r2,
      I3 => accept_internal_r,
      I4 => p_128_out,
      I5 => p_129_out,
      O => \^set_order_q_2\
    );
\q_entry_r[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => I7,
      I1 => app_en_r2,
      I2 => I16,
      I3 => n_0_accept_r_reg,
      I4 => \^o1\,
      O => O8
    );
req_periodic_rd_r_lcl_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => I28,
      I1 => \^o5\,
      I2 => \^o1\,
      O => O9
    );
req_priority_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^was_priority\,
      I1 => I16,
      O => \^hi_priority\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEB"
    )
    port map (
      I0 => I33,
      I1 => \^q\(0),
      I2 => rfc_zq_xsdll_timer_r(1),
      I3 => \^o2\,
      I4 => I17,
      O => rfc_zq_xsdll_timer_ns(1)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABAAABAAAAAB"
    )
    port map (
      I0 => I33,
      I1 => \^o2\,
      I2 => I17,
      I3 => rfc_zq_xsdll_timer_r(2),
      I4 => rfc_zq_xsdll_timer_r(1),
      I5 => \^q\(0),
      O => rfc_zq_xsdll_timer_ns(2)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE01"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(1),
      I1 => \^q\(0),
      I2 => rfc_zq_xsdll_timer_r(2),
      I3 => rfc_zq_xsdll_timer_r(3),
      I4 => I17,
      I5 => \^o2\,
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F606"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(4),
      I1 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\,
      I2 => \^o2\,
      I3 => maint_zq_r,
      I4 => I17,
      O => rfc_zq_xsdll_timer_ns(4)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D2"
    )
    port map (
      I0 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\,
      I1 => rfc_zq_xsdll_timer_r(4),
      I2 => rfc_zq_xsdll_timer_r(5),
      I3 => I17,
      I4 => \^o2\,
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111100010000"
    )
    port map (
      I0 => I17,
      I1 => \^o2\,
      I2 => rfc_zq_xsdll_timer_r(4),
      I3 => rfc_zq_xsdll_timer_r(5),
      I4 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\,
      I5 => rfc_zq_xsdll_timer_r(6),
      O => rfc_zq_xsdll_timer_ns(6)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(7),
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => rfc_zq_xsdll_timer_r(5),
      I3 => rfc_zq_xsdll_timer_r(4),
      I4 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3\,
      I5 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\,
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      I1 => I17,
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => rfc_zq_xsdll_timer_r(1),
      I1 => \^q\(0),
      I2 => rfc_zq_xsdll_timer_r(3),
      I3 => rfc_zq_xsdll_timer_r(2),
      O => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAFFFFFFEF"
    )
    port map (
      I0 => \^o2\,
      I1 => rfc_zq_xsdll_timer_r(6),
      I2 => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4\,
      I3 => rfc_zq_xsdll_timer_r(5),
      I4 => rfc_zq_xsdll_timer_r(4),
      I5 => rfc_zq_xsdll_timer_r(7),
      O => O52
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      D => I32(0),
      Q => \^q\(0),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      D => rfc_zq_xsdll_timer_ns(1),
      Q => rfc_zq_xsdll_timer_r(1),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      D => rfc_zq_xsdll_timer_ns(2),
      Q => rfc_zq_xsdll_timer_r(2),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      D => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1\,
      Q => rfc_zq_xsdll_timer_r(3),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      D => rfc_zq_xsdll_timer_ns(4),
      Q => rfc_zq_xsdll_timer_r(4),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      D => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1\,
      Q => rfc_zq_xsdll_timer_r(5),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      D => rfc_zq_xsdll_timer_ns(6),
      Q => rfc_zq_xsdll_timer_r(6),
      R => '0'
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1\,
      D => I32(1),
      Q => rfc_zq_xsdll_timer_r(7),
      R => '0'
    );
was_priority_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^hi_priority\,
      Q => \^was_priority\,
      R => '0'
    );
was_wr_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => was_wr0,
      Q => was_wr,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_compare is
  port (
    p_32_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    pass_open_bank_ns : out STD_LOGIC;
    p_13_out : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pre_bm_end_r : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_48_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    p_132_out : in STD_LOGIC;
    O42 : in STD_LOGIC;
    tail_r_2 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maint_req_r : in STD_LOGIC;
    I31 : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I4 : in STD_LOGIC;
    I44 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I45 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_compare : entity is "mig_7series_v2_0_bank_compare";
end migmig_7series_v2_0_bank_compare;

architecture STRUCTURE of migmig_7series_v2_0_bank_compare is
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal n_0_pass_open_bank_r_lcl_i_3 : STD_LOGIC;
  signal \n_0_req_cmd_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_req_cmd_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_4__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_5__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_6__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_7__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_reg_i_2__2\ : STD_LOGIC;
  signal \n_1_row_hit_r_reg_i_2__2\ : STD_LOGIC;
  signal \n_2_row_hit_r_reg_i_2__2\ : STD_LOGIC;
  signal \n_3_row_hit_r_reg_i_2__2\ : STD_LOGIC;
  signal \^p_15_out\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__1\ : label is "soft_lutpair630";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \wr_this_rank_r[0]_i_1__2\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1__2\ : label is "soft_lutpair629";
begin
  O1 <= \^o1\;
  O11(12 downto 0) <= \^o11\(12 downto 0);
  O2 <= \^o2\;
  O3 <= \^o3\;
  p_15_out <= \^p_15_out\;
  row_hit_r <= \^row_hit_r\;
\bm_end_r1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^p_15_out\,
      I2 => pass_open_bank_r,
      I3 => Q(1),
      I4 => pre_bm_end_r,
      O => p_13_out
    );
\pass_open_bank_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004000"
    )
    port map (
      I0 => \^o3\,
      I1 => O42,
      I2 => tail_r_2,
      I3 => n_0_pass_open_bank_r_lcl_i_3,
      I4 => pre_wait_r,
      I5 => pass_open_bank_r,
      O => pass_open_bank_ns
    );
pass_open_bank_r_lcl_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => \^row_hit_r\,
      I1 => maint_req_r,
      I2 => I31,
      I3 => wait_for_maint_r,
      O => n_0_pass_open_bank_r_lcl_i_3
    );
\q_entry_r[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => p_48_out,
      I1 => \^o2\,
      I2 => p_87_out,
      I3 => p_126_out,
      I4 => I2,
      O => O4
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAAAAA"
    )
    port map (
      I0 => I11,
      I1 => \^o1\,
      I2 => \^p_15_out\,
      I3 => pass_open_bank_r,
      I4 => Q(1),
      I5 => pre_bm_end_r,
      O => \^o3\
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_28_out,
      Q => \^o2\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(1),
      I2 => I3,
      I3 => I27,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^o1\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I45(0),
      Q => O45(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I45(1),
      Q => O45(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I45(2),
      Q => O45(2),
      R => '0'
    );
req_bank_rdy_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FFFFFF70707070"
    )
    port map (
      I0 => \^o1\,
      I1 => \^p_15_out\,
      I2 => Q(1),
      I3 => I25,
      I4 => p_132_out,
      I5 => Q(0),
      O => O17
    );
\req_cmd_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => req_cmd_r(0),
      I1 => I3,
      I2 => I27,
      O => \n_0_req_cmd_r[0]_i_1__1\
    );
\req_cmd_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => req_cmd_r(1),
      I1 => I3,
      I2 => app_cmd_r2(0),
      I3 => I28,
      I4 => I29(0),
      I5 => I1,
      O => \n_0_req_cmd_r[1]_i_1__1\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[0]_i_1__1\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[1]_i_1__1\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(0),
      Q => O26(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(1),
      Q => O26(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(2),
      Q => O26(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(3),
      Q => O26(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(4),
      Q => O26(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(5),
      Q => O26(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(6),
      Q => O26(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(7),
      Q => O26(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(8),
      Q => O26(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I46(9),
      Q => O26(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I4,
      D => I44(0),
      Q => O25(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I4,
      D => I44(1),
      Q => O25(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I4,
      D => I44(2),
      Q => O25(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I4,
      D => I44(3),
      Q => O25(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I1,
      Q => p_32_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^o11\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^o11\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^o11\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^o11\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^o11\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^o11\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^o11\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^o11\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^o11\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^o11\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^o11\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^o11\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^o11\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I26,
      I1 => req_cmd_r(1),
      I2 => I27,
      I3 => I3,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^p_15_out\,
      R => '0'
    );
\row_hit_r_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o11\(11),
      I1 => row(11),
      I2 => \^o11\(9),
      I3 => row(9),
      I4 => row(10),
      I5 => \^o11\(10),
      O => \n_0_row_hit_r_i_4__2\
    );
\row_hit_r_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o11\(8),
      I1 => row(8),
      I2 => \^o11\(6),
      I3 => row(6),
      I4 => row(7),
      I5 => \^o11\(7),
      O => \n_0_row_hit_r_i_5__2\
    );
\row_hit_r_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o11\(5),
      I1 => row(5),
      I2 => \^o11\(3),
      I3 => row(3),
      I4 => row(4),
      I5 => \^o11\(4),
      O => \n_0_row_hit_r_i_6__2\
    );
\row_hit_r_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o11\(2),
      I1 => row(2),
      I2 => \^o11\(1),
      I3 => row(1),
      I4 => row(0),
      I5 => \^o11\(0),
      O => \n_0_row_hit_r_i_7__2\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\row_hit_r_reg_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_hit_r_reg_i_2__2\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I23(0)
    );
\row_hit_r_reg_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_row_hit_r_reg_i_2__2\,
      CO(2) => \n_1_row_hit_r_reg_i_2__2\,
      CO(1) => \n_2_row_hit_r_reg_i_2__2\,
      CO(0) => \n_3_row_hit_r_reg_i_2__2\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_row_hit_r_i_4__2\,
      S(2) => \n_0_row_hit_r_i_5__2\,
      S(1) => \n_0_row_hit_r_i_6__2\,
      S(0) => \n_0_row_hit_r_i_7__2\
    );
\wr_this_rank_r[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_compare_0 is
  port (
    p_71_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    pass_open_bank_ns : out STD_LOGIC;
    p_52_out : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mc_address_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_64_out : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_103_out : in STD_LOGIC;
    p_142_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    O43 : in STD_LOGIC;
    tail_r_1 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    maint_req_r : in STD_LOGIC;
    I29 : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I51 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_compare_0 : entity is "mig_7series_v2_0_bank_compare";
end migmig_7series_v2_0_bank_compare_0;

architecture STRUCTURE of migmig_7series_v2_0_bank_compare_0 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal n_0_pass_open_bank_r_lcl_i_2 : STD_LOGIC;
  signal \n_0_req_cmd_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_req_cmd_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_4__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_5__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_6__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_7__1\ : STD_LOGIC;
  signal \n_0_row_hit_r_reg_i_2__1\ : STD_LOGIC;
  signal \n_1_row_hit_r_reg_i_2__1\ : STD_LOGIC;
  signal \n_2_row_hit_r_reg_i_2__1\ : STD_LOGIC;
  signal \n_3_row_hit_r_reg_i_2__1\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \order_q_r[0]_i_2\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \order_q_r[1]_i_2\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__2\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of req_bank_rdy_r_i_2 : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__2\ : label is "soft_lutpair619";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \wr_this_rank_r[0]_i_1__1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1__1\ : label is "soft_lutpair617";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  O7 <= \^o7\;
  O9(12 downto 0) <= \^o9\(12 downto 0);
  row_hit_r <= \^row_hit_r\;
\bm_end_r1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => p_52_out
    );
\cmd_pipe_plus.mc_address[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFCCCDDCCCCCCDD"
    )
    port map (
      I0 => I43,
      I1 => I44,
      I2 => \^o9\(10),
      I3 => I23(1),
      I4 => I23(0),
      I5 => I4,
      O => mc_address_ns(0)
    );
\order_q_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o7\,
      I1 => p_64_out,
      I2 => p_25_out,
      I3 => p_103_out,
      I4 => p_142_out,
      O => O6
    );
\order_q_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8E881"
    )
    port map (
      I0 => \^o7\,
      I1 => p_64_out,
      I2 => p_103_out,
      I3 => p_25_out,
      I4 => p_142_out,
      O => O8
    );
\pass_open_bank_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454444444444444"
    )
    port map (
      I0 => \^o5\,
      I1 => pass_open_bank_r,
      I2 => n_0_pass_open_bank_r_lcl_i_2,
      I3 => pre_wait_r,
      I4 => O43,
      I5 => tail_r_1,
      O => pass_open_bank_ns
    );
pass_open_bank_r_lcl_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => \^row_hit_r\,
      I1 => maint_req_r,
      I2 => I29,
      I3 => wait_for_maint_r,
      O => n_0_pass_open_bank_r_lcl_i_2
    );
\q_entry_r[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o3\,
      I1 => p_9_out,
      I2 => p_87_out,
      I3 => p_126_out,
      I4 => I2,
      O => O4
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAAAAA"
    )
    port map (
      I0 => I11,
      I1 => \^o1\,
      I2 => \^o2\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => \^o5\
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_67_out,
      Q => \^o3\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I3,
      I3 => I26,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^o1\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I52(0),
      Q => O46(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I52(1),
      Q => O46(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I52(2),
      Q => O46(2),
      R => '0'
    );
req_bank_rdy_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004055"
    )
    port map (
      I0 => I12,
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => Q(0),
      I4 => I10,
      O => \^o7\
    );
\req_cmd_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => req_cmd_r(0),
      I1 => I3,
      I2 => I26,
      O => \n_0_req_cmd_r[0]_i_1__2\
    );
\req_cmd_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => req_cmd_r(1),
      I1 => I3,
      I2 => app_cmd_r2(0),
      I3 => I25,
      I4 => I27(0),
      I5 => I1,
      O => \n_0_req_cmd_r[1]_i_1__2\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[0]_i_1__2\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[1]_i_1__2\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(0),
      Q => O32(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(1),
      Q => O32(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(2),
      Q => O32(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(3),
      Q => O32(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(4),
      Q => O32(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(5),
      Q => O32(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(6),
      Q => O32(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(7),
      Q => O32(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(8),
      Q => O32(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(9),
      Q => O32(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I5,
      D => I51(0),
      Q => O31(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I5,
      D => I51(1),
      Q => O31(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I5,
      D => I51(2),
      Q => O31(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I5,
      D => I51(3),
      Q => O31(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I1,
      Q => p_71_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^o9\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^o9\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^o9\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^o9\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^o9\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^o9\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^o9\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^o9\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^o9\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^o9\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^o9\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^o9\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^o9\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I24,
      I1 => req_cmd_r(1),
      I2 => I26,
      I3 => I3,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^o2\,
      R => '0'
    );
\row_hit_r_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o9\(10),
      I1 => row(10),
      I2 => \^o9\(9),
      I3 => row(9),
      I4 => row(11),
      I5 => \^o9\(11),
      O => \n_0_row_hit_r_i_4__1\
    );
\row_hit_r_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o9\(8),
      I1 => row(8),
      I2 => \^o9\(7),
      I3 => row(7),
      I4 => row(6),
      I5 => \^o9\(6),
      O => \n_0_row_hit_r_i_5__1\
    );
\row_hit_r_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o9\(5),
      I1 => row(5),
      I2 => \^o9\(4),
      I3 => row(4),
      I4 => row(3),
      I5 => \^o9\(3),
      O => \n_0_row_hit_r_i_6__1\
    );
\row_hit_r_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o9\(2),
      I1 => row(2),
      I2 => \^o9\(1),
      I3 => row(1),
      I4 => row(0),
      I5 => \^o9\(0),
      O => \n_0_row_hit_r_i_7__1\
    );
row_hit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
\row_hit_r_reg_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_hit_r_reg_i_2__1\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => I22(0)
    );
\row_hit_r_reg_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_row_hit_r_reg_i_2__1\,
      CO(2) => \n_1_row_hit_r_reg_i_2__1\,
      CO(1) => \n_2_row_hit_r_reg_i_2__1\,
      CO(0) => \n_3_row_hit_r_reg_i_2__1\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_row_hit_r_i_4__1\,
      S(2) => \n_0_row_hit_r_i_5__1\,
      S(1) => \n_0_row_hit_r_i_6__1\,
      S(0) => \n_0_row_hit_r_i_7__1\
    );
\wr_this_rank_r[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_compare_1 is
  port (
    p_110_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    pass_open_bank_ns : out STD_LOGIC;
    O36 : out STD_LOGIC;
    p_91_out : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    O51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O21 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O29 : in STD_LOGIC;
    tail_r_0 : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I33 : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I4 : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_154_out : in STD_LOGIC;
    O25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I46 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_compare_1 : entity is "mig_7series_v2_0_bank_compare";
end migmig_7series_v2_0_bank_compare_1;

architecture STRUCTURE of migmig_7series_v2_0_bank_compare_1 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \n_0_pass_open_bank_r_lcl_i_3__0\ : STD_LOGIC;
  signal \n_0_req_cmd_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_req_cmd_r[1]_i_1\ : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bm_end_r1_i_1 : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of rd_wr_r_lcl_i_1 : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of req_bank_rdy_r_i_3 : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1\ : label is "soft_lutpair609";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O21(12 downto 0) <= \^o21\(12 downto 0);
  O3 <= \^o3\;
  O4 <= \^o4\;
  row_hit_r <= \^row_hit_r\;
bm_end_r1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => p_91_out
    );
\cmd_pipe_plus.mc_address[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F7F7F7F7F"
    )
    port map (
      I0 => \^o21\(10),
      I1 => I4,
      I2 => I24(1),
      I3 => I24(0),
      I4 => p_154_out,
      I5 => O25(0),
      O => O23
    );
\head_r_lcl_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080AAAAAA"
    )
    port map (
      I0 => I8,
      I1 => \^o1\,
      I2 => \^o2\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => O36
    );
pass_open_bank_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004000"
    )
    port map (
      I0 => \^o4\,
      I1 => O29,
      I2 => tail_r_0,
      I3 => \n_0_pass_open_bank_r_lcl_i_3__0\,
      I4 => pre_wait_r,
      I5 => pass_open_bank_r,
      O => pass_open_bank_ns
    );
\pass_open_bank_r_lcl_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => \^row_hit_r\,
      I1 => maint_req_r,
      I2 => I33,
      I3 => wait_for_maint_r,
      O => \n_0_pass_open_bank_r_lcl_i_3__0\
    );
\q_entry_r[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => p_48_out,
      I1 => p_9_out,
      I2 => \^o3\,
      I3 => p_126_out,
      I4 => I2,
      O => O5
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAAAAA"
    )
    port map (
      I0 => I11,
      I1 => \^o1\,
      I2 => \^o2\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => \^o4\
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_106_out,
      Q => \^o3\,
      R => '0'
    );
rd_wr_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I3,
      I3 => I26,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^o1\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I47(0),
      Q => O48(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I47(1),
      Q => O48(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I47(2),
      Q => O48(2),
      R => '0'
    );
req_bank_rdy_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => Q(0),
      I1 => \^o2\,
      I2 => \^o1\,
      O => O16
    );
\req_cmd_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => req_cmd_r(0),
      I1 => I3,
      I2 => I26,
      O => \n_0_req_cmd_r[0]_i_1\
    );
\req_cmd_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => req_cmd_r(1),
      I1 => I3,
      I2 => app_cmd_r2(0),
      I3 => I27,
      I4 => I28(0),
      I5 => I1,
      O => \n_0_req_cmd_r[1]_i_1\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[0]_i_1\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[1]_i_1\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(0),
      Q => O26(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(1),
      Q => O26(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(2),
      Q => O26(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(3),
      Q => O26(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(4),
      Q => O26(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(5),
      Q => O26(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(6),
      Q => O26(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(7),
      Q => O26(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(8),
      Q => O26(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I48(9),
      Q => O26(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I5,
      D => I46(0),
      Q => O24(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I5,
      D => I46(1),
      Q => O24(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I5,
      D => I46(2),
      Q => O24(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I5,
      D => I46(3),
      Q => O24(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I1,
      Q => p_110_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^o21\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^o21\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^o21\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^o21\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^o21\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^o21\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^o21\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^o21\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^o21\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^o21\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^o21\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^o21\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^o21\(9),
      R => '0'
    );
req_wr_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I25,
      I1 => req_cmd_r(1),
      I2 => I26,
      I3 => I3,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^o2\,
      R => '0'
    );
\row_hit_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o21\(11),
      I1 => row(11),
      I2 => \^o21\(9),
      I3 => row(9),
      I4 => row(10),
      I5 => \^o21\(10),
      O => O51(0)
    );
row_hit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => CO(0),
      Q => \^row_hit_r\,
      R => '0'
    );
\wr_this_rank_r[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_compare_2 is
  port (
    p_149_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    req_priority_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    row_hit_r : out STD_LOGIC;
    O4 : out STD_LOGIC;
    pass_open_bank_ns : out STD_LOGIC;
    p_130_out : out STD_LOGIC;
    start_wtp_timer0 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_bm_end_r : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O40 : in STD_LOGIC;
    tail_r : in STD_LOGIC;
    pre_wait_r : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I36 : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_9_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I51 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_compare_2 : entity is "mig_7series_v2_0_bank_compare";
end migmig_7series_v2_0_bank_compare_2;

architecture STRUCTURE of migmig_7series_v2_0_bank_compare_2 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \n_0_pass_open_bank_r_lcl_i_3__1\ : STD_LOGIC;
  signal \n_0_req_cmd_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_req_cmd_r[1]_i_1__0\ : STD_LOGIC;
  signal n_0_row_hit_r_i_4 : STD_LOGIC;
  signal n_0_row_hit_r_i_5 : STD_LOGIC;
  signal n_0_row_hit_r_i_6 : STD_LOGIC;
  signal n_0_row_hit_r_i_7 : STD_LOGIC;
  signal n_0_row_hit_r_reg_i_2 : STD_LOGIC;
  signal n_1_row_hit_r_reg_i_2 : STD_LOGIC;
  signal n_2_row_hit_r_reg_i_2 : STD_LOGIC;
  signal n_3_row_hit_r_reg_i_2 : STD_LOGIC;
  signal rd_wr_ns : STD_LOGIC;
  signal req_cmd_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal req_wr_r_lcl0 : STD_LOGIC;
  signal row_hit_ns : STD_LOGIC;
  signal \^row_hit_r\ : STD_LOGIC;
  signal NLW_row_hit_r_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_row_hit_r_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_row_hit_r_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bm_end_r1_i_1__0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of head_r_lcl_i_5 : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of head_r_lcl_i_6 : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \rd_wr_r_lcl_i_1__0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \req_cmd_r[0]_i_1__0\ : label is "soft_lutpair597";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \wr_this_rank_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \wr_this_rank_r[0]_i_1\ : label is "soft_lutpair595";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O25(12 downto 0) <= \^o25\(12 downto 0);
  O3 <= \^o3\;
  O4 <= \^o4\;
  row_hit_r <= \^row_hit_r\;
\bm_end_r1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      I2 => pass_open_bank_r,
      I3 => Q(0),
      I4 => pre_bm_end_r,
      O => p_130_out
    );
head_r_lcl_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8117"
    )
    port map (
      I0 => \^o3\,
      I1 => p_9_out,
      I2 => p_87_out,
      I3 => p_48_out,
      O => O20
    );
head_r_lcl_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^o3\,
      I1 => p_87_out,
      I2 => p_9_out,
      I3 => p_48_out,
      O => O21
    );
\pass_open_bank_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004000"
    )
    port map (
      I0 => \^o4\,
      I1 => O40,
      I2 => tail_r,
      I3 => \n_0_pass_open_bank_r_lcl_i_3__1\,
      I4 => pre_wait_r,
      I5 => pass_open_bank_r,
      O => pass_open_bank_ns
    );
\pass_open_bank_r_lcl_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => \^row_hit_r\,
      I1 => maint_req_r,
      I2 => I36,
      I3 => wait_for_maint_r,
      O => \n_0_pass_open_bank_r_lcl_i_3__1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFAAAAAA"
    )
    port map (
      I0 => I11,
      I1 => \^o1\,
      I2 => \^o2\,
      I3 => pass_open_bank_r,
      I4 => Q(0),
      I5 => pre_bm_end_r,
      O => \^o4\
    );
rb_hit_busy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_145_out,
      Q => \^o3\,
      R => '0'
    );
\rd_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => \^o1\,
      I1 => Q(0),
      I2 => I2,
      I3 => I31,
      O => rd_wr_ns
    );
rd_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_wr_ns,
      Q => \^o1\,
      R => '0'
    );
\req_bank_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I52(0),
      Q => O47(0),
      R => '0'
    );
\req_bank_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I52(1),
      Q => O47(1),
      R => '0'
    );
\req_bank_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I52(2),
      Q => O47(2),
      R => '0'
    );
\req_cmd_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => req_cmd_r(0),
      I1 => I2,
      I2 => I31,
      O => \n_0_req_cmd_r[0]_i_1__0\
    );
\req_cmd_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
    port map (
      I0 => req_cmd_r(1),
      I1 => I2,
      I2 => app_cmd_r2(0),
      I3 => I32,
      I4 => I33(0),
      I5 => I1,
      O => \n_0_req_cmd_r[1]_i_1__0\
    );
\req_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[0]_i_1__0\,
      Q => req_cmd_r(0),
      R => '0'
    );
\req_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_req_cmd_r[1]_i_1__0\,
      Q => req_cmd_r(1),
      R => '0'
    );
\req_col_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(0),
      Q => O31(0),
      R => '0'
    );
\req_col_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(1),
      Q => O31(1),
      R => '0'
    );
\req_col_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(2),
      Q => O31(2),
      R => '0'
    );
\req_col_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(3),
      Q => O31(3),
      R => '0'
    );
\req_col_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(4),
      Q => O31(4),
      R => '0'
    );
\req_col_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(5),
      Q => O31(5),
      R => '0'
    );
\req_col_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(6),
      Q => O31(6),
      R => '0'
    );
\req_col_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(7),
      Q => O31(7),
      R => '0'
    );
\req_col_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(8),
      Q => O31(8),
      R => '0'
    );
\req_col_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => E(0),
      D => I53(9),
      Q => O31(9),
      R => '0'
    );
\req_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3,
      D => I51(0),
      Q => O30(0),
      R => '0'
    );
\req_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3,
      D => I51(1),
      Q => O30(1),
      R => '0'
    );
\req_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3,
      D => I51(2),
      Q => O30(2),
      R => '0'
    );
\req_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I3,
      D => I51(3),
      Q => O30(3),
      R => '0'
    );
req_periodic_rd_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => I1,
      Q => p_149_out,
      R => '0'
    );
req_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => hi_priority,
      Q => req_priority_r,
      R => '0'
    );
\req_row_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(0),
      Q => \^o25\(0),
      R => '0'
    );
\req_row_r_lcl_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(10),
      Q => \^o25\(10),
      R => '0'
    );
\req_row_r_lcl_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(11),
      Q => \^o25\(11),
      R => '0'
    );
\req_row_r_lcl_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(12),
      Q => \^o25\(12),
      R => '0'
    );
\req_row_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(1),
      Q => \^o25\(1),
      R => '0'
    );
\req_row_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(2),
      Q => \^o25\(2),
      R => '0'
    );
\req_row_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(3),
      Q => \^o25\(3),
      R => '0'
    );
\req_row_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(4),
      Q => \^o25\(4),
      R => '0'
    );
\req_row_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(5),
      Q => \^o25\(5),
      R => '0'
    );
\req_row_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(6),
      Q => \^o25\(6),
      R => '0'
    );
\req_row_r_lcl_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(7),
      Q => \^o25\(7),
      R => '0'
    );
\req_row_r_lcl_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(8),
      Q => \^o25\(8),
      R => '0'
    );
\req_row_r_lcl_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => row(9),
      Q => \^o25\(9),
      R => '0'
    );
\req_wr_r_lcl_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I30,
      I1 => req_cmd_r(1),
      I2 => I31,
      I3 => I2,
      I4 => req_cmd_r(0),
      O => req_wr_r_lcl0
    );
req_wr_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => req_wr_r_lcl0,
      Q => \^o2\,
      R => '0'
    );
row_hit_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o25\(11),
      I1 => row(11),
      I2 => \^o25\(10),
      I3 => row(10),
      I4 => row(9),
      I5 => \^o25\(9),
      O => n_0_row_hit_r_i_4
    );
row_hit_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o25\(8),
      I1 => row(8),
      I2 => \^o25\(7),
      I3 => row(7),
      I4 => row(6),
      I5 => \^o25\(6),
      O => n_0_row_hit_r_i_5
    );
row_hit_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o25\(4),
      I1 => row(4),
      I2 => \^o25\(3),
      I3 => row(3),
      I4 => row(5),
      I5 => \^o25\(5),
      O => n_0_row_hit_r_i_6
    );
row_hit_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o25\(2),
      I1 => row(2),
      I2 => \^o25\(1),
      I3 => row(1),
      I4 => row(0),
      I5 => \^o25\(0),
      O => n_0_row_hit_r_i_7
    );
row_hit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => row_hit_ns,
      Q => \^row_hit_r\,
      R => '0'
    );
row_hit_r_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_row_hit_r_reg_i_2,
      CO(3 downto 1) => NLW_row_hit_r_reg_i_1_CO_UNCONNECTED(3 downto 1),
      CO(0) => row_hit_ns,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => NLW_row_hit_r_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => S(0)
    );
row_hit_r_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_row_hit_r_reg_i_2,
      CO(2) => n_1_row_hit_r_reg_i_2,
      CO(1) => n_2_row_hit_r_reg_i_2,
      CO(0) => n_3_row_hit_r_reg_i_2,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => NLW_row_hit_r_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_row_hit_r_i_4,
      S(2) => n_0_row_hit_r_i_5,
      S(1) => n_0_row_hit_r_i_6,
      S(0) => n_0_row_hit_r_i_7
    );
\wr_this_rank_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => start_wtp_timer0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_queue is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    req_bank_rdy_ns : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    p_142_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_wait_r : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    O20 : in STD_LOGIC;
    O21 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    I30 : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    O26 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    O27 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_queue : entity is "mig_7series_v2_0_bank_queue";
end migmig_7series_v2_0_bank_queue;

architecture STRUCTURE of migmig_7series_v2_0_bank_queue is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal n_0_auto_pre_r_lcl_i_1 : STD_LOGIC;
  signal \n_0_head_r_lcl_i_4__0\ : STD_LOGIC;
  signal n_0_ordered_r_lcl_i_1 : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_5__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_6__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_7__0\ : STD_LOGIC;
  signal \n_0_q_has_priority_r_i_1__2\ : STD_LOGIC;
  signal \n_0_q_has_rd_r_i_1__2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_6\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2\ : STD_LOGIC;
  signal \n_0_wait_for_maint_r_lcl_i_1__0\ : STD_LOGIC;
  signal \^p_142_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_has_priority : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^tail_r\ : STD_LOGIC;
  signal \^wait_for_maint_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_internal_r_i_1 : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of accept_internal_r_i_2 : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \head_r_lcl_i_3__2\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \head_r_lcl_i_4__0\ : label is "soft_lutpair601";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \idle_r_lcl_i_1__0\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_4__0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \q_entry_r[0]_i_4__2\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_3__1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_4__2\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_5__1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_6__2\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \wait_for_maint_r_lcl_i_1__0\ : label is "soft_lutpair603";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O13 <= \^o13\;
  O2 <= \^o2\;
  O23 <= \^o23\;
  O3 <= \^o3\;
  O33 <= \^o33\;
  O4 <= \^o4\;
  O6 <= \^o6\;
  O8 <= \^o8\;
  p_142_out <= \^p_142_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_rd <= \^q_has_rd\;
  tail_r <= \^tail_r\;
  wait_for_maint_r <= \^wait_for_maint_r\;
accept_internal_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
    port map (
      I0 => I29,
      I1 => \^o13\,
      I2 => I24,
      I3 => I26,
      I4 => I27,
      O => O15
    );
accept_internal_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => set_order_q,
      I1 => \^o1\,
      I2 => \^o6\,
      I3 => I12,
      O => \^o13\
    );
auto_pre_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAEAA"
    )
    port map (
      I0 => \^o23\,
      I1 => I11,
      I2 => I23,
      I3 => \^tail_r\,
      I4 => I32,
      I5 => I1,
      O => n_0_auto_pre_r_lcl_i_1
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_auto_pre_r_lcl_i_1,
      Q => \^o23\,
      R => '0'
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => \^tail_r\,
      R => '0'
    );
\demand_priority_r_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAFF"
    )
    port map (
      I0 => \^o2\,
      I1 => I14,
      I2 => \^o4\,
      I3 => q_has_priority,
      I4 => req_priority_r,
      O => O10
    );
\grant_r[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002A0000"
    )
    port map (
      I0 => I13,
      I1 => \^o4\,
      I2 => I14,
      I3 => \^o2\,
      I4 => col_wait_r,
      I5 => I15,
      O => O9
    );
\grant_r[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
    port map (
      I0 => ras_timer_zero_r,
      I1 => \^wait_for_maint_r\,
      I2 => I30,
      I3 => \^o1\,
      I4 => \^o3\,
      O => O22
    );
\grant_r[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
    port map (
      I0 => \^o1\,
      I1 => q_entry_r(1),
      I2 => q_entry_r(0),
      I3 => \n_0_ras_timer_r[1]_i_6\,
      I4 => col_wait_r,
      I5 => I7,
      O => O7
    );
\grant_r[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => \^o4\,
      I1 => I16,
      I2 => I18,
      I3 => \^o2\,
      O => O11
    );
\head_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20202020202F20"
    )
    port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => \n_0_head_r_lcl_i_4__0\,
      I3 => O20,
      I4 => O21,
      I5 => \n_0_q_entry_r[1]_i_7__0\,
      O => O32
    );
\head_r_lcl_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010116"
    )
    port map (
      I0 => \^o1\,
      I1 => I10(0),
      I2 => I9(0),
      I3 => I8(0),
      I4 => I23,
      O => O50
    );
\head_r_lcl_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A3A"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_7__0\,
      I1 => set_order_q,
      I2 => \^o1\,
      I3 => I23,
      O => \n_0_head_r_lcl_i_4__0\
    );
head_r_lcl_reg: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => I4,
      Q => \^o3\,
      S => I25
    );
\idle_r_lcl_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o13\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^o1\,
      R => '0'
    );
\maint_controller.maint_hit_busies_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I17,
      I4 => I19,
      O => \^o6\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I6,
      Q => \^o4\,
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I5,
      Q => \^o2\,
      R => '0'
    );
ordered_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0E0E0E"
    )
    port map (
      I0 => \^p_142_out\,
      I1 => set_order_q,
      I2 => Q(0),
      I3 => I17,
      I4 => I19,
      I5 => I12,
      O => n_0_ordered_r_lcl_i_1
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ordered_r_lcl_i_1,
      Q => \^p_142_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pass_open_bank_ns,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAFFFFCFAA0000"
    )
    port map (
      I0 => I57,
      I1 => \n_0_q_entry_r[0]_i_3\,
      I2 => set_order_q,
      I3 => \^o6\,
      I4 => \^o33\,
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_1\
    );
\q_entry_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_7__0\,
      I1 => p_48_out,
      I2 => p_9_out,
      I3 => p_87_out,
      I4 => I11,
      O => \n_0_q_entry_r[0]_i_3\
    );
\q_entry_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000699600009669"
    )
    port map (
      I0 => I21,
      I1 => I20,
      I2 => \n_0_q_entry_r[1]_i_4__2\,
      I3 => \^o6\,
      I4 => I22,
      I5 => I23,
      O => O14
    );
\q_entry_r[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => I21,
      I1 => \^o6\,
      I2 => \n_0_q_entry_r[1]_i_4__2\,
      I3 => I23,
      O => O17
    );
\q_entry_r[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o6\,
      I1 => I8(0),
      I2 => I9(0),
      I3 => I10(0),
      I4 => \^o1\,
      O => O5
    );
\q_entry_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => q_entry_ns(1),
      I1 => \^o33\,
      I2 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_1\
    );
\q_entry_r[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"596565A6"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_6__2\,
      I1 => \^o6\,
      I2 => \n_0_q_entry_r[1]_i_4__2\,
      I3 => I20,
      I4 => I21,
      O => O12
    );
\q_entry_r[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32FE01CD"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_4__2\,
      I1 => \^o6\,
      I2 => I23,
      I3 => \n_0_q_entry_r[1]_i_5__2\,
      I4 => \n_0_q_entry_r[1]_i_6__2\,
      O => q_entry_ns(1)
    );
\q_entry_r[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2EFFFF"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_7__0\,
      I1 => \^o1\,
      I2 => I23,
      I3 => set_order_q,
      I4 => \^o6\,
      O => \^o33\
    );
\q_entry_r[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^o1\,
      I1 => I10(0),
      I2 => I9(0),
      I3 => I8(0),
      O => \n_0_q_entry_r[1]_i_4__2\
    );
\q_entry_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1554400101155440"
    )
    port map (
      I0 => I28,
      I1 => I20,
      I2 => I21,
      I3 => \^o6\,
      I4 => \n_0_q_entry_r[1]_i_6__2\,
      I5 => \n_0_q_entry_r[1]_i_4__2\,
      O => O16
    );
\q_entry_r[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120203232131301"
    )
    port map (
      I0 => I23,
      I1 => I20,
      I2 => \n_0_q_entry_r[1]_i_4__2\,
      I3 => \^o6\,
      I4 => I21,
      I5 => \n_0_q_entry_r[1]_i_6__2\,
      O => O18
    );
\q_entry_r[1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00590065"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_6__2\,
      I1 => \n_0_q_entry_r[1]_i_4__2\,
      I2 => \^o6\,
      I3 => I21,
      I4 => I23,
      O => O19
    );
\q_entry_r[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B400B4FFB4FFB400"
    )
    port map (
      I0 => O21,
      I1 => \n_0_q_entry_r[1]_i_7__0\,
      I2 => O20,
      I3 => set_order_q,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[1]_i_5__2\
    );
\q_entry_r[1]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
    port map (
      I0 => \^o1\,
      I1 => I8(0),
      I2 => I9(0),
      I3 => I10(0),
      O => \n_0_q_entry_r[1]_i_6__2\
    );
\q_entry_r[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F222F2FFFF22F2"
    )
    port map (
      I0 => rb_hit_busies_r(1),
      I1 => I21,
      I2 => rb_hit_busies_r(2),
      I3 => I20,
      I4 => rb_hit_busies_r(3),
      I5 => I22,
      O => \n_0_q_entry_r[1]_i_7__0\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[0]_i_1\,
      Q => q_entry_r(0),
      R => I31
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[1]_i_1\,
      Q => q_entry_r(1),
      R => I25
    );
\q_has_priority_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => q_has_priority,
      I1 => I11,
      I2 => I23,
      I3 => was_priority,
      O => \n_0_q_has_priority_r_i_1__2\
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_has_priority_r_i_1__2\,
      Q => q_has_priority,
      R => I1
    );
\q_has_rd_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2F2FFF2"
    )
    port map (
      I0 => maint_req_r,
      I1 => \^o1\,
      I2 => \^q_has_rd\,
      I3 => I11,
      I4 => I23,
      I5 => was_wr,
      O => \n_0_q_has_rd_r_i_1__2\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_has_rd_r_i_1__2\,
      Q => \^q_has_rd\,
      R => I1
    );
\ras_timer_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAC0CAC"
    )
    port map (
      I0 => \n_0_ras_timer_r[0]_i_2__1\,
      I1 => O27,
      I2 => \^o8\,
      I3 => rb_hit_busies_r(3),
      I4 => I40,
      O => D(0)
    );
\ras_timer_r[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I41,
      I1 => rb_hit_busies_r(2),
      I2 => rb_hit_busies_r(1),
      I3 => I42,
      O => \n_0_ras_timer_r[0]_i_2__1\
    );
\ras_timer_r[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAC0CAC"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_2__1\,
      I1 => O26,
      I2 => \^o8\,
      I3 => rb_hit_busies_r(3),
      I4 => I39,
      O => D(1)
    );
\ras_timer_r[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I43,
      I1 => rb_hit_busies_r(2),
      I2 => rb_hit_busies_r(1),
      I3 => I44,
      O => \n_0_ras_timer_r[1]_i_2__1\
    );
\ras_timer_r[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_6\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^o1\,
      O => \^o8\
    );
\ras_timer_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I47,
      I1 => rb_hit_busies_r(3),
      I2 => rb_hit_busies_r(1),
      I3 => I48,
      I4 => rb_hit_busies_r(2),
      I5 => I49,
      O => \n_0_ras_timer_r[1]_i_6\
    );
\ras_timer_r[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I17,
      I4 => I19,
      O => O29
    );
\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(1),
      I1 => \^o13\,
      I2 => p_106_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(2),
      I1 => \^o13\,
      I2 => p_67_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(3),
      I1 => \^o13\,
      I2 => p_28_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2\,
      Q => rb_hit_busies_r(1),
      R => I56
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2\,
      Q => rb_hit_busies_r(2),
      R => I55
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2\,
      Q => rb_hit_busies_r(3),
      R => I54
    );
\req_bank_rdy_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => col_wait_r,
      I1 => \^o2\,
      I2 => I14,
      I3 => \^o4\,
      O => req_bank_rdy_ns
    );
\wait_for_maint_r_lcl_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^wait_for_maint_r\,
      I1 => set_order_q,
      O => \n_0_wait_for_maint_r_lcl_i_1__0\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wait_for_maint_r_lcl_i_1__0\,
      Q => \^wait_for_maint_r\,
      R => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_queue__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    tail_r_0 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    req_bank_rdy_ns : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O19 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_103_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I17 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    O17 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    O18 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_queue__parameterized0\ : entity is "mig_7series_v2_0_bank_queue";
end \migmig_7series_v2_0_bank_queue__parameterized0\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_queue__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \n_0_auto_pre_r_lcl_i_1__0\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_3__1\ : STD_LOGIC;
  signal \n_0_ordered_r_lcl_i_1__0\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_q_has_priority_r_i_1__1\ : STD_LOGIC;
  signal \n_0_q_has_rd_r_i_1__1\ : STD_LOGIC;
  signal \n_0_ras_timer_r[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_5__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2\ : STD_LOGIC;
  signal n_0_wait_for_maint_r_lcl_i_1 : STD_LOGIC;
  signal \^p_103_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_has_priority : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^tail_r_0\ : STD_LOGIC;
  signal \^wait_for_maint_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_internal_r_i_3 : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_3__0\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \compute_tail.tail_r_lcl_i_3__2\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \head_r_lcl_i_3__1\ : label is "soft_lutpair610";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of idle_r_lcl_i_1 : label is std.standard.true;
  attribute SOFT_HLUTNM of idle_r_lcl_i_1 : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_3__0\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of wait_for_maint_r_lcl_i_1 : label is "soft_lutpair611";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O12 <= \^o12\;
  O16 <= \^o16\;
  O2 <= \^o2\;
  O28 <= \^o28\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  p_103_out <= \^p_103_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_rd <= \^q_has_rd\;
  tail_r_0 <= \^tail_r_0\;
  wait_for_maint_r <= \^wait_for_maint_r\;
accept_internal_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \^o1\,
      I1 => set_order_q,
      I2 => \^o5\,
      I3 => I12,
      O => \^o12\
    );
\auto_pre_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAEAA"
    )
    port map (
      I0 => \^o16\,
      I1 => I17,
      I2 => I22,
      I3 => \^tail_r_0\,
      I4 => I25,
      I5 => I1,
      O => \n_0_auto_pre_r_lcl_i_1__0\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_auto_pre_r_lcl_i_1__0\,
      Q => \^o16\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o5\,
      I1 => I8,
      I2 => I9,
      O => O9
    );
\compute_tail.tail_r_lcl_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o5\,
      I1 => I8,
      I2 => I10,
      O => O13
    );
\compute_tail.tail_r_lcl_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o5\,
      I1 => I9,
      I2 => I10,
      O => O15
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I5,
      Q => \^tail_r_0\,
      R => '0'
    );
\demand_priority_r_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECECECFF"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o2\,
      I2 => I18,
      I3 => q_has_priority,
      I4 => req_priority_r,
      O => O7
    );
\grant_r[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => I20,
      I1 => I21,
      I2 => \^o2\,
      I3 => \^o4\,
      O => O14
    );
\grant_r[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFDDFFFFFFFF"
    )
    port map (
      I0 => I15,
      I1 => I16,
      I2 => I18,
      I3 => \^o2\,
      I4 => \^o4\,
      I5 => col_wait_r,
      O => O11
    );
\grant_r[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
    port map (
      I0 => ras_timer_zero_r,
      I1 => \^wait_for_maint_r\,
      I2 => I24,
      I3 => \^o1\,
      I4 => \^o3\,
      O => O19
    );
\grant_r[3]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
    port map (
      I0 => \^o1\,
      I1 => q_entry_r(1),
      I2 => q_entry_r(0),
      I3 => \n_0_ras_timer_r[1]_i_5__0\,
      I4 => col_wait_r,
      I5 => I7,
      O => O8
    );
\head_r_lcl_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202F202F202020"
    )
    port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => \n_0_head_r_lcl_i_3__1\,
      I3 => I30,
      I4 => \^o10\,
      I5 => I31,
      O => O39
    );
\head_r_lcl_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0535"
    )
    port map (
      I0 => \^o10\,
      I1 => set_order_q,
      I2 => \^o1\,
      I3 => I22,
      O => \n_0_head_r_lcl_i_3__1\
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I6,
      Q => \^o3\,
      R => I19
    );
idle_r_lcl_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o12\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^o1\,
      R => '0'
    );
\maint_controller.maint_hit_busies_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I13,
      I4 => I14,
      O => \^o5\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I4,
      Q => \^o4\,
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => \^o2\,
      R => '0'
    );
\ordered_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0E0E0E"
    )
    port map (
      I0 => \^p_103_out\,
      I1 => set_order_q,
      I2 => Q(0),
      I3 => I13,
      I4 => I14,
      I5 => I12,
      O => \n_0_ordered_r_lcl_i_1__0\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_ordered_r_lcl_i_1__0\,
      Q => \^p_103_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pass_open_bank_ns,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_q_entry_r[0]_i_2\,
      I1 => \^o28\,
      I2 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_1__0\
    );
\q_entry_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00C3C3AAFFC3C3"
    )
    port map (
      I0 => I11,
      I1 => I23,
      I2 => I22,
      I3 => set_order_q,
      I4 => \^o5\,
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_2\
    );
\q_entry_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_2__1\,
      I1 => \^o28\,
      I2 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_1__0\
    );
\q_entry_r[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055D7FFD7"
    )
    port map (
      I0 => \^o5\,
      I1 => q_entry_r(1),
      I2 => q_entry_r(0),
      I3 => set_order_q,
      I4 => \n_0_q_entry_r[1]_i_4__1\,
      I5 => I29,
      O => \n_0_q_entry_r[1]_i_2__1\
    );
\q_entry_r[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o1\,
      I2 => I22,
      I3 => set_order_q,
      I4 => \^o5\,
      O => \^o28\
    );
\q_entry_r[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8117177E"
    )
    port map (
      I0 => \^o10\,
      I1 => p_126_out,
      I2 => I17,
      I3 => p_9_out,
      I4 => p_48_out,
      O => \n_0_q_entry_r[1]_i_4__1\
    );
\q_entry_r[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      I0 => rb_hit_busies_r(2),
      I1 => I9,
      I2 => rb_hit_busies_r(4),
      I3 => I8,
      I4 => rb_hit_busies_r(3),
      I5 => I10,
      O => \^o10\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[0]_i_1__0\,
      Q => q_entry_r(0),
      S => I52
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[1]_i_1__0\,
      Q => q_entry_r(1),
      R => I52
    );
\q_has_priority_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => q_has_priority,
      I1 => I17,
      I2 => I22,
      I3 => was_priority,
      O => \n_0_q_has_priority_r_i_1__1\
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_has_priority_r_i_1__1\,
      Q => q_has_priority,
      R => I1
    );
\q_has_rd_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2F2FFF2"
    )
    port map (
      I0 => maint_req_r,
      I1 => \^o1\,
      I2 => \^q_has_rd\,
      I3 => I17,
      I4 => I22,
      I5 => was_wr,
      O => \n_0_q_has_rd_r_i_1__1\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_has_rd_r_i_1__1\,
      Q => \^q_has_rd\,
      R => I1
    );
\ras_timer_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CACAC"
    )
    port map (
      I0 => \n_0_ras_timer_r[0]_i_2__2\,
      I1 => O18,
      I2 => \^o6\,
      I3 => I35,
      I4 => rb_hit_busies_r(4),
      O => D(0)
    );
\ras_timer_r[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I38,
      I1 => rb_hit_busies_r(3),
      I2 => rb_hit_busies_r(2),
      I3 => I39,
      O => \n_0_ras_timer_r[0]_i_2__2\
    );
\ras_timer_r[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CACAC"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_2__2\,
      I1 => O17,
      I2 => \^o6\,
      I3 => I34,
      I4 => rb_hit_busies_r(4),
      O => D(1)
    );
\ras_timer_r[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I36,
      I1 => rb_hit_busies_r(3),
      I2 => rb_hit_busies_r(2),
      I3 => I37,
      O => \n_0_ras_timer_r[1]_i_2__2\
    );
\ras_timer_r[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_5__0\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^o1\,
      O => \^o6\
    );
\ras_timer_r[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I40,
      I1 => rb_hit_busies_r(4),
      I2 => rb_hit_busies_r(3),
      I3 => I41,
      I4 => rb_hit_busies_r(2),
      I5 => I42,
      O => \n_0_ras_timer_r[1]_i_5__0\
    );
\ras_timer_r[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I13,
      I4 => I14,
      O => O22
    );
\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(2),
      I1 => \^o12\,
      I2 => p_67_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(3),
      I1 => \^o12\,
      I2 => p_28_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(4),
      I1 => \^o12\,
      I2 => p_145_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1\,
      Q => rb_hit_busies_r(2),
      R => I50
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1\,
      Q => rb_hit_busies_r(3),
      R => I49
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2\,
      Q => rb_hit_busies_r(4),
      R => I51
    );
\req_bank_rdy_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020A"
    )
    port map (
      I0 => col_wait_r,
      I1 => \^o4\,
      I2 => \^o2\,
      I3 => I18,
      O => req_bank_rdy_ns
    );
wait_for_maint_r_lcl_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^wait_for_maint_r\,
      I1 => set_order_q,
      O => n_0_wait_for_maint_r_lcl_i_1
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wait_for_maint_r_lcl_i_1,
      Q => \^wait_for_maint_r\,
      R => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_queue__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    tail_r_1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    req_bank_rdy_ns : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O17 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    p_64_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q_4 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    order_q_r_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q_6 : in STD_LOGIC;
    order_q_r_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q_8 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    O15 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    O16 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_queue__parameterized1\ : entity is "mig_7series_v2_0_bank_queue";
end \migmig_7series_v2_0_bank_queue__parameterized1\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_queue__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \n_0_auto_pre_r_lcl_i_1__1\ : STD_LOGIC;
  signal n_0_head_r_lcl_i_4 : STD_LOGIC;
  signal \n_0_order_q_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_order_q_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_ordered_r_lcl_i_1__1\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_q_has_priority_r_i_1__0\ : STD_LOGIC;
  signal \n_0_q_has_rd_r_i_1__0\ : STD_LOGIC;
  signal \n_0_ras_timer_r[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_5__1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\ : STD_LOGIC;
  signal \n_0_wait_for_maint_r_lcl_i_1__2\ : STD_LOGIC;
  signal order_q_r_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_64_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_has_priority : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^tail_r_1\ : STD_LOGIC;
  signal \^wait_for_maint_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_internal_r_i_4 : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of head_r_lcl_i_4 : label is "soft_lutpair620";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \idle_r_lcl_i_1__2\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__2\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_3\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \wait_for_maint_r_lcl_i_1__2\ : label is "soft_lutpair621";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O2 <= \^o2\;
  O27 <= \^o27\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  O8 <= \^o8\;
  p_64_out <= \^p_64_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_rd <= \^q_has_rd\;
  tail_r_1 <= \^tail_r_1\;
  wait_for_maint_r <= \^wait_for_maint_r\;
accept_internal_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \^o1\,
      I1 => set_order_q,
      I2 => \^o6\,
      I3 => I11,
      O => \^o10\
    );
\auto_pre_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAEAA"
    )
    port map (
      I0 => \^o11\,
      I1 => I15,
      I2 => I18,
      I3 => \^tail_r_1\,
      I4 => I27,
      I5 => I1,
      O => \n_0_auto_pre_r_lcl_i_1__1\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_auto_pre_r_lcl_i_1__1\,
      Q => \^o11\,
      R => '0'
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I7,
      Q => \^tail_r_1\,
      R => '0'
    );
\demand_priority_r_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECECECFF"
    )
    port map (
      I0 => order_q_r_0(0),
      I1 => order_q_r_0(1),
      I2 => I4,
      I3 => q_has_priority,
      I4 => req_priority_r,
      O => O4
    );
\grant_r[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
    port map (
      I0 => \^o1\,
      I1 => q_entry_r(1),
      I2 => q_entry_r(0),
      I3 => \n_0_ras_timer_r[1]_i_5__1\,
      I4 => I6,
      I5 => O5,
      O => O7
    );
\grant_r[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
    port map (
      I0 => ras_timer_zero_r,
      I1 => \^wait_for_maint_r\,
      I2 => I25,
      I3 => \^o1\,
      I4 => \^o3\,
      O => O17
    );
\grant_r[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => I12,
      I1 => I13,
      I2 => order_q_r_0(1),
      I3 => order_q_r_0(0),
      O => O12
    );
\grant_r[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFDDFFFFFFFF"
    )
    port map (
      I0 => I9,
      I1 => I10,
      I2 => I4,
      I3 => order_q_r_0(1),
      I4 => order_q_r_0(0),
      I5 => I6,
      O => O9
    );
head_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202F202F202020"
    )
    port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => n_0_head_r_lcl_i_4,
      I3 => I16,
      I4 => \^o8\,
      I5 => I17,
      O => O26
    );
head_r_lcl_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0535"
    )
    port map (
      I0 => \^o8\,
      I1 => set_order_q,
      I2 => \^o1\,
      I3 => I18,
      O => n_0_head_r_lcl_i_4
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I8,
      Q => \^o3\,
      R => I19
    );
\idle_r_lcl_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o10\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^o1\,
      R => '0'
    );
\maint_controller.maint_hit_busies_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I23,
      I4 => I24,
      O => \^o6\
    );
\order_q_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"474503004745C3C0"
    )
    port map (
      I0 => I5,
      I1 => I4,
      I2 => order_q_r(0),
      I3 => order_q_r(1),
      I4 => set_order_q_4,
      I5 => I11,
      O => O24
    );
\order_q_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
    port map (
      I0 => I5,
      I1 => order_q_r_5(0),
      I2 => order_q_r_5(1),
      I3 => I4,
      I4 => set_order_q_6,
      I5 => I11,
      O => O28
    );
\order_q_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
    port map (
      I0 => I5,
      I1 => order_q_r_0(0),
      I2 => order_q_r_0(1),
      I3 => I4,
      I4 => set_order_q,
      I5 => I11,
      O => \n_0_order_q_r[0]_i_1__1\
    );
\order_q_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553100305531CC30"
    )
    port map (
      I0 => I5,
      I1 => order_q_r_7(0),
      I2 => order_q_r_7(1),
      I3 => I4,
      I4 => set_order_q_8,
      I5 => I11,
      O => O30
    );
\order_q_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88A3000B88AFC00"
    )
    port map (
      I0 => I3,
      I1 => I4,
      I2 => order_q_r(0),
      I3 => order_q_r(1),
      I4 => set_order_q_4,
      I5 => I11,
      O => O23
    );
\order_q_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
    port map (
      I0 => I3,
      I1 => order_q_r_5(0),
      I2 => order_q_r_5(1),
      I3 => I4,
      I4 => set_order_q_6,
      I5 => I11,
      O => O25
    );
\order_q_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
    port map (
      I0 => I3,
      I1 => order_q_r_0(0),
      I2 => order_q_r_0(1),
      I3 => I4,
      I4 => set_order_q,
      I5 => I11,
      O => \n_0_order_q_r[1]_i_1__1\
    );
\order_q_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC200C0AAC2F0C0"
    )
    port map (
      I0 => I3,
      I1 => order_q_r_7(0),
      I2 => order_q_r_7(1),
      I3 => I4,
      I4 => set_order_q_8,
      I5 => I11,
      O => O29
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[0]_i_1__1\,
      Q => order_q_r_0(0),
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_order_q_r[1]_i_1__1\,
      Q => order_q_r_0(1),
      R => '0'
    );
\ordered_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E000EEEE"
    )
    port map (
      I0 => \^p_64_out\,
      I1 => set_order_q,
      I2 => I23,
      I3 => I24,
      I4 => Q(0),
      I5 => I11,
      O => \n_0_ordered_r_lcl_i_1__1\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_ordered_r_lcl_i_1__1\,
      Q => \^p_64_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pass_open_bank_ns,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFFBFB00000"
    )
    port map (
      I0 => I26,
      I1 => set_order_q,
      I2 => \^o6\,
      I3 => I57,
      I4 => \^o27\,
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_1__1\
    );
\q_entry_r[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_q_entry_r[1]_i_2\,
      I1 => \^o27\,
      I2 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_1__1\
    );
\q_entry_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055D7FFD7"
    )
    port map (
      I0 => \^o6\,
      I1 => q_entry_r(1),
      I2 => q_entry_r(0),
      I3 => set_order_q,
      I4 => \n_0_q_entry_r[1]_i_4\,
      I5 => I14,
      O => \n_0_q_entry_r[1]_i_2\
    );
\q_entry_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFDDFFFF"
    )
    port map (
      I0 => \^o8\,
      I1 => set_order_q,
      I2 => I18,
      I3 => \^o1\,
      I4 => \^o6\,
      O => \^o27\
    );
\q_entry_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8117177E"
    )
    port map (
      I0 => \^o8\,
      I1 => p_126_out,
      I2 => p_87_out,
      I3 => p_9_out,
      I4 => I15,
      O => \n_0_q_entry_r[1]_i_4\
    );
\q_entry_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      I0 => rb_hit_busies_r(5),
      I1 => I20,
      I2 => rb_hit_busies_r(4),
      I3 => I21,
      I4 => rb_hit_busies_r(3),
      I5 => I22,
      O => \^o8\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[0]_i_1__1\,
      Q => q_entry_r(0),
      R => I19
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[1]_i_1__1\,
      Q => q_entry_r(1),
      S => I19
    );
\q_has_priority_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => q_has_priority,
      I1 => I15,
      I2 => I18,
      I3 => was_priority,
      O => \n_0_q_has_priority_r_i_1__0\
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_has_priority_r_i_1__0\,
      Q => q_has_priority,
      R => I1
    );
\q_has_rd_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2F2FFF2"
    )
    port map (
      I0 => maint_req_r,
      I1 => \^o1\,
      I2 => \^q_has_rd\,
      I3 => I15,
      I4 => I18,
      I5 => was_wr,
      O => \n_0_q_has_rd_r_i_1__0\
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_has_rd_r_i_1__0\,
      Q => \^q_has_rd\,
      R => I1
    );
\ras_timer_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAC0CAC"
    )
    port map (
      I0 => \n_0_ras_timer_r[0]_i_2__0\,
      I1 => O16,
      I2 => \^o2\,
      I3 => rb_hit_busies_r(5),
      I4 => I33,
      O => D(0)
    );
\ras_timer_r[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I34,
      I1 => rb_hit_busies_r(4),
      I2 => rb_hit_busies_r(3),
      I3 => I35,
      O => \n_0_ras_timer_r[0]_i_2__0\
    );
\ras_timer_r[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAC0CAC"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_2__0\,
      I1 => O15,
      I2 => \^o2\,
      I3 => rb_hit_busies_r(5),
      I4 => I30,
      O => D(1)
    );
\ras_timer_r[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I31,
      I1 => rb_hit_busies_r(4),
      I2 => rb_hit_busies_r(3),
      I3 => I32,
      O => \n_0_ras_timer_r[1]_i_2__0\
    );
\ras_timer_r[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_5__1\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^o1\,
      O => \^o2\
    );
\ras_timer_r[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I40,
      I1 => rb_hit_busies_r(5),
      I2 => rb_hit_busies_r(3),
      I3 => I41,
      I4 => rb_hit_busies_r(4),
      I5 => I42,
      O => \n_0_ras_timer_r[1]_i_5__1\
    );
\ras_timer_r[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => I23,
      I4 => I24,
      O => O22
    );
\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(3),
      I1 => \^o10\,
      I2 => p_28_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(4),
      I1 => \^o10\,
      I2 => p_145_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(5),
      I1 => \^o10\,
      I2 => p_106_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0\,
      Q => rb_hit_busies_r(3),
      R => I54
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1\,
      Q => rb_hit_busies_r(4),
      R => I56
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1\,
      Q => rb_hit_busies_r(5),
      R => I55
    );
\req_bank_rdy_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020A"
    )
    port map (
      I0 => I6,
      I1 => order_q_r_0(0),
      I2 => order_q_r_0(1),
      I3 => I4,
      O => req_bank_rdy_ns
    );
\wait_for_maint_r_lcl_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^wait_for_maint_r\,
      I1 => set_order_q,
      O => \n_0_wait_for_maint_r_lcl_i_1__2\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wait_for_maint_r_lcl_i_1__2\,
      Q => \^wait_for_maint_r\,
      R => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_queue__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pass_open_bank_r : out STD_LOGIC;
    pre_bm_end_r : out STD_LOGIC;
    q_has_rd : out STD_LOGIC;
    wait_for_maint_r : out STD_LOGIC;
    tail_r_2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    req_bank_rdy_ns : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O21 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    p_25_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    pre_bm_end_ns : in STD_LOGIC;
    pre_passing_open_bank_ns : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    req_priority_r : in STD_LOGIC;
    I14 : in STD_LOGIC;
    O17 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_15_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    O19 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    O20 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    ras_timer_zero_r : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_queue__parameterized2\ : entity is "mig_7series_v2_0_bank_queue";
end \migmig_7series_v2_0_bank_queue__parameterized2\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_queue__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \n_0_auto_pre_r_lcl_i_1__2\ : STD_LOGIC;
  signal n_0_head_r_lcl_i_3 : STD_LOGIC;
  signal \n_0_ordered_r_lcl_i_1__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_q_entry_r[1]_i_6__0\ : STD_LOGIC;
  signal \n_0_q_entry_r_reg[1]_i_3\ : STD_LOGIC;
  signal n_0_q_has_priority_r_i_1 : STD_LOGIC;
  signal n_0_q_has_rd_r_i_1 : STD_LOGIC;
  signal \n_0_ras_timer_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_ras_timer_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\ : STD_LOGIC;
  signal \n_0_wait_for_maint_r_lcl_i_1__1\ : STD_LOGIC;
  signal \^p_25_out\ : STD_LOGIC;
  signal \^pass_open_bank_r\ : STD_LOGIC;
  signal \^pre_bm_end_r\ : STD_LOGIC;
  signal pre_passing_open_bank_r : STD_LOGIC;
  signal q_entry_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_has_priority : STD_LOGIC;
  signal \^q_has_rd\ : STD_LOGIC;
  signal rb_hit_busies_r : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^tail_r_2\ : STD_LOGIC;
  signal \^wait_for_maint_r\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of accept_internal_r_i_5 : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of head_r_lcl_i_3 : label is "soft_lutpair631";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \idle_r_lcl_i_1__1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \idle_r_lcl_i_1__1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \q_entry_r[1]_i_4__0\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \wait_for_maint_r_lcl_i_1__1\ : label is "soft_lutpair632";
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O30 <= \^o30\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O7 <= \^o7\;
  O9 <= \^o9\;
  p_25_out <= \^p_25_out\;
  pass_open_bank_r <= \^pass_open_bank_r\;
  pre_bm_end_r <= \^pre_bm_end_r\;
  q_has_rd <= \^q_has_rd\;
  tail_r_2 <= \^tail_r_2\;
  wait_for_maint_r <= \^wait_for_maint_r\;
accept_internal_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \^o1\,
      I1 => set_order_q,
      I2 => \^o9\,
      I3 => I11,
      O => \^o7\
    );
\auto_pre_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAEAA"
    )
    port map (
      I0 => \^o11\,
      I1 => I7,
      I2 => I20,
      I3 => \^tail_r_2\,
      I4 => I25,
      I5 => I1,
      O => \n_0_auto_pre_r_lcl_i_1__2\
    );
auto_pre_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_auto_pre_r_lcl_i_1__2\,
      Q => \^o11\,
      R => '0'
    );
\compute_tail.tail_r_lcl_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^o9\,
      I1 => I22,
      I2 => I21,
      O => O41
    );
\compute_tail.tail_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I9,
      Q => \^tail_r_2\,
      R => '0'
    );
demand_priority_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECECECFF"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o2\,
      I2 => I13,
      I3 => q_has_priority,
      I4 => req_priority_r,
      O => O6
    );
\grant_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
    port map (
      I0 => \^o1\,
      I1 => q_entry_r(1),
      I2 => q_entry_r(0),
      I3 => \n_0_ras_timer_r[1]_i_4\,
      I4 => col_wait_r,
      I5 => I5,
      O => O8
    );
\grant_r[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2F0"
    )
    port map (
      I0 => I14,
      I1 => O17,
      I2 => \^o2\,
      I3 => \^o4\,
      O => O16
    );
\grant_r[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFDDFFFFFFFF"
    )
    port map (
      I0 => I8,
      I1 => I12,
      I2 => I13,
      I3 => \^o2\,
      I4 => \^o4\,
      I5 => col_wait_r,
      O => O12
    );
\grant_r[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
    port map (
      I0 => ras_timer_zero_r,
      I1 => \^wait_for_maint_r\,
      I2 => I17,
      I3 => \^o1\,
      I4 => \^o3\,
      O => O21
    );
\head_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202F202F202020"
    )
    port map (
      I0 => q_entry_r(0),
      I1 => q_entry_r(1),
      I2 => n_0_head_r_lcl_i_3,
      I3 => I16,
      I4 => \^o10\,
      I5 => I18,
      O => O31
    );
head_r_lcl_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0535"
    )
    port map (
      I0 => \^o10\,
      I1 => set_order_q,
      I2 => \^o1\,
      I3 => I20,
      O => n_0_head_r_lcl_i_3
    );
head_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I10,
      Q => \^o3\,
      R => I19
    );
\idle_r_lcl_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o7\,
      O => \^e\(0)
    );
idle_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^e\(0),
      Q => \^o1\,
      R => '0'
    );
\maint_controller.maint_hit_busies_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => \^pre_bm_end_r\,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => p_15_out,
      I4 => I6,
      O => \^o9\
    );
\order_q_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I4,
      Q => \^o4\,
      R => '0'
    );
\order_q_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => \^o2\,
      R => '0'
    );
\ordered_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0E0E0E"
    )
    port map (
      I0 => \^p_25_out\,
      I1 => set_order_q,
      I2 => Q(0),
      I3 => p_15_out,
      I4 => I6,
      I5 => I11,
      O => \n_0_ordered_r_lcl_i_1__2\
    );
ordered_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_ordered_r_lcl_i_1__2\,
      Q => \^p_25_out\,
      R => '0'
    );
pass_open_bank_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pass_open_bank_ns,
      Q => \^pass_open_bank_r\,
      R => '0'
    );
pre_bm_end_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_bm_end_ns,
      Q => \^pre_bm_end_r\,
      R => '0'
    );
pre_passing_open_bank_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_passing_open_bank_ns,
      Q => pre_passing_open_bank_r,
      R => '0'
    );
\q_entry_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004FFFFF007F0000"
    )
    port map (
      I0 => I23,
      I1 => set_order_q,
      I2 => \^o9\,
      I3 => I51,
      I4 => \^o30\,
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[0]_i_1__2\
    );
\q_entry_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFFFF00FD0000"
    )
    port map (
      I0 => I50,
      I1 => \^o9\,
      I2 => I20,
      I3 => \n_0_q_entry_r_reg[1]_i_3\,
      I4 => \^o30\,
      I5 => q_entry_r(1),
      O => \n_0_q_entry_r[1]_i_1__2\
    );
\q_entry_r[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFDDFFFF"
    )
    port map (
      I0 => \^o10\,
      I1 => set_order_q,
      I2 => I20,
      I3 => \^o1\,
      I4 => \^o9\,
      O => \^o30\
    );
\q_entry_r[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A9FFA9FFA900"
    )
    port map (
      I0 => I16,
      I1 => \^o10\,
      I2 => I18,
      I3 => set_order_q,
      I4 => q_entry_r(1),
      I5 => q_entry_r(0),
      O => \n_0_q_entry_r[1]_i_6__0\
    );
\q_entry_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      I0 => rb_hit_busies_r(6),
      I1 => I21,
      I2 => rb_hit_busies_r(4),
      I3 => I22,
      I4 => rb_hit_busies_r(5),
      I5 => I24,
      O => \^o10\
    );
\q_entry_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[0]_i_1__2\,
      Q => q_entry_r(0),
      S => I52
    );
\q_entry_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_q_entry_r[1]_i_1__2\,
      Q => q_entry_r(1),
      S => I19
    );
\q_entry_r_reg[1]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => I15,
      I1 => \n_0_q_entry_r[1]_i_6__0\,
      O => \n_0_q_entry_r_reg[1]_i_3\,
      S => \^o9\
    );
q_has_priority_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
    port map (
      I0 => q_has_priority,
      I1 => I7,
      I2 => I20,
      I3 => was_priority,
      O => n_0_q_has_priority_r_i_1
    );
q_has_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_q_has_priority_r_i_1,
      Q => q_has_priority,
      R => I1
    );
q_has_rd_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2F2FFF2"
    )
    port map (
      I0 => maint_req_r,
      I1 => \^o1\,
      I2 => \^q_has_rd\,
      I3 => I7,
      I4 => I20,
      I5 => was_wr,
      O => n_0_q_has_rd_r_i_1
    );
q_has_rd_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_q_has_rd_r_i_1,
      Q => \^q_has_rd\,
      R => I1
    );
\ras_timer_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAC0CAC"
    )
    port map (
      I0 => \n_0_ras_timer_r[0]_i_2\,
      I1 => O20,
      I2 => \^o5\,
      I3 => rb_hit_busies_r(6),
      I4 => I35,
      O => D(0)
    );
\ras_timer_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I36,
      I1 => rb_hit_busies_r(5),
      I2 => I37,
      I3 => rb_hit_busies_r(4),
      O => \n_0_ras_timer_r[0]_i_2\
    );
\ras_timer_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAC0CAC"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_2\,
      I1 => O19,
      I2 => \^o5\,
      I3 => rb_hit_busies_r(6),
      I4 => I32,
      O => D(1)
    );
\ras_timer_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I33,
      I1 => rb_hit_busies_r(5),
      I2 => I34,
      I3 => rb_hit_busies_r(4),
      O => \n_0_ras_timer_r[1]_i_2\
    );
\ras_timer_r[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_ras_timer_r[1]_i_4\,
      I1 => q_entry_r(0),
      I2 => q_entry_r(1),
      I3 => \^o1\,
      O => \^o5\
    );
\ras_timer_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
    port map (
      I0 => I38,
      I1 => rb_hit_busies_r(5),
      I2 => rb_hit_busies_r(6),
      I3 => I39,
      I4 => rb_hit_busies_r(4),
      I5 => I40,
      O => \n_0_ras_timer_r[1]_i_4\
    );
\ras_timer_r[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55151515"
    )
    port map (
      I0 => pre_passing_open_bank_r,
      I1 => Q(0),
      I2 => \^pass_open_bank_r\,
      I3 => p_15_out,
      I4 => I6,
      O => O24
    );
\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(4),
      I1 => \^o7\,
      I2 => p_145_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(5),
      I1 => \^o7\,
      I2 => p_106_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\
    );
\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rb_hit_busies_r(6),
      I1 => \^o7\,
      I2 => p_67_out,
      O => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0\,
      Q => rb_hit_busies_r(4),
      R => I49
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0\,
      Q => rb_hit_busies_r(5),
      R => I48
    );
\rb_hit_busies.rb_hit_busies_r_lcl_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1\,
      Q => rb_hit_busies_r(6),
      R => I47
    );
req_bank_rdy_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020A"
    )
    port map (
      I0 => col_wait_r,
      I1 => \^o4\,
      I2 => \^o2\,
      I3 => I13,
      O => req_bank_rdy_ns
    );
\wait_for_maint_r_lcl_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^wait_for_maint_r\,
      I1 => set_order_q,
      O => \n_0_wait_for_maint_r_lcl_i_1__1\
    );
wait_for_maint_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wait_for_maint_r_lcl_i_1__1\,
      Q => \^wait_for_maint_r\,
      R => I2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_state is
  port (
    O1 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    O7 : out STD_LOGIC;
    granted_pre_ns : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    p_130_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    req_bank_rdy_ns : in STD_LOGIC;
    I19 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    inhbt_wr : in STD_LOGIC;
    I17 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    O10 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    I5 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wait_for_maint_r : in STD_LOGIC;
    I35 : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    p_132_out : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_state : entity is "mig_7series_v2_0_bank_state";
end migmig_7series_v2_0_bank_state;

architecture STRUCTURE of migmig_7series_v2_0_bank_state is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \n_0_act_wait_r_lcl_i_2__1\ : STD_LOGIC;
  signal \n_0_col_wait_r_i_1__1\ : STD_LOGIC;
  signal n_0_demand_priority_r_i_3 : STD_LOGIC;
  signal n_0_pre_wait_r_i_2 : STD_LOGIC;
  signal \n_0_rtp_timer_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[2]_i_1\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_2__1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \grant_r[0]_i_7\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \grant_r[1]_i_2__0\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \grant_r[3]_i_6\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of pre_wait_r_i_2 : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1\ : label is "soft_lutpair605";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
    port map (
      I0 => \n_0_act_wait_r_lcl_i_2__1\,
      I1 => \^o1\,
      I2 => O6,
      I3 => pass_open_bank_r,
      I4 => I11,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => O13(0),
      I1 => \^o1\,
      I2 => I2,
      O => \n_0_act_wait_r_lcl_i_2__1\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^o1\,
      R => '0'
    );
auto_pre_r_lcl_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0FFFFE0FF"
    )
    port map (
      I0 => wait_for_maint_r,
      I1 => I35,
      I2 => row_hit_r,
      I3 => \^col_wait_r\,
      I4 => Q(0),
      I5 => \^o1\,
      O => O7
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_130_out,
      Q => bm_end_r1,
      R => '0'
    );
\col_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
    port map (
      I0 => I17,
      I1 => \^col_wait_r\,
      I2 => Q(0),
      I3 => O13(0),
      I4 => \^o1\,
      I5 => I2,
      O => \n_0_col_wait_r_i_1__1\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_col_wait_r_i_1__1\,
      Q => \^col_wait_r\,
      R => '0'
    );
demand_act_priority_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \^demand_act_priority_r\,
      I1 => I5,
      I2 => E(0),
      I3 => \^o1\,
      I4 => wait_for_maint_r,
      I5 => \^ras_timer_zero_r\,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
    port map (
      I0 => \n_0_col_wait_r_i_1__1\,
      I1 => O10,
      I2 => I3,
      I3 => n_0_demand_priority_r_i_3,
      I4 => \^o2\,
      O => demand_priority_ns
    );
demand_priority_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => p_132_out,
      I4 => q_has_rd,
      I5 => I45,
      O => n_0_demand_priority_r_i_3
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^o2\,
      R => '0'
    );
demanded_prior_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00000D00"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      I2 => demanded_prior_r_1,
      I3 => demand_priority_r_0,
      I4 => Q(1),
      I5 => I12,
      O => demanded_prior_ns
    );
demanded_prior_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => Q(0),
      I3 => demanded_prior_r_1,
      I4 => demand_priority_r_0,
      I5 => Q(1),
      O => O28
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^o3\,
      R => '0'
    );
\grant_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE00FE000000FE"
    )
    port map (
      I0 => \^o5\,
      I1 => \^col_wait_r\,
      I2 => I2,
      I3 => I7,
      I4 => inhbt_wr,
      I5 => I1,
      O => O4
    );
\grant_r[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => O13(0),
      O => \^o5\
    );
\grant_r[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => I4,
      I1 => I34(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => O24
    );
\grant_r[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF04"
    )
    port map (
      I0 => Q(0),
      I1 => \^o2\,
      I2 => \^o3\,
      I3 => I12,
      I4 => override_demand_r,
      I5 => demand_priority_r_0,
      O => O8
    );
\grant_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
    port map (
      I0 => I37,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => I34(0),
      I4 => I4,
      O => O23
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => I19
    );
\pre_4_1_1T_arb.granted_pre_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1000FFFFFFFF"
    )
    port map (
      I0 => I4,
      I1 => I34(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      I4 => I37,
      I5 => I38,
      O => granted_pre_ns
    );
\pre_bm_end_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
    port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => I34(0),
      I4 => I4,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
    port map (
      I0 => pass_open_bank_ns,
      I1 => Q(0),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
    port map (
      I0 => pass_open_bank_ns,
      I1 => I11,
      I2 => \^pre_wait_r\,
      I3 => n_0_pre_wait_r_i_2,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
pre_wait_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => I4,
      I1 => I34(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => n_0_pre_wait_r_i_2
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
    port map (
      I0 => Q(0),
      I1 => I1,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => I17,
      I5 => bm_end_r1,
      O => O27
    );
\ras_timer_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000111110001000"
    )
    port map (
      I0 => bm_end_r1,
      I1 => I17,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => I1,
      I5 => Q(0),
      O => O26
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
ras_timer_zero_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF0D"
    )
    port map (
      I0 => Q(0),
      I1 => I1,
      I2 => ras_timer_r(1),
      I3 => I50,
      I4 => bm_end_r1,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => req_bank_rdy_ns,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => Q(0),
      I1 => I11,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \n_0_rtp_timer_r[0]_i_1\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtp_timer_r[0]_i_1\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[0]_i_1\
    );
\starve_limit_cntr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[1]_i_1\
    );
\starve_limit_cntr_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => starve_limit_cntr_r(1),
      I4 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[2]_i_1\
    );
\starve_limit_cntr_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => \^req_bank_rdy_r\,
      I4 => Q(0),
      I5 => I46,
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[0]_i_1\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[1]_i_1\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[2]_i_1\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_state__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    p_91_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    req_bank_rdy_ns : in STD_LOGIC;
    I19 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    inhbt_wr : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    O12 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O6 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    I32 : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    I5 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_1 : in STD_LOGIC;
    p_93_out : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_state__parameterized0\ : entity is "mig_7series_v2_0_bank_state";
end \migmig_7series_v2_0_bank_state__parameterized0\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_state__parameterized0\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r\ : STD_LOGIC;
  signal n_0_act_wait_r_lcl_i_2 : STD_LOGIC;
  signal n_0_col_wait_r_i_1 : STD_LOGIC;
  signal \n_0_demand_priority_r_i_3__0\ : STD_LOGIC;
  signal \n_0_pre_wait_r_i_2__0\ : STD_LOGIC;
  signal \n_0_rtp_timer_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[2]_i_1__0\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of act_wait_r_lcl_i_2 : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \grant_r[1]_i_10\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \grant_r[1]_i_5\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of pre_bm_end_r_i_1 : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__0\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__0\ : label is "soft_lutpair614";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r <= \^demanded_prior_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => act_this_rank_r(0),
      R => '0'
    );
act_wait_r_lcl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
    port map (
      I0 => n_0_act_wait_r_lcl_i_2,
      I1 => \^o1\,
      I2 => O6,
      I3 => pass_open_bank_r,
      I4 => I11,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
act_wait_r_lcl_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I13(0),
      I1 => \^o1\,
      I2 => I2,
      O => n_0_act_wait_r_lcl_i_2
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^o1\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0FFFFE0FF"
    )
    port map (
      I0 => wait_for_maint_r,
      I1 => I32,
      I2 => row_hit_r,
      I3 => \^col_wait_r\,
      I4 => Q(0),
      I5 => \^o1\,
      O => O5
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_91_out,
      Q => bm_end_r1,
      R => '0'
    );
col_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
    port map (
      I0 => I17,
      I1 => \^col_wait_r\,
      I2 => Q(0),
      I3 => I13(0),
      I4 => \^o1\,
      I5 => I2,
      O => n_0_col_wait_r_i_1
    );
col_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_col_wait_r_i_1,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \^demand_act_priority_r\,
      I1 => I5,
      I2 => E(0),
      I3 => \^o1\,
      I4 => wait_for_maint_r,
      I5 => \^ras_timer_zero_r\,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
    port map (
      I0 => n_0_col_wait_r_i_1,
      I1 => O12,
      I2 => I3,
      I3 => \n_0_demand_priority_r_i_3__0\,
      I4 => \^o2\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => p_93_out,
      I4 => q_has_rd,
      I5 => I43,
      O => \n_0_demand_priority_r_i_3__0\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^o2\,
      R => '0'
    );
\demanded_prior_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
    port map (
      I0 => \^o2\,
      I1 => \^demanded_prior_r\,
      I2 => I14,
      I3 => demanded_prior_r_1,
      I4 => demand_priority_r_0,
      I5 => Q(1),
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r\,
      R => '0'
    );
\grant_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FF01FFFFFFFF"
    )
    port map (
      I0 => \^o3\,
      I1 => \^col_wait_r\,
      I2 => I2,
      I3 => inhbt_wr,
      I4 => I1,
      I5 => I12(0),
      O => O7
    );
\grant_r[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => I13(0),
      O => \^o3\
    );
\grant_r[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FF01FFFFFFFF"
    )
    port map (
      I0 => \^o3\,
      I1 => \^col_wait_r\,
      I2 => I2,
      I3 => inhbt_wr,
      I4 => I1,
      I5 => I7,
      O => O4
    );
\grant_r[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => I4,
      I1 => I24(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => O20
    );
\grant_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF04"
    )
    port map (
      I0 => Q(0),
      I1 => \^o2\,
      I2 => \^demanded_prior_r\,
      I3 => I14,
      I4 => override_demand_r,
      I5 => demand_priority_r_0,
      O => O10
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => I19
    );
pre_bm_end_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
    port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => I24(0),
      I4 => I4,
      O => pre_bm_end_ns
    );
pre_passing_open_bank_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
    port map (
      I0 => pass_open_bank_ns,
      I1 => Q(0),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
pre_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
    port map (
      I0 => pass_open_bank_ns,
      I1 => I11,
      I2 => \^pre_wait_r\,
      I3 => \n_0_pre_wait_r_i_2__0\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => I4,
      I1 => I24(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \n_0_pre_wait_r_i_2__0\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
    port map (
      I0 => ras_timer_r(0),
      I1 => ras_timer_r(1),
      I2 => I17,
      I3 => bm_end_r1,
      I4 => I1,
      I5 => Q(0),
      O => O18
    );
\ras_timer_r[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111001000100010"
    )
    port map (
      I0 => bm_end_r1,
      I1 => I17,
      I2 => Q(0),
      I3 => I1,
      I4 => ras_timer_r(0),
      I5 => ras_timer_r(1),
      O => O17
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
    port map (
      I0 => ras_timer_r(1),
      I1 => I1,
      I2 => Q(0),
      I3 => I45,
      I4 => bm_end_r1,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => req_bank_rdy_ns,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => Q(0),
      I1 => I11,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \n_0_rtp_timer_r[0]_i_1__0\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtp_timer_r[0]_i_1__0\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[0]_i_1__0\
    );
\starve_limit_cntr_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[1]_i_1__0\
    );
\starve_limit_cntr_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => starve_limit_cntr_r(1),
      I4 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[2]_i_1__0\
    );
\starve_limit_cntr_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => I44,
      I4 => Q(0),
      I5 => \^req_bank_rdy_r\,
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[0]_i_1__0\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[1]_i_1__0\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[2]_i_1__0\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_state__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    override_demand_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    p_52_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    req_bank_rdy_ns : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    I19 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_cmd_full : in STD_LOGIC;
    I2 : in STD_LOGIC;
    inhbt_wr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    demand_priority_r_2 : in STD_LOGIC;
    O11 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O14 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    I28 : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    I7 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I38 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I39 : in STD_LOGIC;
    mc_cs_n_ns : in STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_3 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    phy_mc_data_full : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_state__parameterized1\ : entity is "mig_7series_v2_0_bank_state";
end \migmig_7series_v2_0_bank_state__parameterized1\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_state__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \^demanded_prior_r\ : STD_LOGIC;
  signal \n_0_act_wait_r_lcl_i_2__2\ : STD_LOGIC;
  signal \n_0_col_wait_r_i_1__2\ : STD_LOGIC;
  signal \n_0_demand_priority_r_i_3__1\ : STD_LOGIC;
  signal \n_0_pre_wait_r_i_2__1\ : STD_LOGIC;
  signal \n_0_rtp_timer_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[2]_i_1__1\ : STD_LOGIC;
  signal ofs_rdy_r0_2 : STD_LOGIC;
  signal \^override_demand_r\ : STD_LOGIC;
  signal phy_mc_cmd_full_r : STD_LOGIC;
  signal phy_mc_ctl_full_r : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_2__2\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \grant_r[1]_i_6__0\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \grant_r[3]_i_21\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \grant_r[3]_i_2__1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of ofs_rdy_r_i_1 : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__0\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \ofs_rdy_r_i_1__2\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__2\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \pre_wait_r_i_2__1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__1\ : label is "soft_lutpair625";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  demanded_prior_r <= \^demanded_prior_r\;
  override_demand_r <= \^override_demand_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
    port map (
      I0 => \n_0_act_wait_r_lcl_i_2__2\,
      I1 => \^o1\,
      I2 => O14,
      I3 => pass_open_bank_r,
      I4 => I11,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => O13(0),
      I1 => \^o1\,
      I2 => I2,
      O => \n_0_act_wait_r_lcl_i_2__2\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^o1\,
      R => '0'
    );
\auto_pre_r_lcl_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0FFFFE0FF"
    )
    port map (
      I0 => wait_for_maint_r,
      I1 => I28,
      I2 => row_hit_r,
      I3 => \^o2\,
      I4 => Q(1),
      I5 => \^o1\,
      O => O6
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_52_out,
      Q => bm_end_r1,
      R => '0'
    );
\cmd_pipe_plus.mc_address[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF202020"
    )
    port map (
      I0 => \^o1\,
      I1 => I37,
      I2 => O9(0),
      I3 => I38(0),
      I4 => I39,
      I5 => mc_cs_n_ns(0),
      O => O21
    );
\col_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
    port map (
      I0 => I17,
      I1 => \^o2\,
      I2 => Q(1),
      I3 => O13(0),
      I4 => \^o1\,
      I5 => I2,
      O => \n_0_col_wait_r_i_1__2\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_col_wait_r_i_1__2\,
      Q => \^o2\,
      R => '0'
    );
\demand_act_priority_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \^demand_act_priority_r\,
      I1 => I7,
      I2 => E(0),
      I3 => \^o1\,
      I4 => wait_for_maint_r,
      I5 => \^ras_timer_zero_r\,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
\demand_priority_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
    port map (
      I0 => \n_0_col_wait_r_i_1__2\,
      I1 => O11,
      I2 => I5,
      I3 => \n_0_demand_priority_r_i_3__1\,
      I4 => \^o3\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => p_54_out,
      I4 => q_has_rd,
      I5 => I48,
      O => \n_0_demand_priority_r_i_3__1\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^o3\,
      R => '0'
    );
\demanded_prior_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
    port map (
      I0 => \^o3\,
      I1 => \^demanded_prior_r\,
      I2 => I4,
      I3 => demanded_prior_r_3,
      I4 => demand_priority_r_2,
      I5 => Q(0),
      O => demanded_prior_ns
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^demanded_prior_r\,
      R => '0'
    );
\grant_r[1]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF7"
    )
    port map (
      I0 => \^ras_timer_zero_r\,
      I1 => \^pre_wait_r\,
      I2 => I23(0),
      I3 => I6,
      I4 => I36,
      O => O18
    );
\grant_r[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FF01FFFFFFFF"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o2\,
      I2 => I2,
      I3 => inhbt_wr,
      I4 => I1,
      I5 => I3,
      O => O4
    );
\grant_r[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => O13(0),
      O => \^o5\
    );
\grant_r[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => I4,
      I1 => Q(1),
      I2 => \^o3\,
      I3 => \^demanded_prior_r\,
      I4 => \^override_demand_r\,
      I5 => demand_priority_r_2,
      O => O8
    );
\grant_r[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => I6,
      I1 => I23(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => O19
    );
ofs_rdy_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => I45,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0
    );
\ofs_rdy_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => I46,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_0
    );
\ofs_rdy_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => I1,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_2
    );
\ofs_rdy_r_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
    port map (
      I0 => phy_mc_ctl_full_r,
      I1 => phy_mc_cmd_full_r,
      I2 => I47,
      I3 => phy_mc_data_full,
      O => ofs_rdy_r0_1
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0_2,
      Q => ofs_rdy_r,
      R => I19
    );
override_demand_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => override_demand_ns,
      Q => \^override_demand_r\,
      R => '0'
    );
phy_mc_cmd_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => phy_mc_cmd_full,
      Q => phy_mc_cmd_full_r,
      R => SR(0)
    );
phy_mc_ctl_full_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => phy_mc_ctl_full,
      Q => phy_mc_ctl_full_r,
      R => I19
    );
\pre_bm_end_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
    port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => I23(0),
      I4 => I6,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
    port map (
      I0 => pass_open_bank_ns,
      I1 => Q(1),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
    port map (
      I0 => pass_open_bank_ns,
      I1 => I11,
      I2 => \^pre_wait_r\,
      I3 => \n_0_pre_wait_r_i_2__1\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => I6,
      I1 => I23(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \n_0_pre_wait_r_i_2__1\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
    port map (
      I0 => Q(1),
      I1 => I1,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => I17,
      I5 => bm_end_r1,
      O => O16
    );
\ras_timer_r[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000111110001000"
    )
    port map (
      I0 => bm_end_r1,
      I1 => I17,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => I1,
      I5 => Q(1),
      O => O15
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF0D"
    )
    port map (
      I0 => Q(1),
      I1 => I1,
      I2 => ras_timer_r(1),
      I3 => I50,
      I4 => bm_end_r1,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => req_bank_rdy_ns,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => Q(1),
      I1 => I11,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \n_0_rtp_timer_r[0]_i_1__1\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtp_timer_r[0]_i_1__1\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^o2\,
      O => \n_0_starve_limit_cntr_r[0]_i_1__1\
    );
\starve_limit_cntr_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^o2\,
      O => \n_0_starve_limit_cntr_r[1]_i_1__1\
    );
\starve_limit_cntr_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => starve_limit_cntr_r(1),
      I4 => \^o2\,
      O => \n_0_starve_limit_cntr_r[2]_i_1__1\
    );
\starve_limit_cntr_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => I49,
      I4 => Q(1),
      I5 => \^req_bank_rdy_r\,
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[0]_i_1__1\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[1]_i_1__1\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[2]_i_1__1\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_state__parameterized2\ is
  port (
    O1 : out STD_LOGIC;
    ras_timer_zero_r : out STD_LOGIC;
    pre_wait_r : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    pre_bm_end_ns : out STD_LOGIC;
    pre_passing_open_bank_ns : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    p_13_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    req_bank_rdy_ns : in STD_LOGIC;
    I19 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    start_wtp_timer0 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    O13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    inhbt_wr : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    O14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs_en2 : in STD_LOGIC;
    O15 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O18 : in STD_LOGIC;
    pass_open_bank_r : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    pass_open_bank_ns : in STD_LOGIC;
    wait_for_maint_r : in STD_LOGIC;
    I30 : in STD_LOGIC;
    row_hit_r : in STD_LOGIC;
    I8 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_1 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    q_has_rd : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_state__parameterized2\ : entity is "mig_7series_v2_0_bank_state";
end \migmig_7series_v2_0_bank_state__parameterized2\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_state__parameterized2\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal act_wait_ns : STD_LOGIC;
  signal bm_end_r1 : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal demand_act_priority_ns : STD_LOGIC;
  signal \^demand_act_priority_r\ : STD_LOGIC;
  signal demand_priority_ns : STD_LOGIC;
  signal demanded_prior_ns : STD_LOGIC;
  signal \n_0_act_wait_r_lcl_i_2__0\ : STD_LOGIC;
  signal \n_0_col_wait_r_i_1__0\ : STD_LOGIC;
  signal \n_0_demand_priority_r_i_3__2\ : STD_LOGIC;
  signal \n_0_pre_wait_r_i_2__2\ : STD_LOGIC;
  signal \n_0_rtp_timer_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_starve_limit_cntr_r[2]_i_1__2\ : STD_LOGIC;
  signal \^pre_passing_open_bank_ns\ : STD_LOGIC;
  signal pre_wait_ns : STD_LOGIC;
  signal \^pre_wait_r\ : STD_LOGIC;
  signal ras_timer_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_ns : STD_LOGIC;
  signal \^ras_timer_zero_r\ : STD_LOGIC;
  signal \^req_bank_rdy_r\ : STD_LOGIC;
  signal rtp_timer_ns0 : STD_LOGIC;
  signal starve_limit_cntr_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal starve_limit_cntr_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \act_wait_r_lcl_i_2__0\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[36]_i_3\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \grant_r[1]_i_4__1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \grant_r[3]_i_13__0\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \grant_r[3]_i_5__0\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \pre_bm_end_r_i_1__1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[1]_i_1__2\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \starve_limit_cntr_r[2]_i_1__2\ : label is "soft_lutpair636";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  col_wait_r <= \^col_wait_r\;
  demand_act_priority_r <= \^demand_act_priority_r\;
  pre_passing_open_bank_ns <= \^pre_passing_open_bank_ns\;
  pre_wait_r <= \^pre_wait_r\;
  ras_timer_zero_r <= \^ras_timer_zero_r\;
  req_bank_rdy_r <= \^req_bank_rdy_r\;
\act_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => act_this_rank_r(0),
      R => '0'
    );
\act_wait_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4F44"
    )
    port map (
      I0 => \n_0_act_wait_r_lcl_i_2__0\,
      I1 => \^o1\,
      I2 => O18,
      I3 => pass_open_bank_r,
      I4 => I11,
      I5 => bm_end_r1,
      O => act_wait_ns
    );
\act_wait_r_lcl_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => O13(0),
      I1 => \^o1\,
      I2 => I2,
      O => \n_0_act_wait_r_lcl_i_2__0\
    );
act_wait_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => act_wait_ns,
      Q => \^o1\,
      R => '0'
    );
auto_pre_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0FFFFE0FF"
    )
    port map (
      I0 => wait_for_maint_r,
      I1 => I30,
      I2 => row_hit_r,
      I3 => \^col_wait_r\,
      I4 => Q(1),
      I5 => \^o1\,
      O => O8
    );
bm_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_13_out,
      Q => bm_end_r1,
      R => '0'
    );
\cmd_pipe_plus.mc_address[36]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => \^o1\,
      I1 => O14(0),
      I2 => O11(0),
      I3 => cs_en2,
      O => O10
    );
\col_wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555040404"
    )
    port map (
      I0 => I17,
      I1 => \^col_wait_r\,
      I2 => Q(1),
      I3 => O13(0),
      I4 => \^o1\,
      I5 => I2,
      O => \n_0_col_wait_r_i_1__0\
    );
col_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_col_wait_r_i_1__0\,
      Q => \^col_wait_r\,
      R => '0'
    );
\demand_act_priority_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \^demand_act_priority_r\,
      I1 => I8,
      I2 => E(0),
      I3 => \^o1\,
      I4 => wait_for_maint_r,
      I5 => \^ras_timer_zero_r\,
      O => demand_act_priority_ns
    );
demand_act_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_act_priority_ns,
      Q => \^demand_act_priority_r\,
      R => '0'
    );
demand_priority_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888808"
    )
    port map (
      I0 => \n_0_col_wait_r_i_1__0\,
      I1 => O15,
      I2 => I3,
      I3 => \n_0_demand_priority_r_i_3__2\,
      I4 => \^o2\,
      O => demand_priority_ns
    );
\demand_priority_r_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080800080"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => p_15_out,
      I4 => q_has_rd,
      I5 => I41,
      O => \n_0_demand_priority_r_i_3__2\
    );
demand_priority_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demand_priority_ns,
      Q => \^o2\,
      R => '0'
    );
\demanded_prior_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0DDD0D0"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      I2 => I7,
      I3 => demanded_prior_r_1,
      I4 => demand_priority_r_0,
      I5 => Q(0),
      O => demanded_prior_ns
    );
\demanded_prior_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => Q(1),
      I3 => demanded_prior_r_1,
      I4 => demand_priority_r_0,
      I5 => Q(0),
      O => O23
    );
demanded_prior_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => demanded_prior_ns,
      Q => \^o3\,
      R => '0'
    );
\grant_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF04"
    )
    port map (
      I0 => Q(1),
      I1 => \^o2\,
      I2 => \^o3\,
      I3 => I7,
      I4 => override_demand_r,
      I5 => demand_priority_r_0,
      O => O9
    );
\grant_r[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFFF"
    )
    port map (
      I0 => O13(0),
      I1 => \^o1\,
      I2 => \^col_wait_r\,
      I3 => I2,
      I4 => I5,
      O => O4
    );
\grant_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FF01FFFFFFFF"
    )
    port map (
      I0 => \^o6\,
      I1 => \^col_wait_r\,
      I2 => I2,
      I3 => inhbt_wr,
      I4 => I1,
      I5 => I6(0),
      O => O7
    );
\grant_r[3]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => O13(0),
      O => \^o6\
    );
\grant_r[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FF01FFFFFFFF"
    )
    port map (
      I0 => \^o6\,
      I1 => \^col_wait_r\,
      I2 => I2,
      I3 => inhbt_wr,
      I4 => I1,
      I5 => I5,
      O => O5
    );
\grant_r[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => I4,
      I1 => O14(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => O22
    );
ofs_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofs_rdy_r0,
      Q => ofs_rdy_r,
      R => I19
    );
\pre_bm_end_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEAAA"
    )
    port map (
      I0 => \^pre_passing_open_bank_ns\,
      I1 => \^ras_timer_zero_r\,
      I2 => \^pre_wait_r\,
      I3 => O14(0),
      I4 => I4,
      O => pre_bm_end_ns
    );
\pre_passing_open_bank_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
    port map (
      I0 => pass_open_bank_ns,
      I1 => Q(1),
      I2 => rtp_timer_ns0,
      I3 => \^ras_timer_zero_r\,
      I4 => \^pre_wait_r\,
      O => \^pre_passing_open_bank_ns\
    );
\pre_wait_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001011110010"
    )
    port map (
      I0 => pass_open_bank_ns,
      I1 => I11,
      I2 => \^pre_wait_r\,
      I3 => \n_0_pre_wait_r_i_2__2\,
      I4 => rtp_timer_ns0,
      I5 => pass_open_bank_r,
      O => pre_wait_ns
    );
\pre_wait_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
    port map (
      I0 => I4,
      I1 => O14(0),
      I2 => \^pre_wait_r\,
      I3 => \^ras_timer_zero_r\,
      O => \n_0_pre_wait_r_i_2__2\
    );
pre_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pre_wait_ns,
      Q => \^pre_wait_r\,
      R => '0'
    );
\ras_timer_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
    port map (
      I0 => Q(1),
      I1 => I1,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => I17,
      I5 => bm_end_r1,
      O => O20
    );
\ras_timer_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000111110001000"
    )
    port map (
      I0 => bm_end_r1,
      I1 => I17,
      I2 => ras_timer_r(0),
      I3 => ras_timer_r(1),
      I4 => I1,
      I5 => Q(1),
      O => O19
    );
\ras_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => ras_timer_r(0),
      R => '0'
    );
\ras_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => ras_timer_r(1),
      R => '0'
    );
\ras_timer_zero_r_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF0D"
    )
    port map (
      I0 => Q(1),
      I1 => I1,
      I2 => ras_timer_r(1),
      I3 => I43,
      I4 => bm_end_r1,
      O => ras_timer_zero_ns
    );
ras_timer_zero_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => ras_timer_zero_ns,
      Q => \^ras_timer_zero_r\,
      R => '0'
    );
\rd_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => rd_this_rank_r(0),
      R => '0'
    );
req_bank_rdy_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => req_bank_rdy_ns,
      Q => \^req_bank_rdy_r\,
      R => '0'
    );
\rtp_timer_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => Q(1),
      I1 => I11,
      I2 => pass_open_bank_r,
      I3 => rtp_timer_ns0,
      O => \n_0_rtp_timer_r[0]_i_1__2\
    );
\rtp_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rtp_timer_r[0]_i_1__2\,
      Q => rtp_timer_ns0,
      R => '0'
    );
\starve_limit_cntr_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r0,
      I2 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[0]_i_1__2\
    );
\starve_limit_cntr_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      I0 => starve_limit_cntr_r(1),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[1]_i_1__2\
    );
\starve_limit_cntr_r[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
    port map (
      I0 => starve_limit_cntr_r(2),
      I1 => starve_limit_cntr_r0,
      I2 => starve_limit_cntr_r(0),
      I3 => starve_limit_cntr_r(1),
      I4 => \^col_wait_r\,
      O => \n_0_starve_limit_cntr_r[2]_i_1__2\
    );
\starve_limit_cntr_r[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
    port map (
      I0 => starve_limit_cntr_r(0),
      I1 => starve_limit_cntr_r(1),
      I2 => starve_limit_cntr_r(2),
      I3 => I42,
      I4 => Q(1),
      I5 => \^req_bank_rdy_r\,
      O => starve_limit_cntr_r0
    );
\starve_limit_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[0]_i_1__2\,
      Q => starve_limit_cntr_r(0),
      R => '0'
    );
\starve_limit_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[1]_i_1__2\,
      Q => starve_limit_cntr_r(1),
      R => '0'
    );
\starve_limit_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_starve_limit_cntr_r[2]_i_1__2\,
      Q => starve_limit_cntr_r(2),
      R => '0'
    );
\wr_this_rank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => start_wtp_timer0,
      Q => wr_this_rank_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_clk_ibuf is
  port (
    mmcm_clk : out STD_LOGIC;
    sys_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_clk_ibuf : entity is "mig_7series_v2_0_clk_ibuf";
end migmig_7series_v2_0_clk_ibuf;

architecture STRUCTURE of migmig_7series_v2_0_clk_ibuf is
begin
u_ddr2_clk_ibufi_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sys_clk_i,
      O => mmcm_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_col_mach is
  port (
    sent_col_r1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    mc_ref_zq_wip_ns : out STD_LOGIC;
    mc_read_idle_ns : out STD_LOGIC;
    wr_data_en_ns : out STD_LOGIC;
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIC : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    col_rd_wr_r : in STD_LOGIC;
    sent_col : in STD_LOGIC;
    col_wr_data_buf_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_col_mach : entity is "mig_7series_v2_0_col_mach";
end migmig_7series_v2_0_col_mach;

architecture STRUCTURE of migmig_7series_v2_0_col_mach is
  signal \^o1\ : STD_LOGIC;
  signal col_rd_wr_r2 : STD_LOGIC;
  signal n_0_mc_read_idle_r_i_2 : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[1].RAM32M0_i_1\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[1].RAM32M0_i_3\ : STD_LOGIC;
  signal \n_0_read_fifo.fifo_ram[1].RAM32M0_i_4\ : STD_LOGIC;
  signal \n_0_read_fifo.tail_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_read_fifo.tail_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_read_fifo.tail_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_read_fifo.tail_r[4]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \read_fifo.head_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^sent_col_r1\ : STD_LOGIC;
  signal sent_col_r2 : STD_LOGIC;
  signal tail_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tail_r : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \read_fifo.fifo_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \read_fifo.head_r[1]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \read_fifo.head_r[2]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \read_fifo.head_r[3]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \read_fifo.head_r[4]_i_1\ : label is "soft_lutpair643";
  attribute counter : integer;
  attribute counter of \read_fifo.head_r_reg[0]\ : label is 91;
  attribute counter of \read_fifo.head_r_reg[1]\ : label is 91;
  attribute counter of \read_fifo.head_r_reg[2]\ : label is 91;
  attribute counter of \read_fifo.head_r_reg[3]\ : label is 91;
  attribute counter of \read_fifo.head_r_reg[4]\ : label is 91;
  attribute SOFT_HLUTNM of \read_fifo.tail_r[2]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \read_fifo.tail_r[3]_i_1\ : label is "soft_lutpair644";
begin
  O1 <= \^o1\;
  sent_col_r1 <= \^sent_col_r1\;
\cmd_pipe_plus.mc_wrdata_en_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sent_col_r2,
      I1 => col_rd_wr_r2,
      O => O2
    );
\cmd_pipe_plus.wr_data_en_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sent_col_r1\,
      I1 => col_rd_wr_r,
      O => wr_data_en_ns
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr(0),
      Q => D(0),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr(1),
      Q => D(1),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr(2),
      Q => D(2),
      R => '0'
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_wr_data_buf_addr(3),
      Q => D(3),
      R => '0'
    );
mc_read_idle_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
    port map (
      I0 => I1,
      I1 => n_0_mc_read_idle_r_i_2,
      I2 => tail_r(3),
      I3 => \read_fifo.head_r_reg__0\(3),
      I4 => tail_r(4),
      I5 => \read_fifo.head_r_reg__0\(4),
      O => mc_read_idle_ns
    );
mc_read_idle_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(0),
      I1 => \^o1\,
      I2 => \read_fifo.head_r_reg__0\(2),
      I3 => tail_r(2),
      I4 => tail_r(1),
      I5 => \read_fifo.head_r_reg__0\(1),
      O => n_0_mc_read_idle_r_i_2
    );
mc_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
    port map (
      I0 => maint_ref_zq_wip,
      I1 => n_0_mc_read_idle_r_i_2,
      I2 => tail_r(3),
      I3 => \read_fifo.head_r_reg__0\(3),
      I4 => tail_r(4),
      I5 => \read_fifo.head_r_reg__0\(4),
      O => mc_ref_zq_wip_ns
    );
\offset_pipe_1.col_rd_wr_r2_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => col_rd_wr_r,
      Q => col_rd_wr_r2,
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_out(0),
      Q => O31(0),
      R => '0'
    );
\read_fifo.fifo_out_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_out(1),
      Q => O31(1),
      R => '0'
    );
\read_fifo.fifo_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_1\,
      ADDRA(3) => tail_ns(3),
      ADDRA(2) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_3\,
      ADDRA(1) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_4\,
      ADDRA(0) => tail_ns(0),
      ADDRB(4) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_1\,
      ADDRB(3) => tail_ns(3),
      ADDRB(2) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_3\,
      ADDRB(1) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_4\,
      ADDRB(0) => tail_ns(0),
      ADDRC(4) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_1\,
      ADDRC(3) => tail_ns(3),
      ADDRC(2) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_3\,
      ADDRC(1) => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_4\,
      ADDRC(0) => tail_ns(0),
      ADDRD(4 downto 0) => \read_fifo.head_r_reg__0\(4 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '1',
      DIC(0) => DIC(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => p_0_out(1 downto 0),
      DOD(1 downto 0) => \NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => '1'
    );
\read_fifo.fifo_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
    port map (
      I0 => I18,
      I1 => tail_r(3),
      I2 => tail_r(2),
      I3 => I7,
      I4 => tail_r(1),
      I5 => tail_r(4),
      O => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_1\
    );
\read_fifo.fifo_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
    port map (
      I0 => tail_r(1),
      I1 => I6,
      I2 => \^o1\,
      I3 => tail_r(2),
      I4 => tail_r(3),
      I5 => I18,
      O => tail_ns(3)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
    port map (
      I0 => I18,
      I1 => \^o1\,
      I2 => I6,
      I3 => tail_r(1),
      I4 => tail_r(2),
      O => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_3\
    );
\read_fifo.fifo_ram[1].RAM32M0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
    port map (
      I0 => I18,
      I1 => I6,
      I2 => \^o1\,
      I3 => tail_r(1),
      O => \n_0_read_fifo.fifo_ram[1].RAM32M0_i_4\
    );
\read_fifo.fifo_ram[1].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => I18,
      O => tail_ns(0)
    );
\read_fifo.head_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(0),
      O => p_0_in(0)
    );
\read_fifo.head_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(0),
      I1 => \read_fifo.head_r_reg__0\(1),
      O => p_0_in(1)
    );
\read_fifo.head_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(2),
      I1 => \read_fifo.head_r_reg__0\(1),
      I2 => \read_fifo.head_r_reg__0\(0),
      O => p_0_in(2)
    );
\read_fifo.head_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(3),
      I1 => \read_fifo.head_r_reg__0\(0),
      I2 => \read_fifo.head_r_reg__0\(1),
      I3 => \read_fifo.head_r_reg__0\(2),
      O => p_0_in(3)
    );
\read_fifo.head_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \read_fifo.head_r_reg__0\(4),
      I1 => \read_fifo.head_r_reg__0\(2),
      I2 => \read_fifo.head_r_reg__0\(1),
      I3 => \read_fifo.head_r_reg__0\(0),
      I4 => \read_fifo.head_r_reg__0\(3),
      O => p_0_in(4)
    );
\read_fifo.head_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(0),
      Q => \read_fifo.head_r_reg__0\(0),
      R => SR(0)
    );
\read_fifo.head_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(1),
      Q => \read_fifo.head_r_reg__0\(1),
      R => SR(0)
    );
\read_fifo.head_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(2),
      Q => \read_fifo.head_r_reg__0\(2),
      R => SR(0)
    );
\read_fifo.head_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(3),
      Q => \read_fifo.head_r_reg__0\(3),
      R => SR(0)
    );
\read_fifo.head_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => p_0_in(4),
      Q => \read_fifo.head_r_reg__0\(4),
      R => SR(0)
    );
\read_fifo.tail_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => I6,
      I1 => \^o1\,
      I2 => tail_r(1),
      O => \n_0_read_fifo.tail_r[1]_i_1\
    );
\read_fifo.tail_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^o1\,
      I1 => I6,
      I2 => tail_r(1),
      I3 => tail_r(2),
      O => \n_0_read_fifo.tail_r[2]_i_1\
    );
\read_fifo.tail_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => tail_r(3),
      I1 => tail_r(2),
      I2 => \^o1\,
      I3 => I6,
      I4 => tail_r(1),
      O => \n_0_read_fifo.tail_r[3]_i_1\
    );
\read_fifo.tail_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => tail_r(3),
      I1 => tail_r(2),
      I2 => \^o1\,
      I3 => I6,
      I4 => tail_r(1),
      I5 => tail_r(4),
      O => \n_0_read_fifo.tail_r[4]_i_1\
    );
\read_fifo.tail_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I29,
      Q => \^o1\,
      R => I28
    );
\read_fifo.tail_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_read_fifo.tail_r[1]_i_1\,
      Q => tail_r(1),
      R => I28
    );
\read_fifo.tail_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_read_fifo.tail_r[2]_i_1\,
      Q => tail_r(2),
      R => I28
    );
\read_fifo.tail_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_read_fifo.tail_r[3]_i_1\,
      Q => tail_r(3),
      R => I28
    );
\read_fifo.tail_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_read_fifo.tail_r[4]_i_1\,
      Q => tail_r(4),
      R => I28
    );
sent_col_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => sent_col,
      Q => \^sent_col_r1\,
      R => '0'
    );
sent_col_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^sent_col_r1\,
      Q => sent_col_r2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_byte_group_io is
  port (
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_54_in : out STD_LOGIC;
    p_53_in : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_62_in : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    p_38_in : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    p_50_in : out STD_LOGIC;
    p_49_in : out STD_LOGIC;
    p_58_in : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    p_46_in : out STD_LOGIC;
    p_45_in : out STD_LOGIC;
    p_34_in : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    p_42_in : out STD_LOGIC;
    p_41_in : out STD_LOGIC;
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    po_oserdes_rst : in STD_LOGIC;
    DTSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    oserdes_clk_delayed : in STD_LOGIC;
    DQSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTSBUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    A_idelay_ce134_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    Q1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q9 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_byte_group_io : entity is "mig_7series_v2_0_ddr_byte_group_io";
end migmig_7series_v2_0_ddr_byte_group_io;

architecture STRUCTURE of migmig_7series_v2_0_ddr_byte_group_io is
  signal \n_0_input_[1].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[3].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[4].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[5].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[6].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[7].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[8].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[9].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal tbyte_out : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dqs_gen.oddr_dqs\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \dqs_gen.oddr_dqs\ : label is "FALSE";
  attribute BOX_TYPE of \dqs_gen.oddr_dqsts\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \dqs_gen.oddr_dqsts\ : label is "TRUE";
  attribute BOX_TYPE of \input_[1].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \input_[1].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \input_[1].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[1].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[3].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[3].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[3].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[3].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[4].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[4].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[4].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[4].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[5].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[5].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[5].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[5].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[6].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[6].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[6].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[6].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[7].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[7].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[7].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[7].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[8].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[8].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[8].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[8].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[9].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[9].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[9].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[9].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \slave_ts.oserdes_slave_ts\ : label is "PRIMITIVE";
begin
\dqs_gen.oddr_dqs\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => DQSBUS(0),
      D2 => DQSBUS(1),
      Q => O3,
      R => '0',
      S => \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\
    );
\dqs_gen.oddr_dqsts\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => CTSBUS(0),
      D2 => CTSBUS(0),
      Q => O4,
      R => \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\,
      S => '0'
    );
\input_[1].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce134_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[1].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[1].iserdes_dq_.idelaye2\,
      IDATAIN => p_55_out,
      INC => idelay_inc,
      LD => I5,
      LDPIPEEN => '0',
      REGRST => I3
    );
\input_[1].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I4,
      CLKDIV => \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_55_out,
      DDLY => \n_0_input_[1].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D1(3),
      Q2 => D1(2),
      Q3 => D1(1),
      Q4 => D1(0),
      Q5 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[3].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce134_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[3].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[3].iserdes_dq_.idelaye2\,
      IDATAIN => p_63_out,
      INC => idelay_inc,
      LD => I5,
      LDPIPEEN => '0',
      REGRST => I3
    );
\input_[3].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I4,
      CLKDIV => \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_63_out,
      DDLY => \n_0_input_[3].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D3(3),
      Q2 => D3(2),
      Q3 => D3(1),
      Q4 => D3(0),
      Q5 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[4].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce134_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[4].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[4].iserdes_dq_.idelaye2\,
      IDATAIN => p_39_out,
      INC => idelay_inc,
      LD => I5,
      LDPIPEEN => '0',
      REGRST => I3
    );
\input_[4].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I4,
      CLKDIV => \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_39_out,
      DDLY => \n_0_input_[4].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D4(3),
      Q2 => D4(2),
      Q3 => D4(1),
      Q4 => D4(0),
      Q5 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[5].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce134_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[5].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[5].iserdes_dq_.idelaye2\,
      IDATAIN => p_51_out,
      INC => idelay_inc,
      LD => I5,
      LDPIPEEN => '0',
      REGRST => I3
    );
\input_[5].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I4,
      CLKDIV => \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_51_out,
      DDLY => \n_0_input_[5].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D5(3),
      Q2 => D5(2),
      Q3 => D5(1),
      Q4 => D5(0),
      Q5 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[6].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce134_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[6].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[6].iserdes_dq_.idelaye2\,
      IDATAIN => p_59_out,
      INC => idelay_inc,
      LD => I5,
      LDPIPEEN => '0',
      REGRST => I3
    );
\input_[6].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I4,
      CLKDIV => \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_59_out,
      DDLY => \n_0_input_[6].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D6(3),
      Q2 => D6(2),
      Q3 => D6(1),
      Q4 => D6(0),
      Q5 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[7].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce134_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[7].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[7].iserdes_dq_.idelaye2\,
      IDATAIN => p_47_out,
      INC => idelay_inc,
      LD => I5,
      LDPIPEEN => '0',
      REGRST => I3
    );
\input_[7].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I4,
      CLKDIV => \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_47_out,
      DDLY => \n_0_input_[7].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D7(3),
      Q2 => D7(2),
      Q3 => D7(1),
      Q4 => D7(0),
      Q5 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[8].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce134_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[8].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[8].iserdes_dq_.idelaye2\,
      IDATAIN => p_35_out,
      INC => idelay_inc,
      LD => I5,
      LDPIPEEN => '0',
      REGRST => I3
    );
\input_[8].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I4,
      CLKDIV => \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_35_out,
      DDLY => \n_0_input_[8].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D8(3),
      Q2 => D8(2),
      Q3 => D8(1),
      Q4 => D8(0),
      Q5 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[9].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => A_idelay_ce134_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[9].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[9].iserdes_dq_.idelaye2\,
      IDATAIN => p_43_out,
      INC => idelay_inc,
      LD => I5,
      LDPIPEEN => '0',
      REGRST => I3
    );
\input_[9].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I4,
      CLKDIV => \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_43_out,
      DDLY => \n_0_input_[9].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D9(3),
      Q2 => D9(2),
      Q3 => D9(1),
      Q4 => D9(0),
      Q5 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\output_[1].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q1(0),
      D2 => Q1(1),
      D3 => Q1(2),
      D4 => Q1(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_54_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_53_in
    );
\output_[2].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q2(0),
      D2 => Q2(1),
      D3 => Q2(2),
      D4 => Q2(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O5,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_3_in
    );
\output_[3].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q3(0),
      D2 => Q3(1),
      D3 => Q3(2),
      D4 => Q3(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_62_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_61_in
    );
\output_[4].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q4(0),
      D2 => Q4(1),
      D3 => Q4(2),
      D4 => Q4(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_38_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_37_in
    );
\output_[5].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q5(0),
      D2 => Q5(1),
      D3 => Q5(2),
      D4 => Q5(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_50_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_49_in
    );
\output_[6].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q6(0),
      D2 => Q6(1),
      D3 => Q6(2),
      D4 => Q6(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_58_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_57_in
    );
\output_[7].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q7(0),
      D2 => Q7(1),
      D3 => Q7(2),
      D4 => Q7(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_46_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_45_in
    );
\output_[8].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q8(0),
      D2 => Q8(1),
      D3 => Q8(2),
      D4 => Q8(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_34_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_33_in
    );
\output_[9].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q9(0),
      D2 => Q9(1),
      D3 => Q9(2),
      D4 => Q9(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_42_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_41_in
    );
\slave_ts.oserdes_slave_ts\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "TRUE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\,
      OQ => \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\,
      T1 => DTSBUS(0),
      T2 => DTSBUS(0),
      T3 => DTSBUS(1),
      T4 => DTSBUS(1),
      TBYTEIN => tbyte_out,
      TBYTEOUT => tbyte_out,
      TCE => '1',
      TFB => \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\,
      TQ => \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_byte_group_io__parameterized0\ is
  port (
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 47 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_byte_group_io__parameterized0\ : entity is "mig_7series_v2_0_ddr_byte_group_io";
end \migmig_7series_v2_0_ddr_byte_group_io__parameterized0\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_byte_group_io__parameterized0\ is
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[0].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[0].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(40),
      D2 => oserdes_dq(41),
      D3 => oserdes_dq(42),
      D4 => oserdes_dq(43),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(10),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(44),
      D2 => oserdes_dq(45),
      D3 => oserdes_dq(46),
      D4 => oserdes_dq(47),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(11),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[1].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(36),
      D2 => oserdes_dq(37),
      D3 => oserdes_dq(38),
      D4 => oserdes_dq(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => mem_dq_out(9),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_byte_group_io__parameterized1\ is
  port (
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O10 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in_0 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O14 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O17 : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    rst_r4 : out STD_LOGIC;
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    po_oserdes_rst : in STD_LOGIC;
    DTSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    oserdes_clk_delayed : in STD_LOGIC;
    DQSBUS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CTSBUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    iserdes_clkdiv : in STD_LOGIC;
    I9 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    C_idelay_ce124_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    Q0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_byte_group_io__parameterized1\ : entity is "mig_7series_v2_0_ddr_byte_group_io";
end \migmig_7series_v2_0_ddr_byte_group_io__parameterized1\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_byte_group_io__parameterized1\ is
  signal \n_0_input_[0].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[1].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[2].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[4].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[5].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[6].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[7].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal \n_0_input_[8].iserdes_dq_.idelaye2\ : STD_LOGIC;
  signal n_0_rst_r3_reg_srl3 : STD_LOGIC;
  signal tbyte_out : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dqs_gen.oddr_dqs\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \dqs_gen.oddr_dqs\ : label is "FALSE";
  attribute BOX_TYPE of \dqs_gen.oddr_dqsts\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \dqs_gen.oddr_dqsts\ : label is "TRUE";
  attribute BOX_TYPE of \input_[0].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \input_[0].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \input_[0].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[0].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[1].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[1].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[1].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[1].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[2].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[2].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[2].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[2].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[4].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[4].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[4].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[4].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[5].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[5].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[5].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[5].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[6].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[6].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[6].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[6].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[7].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[7].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[7].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[7].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \input_[8].iserdes_dq_.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \input_[8].iserdes_dq_.idelaye2\ : label is "MIG_IODELAY_MIG";
  attribute SIM_DELAY_D of \input_[8].iserdes_dq_.idelaye2\ : label is 0;
  attribute BOX_TYPE of \input_[8].iserdes_dq_.iserdesdq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[0].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[1].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.ddr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of rst_r3_reg_srl3 : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg_srl3 ";
  attribute BOX_TYPE of \slave_ts.oserdes_slave_ts\ : label is "PRIMITIVE";
begin
\dqs_gen.oddr_dqs\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => DQSBUS(0),
      D2 => DQSBUS(1),
      Q => O8,
      R => '0',
      S => \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED\
    );
\dqs_gen.oddr_dqsts\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk_delayed,
      CE => '1',
      D1 => CTSBUS(0),
      D2 => CTSBUS(0),
      Q => O9,
      R => \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED\,
      S => '0'
    );
idelay_ld_rst_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I18,
      Q => idelay_ld_rst,
      R => '0'
    );
\input_[0].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce124_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[0].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[0].iserdes_dq_.idelaye2\,
      IDATAIN => I9,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => I2
    );
\input_[0].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I9,
      DDLY => \n_0_input_[0].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D0(3),
      Q2 => D0(2),
      Q3 => D0(1),
      Q4 => D0(0),
      Q5 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[1].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce124_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[1].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[1].iserdes_dq_.idelaye2\,
      IDATAIN => p_31_out,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => I2
    );
\input_[1].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_31_out,
      DDLY => \n_0_input_[1].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D1(3),
      Q2 => D1(2),
      Q3 => D1(1),
      Q4 => D1(0),
      Q5 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[2].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce124_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[2].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[2].iserdes_dq_.idelaye2\,
      IDATAIN => I11,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => I2
    );
\input_[2].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I11,
      DDLY => \n_0_input_[2].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D2(3),
      Q2 => D2(2),
      Q3 => D2(1),
      Q4 => D2(0),
      Q5 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[4].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce124_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[4].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[4].iserdes_dq_.idelaye2\,
      IDATAIN => I12,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => I2
    );
\input_[4].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I12,
      DDLY => \n_0_input_[4].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D4(3),
      Q2 => D4(2),
      Q3 => D4(1),
      Q4 => D4(0),
      Q5 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[5].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce124_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[5].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[5].iserdes_dq_.idelaye2\,
      IDATAIN => I13,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => I2
    );
\input_[5].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I13,
      DDLY => \n_0_input_[5].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D5(3),
      Q2 => D5(2),
      Q3 => D5(1),
      Q4 => D5(0),
      Q5 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[6].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce124_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[6].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[6].iserdes_dq_.idelaye2\,
      IDATAIN => p_27_out,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => I2
    );
\input_[6].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => p_27_out,
      DDLY => \n_0_input_[6].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D6(3),
      Q2 => D6(2),
      Q3 => D6(1),
      Q4 => D6(0),
      Q5 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[7].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce124_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[7].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[7].iserdes_dq_.idelaye2\,
      IDATAIN => I14,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => I2
    );
\input_[7].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I14,
      DDLY => \n_0_input_[7].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D7(3),
      Q2 => D7(2),
      Q3 => D7(1),
      Q4 => D7(0),
      Q5 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\input_[8].iserdes_dq_.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VARIABLE",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
    port map (
      C => CLK,
      CE => C_idelay_ce124_out,
      CINVCTRL => '0',
      CNTVALUEIN(4) => '0',
      CNTVALUEIN(3) => '0',
      CNTVALUEIN(2) => '0',
      CNTVALUEIN(1) => '0',
      CNTVALUEIN(0) => '0',
      CNTVALUEOUT(4 downto 0) => \NLW_input_[8].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \n_0_input_[8].iserdes_dq_.idelaye2\,
      IDATAIN => I15,
      INC => idelay_inc,
      LD => I10,
      LDPIPEEN => '0',
      REGRST => I2
    );
\input_[8].iserdes_dq_.iserdesdq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
    port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => I1,
      CLKB => I8,
      CLKDIV => \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED\,
      CLKDIVP => iserdes_clkdiv,
      D => I15,
      DDLY => \n_0_input_[8].iserdes_dq_.idelaye2\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED\,
      OCLK => oserdes_clk,
      OCLKB => \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED\,
      OFB => \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED\,
      Q1 => D8(3),
      Q2 => D8(2),
      Q3 => D8(1),
      Q4 => D8(0),
      Q5 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED\,
      Q6 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED\,
      Q7 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED\,
      Q8 => \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED\
    );
\output_[0].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q0(0),
      D2 => Q0(1),
      D3 => Q0(2),
      D4 => Q0(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O10,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_9_in
    );
\output_[1].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q1(0),
      D2 => Q1(1),
      D3 => Q1(2),
      D4 => Q1(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_30_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_29_in_0
    );
\output_[2].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q2(0),
      D2 => Q2(1),
      D3 => Q2(2),
      D4 => Q2(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O11,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => O12
    );
\output_[4].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q4(0),
      D2 => Q4(1),
      D3 => Q4(2),
      D4 => Q4(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O13,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_13_in
    );
\output_[5].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q5(0),
      D2 => Q5(1),
      D3 => Q5(2),
      D4 => Q5(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O14,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_21_in
    );
\output_[6].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q6(0),
      D2 => Q6(1),
      D3 => Q6(2),
      D4 => Q6(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_26_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_25_in
    );
\output_[7].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q7(0),
      D2 => Q7(1),
      D3 => Q7(2),
      D4 => Q7(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O15,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_17_in
    );
\output_[8].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q8(0),
      D2 => Q8(1),
      D3 => Q8(2),
      D4 => Q8(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O16,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => p_5_in
    );
\output_[9].oserdes_dq_.ddr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => Q9(0),
      D2 => Q9(1),
      D3 => Q9(2),
      D4 => Q9(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => p_1_in,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => tbyte_out,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => O17
    );
rst_r3_reg_srl3: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => I2,
      Q => n_0_rst_r3_reg_srl3
    );
rst_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rst_r3_reg_srl3,
      Q => rst_r4,
      R => '0'
    );
\slave_ts.oserdes_slave_ts\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "TRUE",
      TBYTE_SRC => "TRUE",
      TRISTATE_WIDTH => 4
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED\,
      OQ => \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED\,
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED\,
      T1 => DTSBUS(0),
      T2 => DTSBUS(0),
      T3 => DTSBUS(1),
      T4 => DTSBUS(1),
      TBYTEIN => tbyte_out,
      TBYTEOUT => tbyte_out,
      TCE => '1',
      TFB => \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED\,
      TQ => \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_byte_group_io__parameterized2\ is
  port (
    O70 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    oserdes_clk : in STD_LOGIC;
    oserdes_clkdiv : in STD_LOGIC;
    oserdes_dq : in STD_LOGIC_VECTOR ( 39 downto 0 );
    po_oserdes_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_byte_group_io__parameterized2\ : entity is "mig_7series_v2_0_ddr_byte_group_io";
end \migmig_7series_v2_0_ddr_byte_group_io__parameterized2\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_byte_group_io__parameterized2\ is
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \output_[10].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[11].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[2].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[3].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[4].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[5].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[6].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[7].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[8].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \output_[9].oserdes_dq_.sdr.oserdes_dq_i\ : label is "PRIMITIVE";
begin
\output_[10].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(32),
      D2 => oserdes_dq(33),
      D3 => oserdes_dq(34),
      D4 => oserdes_dq(35),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(8),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[11].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(36),
      D2 => oserdes_dq(37),
      D3 => oserdes_dq(38),
      D4 => oserdes_dq(39),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(9),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[2].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(0),
      D2 => oserdes_dq(1),
      D3 => oserdes_dq(2),
      D4 => oserdes_dq(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(0),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[3].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(4),
      D2 => oserdes_dq(5),
      D3 => oserdes_dq(6),
      D4 => oserdes_dq(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(1),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[4].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(8),
      D2 => oserdes_dq(9),
      D3 => oserdes_dq(10),
      D4 => oserdes_dq(11),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(2),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[5].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(12),
      D2 => oserdes_dq(13),
      D3 => oserdes_dq(14),
      D4 => oserdes_dq(15),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(3),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[6].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(16),
      D2 => oserdes_dq(17),
      D3 => oserdes_dq(18),
      D4 => oserdes_dq(19),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(4),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[7].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(20),
      D2 => oserdes_dq(21),
      D3 => oserdes_dq(22),
      D4 => oserdes_dq(23),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(5),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[8].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(24),
      D2 => oserdes_dq(25),
      D3 => oserdes_dq(26),
      D4 => oserdes_dq(27),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(6),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
\output_[9].oserdes_dq_.sdr.oserdes_dq_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "SDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 4,
      INIT_OQ => '0',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
    port map (
      CLK => oserdes_clk,
      CLKDIV => oserdes_clkdiv,
      D1 => oserdes_dq(28),
      D2 => oserdes_dq(29),
      D3 => oserdes_dq(30),
      D4 => oserdes_dq(31),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED\,
      OQ => O70(7),
      RST => po_oserdes_rst,
      SHIFTIN1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED\,
      SHIFTIN2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED\,
      SHIFTOUT1 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED\,
      TQ => \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_if_post_fifo is
  port (
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC;
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC;
    O131 : out STD_LOGIC;
    O132 : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    O68 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ififo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_if_post_fifo : entity is "mig_7series_v2_0_ddr_if_post_fifo";
end migmig_7series_v2_0_ddr_if_post_fifo;

architecture STRUCTURE of migmig_7series_v2_0_ddr_if_post_fifo is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal my_empty : STD_LOGIC_VECTOR ( 1 to 1 );
  signal my_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_my_empty[1]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_empty[4]_rep__0_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_rep__1_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_rep_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]_rep\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]_rep__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]_rep__1\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1\ : STD_LOGIC;
  signal \n_0_my_full[1]_i_1\ : STD_LOGIC;
  signal \n_0_my_full[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_2__0\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \app_rd_data[104]_INST_0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \app_rd_data[105]_INST_0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \app_rd_data[106]_INST_0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \app_rd_data[107]_INST_0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \app_rd_data[108]_INST_0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \app_rd_data[109]_INST_0\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \app_rd_data[10]_INST_0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \app_rd_data[110]_INST_0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \app_rd_data[111]_INST_0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \app_rd_data[11]_INST_0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \app_rd_data[120]_INST_0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \app_rd_data[121]_INST_0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \app_rd_data[122]_INST_0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \app_rd_data[123]_INST_0\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \app_rd_data[124]_INST_0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \app_rd_data[125]_INST_0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \app_rd_data[126]_INST_0\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \app_rd_data[127]_INST_0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \app_rd_data[12]_INST_0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \app_rd_data[13]_INST_0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \app_rd_data[14]_INST_0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \app_rd_data[15]_INST_0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \app_rd_data[24]_INST_0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \app_rd_data[25]_INST_0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \app_rd_data[26]_INST_0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \app_rd_data[27]_INST_0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \app_rd_data[28]_INST_0\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \app_rd_data[29]_INST_0\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \app_rd_data[30]_INST_0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \app_rd_data[31]_INST_0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \app_rd_data[40]_INST_0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \app_rd_data[41]_INST_0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \app_rd_data[42]_INST_0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \app_rd_data[43]_INST_0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \app_rd_data[44]_INST_0\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \app_rd_data[45]_INST_0\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \app_rd_data[46]_INST_0\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \app_rd_data[47]_INST_0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \app_rd_data[56]_INST_0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \app_rd_data[57]_INST_0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \app_rd_data[58]_INST_0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \app_rd_data[59]_INST_0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \app_rd_data[60]_INST_0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \app_rd_data[61]_INST_0\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \app_rd_data[62]_INST_0\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \app_rd_data[63]_INST_0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \app_rd_data[72]_INST_0\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \app_rd_data[73]_INST_0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \app_rd_data[74]_INST_0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \app_rd_data[75]_INST_0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \app_rd_data[76]_INST_0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \app_rd_data[77]_INST_0\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \app_rd_data[78]_INST_0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \app_rd_data[79]_INST_0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \app_rd_data[88]_INST_0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \app_rd_data[89]_INST_0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \app_rd_data[8]_INST_0\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \app_rd_data[90]_INST_0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \app_rd_data[91]_INST_0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \app_rd_data[92]_INST_0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \app_rd_data[93]_INST_0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \app_rd_data[94]_INST_0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \app_rd_data[95]_INST_0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \app_rd_data[9]_INST_0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r[0]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r[0]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r[0]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r[1]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r[1]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r[1]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r[2]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r[2]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r[2]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r[2]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r[3]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r[3]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r[3]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r[4]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r[4]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r[4]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r[5]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r[5]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r[5]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r[5]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r[6]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r[6]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r[6]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r[6]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r[7]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r[7]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r[7]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \my_empty[4]_i_2__0\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \my_empty[4]_rep__0_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \my_empty[4]_rep__1_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \my_empty[4]_rep_i_1__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \my_full[1]_i_2__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of rd_active_r_i_1 : label is "soft_lutpair469";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \read_fifo.fifo_ram[1].RAM32M0_i_7\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__3\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__3\ : label is "soft_lutpair537";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
\app_rd_data[104]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(14),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(14),
      O => app_rd_data(48)
    );
\app_rd_data[105]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(46),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(46),
      O => app_rd_data(49)
    );
\app_rd_data[106]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(38),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(38),
      O => app_rd_data(50)
    );
\app_rd_data[107]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(54),
      I1 => \^o1\,
      I2 => I32(54),
      O => app_rd_data(51)
    );
\app_rd_data[108]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(30),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(30),
      O => app_rd_data(52)
    );
\app_rd_data[109]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(6),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(6),
      O => app_rd_data(53)
    );
\app_rd_data[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(32),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(32),
      O => app_rd_data(2)
    );
\app_rd_data[110]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(62),
      I1 => \^o1\,
      I2 => I32(62),
      O => app_rd_data(54)
    );
\app_rd_data[111]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(22),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(22),
      O => app_rd_data(55)
    );
\app_rd_data[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(48),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(48),
      O => app_rd_data(3)
    );
\app_rd_data[120]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(15),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(15),
      O => app_rd_data(56)
    );
\app_rd_data[121]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(47),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(47),
      O => app_rd_data(57)
    );
\app_rd_data[122]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(39),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(39),
      O => app_rd_data(58)
    );
\app_rd_data[123]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(55),
      I1 => \^o1\,
      I2 => I32(55),
      O => app_rd_data(59)
    );
\app_rd_data[124]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(31),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(31),
      O => app_rd_data(60)
    );
\app_rd_data[125]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(7),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(7),
      O => app_rd_data(61)
    );
\app_rd_data[126]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(63),
      I1 => \^o1\,
      I2 => I32(63),
      O => app_rd_data(62)
    );
\app_rd_data[127]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(23),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(23),
      O => app_rd_data(63)
    );
\app_rd_data[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(24),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(24),
      O => app_rd_data(4)
    );
\app_rd_data[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(0),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(0),
      O => app_rd_data(5)
    );
\app_rd_data[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(56),
      I1 => \^o1\,
      I2 => I32(56),
      O => app_rd_data(6)
    );
\app_rd_data[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(16),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(16),
      O => app_rd_data(7)
    );
\app_rd_data[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(9),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(9),
      O => app_rd_data(8)
    );
\app_rd_data[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(41),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(41),
      O => app_rd_data(9)
    );
\app_rd_data[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(33),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(33),
      O => app_rd_data(10)
    );
\app_rd_data[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(49),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(49),
      O => app_rd_data(11)
    );
\app_rd_data[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(25),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(25),
      O => app_rd_data(12)
    );
\app_rd_data[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(1),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(1),
      O => app_rd_data(13)
    );
\app_rd_data[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(57),
      I1 => \^o1\,
      I2 => I32(57),
      O => app_rd_data(14)
    );
\app_rd_data[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(17),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(17),
      O => app_rd_data(15)
    );
\app_rd_data[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(10),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(10),
      O => app_rd_data(16)
    );
\app_rd_data[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(42),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(42),
      O => app_rd_data(17)
    );
\app_rd_data[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(34),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(34),
      O => app_rd_data(18)
    );
\app_rd_data[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(50),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(50),
      O => app_rd_data(19)
    );
\app_rd_data[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(26),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(26),
      O => app_rd_data(20)
    );
\app_rd_data[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(2),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(2),
      O => app_rd_data(21)
    );
\app_rd_data[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(58),
      I1 => \^o1\,
      I2 => I32(58),
      O => app_rd_data(22)
    );
\app_rd_data[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(18),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(18),
      O => app_rd_data(23)
    );
\app_rd_data[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(11),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(11),
      O => app_rd_data(24)
    );
\app_rd_data[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(43),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(43),
      O => app_rd_data(25)
    );
\app_rd_data[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(35),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(35),
      O => app_rd_data(26)
    );
\app_rd_data[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(51),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(51),
      O => app_rd_data(27)
    );
\app_rd_data[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(27),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(27),
      O => app_rd_data(28)
    );
\app_rd_data[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(3),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(3),
      O => app_rd_data(29)
    );
\app_rd_data[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(59),
      I1 => \^o1\,
      I2 => I32(59),
      O => app_rd_data(30)
    );
\app_rd_data[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(19),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(19),
      O => app_rd_data(31)
    );
\app_rd_data[72]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(12),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(12),
      O => app_rd_data(32)
    );
\app_rd_data[73]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(44),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(44),
      O => app_rd_data(33)
    );
\app_rd_data[74]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(36),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(36),
      O => app_rd_data(34)
    );
\app_rd_data[75]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(52),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(52),
      O => app_rd_data(35)
    );
\app_rd_data[76]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(28),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(28),
      O => app_rd_data(36)
    );
\app_rd_data[77]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(4),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(4),
      O => app_rd_data(37)
    );
\app_rd_data[78]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(60),
      I1 => \^o1\,
      I2 => I32(60),
      O => app_rd_data(38)
    );
\app_rd_data[79]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(20),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(20),
      O => app_rd_data(39)
    );
\app_rd_data[88]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(13),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(13),
      O => app_rd_data(40)
    );
\app_rd_data[89]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(45),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(45),
      O => app_rd_data(41)
    );
\app_rd_data[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(8),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(8),
      O => app_rd_data(0)
    );
\app_rd_data[90]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(37),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(37),
      O => app_rd_data(42)
    );
\app_rd_data[91]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(53),
      I1 => \^o1\,
      I2 => I32(53),
      O => app_rd_data(43)
    );
\app_rd_data[92]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(29),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(29),
      O => app_rd_data(44)
    );
\app_rd_data[93]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(5),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(5),
      O => app_rd_data(45)
    );
\app_rd_data[94]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(61),
      I1 => \^o1\,
      I2 => I32(61),
      O => app_rd_data(46)
    );
\app_rd_data[95]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(21),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(21),
      O => app_rd_data(47)
    );
\app_rd_data[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O68(40),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(40),
      O => app_rd_data(1)
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(9),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(9),
      I3 => I28(0),
      I4 => I4(8),
      O => O126
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(11),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(11),
      I3 => I28(0),
      I4 => I4(24),
      O => O124
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(13),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(13),
      I3 => I28(0),
      I4 => I4(40),
      O => O122
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(15),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(15),
      I3 => I28(0),
      I4 => I4(56),
      O => O120
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(8),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(8),
      I3 => I28(0),
      I4 => I4(0),
      O => O127
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(10),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(10),
      I3 => I28(0),
      I4 => I4(16),
      O => O125
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(14),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(14),
      I3 => I28(0),
      I4 => I4(48),
      O => O121
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(41),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(41),
      I3 => I28(0),
      I4 => I4(9),
      O => O94
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(43),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(43),
      I3 => I28(0),
      I4 => I4(25),
      O => O92
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(45),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(45),
      I3 => I28(0),
      I4 => I4(41),
      O => O90
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(47),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(47),
      I3 => I28(0),
      I4 => I4(57),
      O => O88
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(40),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(40),
      I3 => I28(0),
      I4 => I4(1),
      O => O95
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(42),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(42),
      I3 => I28(0),
      I4 => I4(17),
      O => O93
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(44),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(44),
      I3 => I28(0),
      I4 => I4(33),
      O => O91
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(46),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(46),
      I3 => I28(0),
      I4 => I4(49),
      O => O89
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(33),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(33),
      I3 => I28(0),
      I4 => I4(10),
      O => O102
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(35),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(35),
      I3 => I28(0),
      I4 => I4(26),
      O => O100
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(37),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(37),
      I3 => I28(0),
      I4 => I4(42),
      O => O98
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(39),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(39),
      I3 => I28(0),
      I4 => I4(58),
      O => O96
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(32),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(32),
      I3 => I28(0),
      I4 => I4(2),
      O => O103
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(34),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(34),
      I3 => I28(0),
      I4 => I4(18),
      O => O101
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(36),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(36),
      I3 => I28(0),
      I4 => I4(34),
      O => O99
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(38),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(38),
      I3 => I28(0),
      I4 => I4(50),
      O => O97
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(49),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(49),
      I3 => I28(0),
      I4 => I4(11),
      O => O86
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(51),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(51),
      I3 => I28(0),
      I4 => I4(27),
      O => O84
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(53),
      I1 => \^o1\,
      I2 => I32(53),
      I3 => I28(0),
      I4 => I4(43),
      O => O82
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(55),
      I1 => \^o1\,
      I2 => I32(55),
      I3 => I28(0),
      I4 => I4(59),
      O => O80
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(48),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(48),
      I3 => I28(0),
      I4 => I4(3),
      O => O87
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(50),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(50),
      I3 => I28(0),
      I4 => I4(19),
      O => O85
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(52),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I32(52),
      I3 => I28(0),
      I4 => I4(35),
      O => O83
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(25),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(25),
      I3 => I28(0),
      I4 => I4(12),
      O => O110
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(27),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(27),
      I3 => I28(0),
      I4 => I4(28),
      O => O108
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(29),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(29),
      I3 => I28(0),
      I4 => I4(44),
      O => O106
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(31),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(31),
      I3 => I28(0),
      I4 => I4(60),
      O => O104
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(24),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(24),
      I3 => I28(0),
      I4 => I4(4),
      O => O111
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(26),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(26),
      I3 => I28(0),
      I4 => I4(20),
      O => O109
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(30),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(30),
      I3 => I28(0),
      I4 => I4(52),
      O => O105
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(1),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(1),
      I3 => I28(0),
      I4 => I4(13),
      O => O134
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(3),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(3),
      I3 => I28(0),
      I4 => I4(29),
      O => O132
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(5),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(5),
      I3 => I28(0),
      I4 => I4(45),
      O => O130
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(7),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(7),
      I3 => I28(0),
      I4 => I4(61),
      O => O128
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(0),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(0),
      I3 => I28(0),
      I4 => I4(5),
      O => O135
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(2),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(2),
      I3 => I28(0),
      I4 => I4(21),
      O => O133
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(4),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(4),
      I3 => I28(0),
      I4 => I4(37),
      O => O131
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(6),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(6),
      I3 => I28(0),
      I4 => I4(53),
      O => O129
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(57),
      I1 => \^o1\,
      I2 => I32(57),
      I3 => I28(0),
      I4 => I4(14),
      O => O78
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(59),
      I1 => \^o1\,
      I2 => I32(59),
      I3 => I28(0),
      I4 => I4(30),
      O => O76
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(61),
      I1 => \^o1\,
      I2 => I32(61),
      I3 => I28(0),
      I4 => I4(46),
      O => O74
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(63),
      I1 => \^o1\,
      I2 => I32(63),
      I3 => I28(0),
      I4 => I4(62),
      O => O72
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(56),
      I1 => \^o1\,
      I2 => I32(56),
      I3 => I28(0),
      I4 => I4(6),
      O => O79
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(58),
      I1 => \^o1\,
      I2 => I32(58),
      I3 => I28(0),
      I4 => I4(22),
      O => O77
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(60),
      I1 => \^o1\,
      I2 => I32(60),
      I3 => I28(0),
      I4 => I4(38),
      O => O75
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(62),
      I1 => \^o1\,
      I2 => I32(62),
      I3 => I28(0),
      I4 => I4(54),
      O => O73
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(17),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(17),
      I3 => I28(0),
      I4 => I4(15),
      O => O118
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(19),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(19),
      I3 => I28(0),
      I4 => I4(31),
      O => O116
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(21),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(21),
      I3 => I28(0),
      I4 => I4(47),
      O => O114
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(23),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(23),
      I3 => I28(0),
      I4 => I4(63),
      O => O112
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(16),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(16),
      I3 => I28(0),
      I4 => I4(7),
      O => O119
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(18),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(18),
      I3 => I28(0),
      I4 => I4(23),
      O => O117
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(20),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(20),
      I3 => I28(0),
      I4 => I4(39),
      O => O115
    );
\gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(12),
      I1 => \n_0_my_empty_reg[4]_rep__1\,
      I2 => I32(12),
      I3 => I28(0),
      I4 => I4(32),
      O => O123
    );
\gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(54),
      I1 => \^o1\,
      I2 => I32(54),
      I3 => I28(0),
      I4 => I4(51),
      O => O81
    );
\gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(28),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(28),
      I3 => I28(0),
      I4 => I4(36),
      O => O107
    );
\gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => O68(22),
      I1 => \n_0_my_empty_reg[4]_rep__0\,
      I2 => I32(22),
      I3 => I28(0),
      I4 => I4(55),
      O => O113
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_ptr_timing(1),
      O => O6(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_ptr_timing(0),
      O => O6(0)
    );
mem_reg_0_3_0_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01113111"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => if_empty_r_0(0),
      I3 => I2(0),
      I4 => my_full(0),
      O => p_0_in1_in
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF30200"
    )
    port map (
      I0 => \n_0_my_empty[1]_i_2__0\,
      I1 => I3,
      I2 => my_full(1),
      I3 => I1,
      I4 => my_empty(1),
      O => \n_0_my_empty[1]_i_1\
    );
\my_empty[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
    port map (
      I0 => \^o2\,
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => \^o3\,
      O => \n_0_my_empty[1]_i_2__0\
    );
\my_empty[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C01500"
    )
    port map (
      I0 => \^o1\,
      I1 => if_empty_r_0(0),
      I2 => I2(0),
      I3 => I1,
      I4 => my_empty(1),
      I5 => my_full(1),
      O => \n_0_my_empty[4]_i_1\
    );
\my_empty[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
    port map (
      I0 => \^o3\,
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \^o2\,
      I4 => my_empty(1),
      O => \n_0_my_empty[4]_i_2__0\
    );
\my_empty[4]_rep__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
    port map (
      I0 => \^o3\,
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \^o2\,
      I4 => my_empty(1),
      O => \n_0_my_empty[4]_rep__0_i_1\
    );
\my_empty[4]_rep__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
    port map (
      I0 => \^o3\,
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \^o2\,
      I4 => my_empty(1),
      O => \n_0_my_empty[4]_rep__1_i_1\
    );
\my_empty[4]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
    port map (
      I0 => \^o3\,
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \^o2\,
      I4 => my_empty(1),
      O => \n_0_my_empty[4]_rep_i_1__0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[1]_i_1\,
      Q => my_empty(1),
      S => ififo_rst
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1\,
      D => \n_0_my_empty[4]_i_2__0\,
      Q => \^o1\,
      S => ififo_rst
    );
\my_empty_reg[4]_rep\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1\,
      D => \n_0_my_empty[4]_rep_i_1__0\,
      Q => \n_0_my_empty_reg[4]_rep\,
      S => ififo_rst
    );
\my_empty_reg[4]_rep__0\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1\,
      D => \n_0_my_empty[4]_rep__0_i_1\,
      Q => \n_0_my_empty_reg[4]_rep__0\,
      S => ififo_rst
    );
\my_empty_reg[4]_rep__1\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1\,
      D => \n_0_my_empty[4]_rep__1_i_1\,
      Q => \n_0_my_empty_reg[4]_rep__1\,
      S => ififo_rst
    );
\my_full[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AA8AAAA8AABAA"
    )
    port map (
      I0 => my_full(0),
      I1 => my_empty(1),
      I2 => I1,
      I3 => I3,
      I4 => my_full(1),
      I5 => \n_0_my_full[1]_i_2__0\,
      O => \n_0_my_full[0]_i_1\
    );
\my_full[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF30100"
    )
    port map (
      I0 => \n_0_my_full[1]_i_2__0\,
      I1 => I1,
      I2 => my_empty(1),
      I3 => I3,
      I4 => my_full(1),
      O => \n_0_my_full[1]_i_1\
    );
\my_full[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBBD"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \^o2\,
      I2 => \^o3\,
      I3 => rd_ptr(1),
      O => \n_0_my_full[1]_i_2__0\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1\,
      Q => my_full(0),
      R => ififo_rst
    );
\my_full_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[1]_i_1\,
      Q => my_full(1),
      R => ififo_rst
    );
rd_active_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => I2(0),
      I3 => if_empty_r_0(0),
      O => phy_rddata_en
    );
\rd_ptr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF88800000777"
    )
    port map (
      I0 => I2(0),
      I1 => if_empty_r_0(0),
      I2 => \^o1\,
      I3 => I1,
      I4 => my_empty(1),
      I5 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1__0\
    );
\rd_ptr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => my_empty(1),
      I2 => I3,
      I3 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1__0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[0]_i_1__0\,
      Q => rd_ptr(0),
      R => ififo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1__0\,
      Q => rd_ptr(1),
      R => ififo_rst
    );
\rd_ptr_timing[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => my_empty(1),
      I2 => I3,
      I3 => rd_ptr_timing(0),
      O => \n_0_rd_ptr_timing[0]_i_1\
    );
\rd_ptr_timing[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => my_empty(1),
      I3 => I3,
      I4 => rd_ptr_timing(1),
      O => \n_0_rd_ptr_timing[1]_i_1\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1\,
      Q => rd_ptr_timing(0),
      R => ififo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1\,
      Q => rd_ptr_timing(1),
      R => ififo_rst
    );
\read_fifo.fifo_ram[1].RAM32M0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A2A2A"
    )
    port map (
      I0 => I20,
      I1 => \^o1\,
      I2 => I1,
      I3 => I2(0),
      I4 => if_empty_r_0(0),
      O => O21
    );
\wr_ptr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_ptr[1]_i_2__0\,
      I1 => \^o2\,
      O => \n_0_wr_ptr[0]_i_1__3\
    );
\wr_ptr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o2\,
      I1 => \n_0_wr_ptr[1]_i_2__0\,
      I2 => \^o3\,
      O => \n_0_wr_ptr[1]_i_1__3\
    );
\wr_ptr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007080F"
    )
    port map (
      I0 => I2(0),
      I1 => if_empty_r_0(0),
      I2 => I1,
      I3 => my_empty(1),
      I4 => my_full(1),
      O => \n_0_wr_ptr[1]_i_2__0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[0]_i_1__3\,
      Q => \^o2\,
      R => ififo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[1]_i_1__3\,
      Q => \^o3\,
      R => ififo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_if_post_fifo_9 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    if_empty_v : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    my_empty : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    O63 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_if_post_fifo_9 : entity is "mig_7series_v2_0_ddr_if_post_fifo";
end migmig_7series_v2_0_ddr_if_post_fifo_9;

architecture STRUCTURE of migmig_7series_v2_0_ddr_if_post_fifo_9 is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal my_empty_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal my_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_my_empty[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_2\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_2\ : STD_LOGIC;
  signal \n_0_my_empty[4]_rep_i_1\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]_rep\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full[1]_i_2\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_2\ : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \app_rd_data[0]_INST_0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \app_rd_data[100]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \app_rd_data[101]_INST_0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \app_rd_data[102]_INST_0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \app_rd_data[103]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \app_rd_data[112]_INST_0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \app_rd_data[114]_INST_0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \app_rd_data[115]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \app_rd_data[116]_INST_0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \app_rd_data[117]_INST_0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \app_rd_data[118]_INST_0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \app_rd_data[119]_INST_0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \app_rd_data[16]_INST_0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \app_rd_data[17]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \app_rd_data[18]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \app_rd_data[19]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \app_rd_data[1]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \app_rd_data[20]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \app_rd_data[21]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \app_rd_data[22]_INST_0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \app_rd_data[23]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \app_rd_data[32]_INST_0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \app_rd_data[33]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \app_rd_data[34]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \app_rd_data[35]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \app_rd_data[36]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \app_rd_data[37]_INST_0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \app_rd_data[38]_INST_0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \app_rd_data[39]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \app_rd_data[3]_INST_0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \app_rd_data[48]_INST_0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \app_rd_data[49]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \app_rd_data[4]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \app_rd_data[50]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \app_rd_data[51]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \app_rd_data[52]_INST_0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \app_rd_data[53]_INST_0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \app_rd_data[54]_INST_0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \app_rd_data[55]_INST_0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \app_rd_data[5]_INST_0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \app_rd_data[64]_INST_0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \app_rd_data[65]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \app_rd_data[66]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \app_rd_data[67]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \app_rd_data[68]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \app_rd_data[69]_INST_0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \app_rd_data[6]_INST_0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \app_rd_data[70]_INST_0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \app_rd_data[71]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \app_rd_data[7]_INST_0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \app_rd_data[80]_INST_0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \app_rd_data[81]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \app_rd_data[82]_INST_0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \app_rd_data[83]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \app_rd_data[84]_INST_0\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \app_rd_data[85]_INST_0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \app_rd_data[86]_INST_0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \app_rd_data[87]_INST_0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \app_rd_data[96]_INST_0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \app_rd_data[97]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \app_rd_data[98]_INST_0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \app_rd_data[99]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \my_empty[1]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \my_empty[4]_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \my_empty[4]_rep_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \my_full[1]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_2\ : label is "soft_lutpair403";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of u_ddr_phy_rdlvl_i_1 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__2\ : label is "soft_lutpair435";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
\app_rd_data[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(8),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(8),
      O => app_rd_data(0)
    );
\app_rd_data[100]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(46),
      I1 => \^o1\,
      I2 => I33(46),
      O => app_rd_data(52)
    );
\app_rd_data[101]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(62),
      I1 => \^o1\,
      I2 => I33(62),
      O => app_rd_data(53)
    );
\app_rd_data[102]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(22),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(22),
      O => app_rd_data(54)
    );
\app_rd_data[103]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(54),
      I1 => \^o1\,
      I2 => I33(54),
      O => app_rd_data(55)
    );
\app_rd_data[112]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(15),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(15),
      O => app_rd_data(56)
    );
\app_rd_data[113]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(39),
      I1 => \^o1\,
      I2 => I33(39),
      O => app_rd_data(57)
    );
\app_rd_data[114]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(7),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(7),
      O => app_rd_data(58)
    );
\app_rd_data[115]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(31),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(31),
      O => app_rd_data(59)
    );
\app_rd_data[116]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(47),
      I1 => \^o1\,
      I2 => I33(47),
      O => app_rd_data(60)
    );
\app_rd_data[117]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(63),
      I1 => \^o1\,
      I2 => I33(63),
      O => app_rd_data(61)
    );
\app_rd_data[118]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(23),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(23),
      O => app_rd_data(62)
    );
\app_rd_data[119]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(55),
      I1 => \^o1\,
      I2 => I33(55),
      O => app_rd_data(63)
    );
\app_rd_data[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(9),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(9),
      O => app_rd_data(8)
    );
\app_rd_data[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(33),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(33),
      O => app_rd_data(9)
    );
\app_rd_data[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(1),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(1),
      O => app_rd_data(10)
    );
\app_rd_data[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(25),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(25),
      O => app_rd_data(11)
    );
\app_rd_data[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(32),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(32),
      O => app_rd_data(1)
    );
\app_rd_data[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(41),
      I1 => \^o1\,
      I2 => I33(41),
      O => app_rd_data(12)
    );
\app_rd_data[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(57),
      I1 => \^o1\,
      I2 => I33(57),
      O => app_rd_data(13)
    );
\app_rd_data[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(17),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(17),
      O => app_rd_data(14)
    );
\app_rd_data[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(49),
      I1 => \^o1\,
      I2 => I33(49),
      O => app_rd_data(15)
    );
\app_rd_data[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(0),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(0),
      O => app_rd_data(2)
    );
\app_rd_data[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(10),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(10),
      O => app_rd_data(16)
    );
\app_rd_data[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(34),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(34),
      O => app_rd_data(17)
    );
\app_rd_data[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(2),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(2),
      O => app_rd_data(18)
    );
\app_rd_data[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(26),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(26),
      O => app_rd_data(19)
    );
\app_rd_data[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(42),
      I1 => \^o1\,
      I2 => I33(42),
      O => app_rd_data(20)
    );
\app_rd_data[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(58),
      I1 => \^o1\,
      I2 => I33(58),
      O => app_rd_data(21)
    );
\app_rd_data[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(18),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(18),
      O => app_rd_data(22)
    );
\app_rd_data[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(50),
      I1 => \^o1\,
      I2 => I33(50),
      O => app_rd_data(23)
    );
\app_rd_data[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(24),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(24),
      O => app_rd_data(3)
    );
\app_rd_data[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(11),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(11),
      O => app_rd_data(24)
    );
\app_rd_data[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(35),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(35),
      O => app_rd_data(25)
    );
\app_rd_data[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(40),
      I1 => \^o1\,
      I2 => I33(40),
      O => app_rd_data(4)
    );
\app_rd_data[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(3),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(3),
      O => app_rd_data(26)
    );
\app_rd_data[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(27),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(27),
      O => app_rd_data(27)
    );
\app_rd_data[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(43),
      I1 => \^o1\,
      I2 => I33(43),
      O => app_rd_data(28)
    );
\app_rd_data[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(59),
      I1 => \^o1\,
      I2 => I33(59),
      O => app_rd_data(29)
    );
\app_rd_data[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(19),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(19),
      O => app_rd_data(30)
    );
\app_rd_data[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(51),
      I1 => \^o1\,
      I2 => I33(51),
      O => app_rd_data(31)
    );
\app_rd_data[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(56),
      I1 => \^o1\,
      I2 => I33(56),
      O => app_rd_data(5)
    );
\app_rd_data[64]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(12),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(12),
      O => app_rd_data(32)
    );
\app_rd_data[65]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(36),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(36),
      O => app_rd_data(33)
    );
\app_rd_data[66]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(4),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(4),
      O => app_rd_data(34)
    );
\app_rd_data[67]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(28),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(28),
      O => app_rd_data(35)
    );
\app_rd_data[68]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(44),
      I1 => \^o1\,
      I2 => I33(44),
      O => app_rd_data(36)
    );
\app_rd_data[69]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(60),
      I1 => \^o1\,
      I2 => I33(60),
      O => app_rd_data(37)
    );
\app_rd_data[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(16),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(16),
      O => app_rd_data(6)
    );
\app_rd_data[70]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(20),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(20),
      O => app_rd_data(38)
    );
\app_rd_data[71]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(52),
      I1 => \^o1\,
      I2 => I33(52),
      O => app_rd_data(39)
    );
\app_rd_data[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(48),
      I1 => \^o1\,
      I2 => I33(48),
      O => app_rd_data(7)
    );
\app_rd_data[80]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(13),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(13),
      O => app_rd_data(40)
    );
\app_rd_data[81]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(37),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(37),
      O => app_rd_data(41)
    );
\app_rd_data[82]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(5),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(5),
      O => app_rd_data(42)
    );
\app_rd_data[83]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(29),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(29),
      O => app_rd_data(43)
    );
\app_rd_data[84]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(45),
      I1 => \^o1\,
      I2 => I33(45),
      O => app_rd_data(44)
    );
\app_rd_data[85]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(61),
      I1 => \^o1\,
      I2 => I33(61),
      O => app_rd_data(45)
    );
\app_rd_data[86]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(21),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(21),
      O => app_rd_data(46)
    );
\app_rd_data[87]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(53),
      I1 => \^o1\,
      I2 => I33(53),
      O => app_rd_data(47)
    );
\app_rd_data[96]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(14),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(14),
      O => app_rd_data(48)
    );
\app_rd_data[97]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(38),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(38),
      O => app_rd_data(49)
    );
\app_rd_data[98]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(6),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(6),
      O => app_rd_data(50)
    );
\app_rd_data[99]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O63(30),
      I1 => \n_0_my_empty_reg[4]_rep\,
      I2 => I33(30),
      O => app_rd_data(51)
    );
app_rd_data_valid_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007770000"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => if_empty_r_0(0),
      I3 => my_empty(0),
      I4 => I20,
      I5 => I26(0),
      O => app_rd_data_valid
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_ptr_timing(1),
      O => \out\(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_ptr_timing(0),
      O => \out\(0)
    );
mem_reg_0_3_6_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001500D5"
    )
    port map (
      I0 => \^o1\,
      I1 => if_empty_r_0(0),
      I2 => my_empty(0),
      I3 => I1,
      I4 => my_full(0),
      O => O50
    );
\my_empty[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF30200"
    )
    port map (
      I0 => \n_0_my_empty[1]_i_2\,
      I1 => \^o2\,
      I2 => my_full(1),
      I3 => I1,
      I4 => my_empty_0(1),
      O => \n_0_my_empty[1]_i_1__0\
    );
\my_empty[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
    port map (
      I0 => \^o3\,
      I1 => rd_ptr(0),
      I2 => rd_ptr(1),
      I3 => \^o4\,
      O => \n_0_my_empty[1]_i_2\
    );
\my_empty[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000880700"
    )
    port map (
      I0 => if_empty_r_0(0),
      I1 => my_empty(0),
      I2 => \^o1\,
      I3 => I1,
      I4 => my_empty_0(1),
      I5 => my_full(1),
      O => \n_0_my_empty[4]_i_1__0\
    );
\my_empty[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
    port map (
      I0 => \^o4\,
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \^o3\,
      I4 => my_empty_0(1),
      O => \n_0_my_empty[4]_i_2\
    );
\my_empty[4]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
    port map (
      I0 => \^o4\,
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \^o3\,
      I4 => my_empty_0(1),
      O => \n_0_my_empty[4]_rep_i_1\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[1]_i_1__0\,
      Q => my_empty_0(1),
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1__0\,
      D => \n_0_my_empty[4]_i_2\,
      Q => \^o1\,
      S => SR(0)
    );
\my_empty_reg[4]_rep\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_my_empty[4]_i_1__0\,
      D => \n_0_my_empty[4]_rep_i_1\,
      Q => \n_0_my_empty_reg[4]_rep\,
      S => SR(0)
    );
\my_full[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AA8AAAA8AABAA"
    )
    port map (
      I0 => my_full(0),
      I1 => my_empty_0(1),
      I2 => I1,
      I3 => \^o2\,
      I4 => my_full(1),
      I5 => \n_0_my_full[1]_i_2\,
      O => \n_0_my_full[0]_i_1__0\
    );
\my_full[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF30100"
    )
    port map (
      I0 => \n_0_my_full[1]_i_2\,
      I1 => I1,
      I2 => my_empty_0(1),
      I3 => \^o2\,
      I4 => my_full(1),
      O => \n_0_my_full[1]_i_1__0\
    );
\my_full[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DBBD"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \^o3\,
      I2 => \^o4\,
      I3 => rd_ptr(1),
      O => \n_0_my_full[1]_i_2\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1__0\,
      Q => my_full(0),
      R => SR(0)
    );
\my_full_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[1]_i_1__0\,
      Q => my_full(1),
      R => SR(0)
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF88800000777"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => my_empty(0),
      I3 => if_empty_r_0(0),
      I4 => my_empty_0(1),
      I5 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => my_empty_0(1),
      I2 => \^o2\,
      I3 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1\
    );
\rd_ptr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      I2 => my_empty(0),
      I3 => if_empty_r_0(0),
      O => \^o2\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[0]_i_1\,
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1\,
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_timing[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => my_empty_0(1),
      I2 => \^o2\,
      I3 => rd_ptr_timing(0),
      O => \n_0_rd_ptr_timing[0]_i_1__0\
    );
\rd_ptr_timing[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF60006"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => my_empty_0(1),
      I3 => \^o2\,
      I4 => rd_ptr_timing(1),
      O => \n_0_rd_ptr_timing[1]_i_1__0\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1__0\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1__0\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\read_fifo.fifo_ram[1].RAM32M0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777000000000000"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => if_empty_r_0(0),
      I3 => my_empty(0),
      I4 => I20,
      I5 => tail_r(0),
      O => O51
    );
\read_fifo.tail_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFF07770000"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => if_empty_r_0(0),
      I3 => my_empty(0),
      I4 => I20,
      I5 => tail_r(0),
      O => O53
    );
u_ddr_phy_rdlvl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => I1,
      I1 => \^o1\,
      I2 => if_empty_r_0(0),
      I3 => my_empty(0),
      O => if_empty_v
    );
\wr_ptr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_wr_ptr[1]_i_2\,
      I1 => \^o3\,
      O => \n_0_wr_ptr[0]_i_1__2\
    );
\wr_ptr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o3\,
      I1 => \n_0_wr_ptr[1]_i_2\,
      I2 => \^o4\,
      O => \n_0_wr_ptr[1]_i_1__2\
    );
\wr_ptr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00154055"
    )
    port map (
      I0 => I1,
      I1 => my_empty(0),
      I2 => if_empty_r_0(0),
      I3 => my_empty_0(1),
      I4 => my_full(1),
      O => \n_0_wr_ptr[1]_i_2\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[0]_i_1__2\,
      Q => \^o3\,
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[1]_i_1__2\,
      Q => \^o4\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_of_pre_fifo is
  port (
    O54 : out STD_LOGIC;
    wr_en_0 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_of_pre_fifo : entity is "mig_7series_v2_0_ddr_of_pre_fifo";
end migmig_7series_v2_0_ddr_of_pre_fifo;

architecture STRUCTURE of migmig_7series_v2_0_ddr_of_pre_fifo is
  signal \^o54\ : STD_LOGIC;
  signal my_empty0 : STD_LOGIC;
  signal \n_0_my_empty[2]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[3]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[5]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[8]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]\ : STD_LOGIC;
  signal \n_0_my_empty_reg[5]\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1\ : STD_LOGIC;
  signal \n_0_my_full[5]_i_1\ : STD_LOGIC;
  signal \n_0_my_full_reg[0]\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_my_full_reg[5]\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr[2]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[0]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[1]_i_1\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[2]_i_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1__3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_1__3\ : label is "soft_lutpair393";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair391";
  attribute keep of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  O54 <= \^o54\;
\my_empty[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF02"
    )
    port map (
      I0 => my_empty0,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_1_in,
      I4 => \n_0_my_full_reg[3]\,
      O => \n_0_my_empty[2]_i_1\
    );
\my_empty[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_1_in,
      I4 => \n_0_my_full_reg[3]\,
      I5 => \^o54\,
      O => \n_0_my_empty[3]_i_1\
    );
\my_empty[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[4]\,
      O => \n_0_my_empty[4]_i_1\
    );
\my_empty[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[5]\,
      O => \n_0_my_empty[5]_i_1\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => my_empty0,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_empty[6]_i_1\
    );
\my_empty[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF02"
    )
    port map (
      I0 => my_empty0,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      O => \n_0_my_empty[8]_i_1\
    );
\my_empty[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120804010020804"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => wr_ptr_timing(0),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(2),
      O => my_empty0
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[2]_i_1\,
      Q => p_1_in,
      S => I26
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[3]_i_1\,
      Q => \^o54\,
      S => I26
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[4]_i_1\,
      Q => \n_0_my_empty_reg[4]\,
      S => I26
    );
\my_empty_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[5]_i_1\,
      Q => \n_0_my_empty_reg[5]\,
      S => I26
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[6]_i_1\,
      Q => \n_0_my_empty_reg[6]\,
      S => I26
    );
\my_empty_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[8]_i_1\,
      Q => p_3_in,
      S => I26
    );
\my_full[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => \n_0_my_full_reg[0]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_empty_reg[6]\,
      I4 => I14,
      O => \n_0_my_full[0]_i_1__1\
    );
\my_full[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I14,
      O => \n_0_my_full[3]_i_1\
    );
\my_full[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[5]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I14,
      O => \n_0_my_full[5]_i_1\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1__1\,
      Q => \n_0_my_full_reg[0]\,
      R => '0'
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\my_full_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[5]_i_1\,
      Q => \n_0_my_full_reg[5]\,
      R => '0'
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]\,
      I1 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \n_0_my_empty_reg[4]\,
      I2 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1\
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(0),
      I2 => \n_0_my_empty_reg[4]\,
      I3 => rd_ptr(2),
      O => \n_0_rd_ptr[2]_i_1\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[0]_i_1\,
      Q => rd_ptr(0),
      R => I26
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1\,
      Q => rd_ptr(1),
      R => I26
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[2]_i_1\,
      Q => rd_ptr(2),
      R => I26
    );
\rd_ptr_timing[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \n_0_my_empty_reg[4]\,
      I2 => rd_ptr_timing(0),
      O => \n_0_rd_ptr_timing[0]_i_1__3\
    );
\rd_ptr_timing[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => \n_0_my_empty_reg[4]\,
      I3 => rd_ptr_timing(1),
      O => \n_0_rd_ptr_timing[1]_i_1__3\
    );
\rd_ptr_timing[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
    port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \n_0_my_empty_reg[4]\,
      I4 => rd_ptr_timing(2),
      O => \n_0_rd_ptr_timing[2]_i_1__1\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1__3\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1__3\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[2]_i_1__1\,
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
    port map (
      I0 => \n_0_my_empty_reg[5]\,
      I1 => calib_cmd_wren,
      I2 => I9,
      I3 => wr_ptr(0),
      O => \n_0_wr_ptr[0]_i_1\
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDF2220"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => \n_0_my_empty_reg[5]\,
      I2 => calib_cmd_wren,
      I3 => I9,
      I4 => wr_ptr(1),
      O => \n_0_wr_ptr[1]_i_1\
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7FF08080800"
    )
    port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      I2 => \n_0_my_empty_reg[5]\,
      I3 => calib_cmd_wren,
      I4 => I9,
      I5 => wr_ptr(2),
      O => \n_0_wr_ptr[2]_i_1\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[0]_i_1\,
      Q => wr_ptr(0),
      R => I26
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[1]_i_1\,
      Q => wr_ptr(1),
      R => I26
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[2]_i_1\,
      Q => wr_ptr(2),
      R => I26
    );
\wr_ptr_timing[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDF1110"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => \n_0_my_empty_reg[5]\,
      I2 => calib_cmd_wren,
      I3 => I16,
      I4 => wr_ptr_timing(0),
      O => \n_0_wr_ptr_timing[0]_i_1\
    );
\wr_ptr_timing[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6FF06060600"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => \n_0_my_empty_reg[5]\,
      I3 => calib_cmd_wren,
      I4 => I16,
      I5 => wr_ptr_timing(1),
      O => \n_0_wr_ptr_timing[1]_i_1\
    );
\wr_ptr_timing[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6A0000006A"
    )
    port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => \n_0_my_empty_reg[5]\,
      I4 => I15,
      I5 => wr_ptr_timing(2),
      O => \n_0_wr_ptr_timing[2]_i_1\
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[0]_i_1\,
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[1]_i_1\,
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[2]_i_1\,
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0\ is
  port (
    O55 : out STD_LOGIC;
    wr_en_4 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0\ : entity is "mig_7series_v2_0_ddr_of_pre_fifo";
end \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0\ is
  signal \^o55\ : STD_LOGIC;
  signal \n_0_my_empty[2]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[3]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[5]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[8]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]\ : STD_LOGIC;
  signal \n_0_my_empty_reg[5]\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full_reg[0]\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_my_full_reg[5]\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[2]_i_1__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1__4\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_1__4\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \rd_ptr_timing[2]_i_1__2\ : label is "soft_lutpair394";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__0\ : label is "soft_lutpair395";
  attribute keep of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  O55 <= \^o55\;
\my_empty[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF02"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__0\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_1_in,
      I4 => \n_0_my_full_reg[3]\,
      O => \n_0_my_empty[2]_i_1\
    );
\my_empty[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__0\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_1_in,
      I4 => \n_0_my_full_reg[3]\,
      I5 => \^o55\,
      O => \n_0_my_empty[3]_i_1\
    );
\my_empty[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__0\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[4]\,
      O => \n_0_my_empty[4]_i_1\
    );
\my_empty[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__0\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[5]\,
      O => \n_0_my_empty[5]_i_1\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__0\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_empty[6]_i_1\
    );
\my_empty[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF02"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__0\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      O => \n_0_my_empty[8]_i_1\
    );
\my_empty[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120804010020804"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => wr_ptr_timing(0),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(2),
      O => \n_0_my_empty[8]_i_2__0\
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[2]_i_1\,
      Q => p_1_in,
      S => SR(0)
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[3]_i_1\,
      Q => \^o55\,
      S => SR(0)
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[4]_i_1\,
      Q => \n_0_my_empty_reg[4]\,
      S => SR(0)
    );
\my_empty_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[5]_i_1\,
      Q => \n_0_my_empty_reg[5]\,
      S => SR(0)
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[6]_i_1\,
      Q => \n_0_my_empty_reg[6]\,
      S => SR(0)
    );
\my_empty_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[8]_i_1\,
      Q => p_3_in,
      S => SR(0)
    );
\my_full[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => \n_0_my_full_reg[0]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_empty_reg[6]\,
      I4 => I14,
      O => \n_0_my_full[0]_i_1__2\
    );
\my_full[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I14,
      O => \n_0_my_full[3]_i_1__0\
    );
\my_full[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[5]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I14,
      O => \n_0_my_full[5]_i_1__0\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1__2\,
      Q => \n_0_my_full_reg[0]\,
      R => '0'
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1__0\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\my_full_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[5]_i_1__0\,
      Q => \n_0_my_full_reg[5]\,
      R => '0'
    );
\rd_ptr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]\,
      I1 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1__0\
    );
\rd_ptr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \n_0_my_empty_reg[4]\,
      I2 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1__0\
    );
\rd_ptr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(0),
      I2 => \n_0_my_empty_reg[4]\,
      I3 => rd_ptr(2),
      O => \n_0_rd_ptr[2]_i_1__0\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[0]_i_1__0\,
      Q => rd_ptr(0),
      R => I26
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1__0\,
      Q => rd_ptr(1),
      R => I26
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[2]_i_1__0\,
      Q => rd_ptr(2),
      R => I26
    );
\rd_ptr_timing[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \n_0_my_empty_reg[4]\,
      I2 => rd_ptr_timing(0),
      O => \n_0_rd_ptr_timing[0]_i_1__4\
    );
\rd_ptr_timing[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => \n_0_my_empty_reg[4]\,
      I3 => rd_ptr_timing(1),
      O => \n_0_rd_ptr_timing[1]_i_1__4\
    );
\rd_ptr_timing[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
    port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \n_0_my_empty_reg[4]\,
      I4 => rd_ptr_timing(2),
      O => \n_0_rd_ptr_timing[2]_i_1__2\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1__4\,
      Q => rd_ptr_timing(0),
      R => I26
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1__4\,
      Q => rd_ptr_timing(1),
      R => I26
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[2]_i_1__2\,
      Q => rd_ptr_timing(2),
      R => I26
    );
\wr_ptr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
    port map (
      I0 => \n_0_my_empty_reg[5]\,
      I1 => calib_cmd_wren,
      I2 => I9,
      I3 => wr_ptr(0),
      O => \n_0_wr_ptr[0]_i_1__0\
    );
\wr_ptr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDF2220"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => \n_0_my_empty_reg[5]\,
      I2 => calib_cmd_wren,
      I3 => I9,
      I4 => wr_ptr(1),
      O => \n_0_wr_ptr[1]_i_1__0\
    );
\wr_ptr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7FF08080800"
    )
    port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      I2 => \n_0_my_empty_reg[5]\,
      I3 => calib_cmd_wren,
      I4 => I9,
      I5 => wr_ptr(2),
      O => \n_0_wr_ptr[2]_i_1__0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[0]_i_1__0\,
      Q => wr_ptr(0),
      R => I26
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[1]_i_1__0\,
      Q => wr_ptr(1),
      R => I26
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[2]_i_1__0\,
      Q => wr_ptr(2),
      R => I26
    );
\wr_ptr_timing[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDF1110"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => \n_0_my_empty_reg[5]\,
      I2 => calib_cmd_wren,
      I3 => I16,
      I4 => wr_ptr_timing(0),
      O => \n_0_wr_ptr_timing[0]_i_1__0\
    );
\wr_ptr_timing[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6FF06060600"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => \n_0_my_empty_reg[5]\,
      I3 => calib_cmd_wren,
      I4 => I16,
      I5 => wr_ptr_timing(1),
      O => \n_0_wr_ptr_timing[1]_i_1__0\
    );
\wr_ptr_timing[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6A0000006A"
    )
    port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => \n_0_my_empty_reg[5]\,
      I4 => I15,
      I5 => wr_ptr_timing(2),
      O => \n_0_wr_ptr_timing[2]_i_1__0\
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[0]_i_1__0\,
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[1]_i_1__0\,
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[2]_i_1__0\,
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0_6\ is
  port (
    O56 : out STD_LOGIC;
    wr_en_5 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0_6\ : entity is "mig_7series_v2_0_ddr_of_pre_fifo";
end \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0_6\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0_6\ is
  signal \^o56\ : STD_LOGIC;
  signal \n_0_my_empty[2]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[3]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[4]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[5]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[8]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_my_empty_reg[4]\ : STD_LOGIC;
  signal \n_0_my_empty_reg[5]\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_full[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_full_reg[0]\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_my_full_reg[5]\ : STD_LOGIC;
  signal \n_0_rd_ptr[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rd_ptr[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rd_ptr[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_wr_ptr[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_wr_ptr[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_wr_ptr[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_wr_ptr_timing[2]_i_1__1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1__5\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rd_ptr_timing[1]_i_1__5\ : label is "soft_lutpair400";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__1\ : label is "soft_lutpair398";
  attribute keep of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[2]\ : label is "yes";
begin
  O56 <= \^o56\;
\my_empty[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF02"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__1\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_1_in,
      I4 => \n_0_my_full_reg[3]\,
      O => \n_0_my_empty[2]_i_1\
    );
\my_empty[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__1\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_1_in,
      I4 => \n_0_my_full_reg[3]\,
      I5 => \^o56\,
      O => \n_0_my_empty[3]_i_1\
    );
\my_empty[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__1\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[4]\,
      O => \n_0_my_empty[4]_i_1\
    );
\my_empty[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__1\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[5]\,
      O => \n_0_my_empty[5]_i_1\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__1\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      I5 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_empty[6]_i_1\
    );
\my_empty[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF02"
    )
    port map (
      I0 => \n_0_my_empty[8]_i_2__1\,
      I1 => calib_cmd_wren,
      I2 => I16,
      I3 => p_3_in,
      I4 => \n_0_my_full_reg[5]\,
      O => \n_0_my_empty[8]_i_1\
    );
\my_empty[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120804010020804"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => wr_ptr_timing(0),
      I2 => rd_ptr(2),
      I3 => rd_ptr(1),
      I4 => rd_ptr(0),
      I5 => wr_ptr_timing(2),
      O => \n_0_my_empty[8]_i_2__1\
    );
\my_empty_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[2]_i_1\,
      Q => p_1_in,
      S => I26
    );
\my_empty_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[3]_i_1\,
      Q => \^o56\,
      S => I26
    );
\my_empty_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[4]_i_1\,
      Q => \n_0_my_empty_reg[4]\,
      S => I26
    );
\my_empty_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[5]_i_1\,
      Q => \n_0_my_empty_reg[5]\,
      S => I26
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[6]_i_1\,
      Q => \n_0_my_empty_reg[6]\,
      S => I26
    );
\my_empty_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[8]_i_1\,
      Q => p_3_in,
      S => I26
    );
\my_full[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
    port map (
      I0 => \n_0_my_full_reg[0]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_empty_reg[6]\,
      I4 => I14,
      O => \n_0_my_full[0]_i_1__3\
    );
\my_full[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I14,
      O => \n_0_my_full[3]_i_1__1\
    );
\my_full[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8AA"
    )
    port map (
      I0 => \n_0_my_full_reg[5]\,
      I1 => calib_cmd_wren,
      I2 => I13,
      I3 => \n_0_my_full_reg[0]\,
      I4 => \n_0_my_empty_reg[6]\,
      I5 => I14,
      O => \n_0_my_full[5]_i_1__1\
    );
\my_full_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[0]_i_1__3\,
      Q => \n_0_my_full_reg[0]\,
      R => '0'
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1__1\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\my_full_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[5]_i_1__1\,
      Q => \n_0_my_full_reg[5]\,
      R => '0'
    );
\rd_ptr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_my_empty_reg[4]\,
      I1 => rd_ptr(0),
      O => \n_0_rd_ptr[0]_i_1__1\
    );
\rd_ptr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \n_0_my_empty_reg[4]\,
      I2 => rd_ptr(1),
      O => \n_0_rd_ptr[1]_i_1__1\
    );
\rd_ptr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(0),
      I2 => \n_0_my_empty_reg[4]\,
      I3 => rd_ptr(2),
      O => \n_0_rd_ptr[2]_i_1__1\
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[0]_i_1__1\,
      Q => rd_ptr(0),
      R => I26
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[1]_i_1__1\,
      Q => rd_ptr(1),
      R => I26
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr[2]_i_1__1\,
      Q => rd_ptr(2),
      R => I26
    );
\rd_ptr_timing[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => \n_0_my_empty_reg[4]\,
      I2 => rd_ptr_timing(0),
      O => \n_0_rd_ptr_timing[0]_i_1__5\
    );
\rd_ptr_timing[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(1),
      I2 => \n_0_my_empty_reg[4]\,
      I3 => rd_ptr_timing(1),
      O => \n_0_rd_ptr_timing[1]_i_1__5\
    );
\rd_ptr_timing[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
    port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(1),
      I2 => rd_ptr(0),
      I3 => \n_0_my_empty_reg[4]\,
      I4 => rd_ptr_timing(2),
      O => \n_0_rd_ptr_timing[2]_i_1__3\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1__5\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1__5\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[2]_i_1__3\,
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
    port map (
      I0 => \n_0_my_empty_reg[5]\,
      I1 => calib_cmd_wren,
      I2 => I9,
      I3 => wr_ptr(0),
      O => \n_0_wr_ptr[0]_i_1__1\
    );
\wr_ptr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDF2220"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => \n_0_my_empty_reg[5]\,
      I2 => calib_cmd_wren,
      I3 => I9,
      I4 => wr_ptr(1),
      O => \n_0_wr_ptr[1]_i_1__1\
    );
\wr_ptr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7FF08080800"
    )
    port map (
      I0 => wr_ptr(1),
      I1 => wr_ptr(0),
      I2 => \n_0_my_empty_reg[5]\,
      I3 => calib_cmd_wren,
      I4 => I9,
      I5 => wr_ptr(2),
      O => \n_0_wr_ptr[2]_i_1__1\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[0]_i_1__1\,
      Q => wr_ptr(0),
      R => I26
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[1]_i_1__1\,
      Q => wr_ptr(1),
      R => I26
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr[2]_i_1__1\,
      Q => wr_ptr(2),
      R => I26
    );
\wr_ptr_timing[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDF1110"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => \n_0_my_empty_reg[5]\,
      I2 => calib_cmd_wren,
      I3 => O5,
      I4 => wr_ptr_timing(0),
      O => \n_0_wr_ptr_timing[0]_i_1__1\
    );
\wr_ptr_timing[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6FF06060600"
    )
    port map (
      I0 => wr_ptr(0),
      I1 => wr_ptr(1),
      I2 => \n_0_my_empty_reg[5]\,
      I3 => calib_cmd_wren,
      I4 => O5,
      I5 => wr_ptr_timing(1),
      O => \n_0_wr_ptr_timing[1]_i_1__1\
    );
\wr_ptr_timing[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF6A0000006A"
    )
    port map (
      I0 => wr_ptr(2),
      I1 => wr_ptr(1),
      I2 => wr_ptr(0),
      I3 => \n_0_my_empty_reg[5]\,
      I4 => I15,
      I5 => wr_ptr_timing(2),
      O => \n_0_wr_ptr_timing[2]_i_1__1\
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[0]_i_1__1\,
      Q => wr_ptr_timing(0),
      R => I26
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[1]_i_1__1\,
      Q => wr_ptr_timing(1),
      R => I26
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_ptr_timing[2]_i_1__1\,
      Q => wr_ptr_timing(2),
      R => I26
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1\ is
  port (
    D9 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    D7 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    of_wren_pre : out STD_LOGIC;
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1\ : entity is "mig_7series_v2_0_ddr_of_pre_fifo";
end \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1\ is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal my_empty0 : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \n_0_my_empty[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_wr_ptr[3]_i_1__2\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_3__0\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \my_empty[6]_i_4__0\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \my_full[3]_i_3__1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \my_full[3]_i_4__0\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \out_fifo_i_10__2\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \out_fifo_i_11__2\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \out_fifo_i_12__2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \out_fifo_i_13__2\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \out_fifo_i_14__2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \out_fifo_i_15__2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \out_fifo_i_1__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \out_fifo_i_20__2\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \out_fifo_i_21__2\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \out_fifo_i_22__2\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \out_fifo_i_23__2\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \out_fifo_i_28__2\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \out_fifo_i_29__2\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \out_fifo_i_2__2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \out_fifo_i_30__2\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \out_fifo_i_31__2\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \out_fifo_i_3__2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \out_fifo_i_44__2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \out_fifo_i_4__2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \out_fifo_i_52__2\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \out_fifo_i_53__2\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \out_fifo_i_54__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \out_fifo_i_55__2\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \out_fifo_i_56__2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \out_fifo_i_5__2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \out_fifo_i_60__2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \out_fifo_i_61__2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \out_fifo_i_62__2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \out_fifo_i_63__2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \out_fifo_i_68__2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \out_fifo_i_69__2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \out_fifo_i_6__2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \out_fifo_i_70__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \out_fifo_i_7__2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \out_fifo_i_8__2\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \out_fifo_i_9__2\ : label is "soft_lutpair570";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[0]_i_1__2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1__2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \rd_ptr_timing[3]_i_2__0\ : label is "soft_lutpair550";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__7\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__7\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__5\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__2\ : label is "soft_lutpair554";
  attribute keep of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
mem_reg_0_15_6_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0054FC54"
    )
    port map (
      I0 => \^o1\,
      I1 => I24,
      I2 => calib_cmd_wren,
      I3 => I1,
      I4 => \n_0_my_full_reg[3]\,
      O => wr_en_1
    );
\my_empty[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCC0CCC0CCCCCE"
    )
    port map (
      I0 => my_empty0,
      I1 => \^o1\,
      I2 => \n_0_my_full_reg[3]\,
      I3 => I1,
      I4 => calib_cmd_wren,
      I5 => I21,
      O => \n_0_my_empty[1]_i_1__2\
    );
\my_empty[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCC0CCC0CCCCCE"
    )
    port map (
      I0 => my_empty0,
      I1 => \n_0_my_empty_reg[6]\,
      I2 => \n_0_my_full_reg[3]\,
      I3 => I1,
      I4 => calib_cmd_wren,
      I5 => I21,
      O => \n_0_my_empty[6]_i_1__0\
    );
\my_empty[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CB20082"
    )
    port map (
      I0 => \n_0_my_empty[6]_i_3__0\,
      I1 => rd_ptr(2),
      I2 => wr_ptr_timing(2),
      I3 => wr_ptr_timing(3),
      I4 => \n_0_my_empty[6]_i_4__0\,
      O => my_empty0
    );
\my_empty[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090490"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => wr_ptr_timing(1),
      I2 => wr_ptr_timing(0),
      I3 => rd_ptr(0),
      I4 => rd_ptr(3),
      O => \n_0_my_empty[6]_i_3__0\
    );
\my_empty[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => wr_ptr_timing(0),
      I2 => rd_ptr(1),
      I3 => rd_ptr(3),
      I4 => rd_ptr(0),
      O => \n_0_my_empty[6]_i_4__0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[1]_i_1__2\,
      Q => \^o1\,
      S => ofifo_rst
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[6]_i_1__0\,
      Q => \n_0_my_empty_reg[6]\,
      S => ofifo_rst
    );
\my_full[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033020300"
    )
    port map (
      I0 => my_full0,
      I1 => ofifo_rst,
      I2 => I27,
      I3 => \n_0_my_full_reg[3]\,
      I4 => I1,
      I5 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_full[3]_i_1__2\
    );
\my_full[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CB20082"
    )
    port map (
      I0 => \n_0_my_full[3]_i_3__1\,
      I1 => \^q\(2),
      I2 => rd_ptr_timing(2),
      I3 => rd_ptr_timing(3),
      I4 => \n_0_my_full[3]_i_4__0\,
      O => my_full0
    );
\my_full[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090490"
    )
    port map (
      I0 => \^q\(1),
      I1 => rd_ptr_timing(1),
      I2 => rd_ptr_timing(0),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \n_0_my_full[3]_i_3__1\
    );
\my_full[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => rd_ptr_timing(1),
      I1 => rd_ptr_timing(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(0),
      O => \n_0_my_full[3]_i_4__0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1__2\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\out_fifo_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(7),
      I1 => \^o1\,
      O => D1(5)
    );
\out_fifo_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(6),
      I1 => \^o1\,
      O => D1(4)
    );
\out_fifo_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(13),
      I1 => \^o1\,
      O => D2(3)
    );
\out_fifo_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(12),
      I1 => \^o1\,
      O => D2(2)
    );
\out_fifo_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(11),
      I1 => \^o1\,
      O => D2(1)
    );
\out_fifo_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(10),
      I1 => \^o1\,
      O => D2(0)
    );
\out_fifo_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
    port map (
      I0 => \^o1\,
      I1 => I24,
      I2 => calib_cmd_wren,
      I3 => I1,
      O => of_wren_pre
    );
\out_fifo_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(17),
      I1 => \^o1\,
      O => D3(3)
    );
\out_fifo_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(16),
      I1 => \^o1\,
      O => D3(2)
    );
\out_fifo_i_22__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(15),
      I1 => \^o1\,
      O => D3(1)
    );
\out_fifo_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(14),
      I1 => \^o1\,
      O => D3(0)
    );
\out_fifo_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(21),
      I1 => \^o1\,
      O => D4(3)
    );
\out_fifo_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(20),
      I1 => \^o1\,
      O => D4(2)
    );
\out_fifo_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(5),
      I1 => \^o1\,
      O => D9(4)
    );
\out_fifo_i_30__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(19),
      I1 => \^o1\,
      O => D4(1)
    );
\out_fifo_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(18),
      I1 => \^o1\,
      O => D4(0)
    );
\out_fifo_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(4),
      I1 => \^o1\,
      O => D9(3)
    );
\out_fifo_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I25(22),
      I1 => \^o1\,
      O => D6(0)
    );
\out_fifo_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(3),
      I1 => \^o1\,
      O => D1(3)
    );
\out_fifo_i_52__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(27),
      I1 => \^o1\,
      O => D7(4)
    );
\out_fifo_i_53__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(26),
      I1 => \^o1\,
      O => D7(3)
    );
\out_fifo_i_54__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(25),
      I1 => \^o1\,
      O => D7(2)
    );
\out_fifo_i_55__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(24),
      I1 => \^o1\,
      O => D7(1)
    );
\out_fifo_i_56__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I25(23),
      I1 => \^o1\,
      O => D7(0)
    );
\out_fifo_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(2),
      I1 => \^o1\,
      O => D1(2)
    );
\out_fifo_i_60__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(31),
      I1 => \^o1\,
      O => D8(3)
    );
\out_fifo_i_61__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(30),
      I1 => \^o1\,
      O => D8(2)
    );
\out_fifo_i_62__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(29),
      I1 => \^o1\,
      O => D8(1)
    );
\out_fifo_i_63__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(28),
      I1 => \^o1\,
      O => D8(0)
    );
\out_fifo_i_68__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(34),
      I1 => \^o1\,
      O => D9(2)
    );
\out_fifo_i_69__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(33),
      I1 => \^o1\,
      O => D9(1)
    );
\out_fifo_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(1),
      I1 => \^o1\,
      O => D1(1)
    );
\out_fifo_i_70__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I25(32),
      I1 => \^o1\,
      O => D9(0)
    );
\out_fifo_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(0),
      I1 => \^o1\,
      O => D1(0)
    );
\out_fifo_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(9),
      I1 => \^o1\,
      O => D1(7)
    );
\out_fifo_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I25(8),
      I1 => \^o1\,
      O => D1(6)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => O69(0),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => O69(1),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => O69(2),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => O69(3),
      R => ofifo_rst
    );
\rd_ptr_rep[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(3),
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(3),
      I2 => rd_ptr(1),
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      I3 => rd_ptr(2),
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1,
      I1 => \n_0_my_empty_reg[6]\,
      O => rd_ptr0
    );
\rd_ptr_rep[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(1),
      I2 => rd_ptr(3),
      I3 => rd_ptr(0),
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8A8AB"
    )
    port map (
      I0 => rd_ptr_timing(0),
      I1 => \n_0_my_empty_reg[6]\,
      I2 => I1,
      I3 => rd_ptr(0),
      I4 => rd_ptr(3),
      O => \n_0_rd_ptr_timing[0]_i_1__2\
    );
\rd_ptr_timing[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABA8ABA8A8ABA8"
    )
    port map (
      I0 => rd_ptr_timing(1),
      I1 => \n_0_my_empty_reg[6]\,
      I2 => I1,
      I3 => rd_ptr(0),
      I4 => rd_ptr(3),
      I5 => rd_ptr(1),
      O => \n_0_rd_ptr_timing[1]_i_1__2\
    );
\rd_ptr_timing[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
    port map (
      I0 => rd_ptr_timing(2),
      I1 => \n_0_rd_ptr_timing[3]_i_2__0\,
      I2 => rd_ptr(1),
      I3 => rd_ptr(3),
      I4 => rd_ptr(0),
      I5 => rd_ptr(2),
      O => \n_0_rd_ptr_timing[2]_i_1__0\
    );
\rd_ptr_timing[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0C000000"
    )
    port map (
      I0 => rd_ptr_timing(3),
      I1 => rd_ptr(0),
      I2 => rd_ptr(3),
      I3 => rd_ptr(1),
      I4 => rd_ptr(2),
      I5 => \n_0_rd_ptr_timing[3]_i_2__0\,
      O => \n_0_rd_ptr_timing[3]_i_1__0\
    );
\rd_ptr_timing[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_my_empty_reg[6]\,
      I1 => I1,
      O => \n_0_rd_ptr_timing[3]_i_2__0\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1__2\,
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1__2\,
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[2]_i_1__0\,
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[3]_i_1__0\,
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1D00"
    )
    port map (
      I0 => \n_0_my_empty_reg[6]\,
      I1 => I1,
      I2 => \n_0_my_full_reg[3]\,
      I3 => calib_cmd_wren,
      I4 => I24,
      O => \n_0_wr_ptr[3]_i_1__2\
    );
\wr_ptr[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(0),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__2\,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__2\,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__2\,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__2\,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__2\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__2\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__2\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__2\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_10\ is
  port (
    wr_en_2 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    of_wren_pre : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    calib_wrdata_en : in STD_LOGIC;
    I21 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    A_of_data_full : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_10\ : entity is "mig_7series_v2_0_ddr_of_pre_fifo";
end \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_10\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_10\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_entry_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_entry_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_entry_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_3\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_4\ : STD_LOGIC;
  signal \n_0_my_empty_reg[7]\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_2\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_3\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[3]\ : STD_LOGIC;
  signal \n_0_wr_ptr[3]_i_1\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \entry_cnt[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \entry_cnt[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \entry_cnt[1]_i_1\ : label is "soft_lutpair436";
  attribute counter : integer;
  attribute counter of \entry_cnt_reg[0]\ : label is 49;
  attribute counter of \entry_cnt_reg[1]\ : label is 49;
  attribute counter of \entry_cnt_reg[2]\ : label is 49;
  attribute counter of \entry_cnt_reg[3]\ : label is 49;
  attribute counter of \entry_cnt_reg[4]\ : label is 49;
  attribute SOFT_HLUTNM of out_fifo_i_2 : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of out_fifo_i_3 : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of out_fifo_i_4 : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of out_fifo_i_5 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of out_fifo_i_6 : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of out_fifo_i_7 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of out_fifo_i_8 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of out_fifo_i_9 : label is "soft_lutpair444";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[0]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2\ : label is "soft_lutpair438";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__4\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__4\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2\ : label is "soft_lutpair437";
  attribute keep of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
  O2(3 downto 0) <= \^o2\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\entry_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_entry_cnt_reg[0]\,
      O => \n_0_entry_cnt[0]_i_1\
    );
\entry_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
    port map (
      I0 => A_of_data_full,
      I1 => mux_wrdata_en,
      I2 => \n_0_my_full_reg[3]\,
      I3 => \n_0_entry_cnt_reg[1]\,
      I4 => \n_0_entry_cnt_reg[0]\,
      O => \n_0_entry_cnt[1]_i_1\
    );
\entry_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96AA9A9A9A9A9A9"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_entry_cnt_reg[0]\,
      I2 => \n_0_entry_cnt_reg[1]\,
      I3 => \n_0_my_full_reg[3]\,
      I4 => mux_wrdata_en,
      I5 => A_of_data_full,
      O => \n_0_entry_cnt[2]_i_1\
    );
\entry_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
    port map (
      I0 => \n_0_entry_cnt_reg[0]\,
      I1 => \n_0_entry_cnt_reg[1]\,
      I2 => \n_0_entry_cnt[4]_i_3\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \n_0_entry_cnt[3]_i_1\
    );
\entry_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011101CCC111C1"
    )
    port map (
      I0 => \n_0_my_empty_reg[7]\,
      I1 => A_of_data_full,
      I2 => calib_wrdata_en,
      I3 => I21,
      I4 => mc_wrdata_en,
      I5 => \n_0_my_full_reg[3]\,
      O => \n_0_entry_cnt[4]_i_1\
    );
\entry_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAA9AAAA"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \n_0_entry_cnt_reg[0]\,
      I3 => \n_0_entry_cnt_reg[1]\,
      I4 => \n_0_entry_cnt[4]_i_3\,
      I5 => \^q\(0),
      O => \n_0_entry_cnt[4]_i_2\
    );
\entry_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => mc_wrdata_en,
      I2 => I21,
      I3 => calib_wrdata_en,
      I4 => A_of_data_full,
      O => \n_0_entry_cnt[4]_i_3\
    );
\entry_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[0]_i_1\,
      Q => \n_0_entry_cnt_reg[0]\,
      R => ofifo_rst
    );
\entry_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[1]_i_1\,
      Q => \n_0_entry_cnt_reg[1]\,
      R => ofifo_rst
    );
\entry_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[2]_i_1\,
      Q => \^q\(0),
      R => ofifo_rst
    );
\entry_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[3]_i_1\,
      Q => \^q\(1),
      R => ofifo_rst
    );
\entry_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1\,
      D => \n_0_entry_cnt[4]_i_2\,
      Q => \^q\(2),
      R => ofifo_rst
    );
mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700474747000000"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => A_of_data_full,
      I2 => \^o1\,
      I3 => mc_wrdata_en,
      I4 => I21,
      I5 => calib_wrdata_en,
      O => wr_en_2
    );
\my_empty[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA2BAA2A"
    )
    port map (
      I0 => \^o1\,
      I1 => A_of_data_full,
      I2 => mux_wrdata_en,
      I3 => \n_0_my_full_reg[3]\,
      I4 => \n_0_my_empty[7]_i_3\,
      I5 => ofifo_rst,
      O => \n_0_my_empty[1]_i_1\
    );
\my_empty[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA2BAA2A"
    )
    port map (
      I0 => \n_0_my_empty_reg[7]\,
      I1 => A_of_data_full,
      I2 => mux_wrdata_en,
      I3 => \n_0_my_full_reg[3]\,
      I4 => \n_0_my_empty[7]_i_3\,
      I5 => ofifo_rst,
      O => \n_0_my_empty[7]_i_1\
    );
\my_empty[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114000000004114"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_4\,
      I1 => wr_ptr_timing(0),
      I2 => \n_0_rd_ptr_reg[3]\,
      I3 => \n_0_rd_ptr_reg[0]\,
      I4 => nxt_rd_ptr(3),
      I5 => wr_ptr_timing(3),
      O => \n_0_my_empty[7]_i_3\
    );
\my_empty[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[2]\,
      I1 => wr_ptr_timing(2),
      I2 => \n_0_rd_ptr_reg[1]\,
      I3 => \n_0_rd_ptr_reg[3]\,
      I4 => \n_0_rd_ptr_reg[0]\,
      I5 => wr_ptr_timing(1),
      O => \n_0_my_empty[7]_i_4\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[1]_i_1\,
      Q => \^o1\,
      R => '0'
    );
\my_empty_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[7]_i_1\,
      Q => \n_0_my_empty_reg[7]\,
      R => '0'
    );
\my_full[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCECCCC0"
    )
    port map (
      I0 => \n_0_my_full[3]_i_2\,
      I1 => \n_0_my_full_reg[3]\,
      I2 => A_of_data_full,
      I3 => \n_0_my_empty_reg[7]\,
      I4 => mux_wrdata_en,
      I5 => ofifo_rst,
      O => \n_0_my_full[3]_i_1\
    );
\my_full[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114000000004114"
    )
    port map (
      I0 => \n_0_my_full[3]_i_3\,
      I1 => rd_ptr_timing(0),
      I2 => \^o2\(3),
      I3 => \^o2\(0),
      I4 => nxt_wr_ptr(3),
      I5 => rd_ptr_timing(3),
      O => \n_0_my_full[3]_i_2\
    );
\my_full[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
    port map (
      I0 => \^o2\(2),
      I1 => rd_ptr_timing(2),
      I2 => \^o2\(1),
      I3 => \^o2\(3),
      I4 => \^o2\(0),
      I5 => rd_ptr_timing(1),
      O => \n_0_my_full[3]_i_3\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
out_fifo_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
    port map (
      I0 => \^o1\,
      I1 => mc_wrdata_en,
      I2 => I21,
      I3 => calib_wrdata_en,
      I4 => A_of_data_full,
      O => of_wren_pre
    );
out_fifo_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I34(7),
      I1 => \^o1\,
      O => D0(7)
    );
out_fifo_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I34(6),
      I1 => \^o1\,
      O => D0(6)
    );
out_fifo_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I34(5),
      I1 => \^o1\,
      O => D0(5)
    );
out_fifo_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I34(4),
      I1 => \^o1\,
      O => D0(4)
    );
out_fifo_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I34(3),
      I1 => \^o1\,
      O => D0(3)
    );
out_fifo_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I34(2),
      I1 => \^o1\,
      O => D0(2)
    );
out_fifo_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I34(1),
      I1 => \^o1\,
      O => D0(1)
    );
out_fifo_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I34(0),
      I1 => \^o1\,
      O => D0(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => \n_0_rd_ptr_reg[0]\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => \n_0_rd_ptr_reg[1]\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => \n_0_rd_ptr_reg[2]\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => \n_0_rd_ptr_reg[3]\,
      R => ofifo_rst
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => O62(0),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => O62(1),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => O62(2),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => O62(3),
      R => ofifo_rst
    );
\rd_ptr_rep[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[3]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[1]\,
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => \n_0_rd_ptr_reg[0]\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[2]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      I2 => \n_0_rd_ptr_reg[3]\,
      I3 => \n_0_rd_ptr_reg[1]\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_my_empty_reg[7]\,
      I1 => A_of_data_full,
      O => rd_ptr0
    );
\rd_ptr_rep[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[2]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      I2 => \n_0_rd_ptr_reg[3]\,
      I3 => \n_0_rd_ptr_reg[1]\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(3),
      I1 => \^o2\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o2\(1),
      I1 => \^o2\(3),
      I2 => \^o2\(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \^o2\(2),
      I1 => \^o2\(0),
      I2 => \^o2\(3),
      I3 => \^o2\(1),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
    port map (
      I0 => calib_wrdata_en,
      I1 => I21,
      I2 => mc_wrdata_en,
      I3 => \n_0_my_empty_reg[7]\,
      I4 => A_of_data_full,
      I5 => \n_0_my_full_reg[3]\,
      O => \n_0_wr_ptr[3]_i_1\
    );
\wr_ptr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o2\(2),
      I1 => \^o2\(0),
      I2 => \^o2\(3),
      I3 => \^o2\(1),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1\,
      D => nxt_wr_ptr(0),
      Q => \^o2\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1\,
      D => nxt_wr_ptr(1),
      Q => \^o2\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1\,
      D => nxt_wr_ptr(2),
      Q => \^o2\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1\,
      D => nxt_wr_ptr(3),
      Q => \^o2\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_7\ is
  port (
    phy_mc_data_full : out STD_LOGIC;
    of_wren_pre : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_3 : out STD_LOGIC;
    D3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    calib_wrdata_en : in STD_LOGIC;
    I22 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    C_of_data_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I21 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ofifo_rst : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_7\ : entity is "mig_7series_v2_0_ddr_of_pre_fifo";
end \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_7\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_7\ is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal entry_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \n_0_entry_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_entry_cnt[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_entry_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_entry_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_my_empty[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_2\ : STD_LOGIC;
  signal \n_0_my_empty[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_my_empty_reg[7]\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[0]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[1]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[2]\ : STD_LOGIC;
  signal \n_0_rd_ptr_reg[3]\ : STD_LOGIC;
  signal \n_0_wr_ptr[3]_i_1__0\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \entry_cnt[0]_i_1__0\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \entry_cnt[0]_i_1__0\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \entry_cnt[1]_i_1__0\ : label is "soft_lutpair538";
  attribute counter : integer;
  attribute counter of \entry_cnt_reg[0]\ : label is 51;
  attribute counter of \entry_cnt_reg[1]\ : label is 51;
  attribute counter of \entry_cnt_reg[2]\ : label is 51;
  attribute counter of \entry_cnt_reg[3]\ : label is 51;
  attribute counter of \entry_cnt_reg[4]\ : label is 51;
  attribute SOFT_HLUTNM of \out_fifo_i_26__0\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \out_fifo_i_27__0\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \out_fifo_i_28__0\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \out_fifo_i_29__0\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \out_fifo_i_30__0\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \out_fifo_i_31__0\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \out_fifo_i_32__0\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \out_fifo_i_33__0\ : label is "soft_lutpair546";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[0]_i_1__0\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1__0\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1__0\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2__0\ : label is "soft_lutpair539";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__5\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__5\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__3\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__0\ : label is "soft_lutpair540";
  attribute keep of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
  O2(3 downto 0) <= \^o2\(3 downto 0);
\entry_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_entry_cnt_reg[0]\,
      O => \n_0_entry_cnt[0]_i_1__0\
    );
\entry_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
    port map (
      I0 => mux_wrdata_en,
      I1 => C_of_data_full,
      I2 => \n_0_my_full_reg[3]\,
      I3 => \n_0_entry_cnt_reg[1]\,
      I4 => \n_0_entry_cnt_reg[0]\,
      O => \n_0_entry_cnt[1]_i_1__0\
    );
\entry_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96AA9A9A9A9A9A9"
    )
    port map (
      I0 => entry_cnt_reg(2),
      I1 => \n_0_entry_cnt_reg[0]\,
      I2 => \n_0_entry_cnt_reg[1]\,
      I3 => \n_0_my_full_reg[3]\,
      I4 => C_of_data_full,
      I5 => mux_wrdata_en,
      O => \n_0_entry_cnt[2]_i_1__0\
    );
\entry_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708EF10"
    )
    port map (
      I0 => \n_0_entry_cnt_reg[0]\,
      I1 => \n_0_entry_cnt_reg[1]\,
      I2 => \n_0_entry_cnt[4]_i_3__0\,
      I3 => entry_cnt_reg(3),
      I4 => entry_cnt_reg(2),
      O => \n_0_entry_cnt[3]_i_1__0\
    );
\entry_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000151FC0C0151"
    )
    port map (
      I0 => \n_0_my_empty_reg[7]\,
      I1 => calib_wrdata_en,
      I2 => I21,
      I3 => mc_wrdata_en,
      I4 => C_of_data_full,
      I5 => \n_0_my_full_reg[3]\,
      O => \n_0_entry_cnt[4]_i_1__0\
    );
\entry_cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAA9AAAA"
    )
    port map (
      I0 => entry_cnt_reg(4),
      I1 => entry_cnt_reg(3),
      I2 => \n_0_entry_cnt_reg[0]\,
      I3 => \n_0_entry_cnt_reg[1]\,
      I4 => \n_0_entry_cnt[4]_i_3__0\,
      I5 => entry_cnt_reg(2),
      O => \n_0_entry_cnt[4]_i_2__0\
    );
\entry_cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBBFFF"
    )
    port map (
      I0 => \n_0_my_full_reg[3]\,
      I1 => C_of_data_full,
      I2 => mc_wrdata_en,
      I3 => I21,
      I4 => calib_wrdata_en,
      O => \n_0_entry_cnt[4]_i_3__0\
    );
\entry_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[0]_i_1__0\,
      Q => \n_0_entry_cnt_reg[0]\,
      R => ofifo_rst
    );
\entry_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[1]_i_1__0\,
      Q => \n_0_entry_cnt_reg[1]\,
      R => ofifo_rst
    );
\entry_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[2]_i_1__0\,
      Q => entry_cnt_reg(2),
      R => ofifo_rst
    );
\entry_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[3]_i_1__0\,
      Q => entry_cnt_reg(3),
      R => ofifo_rst
    );
\entry_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_entry_cnt[4]_i_1__0\,
      D => \n_0_entry_cnt[4]_i_2__0\,
      Q => entry_cnt_reg(4),
      R => ofifo_rst
    );
\mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
    port map (
      I0 => calib_wrdata_en,
      I1 => I22,
      I2 => mc_wrdata_en,
      I3 => \^o1\,
      I4 => C_of_data_full,
      I5 => \n_0_my_full_reg[3]\,
      O => wr_en_3
    );
\my_empty[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA2BAA2A"
    )
    port map (
      I0 => \^o1\,
      I1 => mux_wrdata_en,
      I2 => C_of_data_full,
      I3 => \n_0_my_full_reg[3]\,
      I4 => \n_0_my_empty[7]_i_2\,
      I5 => ofifo_rst,
      O => \n_0_my_empty[1]_i_1__1\
    );
\my_empty[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA2BAA2A"
    )
    port map (
      I0 => \n_0_my_empty_reg[7]\,
      I1 => mux_wrdata_en,
      I2 => C_of_data_full,
      I3 => \n_0_my_full_reg[3]\,
      I4 => \n_0_my_empty[7]_i_2\,
      I5 => ofifo_rst,
      O => \n_0_my_empty[7]_i_1__0\
    );
\my_empty[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114000000004114"
    )
    port map (
      I0 => \n_0_my_empty[7]_i_3__0\,
      I1 => wr_ptr_timing(0),
      I2 => \n_0_rd_ptr_reg[3]\,
      I3 => \n_0_rd_ptr_reg[0]\,
      I4 => nxt_rd_ptr(3),
      I5 => wr_ptr_timing(3),
      O => \n_0_my_empty[7]_i_2\
    );
\my_empty[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[2]\,
      I1 => wr_ptr_timing(2),
      I2 => \n_0_rd_ptr_reg[1]\,
      I3 => \n_0_rd_ptr_reg[3]\,
      I4 => \n_0_rd_ptr_reg[0]\,
      I5 => wr_ptr_timing(1),
      O => \n_0_my_empty[7]_i_3__0\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[1]_i_1__1\,
      Q => \^o1\,
      R => '0'
    );
\my_empty_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[7]_i_1__0\,
      Q => \n_0_my_empty_reg[7]\,
      R => '0'
    );
\my_full[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCECCCC0"
    )
    port map (
      I0 => \n_0_my_full[3]_i_2__0\,
      I1 => \n_0_my_full_reg[3]\,
      I2 => C_of_data_full,
      I3 => \n_0_my_empty_reg[7]\,
      I4 => mux_wrdata_en,
      I5 => ofifo_rst,
      O => \n_0_my_full[3]_i_1__1\
    );
\my_full[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114000000004114"
    )
    port map (
      I0 => \n_0_my_full[3]_i_3__0\,
      I1 => rd_ptr_timing(0),
      I2 => \^o2\(3),
      I3 => \^o2\(0),
      I4 => nxt_wr_ptr(3),
      I5 => rd_ptr_timing(3),
      O => \n_0_my_full[3]_i_2__0\
    );
\my_full[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF66F6FF69FF6F6"
    )
    port map (
      I0 => \^o2\(2),
      I1 => rd_ptr_timing(2),
      I2 => \^o2\(1),
      I3 => \^o2\(3),
      I4 => \^o2\(0),
      I5 => rd_ptr_timing(1),
      O => \n_0_my_full[3]_i_3__0\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1__1\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
ofs_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => entry_cnt_reg(3),
      I1 => entry_cnt_reg(2),
      I2 => Q(2),
      I3 => entry_cnt_reg(4),
      I4 => Q(0),
      I5 => Q(1),
      O => phy_mc_data_full
    );
\out_fifo_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31333111"
    )
    port map (
      I0 => \^o1\,
      I1 => C_of_data_full,
      I2 => mc_wrdata_en,
      I3 => I22,
      I4 => calib_wrdata_en,
      O => of_wren_pre
    );
\out_fifo_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I35(7),
      I1 => \^o1\,
      O => D3(7)
    );
\out_fifo_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I35(6),
      I1 => \^o1\,
      O => D3(6)
    );
\out_fifo_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I35(5),
      I1 => \^o1\,
      O => D3(5)
    );
\out_fifo_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I35(4),
      I1 => \^o1\,
      O => D3(4)
    );
\out_fifo_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I35(3),
      I1 => \^o1\,
      O => D3(3)
    );
\out_fifo_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I35(2),
      I1 => \^o1\,
      O => D3(2)
    );
\out_fifo_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I35(1),
      I1 => \^o1\,
      O => D3(1)
    );
\out_fifo_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I35(0),
      I1 => \^o1\,
      O => D3(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => \n_0_rd_ptr_reg[0]\,
      R => ofifo_rst
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => \n_0_rd_ptr_reg[1]\,
      R => ofifo_rst
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => \n_0_rd_ptr_reg[2]\,
      R => ofifo_rst
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => \n_0_rd_ptr_reg[3]\,
      R => ofifo_rst
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => O67(0),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => O67(1),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => O67(2),
      R => ofifo_rst
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => O67(3),
      R => ofifo_rst
    );
\rd_ptr_rep[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[3]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[1]\,
      I1 => \n_0_rd_ptr_reg[3]\,
      I2 => \n_0_rd_ptr_reg[0]\,
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[2]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      I2 => \n_0_rd_ptr_reg[3]\,
      I3 => \n_0_rd_ptr_reg[1]\,
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_my_empty_reg[7]\,
      I1 => C_of_data_full,
      O => rd_ptr0
    );
\rd_ptr_rep[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_rd_ptr_reg[2]\,
      I1 => \n_0_rd_ptr_reg[0]\,
      I2 => \n_0_rd_ptr_reg[3]\,
      I3 => \n_0_rd_ptr_reg[1]\,
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr_timing(0),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr_timing(1),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr_timing(2),
      R => ofifo_rst
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr_timing(3),
      R => ofifo_rst
    );
\wr_ptr[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o2\(3),
      I1 => \^o2\(0),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \^o2\(1),
      I1 => \^o2\(3),
      I2 => \^o2\(0),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \^o2\(2),
      I1 => \^o2\(0),
      I2 => \^o2\(3),
      I3 => \^o2\(1),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
    port map (
      I0 => calib_wrdata_en,
      I1 => I22,
      I2 => mc_wrdata_en,
      I3 => \n_0_my_empty_reg[7]\,
      I4 => C_of_data_full,
      I5 => \n_0_my_full_reg[3]\,
      O => \n_0_wr_ptr[3]_i_1__0\
    );
\wr_ptr[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o2\(2),
      I1 => \^o2\(0),
      I2 => \^o2\(3),
      I3 => \^o2\(1),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__0\,
      D => nxt_wr_ptr(0),
      Q => \^o2\(0),
      R => ofifo_rst
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__0\,
      D => nxt_wr_ptr(1),
      Q => \^o2\(1),
      R => ofifo_rst
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__0\,
      D => nxt_wr_ptr(2),
      Q => \^o2\(2),
      R => ofifo_rst
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__0\,
      D => nxt_wr_ptr(3),
      Q => \^o2\(3),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__0\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__0\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__0\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => ofifo_rst
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__0\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => ofifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_8\ is
  port (
    D4 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    of_wren_pre : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    B_of_ctl_full : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I23 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_8\ : entity is "mig_7series_v2_0_ddr_of_pre_fifo";
end \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_8\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_8\ is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal my_empty0 : STD_LOGIC;
  signal my_full0 : STD_LOGIC;
  signal \n_0_my_empty[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_1\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_3\ : STD_LOGIC;
  signal \n_0_my_empty[6]_i_4\ : STD_LOGIC;
  signal \n_0_my_empty_reg[6]\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_4\ : STD_LOGIC;
  signal \n_0_my_full[3]_i_5\ : STD_LOGIC;
  signal \n_0_my_full_reg[3]\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[2]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[3]_i_1\ : STD_LOGIC;
  signal \n_0_rd_ptr_timing[3]_i_2\ : STD_LOGIC;
  signal \n_0_wr_ptr[3]_i_1__1\ : STD_LOGIC;
  signal nxt_rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nxt_wr_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_ptr0 : STD_LOGIC;
  signal rd_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr_timing : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \my_empty[6]_i_3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \my_empty[6]_i_4\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \my_full[3]_i_4\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \my_full[3]_i_5\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_fifo_i_10__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \out_fifo_i_11__1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \out_fifo_i_12__1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \out_fifo_i_13__1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \out_fifo_i_18__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \out_fifo_i_19__1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \out_fifo_i_1__1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_fifo_i_20__1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \out_fifo_i_21__1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \out_fifo_i_26__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \out_fifo_i_27__1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \out_fifo_i_28__1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \out_fifo_i_29__1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \out_fifo_i_2__1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \out_fifo_i_34__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \out_fifo_i_35__1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \out_fifo_i_36__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \out_fifo_i_37__1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \out_fifo_i_38__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_fifo_i_3__1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \out_fifo_i_4__1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \out_fifo_i_58__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \out_fifo_i_59__1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \out_fifo_i_5__1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \out_fifo_i_60__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \out_fifo_i_61__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \out_fifo_i_66__1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \out_fifo_i_67__1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \out_fifo_i_68__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \out_fifo_i_69__1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \out_fifo_i_74__1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \out_fifo_i_75__1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \out_fifo_i_76__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \out_fifo_i_77__1\ : label is "soft_lutpair454";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_rep[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_rep[0]_i_1__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \rd_ptr_rep[1]_i_1__1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \rd_ptr_rep[2]_i_1__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \rd_ptr_rep[3]_i_2__1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \rd_ptr_timing[0]_i_1__1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \rd_ptr_timing[3]_i_2\ : label is "soft_lutpair446";
  attribute keep : string;
  attribute keep of \rd_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[2]\ : label is "yes";
  attribute keep of \rd_ptr_timing_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__6\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__6\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__4\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_2__1\ : label is "soft_lutpair450";
  attribute keep of \wr_ptr_timing_reg[0]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[1]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[2]\ : label is "yes";
  attribute keep of \wr_ptr_timing_reg[3]\ : label is "yes";
begin
  O1 <= \^o1\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\mem_reg_0_15_0_5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1D00"
    )
    port map (
      I0 => \^o1\,
      I1 => B_of_ctl_full,
      I2 => \n_0_my_full_reg[3]\,
      I3 => calib_cmd_wren,
      I4 => I23,
      O => wr_en
    );
\my_empty[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC000CCCCCCCCE"
    )
    port map (
      I0 => my_empty0,
      I1 => \^o1\,
      I2 => I21,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[3]\,
      I5 => B_of_ctl_full,
      O => \n_0_my_empty[1]_i_1__0\
    );
\my_empty[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC000CCCCCCCCE"
    )
    port map (
      I0 => my_empty0,
      I1 => \n_0_my_empty_reg[6]\,
      I2 => I21,
      I3 => calib_cmd_wren,
      I4 => \n_0_my_full_reg[3]\,
      I5 => B_of_ctl_full,
      O => \n_0_my_empty[6]_i_1\
    );
\my_empty[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CB20082"
    )
    port map (
      I0 => \n_0_my_empty[6]_i_3\,
      I1 => rd_ptr(2),
      I2 => wr_ptr_timing(2),
      I3 => wr_ptr_timing(3),
      I4 => \n_0_my_empty[6]_i_4\,
      O => my_empty0
    );
\my_empty[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090490"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => wr_ptr_timing(1),
      I2 => wr_ptr_timing(0),
      I3 => rd_ptr(0),
      I4 => rd_ptr(3),
      O => \n_0_my_empty[6]_i_3\
    );
\my_empty[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => wr_ptr_timing(1),
      I1 => wr_ptr_timing(0),
      I2 => rd_ptr(1),
      I3 => rd_ptr(3),
      I4 => rd_ptr(0),
      O => \n_0_my_empty[6]_i_4\
    );
\my_empty_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[1]_i_1__0\,
      Q => \^o1\,
      S => SR(0)
    );
\my_empty_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_empty[6]_i_1\,
      Q => \n_0_my_empty_reg[6]\,
      S => SR(0)
    );
\my_full[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033020300"
    )
    port map (
      I0 => my_full0,
      I1 => SR(0),
      I2 => I27,
      I3 => \n_0_my_full_reg[3]\,
      I4 => B_of_ctl_full,
      I5 => \n_0_my_empty_reg[6]\,
      O => \n_0_my_full[3]_i_1__0\
    );
\my_full[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CB20082"
    )
    port map (
      I0 => \n_0_my_full[3]_i_4\,
      I1 => \^q\(2),
      I2 => rd_ptr_timing(2),
      I3 => rd_ptr_timing(3),
      I4 => \n_0_my_full[3]_i_5\,
      O => my_full0
    );
\my_full[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090490"
    )
    port map (
      I0 => \^q\(1),
      I1 => rd_ptr_timing(1),
      I2 => rd_ptr_timing(0),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \n_0_my_full[3]_i_4\
    );
\my_full[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => rd_ptr_timing(1),
      I1 => rd_ptr_timing(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(0),
      O => \n_0_my_full[3]_i_5\
    );
\my_full_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_my_full[3]_i_1__0\,
      Q => \n_0_my_full_reg[3]\,
      R => '0'
    );
\out_fifo_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(7),
      I1 => \^o1\,
      O => D1(3)
    );
\out_fifo_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(6),
      I1 => \^o1\,
      O => D1(2)
    );
\out_fifo_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(5),
      I1 => \^o1\,
      O => D1(1)
    );
\out_fifo_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(4),
      I1 => \^o1\,
      O => D1(0)
    );
\out_fifo_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(11),
      I1 => \^o1\,
      O => D2(3)
    );
\out_fifo_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(10),
      I1 => \^o1\,
      O => D2(2)
    );
\out_fifo_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3331"
    )
    port map (
      I0 => \^o1\,
      I1 => B_of_ctl_full,
      I2 => I23,
      I3 => calib_cmd_wren,
      O => of_wren_pre
    );
\out_fifo_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(9),
      I1 => \^o1\,
      O => D2(1)
    );
\out_fifo_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(8),
      I1 => \^o1\,
      O => D2(0)
    );
\out_fifo_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(15),
      I1 => \^o1\,
      O => D3(3)
    );
\out_fifo_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(14),
      I1 => \^o1\,
      O => D3(2)
    );
\out_fifo_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(13),
      I1 => \^o1\,
      O => D3(1)
    );
\out_fifo_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(12),
      I1 => \^o1\,
      O => D3(0)
    );
\out_fifo_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(3),
      I1 => \^o1\,
      O => D0(3)
    );
\out_fifo_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(20),
      I1 => \^o1\,
      O => D4(4)
    );
\out_fifo_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(19),
      I1 => \^o1\,
      O => D4(3)
    );
\out_fifo_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(18),
      I1 => \^o1\,
      O => D4(2)
    );
\out_fifo_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(17),
      I1 => \^o1\,
      O => D4(1)
    );
\out_fifo_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => mem_out(16),
      I1 => \^o1\,
      O => D4(0)
    );
\out_fifo_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(2),
      I1 => \^o1\,
      O => D0(2)
    );
\out_fifo_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(1),
      I1 => \^o1\,
      O => D0(1)
    );
\out_fifo_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(24),
      I1 => \^o1\,
      O => D7(3)
    );
\out_fifo_i_59__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(23),
      I1 => \^o1\,
      O => D7(2)
    );
\out_fifo_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(0),
      I1 => \^o1\,
      O => D0(0)
    );
\out_fifo_i_60__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(22),
      I1 => \^o1\,
      O => D7(1)
    );
\out_fifo_i_61__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(21),
      I1 => \^o1\,
      O => D7(0)
    );
\out_fifo_i_66__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(28),
      I1 => \^o1\,
      O => D8(3)
    );
\out_fifo_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(27),
      I1 => \^o1\,
      O => D8(2)
    );
\out_fifo_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(26),
      I1 => \^o1\,
      O => D8(1)
    );
\out_fifo_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(25),
      I1 => \^o1\,
      O => D8(0)
    );
\out_fifo_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(32),
      I1 => \^o1\,
      O => D9(3)
    );
\out_fifo_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(31),
      I1 => \^o1\,
      O => D9(2)
    );
\out_fifo_i_76__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(30),
      I1 => \^o1\,
      O => D9(1)
    );
\out_fifo_i_77__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => mem_out(29),
      I1 => \^o1\,
      O => D9(0)
    );
\rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => rd_ptr(0),
      R => SR(0)
    );
\rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => rd_ptr(1),
      R => SR(0)
    );
\rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => rd_ptr(2),
      R => SR(0)
    );
\rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => rd_ptr(3),
      R => SR(0)
    );
\rd_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(0),
      Q => O64(0),
      R => SR(0)
    );
\rd_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(1),
      Q => O64(1),
      R => SR(0)
    );
\rd_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(2),
      Q => O64(2),
      R => SR(0)
    );
\rd_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => rd_ptr0,
      D => nxt_rd_ptr(3),
      Q => O64(3),
      R => SR(0)
    );
\rd_ptr_rep[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(3),
      O => nxt_rd_ptr(0)
    );
\rd_ptr_rep[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => rd_ptr(0),
      I1 => rd_ptr(3),
      I2 => rd_ptr(1),
      O => nxt_rd_ptr(1)
    );
\rd_ptr_rep[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => rd_ptr(1),
      I1 => rd_ptr(3),
      I2 => rd_ptr(0),
      I3 => rd_ptr(2),
      O => nxt_rd_ptr(2)
    );
\rd_ptr_rep[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => B_of_ctl_full,
      I1 => \n_0_my_empty_reg[6]\,
      O => rd_ptr0
    );
\rd_ptr_rep[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => rd_ptr(2),
      I1 => rd_ptr(1),
      I2 => rd_ptr(3),
      I3 => rd_ptr(0),
      O => nxt_rd_ptr(3)
    );
\rd_ptr_timing[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8A8AB"
    )
    port map (
      I0 => rd_ptr_timing(0),
      I1 => \n_0_my_empty_reg[6]\,
      I2 => B_of_ctl_full,
      I3 => rd_ptr(0),
      I4 => rd_ptr(3),
      O => \n_0_rd_ptr_timing[0]_i_1__1\
    );
\rd_ptr_timing[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABA8ABA8A8ABA8"
    )
    port map (
      I0 => rd_ptr_timing(1),
      I1 => \n_0_my_empty_reg[6]\,
      I2 => B_of_ctl_full,
      I3 => rd_ptr(0),
      I4 => rd_ptr(3),
      I5 => rd_ptr(1),
      O => \n_0_rd_ptr_timing[1]_i_1__1\
    );
\rd_ptr_timing[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
    port map (
      I0 => rd_ptr_timing(2),
      I1 => \n_0_rd_ptr_timing[3]_i_2\,
      I2 => rd_ptr(1),
      I3 => rd_ptr(3),
      I4 => rd_ptr(0),
      I5 => rd_ptr(2),
      O => \n_0_rd_ptr_timing[2]_i_1\
    );
\rd_ptr_timing[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0C000000"
    )
    port map (
      I0 => rd_ptr_timing(3),
      I1 => rd_ptr(0),
      I2 => rd_ptr(3),
      I3 => rd_ptr(1),
      I4 => rd_ptr(2),
      I5 => \n_0_rd_ptr_timing[3]_i_2\,
      O => \n_0_rd_ptr_timing[3]_i_1\
    );
\rd_ptr_timing[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_my_empty_reg[6]\,
      I1 => B_of_ctl_full,
      O => \n_0_rd_ptr_timing[3]_i_2\
    );
\rd_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[0]_i_1__1\,
      Q => rd_ptr_timing(0),
      R => SR(0)
    );
\rd_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[1]_i_1__1\,
      Q => rd_ptr_timing(1),
      R => SR(0)
    );
\rd_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[2]_i_1\,
      Q => rd_ptr_timing(2),
      R => SR(0)
    );
\rd_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_ptr_timing[3]_i_1\,
      Q => rd_ptr_timing(3),
      R => SR(0)
    );
\wr_ptr[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      O => nxt_wr_ptr(0)
    );
\wr_ptr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => nxt_wr_ptr(1)
    );
\wr_ptr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => nxt_wr_ptr(2)
    );
\wr_ptr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D1D1D00"
    )
    port map (
      I0 => \n_0_my_empty_reg[6]\,
      I1 => B_of_ctl_full,
      I2 => \n_0_my_full_reg[3]\,
      I3 => calib_cmd_wren,
      I4 => I23,
      O => \n_0_wr_ptr[3]_i_1__1\
    );
\wr_ptr[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(0),
      O => nxt_wr_ptr(3)
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__1\,
      D => nxt_wr_ptr(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__1\,
      D => nxt_wr_ptr(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__1\,
      D => nxt_wr_ptr(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__1\,
      D => nxt_wr_ptr(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wr_ptr_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__1\,
      D => nxt_wr_ptr(0),
      Q => wr_ptr_timing(0),
      R => SR(0)
    );
\wr_ptr_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__1\,
      D => nxt_wr_ptr(1),
      Q => wr_ptr_timing(1),
      R => SR(0)
    );
\wr_ptr_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__1\,
      D => nxt_wr_ptr(2),
      Q => wr_ptr_timing(2),
      R => SR(0)
    );
\wr_ptr_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wr_ptr[3]_i_1__1\,
      D => nxt_wr_ptr(3),
      Q => wr_ptr_timing(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_phy_dqs_found_cal_hr is
  port (
    p_1_in25_in : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    fine_adjust_done : out STD_LOGIC;
    dqs_found_prech_req : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    ififo_rst0 : out STD_LOGIC;
    ofifo_rst0 : out STD_LOGIC;
    ififo_rst0_2 : out STD_LOGIC;
    ofifo_rst0_3 : out STD_LOGIC;
    B_po_fine_enable95_out : out STD_LOGIC;
    B_po_fine_inc89_out : out STD_LOGIC;
    C_po_fine_inc116_out : out STD_LOGIC;
    C_po_fine_enable120_out : out STD_LOGIC;
    C_pi_rst_dqs_find106_out : out STD_LOGIC;
    A_po_fine_enable60_out : out STD_LOGIC;
    A_po_fine_inc56_out : out STD_LOGIC;
    A_pi_rst_dqs_find46_out : out STD_LOGIC;
    O55 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I105 : in STD_LOGIC;
    prech_req_posedge_r : in STD_LOGIC;
    I2 : in STD_LOGIC;
    detect_pi_found_dqs : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    I3 : in STD_LOGIC;
    pi_calib_done : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    pi_dqs_found_done_r1 : in STD_LOGIC;
    stg1_wr_done : in STD_LOGIC;
    rdlvl_last_byte_done : in STD_LOGIC;
    prbs_last_byte_done : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    phy_if_reset : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    cmd_po_en_stg2_f : in STD_LOGIC;
    calib_zero_ctrl : in STD_LOGIC;
    I10 : in STD_LOGIC;
    pi_dqs_found_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I75 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_phy_dqs_found_cal_hr : entity is "mig_7series_v2_0_ddr_phy_dqs_found_cal_hr";
end migmig_7series_v2_0_ddr_phy_dqs_found_cal_hr;

architecture STRUCTURE of migmig_7series_v2_0_ddr_phy_dqs_found_cal_hr is
  signal \^o1\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal ck_po_stg2_f_en : STD_LOGIC;
  signal dec_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dec_cnt__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal detect_rd_cnt0 : STD_LOGIC;
  signal \detect_rd_cnt0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \detect_rd_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dqs_found_done_r0 : STD_LOGIC;
  signal \^dqs_found_prech_req\ : STD_LOGIC;
  signal dqs_found_start_r : STD_LOGIC;
  signal fine_adjust : STD_LOGIC;
  signal \^fine_adjust_done\ : STD_LOGIC;
  signal first_fail_detect : STD_LOGIC;
  signal \inc_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_dec_cnt0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \init_dec_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_dqsfound_done_r2 : STD_LOGIC;
  signal init_dqsfound_done_r5 : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[11]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[11]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[12]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[12]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[12]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[12]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[12]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[12]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[13]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[14]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[14]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[14]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[14]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[14]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[14]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[14]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_30\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[15]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fine_adj_state_r_reg[8]\ : STD_LOGIC;
  signal n_0_ck_po_stg2_f_en_i_1 : STD_LOGIC;
  signal n_0_ck_po_stg2_f_en_i_2 : STD_LOGIC;
  signal n_0_ck_po_stg2_f_en_i_3 : STD_LOGIC;
  signal n_0_ck_po_stg2_f_en_i_4 : STD_LOGIC;
  signal n_0_ck_po_stg2_f_indec_i_1 : STD_LOGIC;
  signal n_0_ck_po_stg2_f_indec_i_2 : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_10\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_5\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_6\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_7\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_8\ : STD_LOGIC;
  signal \n_0_dec_cnt[0]_i_9\ : STD_LOGIC;
  signal \n_0_dec_cnt[1]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt[1]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[1]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_5\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_6\ : STD_LOGIC;
  signal \n_0_dec_cnt[2]_i_7\ : STD_LOGIC;
  signal \n_0_dec_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[3]_i_5\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_6\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_7\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_8\ : STD_LOGIC;
  signal \n_0_dec_cnt[4]_i_9\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_10\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_4\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_5\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_6\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_7\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_8\ : STD_LOGIC;
  signal \n_0_dec_cnt[5]_i_9\ : STD_LOGIC;
  signal \n_0_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_detect_rd_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_detect_rd_cnt[3]_i_1\ : STD_LOGIC;
  signal n_0_dqs_found_done_r_i_2 : STD_LOGIC;
  signal n_0_dqs_found_done_r_i_3 : STD_LOGIC;
  signal n_0_dqs_found_done_r_i_4 : STD_LOGIC;
  signal n_0_dqs_found_done_r_i_5 : STD_LOGIC;
  signal n_0_dqs_found_done_r_i_6 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_1 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_2 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_3 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_4 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_5 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_6 : STD_LOGIC;
  signal n_0_dqs_found_prech_req_i_7 : STD_LOGIC;
  signal n_0_final_dec_done_i_1 : STD_LOGIC;
  signal n_0_final_dec_done_reg : STD_LOGIC;
  signal n_0_fine_adjust_done_r_i_1 : STD_LOGIC;
  signal n_0_fine_adjust_done_r_i_2 : STD_LOGIC;
  signal n_0_fine_adjust_done_r_i_3 : STD_LOGIC;
  signal n_0_fine_adjust_i_1 : STD_LOGIC;
  signal n_0_fine_adjust_reg : STD_LOGIC;
  signal n_0_first_fail_detect_i_1 : STD_LOGIC;
  signal n_0_first_fail_detect_reg : STD_LOGIC;
  signal \n_0_first_fail_taps[0]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[1]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[2]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[3]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[4]_i_1\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_2\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_3\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_4\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_6\ : STD_LOGIC;
  signal \n_0_first_fail_taps[5]_i_7\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[0]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[1]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[2]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[3]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[4]\ : STD_LOGIC;
  signal \n_0_first_fail_taps_reg[5]\ : STD_LOGIC;
  signal \n_0_inc_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_inc_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_inc_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_inc_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_0_inc_cnt[5]_i_4\ : STD_LOGIC;
  signal \n_0_init_dec_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_init_dec_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_init_dec_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_0_init_dec_cnt[5]_i_4\ : STD_LOGIC;
  signal \n_0_init_dec_cnt[5]_i_5\ : STD_LOGIC;
  signal n_0_init_dec_done_i_1 : STD_LOGIC;
  signal n_0_init_dec_done_reg : STD_LOGIC;
  signal n_0_init_dqsfound_done_r1_reg : STD_LOGIC;
  signal n_0_init_dqsfound_done_r2_reg : STD_LOGIC;
  signal n_0_init_dqsfound_done_r4_reg_srl2 : STD_LOGIC;
  signal n_0_init_dqsfound_done_r_i_1 : STD_LOGIC;
  signal \n_0_pi_dqs_found_all_bank[0]_i_1\ : STD_LOGIC;
  signal \n_0_pi_dqs_found_any_bank[0]_i_1\ : STD_LOGIC;
  signal \n_0_pi_rst_stg1_cal[0]_i_1\ : STD_LOGIC;
  signal \n_0_pi_rst_stg1_cal_r1_reg[0]\ : STD_LOGIC;
  signal \n_0_pi_rst_stg1_cal_r[0]_i_1\ : STD_LOGIC;
  signal n_0_rank_done_r_i_1 : STD_LOGIC;
  signal \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_byte_data_offset[0][5]_i_1\ : STD_LOGIC;
  signal \n_0_rd_byte_data_offset[0][5]_i_2\ : STD_LOGIC;
  signal \n_0_rd_byte_data_offset[0][5]_i_4\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r_reg[1]\ : STD_LOGIC;
  signal n_0_rst_dqs_find_i_1 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_10 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_11 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_12 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_13 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_14 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_15 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_3 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_4 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_5 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_6 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_7 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_8 : STD_LOGIC;
  signal n_0_rst_dqs_find_i_9 : STD_LOGIC;
  signal n_0_rst_dqs_find_reg : STD_LOGIC;
  signal \n_0_stable_pass_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt[5]_i_2\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_0_stable_pass_cnt_reg[0]\ : STD_LOGIC;
  signal \n_1_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_dec_cnt_reg[4]_i_4\ : STD_LOGIC;
  signal \n_4_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_dec_cnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_dec_cnt_reg[4]_i_4\ : STD_LOGIC;
  signal \n_7_dec_cnt_reg[4]_i_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in24_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^p_1_in25_in\ : STD_LOGIC;
  signal pi_dqs_found_all_bank_r : STD_LOGIC;
  signal pi_dqs_found_any_bank : STD_LOGIC;
  signal pi_dqs_found_any_bank_r : STD_LOGIC;
  signal pi_dqs_found_lanes_r1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pi_dqs_found_lanes_r2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pi_dqs_found_lanes_r3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pi_dqs_found_rank_done : STD_LOGIC;
  signal pi_rst_stg1_cal_r0 : STD_LOGIC;
  signal pi_rst_stg1_cal_r10 : STD_LOGIC;
  signal po_stg2_fincdec : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rank_done_r1 : STD_LOGIC;
  signal \rd_byte_data_offset_reg[0]_62\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_data_offset_ranks_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rst_dqs_find : STD_LOGIC;
  signal rst_dqs_find_r1 : STD_LOGIC;
  signal rst_dqs_find_r2 : STD_LOGIC;
  signal rst_stg1_cal : STD_LOGIC;
  signal \stable_pass_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \NLW_dec_cnt_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[10]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[11]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[12]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[12]_i_4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[12]_i_5\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[12]_i_6\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[13]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[13]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[13]_i_6\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[13]_i_7\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_14\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_16\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_18\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_22\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_23\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_25\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_27\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_28\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_30\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[15]_i_6\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[1]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[1]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[2]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[5]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[7]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \FSM_onehot_fine_adj_state_r[8]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \calib_data_offset_0[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of ck_po_stg2_f_en_i_4 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dec_cnt[0]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dec_cnt[0]_i_5\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dec_cnt[2]_i_3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dec_cnt[2]_i_5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dec_cnt[2]_i_6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dec_cnt[2]_i_7\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dec_cnt[3]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dec_cnt[4]_i_8\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \dec_cnt[5]_i_10\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \detect_rd_cnt[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \detect_rd_cnt[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \detect_rd_cnt[3]_i_3\ : label is "soft_lutpair228";
  attribute counter : integer;
  attribute counter of \detect_rd_cnt_reg[0]\ : label is 69;
  attribute counter of \detect_rd_cnt_reg[1]\ : label is 69;
  attribute counter of \detect_rd_cnt_reg[2]\ : label is 69;
  attribute counter of \detect_rd_cnt_reg[3]\ : label is 69;
  attribute SOFT_HLUTNM of dqs_found_done_r_i_6 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of dqs_found_prech_req_i_2 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of dqs_found_prech_req_i_5 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of dqs_found_prech_req_i_7 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of final_dec_done_i_1 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of fine_adjust_done_r_i_2 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of fine_adjust_done_r_i_3 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \first_fail_taps[0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \first_fail_taps[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \first_fail_taps[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \first_fail_taps[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \first_fail_taps[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_6\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \first_fail_taps[5]_i_7\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of ififo_rst_i_1 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ififo_rst_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \inc_cnt[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \inc_cnt[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \inc_cnt[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \inc_cnt[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \inc_cnt[5]_i_3\ : label is "soft_lutpair251";
  attribute counter of \inc_cnt_reg[0]\ : label is 71;
  attribute counter of \inc_cnt_reg[1]\ : label is 71;
  attribute counter of \inc_cnt_reg[2]\ : label is 71;
  attribute counter of \inc_cnt_reg[3]\ : label is 71;
  attribute counter of \inc_cnt_reg[4]\ : label is 71;
  attribute counter of \inc_cnt_reg[5]\ : label is 71;
  attribute SOFT_HLUTNM of \init_dec_cnt[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \init_dec_cnt[2]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \init_dec_cnt[3]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \init_dec_cnt[4]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \init_dec_cnt[5]_i_3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \init_dec_cnt[5]_i_4\ : label is "soft_lutpair265";
  attribute counter of \init_dec_cnt_reg[0]\ : label is 73;
  attribute counter of \init_dec_cnt_reg[1]\ : label is 73;
  attribute counter of \init_dec_cnt_reg[2]\ : label is 73;
  attribute counter of \init_dec_cnt_reg[3]\ : label is 73;
  attribute counter of \init_dec_cnt_reg[4]\ : label is 73;
  attribute counter of \init_dec_cnt_reg[5]\ : label is 73;
  attribute SOFT_HLUTNM of init_dec_done_i_1 : label is "soft_lutpair233";
  attribute srl_name : string;
  attribute srl_name of init_dqsfound_done_r4_reg_srl2 : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 ";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_11\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_9\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_10\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_20\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of ofifo_rst_i_1 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ofifo_rst_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_5__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of phaser_out_i_2 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \phaser_out_i_2__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \phaser_out_i_3__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \phaser_out_i_3__1\ : label is "soft_lutpair253";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r2_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \pi_dqs_found_lanes_r3_reg[3]\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \rd_byte_data_offset[0][4]_i_1\ : label is "soft_lutpair230";
  attribute counter of \rd_byte_data_offset_reg[0][0]\ : label is 70;
  attribute counter of \rd_byte_data_offset_reg[0][1]\ : label is 70;
  attribute counter of \rd_byte_data_offset_reg[0][2]\ : label is 70;
  attribute counter of \rd_byte_data_offset_reg[0][3]\ : label is 70;
  attribute counter of \rd_byte_data_offset_reg[0][4]\ : label is 70;
  attribute counter of \rd_byte_data_offset_reg[0][5]\ : label is 70;
  attribute SOFT_HLUTNM of \rnk_cnt_r[0]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rnk_cnt_r[1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of rst_dqs_find_i_10 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of rst_dqs_find_i_12 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of rst_dqs_find_i_13 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of rst_dqs_find_i_14 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of rst_dqs_find_i_15 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of rst_dqs_find_i_6 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of rst_dqs_find_i_7 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \stable_pass_cnt[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \stable_pass_cnt[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \stable_pass_cnt[2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \stable_pass_cnt[5]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \stable_pass_cnt[5]_i_3\ : label is "soft_lutpair245";
  attribute counter of \stable_pass_cnt_reg[0]\ : label is 72;
  attribute counter of \stable_pass_cnt_reg[1]\ : label is 72;
  attribute counter of \stable_pass_cnt_reg[2]\ : label is 72;
  attribute counter of \stable_pass_cnt_reg[3]\ : label is 72;
  attribute counter of \stable_pass_cnt_reg[4]\ : label is 72;
  attribute counter of \stable_pass_cnt_reg[5]\ : label is 72;
begin
  O1 <= \^o1\;
  O16 <= \^o16\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  dqs_found_prech_req <= \^dqs_found_prech_req\;
  fine_adjust_done <= \^fine_adjust_done\;
  p_1_in25_in <= \^p_1_in25_in\;
\FSM_onehot_fine_adj_state_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I3 => \^p_1_in25_in\,
      O => \n_0_FSM_onehot_fine_adj_state_r[0]_i_1\
    );
\FSM_onehot_fine_adj_state_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800101"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[11]_i_2\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      O => \n_0_FSM_onehot_fine_adj_state_r[10]_i_1\
    );
\FSM_onehot_fine_adj_state_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[11]_i_2\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      O => \n_0_FSM_onehot_fine_adj_state_r[11]_i_1\
    );
\FSM_onehot_fine_adj_state_r[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(1),
      I1 => \detect_rd_cnt_reg__0\(0),
      I2 => \detect_rd_cnt_reg__0\(2),
      I3 => detect_pi_found_dqs,
      I4 => \detect_rd_cnt_reg__0\(3),
      O => \n_0_FSM_onehot_fine_adj_state_r[11]_i_2\
    );
\FSM_onehot_fine_adj_state_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000A0A0A0A0"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_2\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_3\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      O => \n_0_FSM_onehot_fine_adj_state_r[12]_i_1\
    );
\FSM_onehot_fine_adj_state_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCCCFFFFCCCCFFFC"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_4\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_5\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_6\,
      I3 => \inc_cnt_reg__0\(5),
      I4 => \n_0_first_fail_taps[5]_i_4\,
      I5 => n_0_first_fail_detect_reg,
      O => \n_0_FSM_onehot_fine_adj_state_r[12]_i_2\
    );
\FSM_onehot_fine_adj_state_r[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I1 => \^p_1_in25_in\,
      I2 => detect_pi_found_dqs,
      O => \n_0_FSM_onehot_fine_adj_state_r[12]_i_3\
    );
\FSM_onehot_fine_adj_state_r[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \inc_cnt_reg__0\(4),
      I1 => \inc_cnt_reg__0\(2),
      I2 => \inc_cnt_reg__0\(0),
      I3 => \inc_cnt_reg__0\(1),
      I4 => \inc_cnt_reg__0\(3),
      O => \n_0_FSM_onehot_fine_adj_state_r[12]_i_4\
    );
\FSM_onehot_fine_adj_state_r[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_8\,
      I1 => \^p_1_in25_in\,
      I2 => detect_pi_found_dqs,
      O => \n_0_FSM_onehot_fine_adj_state_r[12]_i_5\
    );
\FSM_onehot_fine_adj_state_r[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \inc_cnt_reg__0\(4),
      I1 => \inc_cnt_reg__0\(1),
      I2 => \inc_cnt_reg__0\(0),
      I3 => \inc_cnt_reg__0\(2),
      I4 => \inc_cnt_reg__0\(3),
      O => \n_0_FSM_onehot_fine_adj_state_r[12]_i_6\
    );
\FSM_onehot_fine_adj_state_r[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \inc_cnt_reg__0\(1),
      I1 => \inc_cnt_reg__0\(0),
      I2 => \inc_cnt_reg__0\(2),
      I3 => \inc_cnt_reg__0\(3),
      I4 => \inc_cnt_reg__0\(5),
      I5 => \inc_cnt_reg__0\(4),
      O => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\
    );
\FSM_onehot_fine_adj_state_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_3\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_4\,
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_1\
    );
\FSM_onehot_fine_adj_state_r[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000200020000"
    )
    port map (
      I0 => \inc_cnt_reg__0\(5),
      I1 => \inc_cnt_reg__0\(3),
      I2 => \inc_cnt_reg__0\(0),
      I3 => \inc_cnt_reg__0\(1),
      I4 => \inc_cnt_reg__0\(2),
      I5 => \inc_cnt_reg__0\(4),
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_10\
    );
\FSM_onehot_fine_adj_state_r[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \inc_cnt_reg__0\(4),
      I1 => \inc_cnt_reg__0\(5),
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_11\
    );
\FSM_onehot_fine_adj_state_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_5\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_6\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I5 => \n_0_inc_cnt[5]_i_3\,
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\
    );
\FSM_onehot_fine_adj_state_r[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBF"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_8\,
      I4 => \n_0_first_fail_taps[5]_i_6\,
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_3\
    );
\FSM_onehot_fine_adj_state_r[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000804FF"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_3\,
      I1 => detect_pi_found_dqs,
      I2 => \^p_1_in25_in\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_9\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_10\,
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_4\
    );
\FSM_onehot_fine_adj_state_r[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_5\
    );
\FSM_onehot_fine_adj_state_r[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_6\
    );
\FSM_onehot_fine_adj_state_r[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_6\,
      I1 => \inc_cnt_reg__0\(5),
      I2 => \n_0_first_fail_taps[5]_i_4\,
      I3 => n_0_first_fail_detect_reg,
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\
    );
\FSM_onehot_fine_adj_state_r[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => n_0_first_fail_detect_reg,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_11\,
      I2 => \inc_cnt_reg__0\(2),
      I3 => \inc_cnt_reg__0\(3),
      I4 => \inc_cnt_reg__0\(1),
      I5 => \inc_cnt_reg__0\(0),
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_8\
    );
\FSM_onehot_fine_adj_state_r[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
    port map (
      I0 => \inc_cnt_reg__0\(4),
      I1 => \inc_cnt_reg__0\(2),
      I2 => \inc_cnt_reg__0\(1),
      I3 => \inc_cnt_reg__0\(0),
      I4 => \inc_cnt_reg__0\(5),
      I5 => \inc_cnt_reg__0\(3),
      O => \n_0_FSM_onehot_fine_adj_state_r[13]_i_9\
    );
\FSM_onehot_fine_adj_state_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_3\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      O => \n_0_FSM_onehot_fine_adj_state_r[14]_i_1\
    );
\FSM_onehot_fine_adj_state_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFEAAFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_4\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_5\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_6\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_7\,
      O => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\
    );
\FSM_onehot_fine_adj_state_r[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      O => \n_0_FSM_onehot_fine_adj_state_r[14]_i_3\
    );
\FSM_onehot_fine_adj_state_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[14]_i_4\
    );
\FSM_onehot_fine_adj_state_r[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000440"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I1 => n_0_ck_po_stg2_f_en_i_4,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[14]_i_5\
    );
\FSM_onehot_fine_adj_state_r[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F000F0F060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I2 => n_0_ck_po_stg2_f_en_i_4,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[14]_i_6\
    );
\FSM_onehot_fine_adj_state_r[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010110"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_8\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[14]_i_7\
    );
\FSM_onehot_fine_adj_state_r[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[14]_i_8\
    );
\FSM_onehot_fine_adj_state_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4445"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_4\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_5\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_6\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_7\,
      I5 => fine_adjust,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\
    );
\FSM_onehot_fine_adj_state_r[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_26\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_27\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\
    );
\FSM_onehot_fine_adj_state_r[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(4),
      I1 => \init_dec_cnt_reg__0\(2),
      I2 => \init_dec_cnt_reg__0\(0),
      I3 => \init_dec_cnt_reg__0\(1),
      I4 => \init_dec_cnt_reg__0\(3),
      I5 => \init_dec_cnt_reg__0\(5),
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\
    );
\FSM_onehot_fine_adj_state_r[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \dec_cnt__0\(4),
      I1 => \dec_cnt__0\(2),
      I2 => \dec_cnt__0\(0),
      I3 => \dec_cnt__0\(1),
      I4 => \dec_cnt__0\(3),
      I5 => \dec_cnt__0\(5),
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_12\
    );
\FSM_onehot_fine_adj_state_r[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_init_dec_cnt[5]_i_5\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_28\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_13\
    );
\FSM_onehot_fine_adj_state_r[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_14\
    );
\FSM_onehot_fine_adj_state_r[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_15\
    );
\FSM_onehot_fine_adj_state_r[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\
    );
\FSM_onehot_fine_adj_state_r[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \^p_1_in25_in\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_17\
    );
\FSM_onehot_fine_adj_state_r[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8FC"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => n_0_ck_po_stg2_f_en_i_4,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_18\
    );
\FSM_onehot_fine_adj_state_r[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_29\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_25\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I3 => detect_pi_found_dqs,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_19\
    );
\FSM_onehot_fine_adj_state_r[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_12\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_13\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_2\
    );
\FSM_onehot_fine_adj_state_r[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_20\
    );
\FSM_onehot_fine_adj_state_r[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_30\,
      I4 => \n_0_dec_cnt[5]_i_8\,
      I5 => \n_0_inc_cnt[5]_i_3\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_21\
    );
\FSM_onehot_fine_adj_state_r[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_22\
    );
\FSM_onehot_fine_adj_state_r[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_23\
    );
\FSM_onehot_fine_adj_state_r[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_24\
    );
\FSM_onehot_fine_adj_state_r[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_25\
    );
\FSM_onehot_fine_adj_state_r[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_26\
    );
\FSM_onehot_fine_adj_state_r[15]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_27\
    );
\FSM_onehot_fine_adj_state_r[15]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_28\
    );
\FSM_onehot_fine_adj_state_r[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFEFEFEEBFB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => prech_done,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_29\
    );
\FSM_onehot_fine_adj_state_r[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\
    );
\FSM_onehot_fine_adj_state_r[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => pi_dqs_found_any_bank,
      I1 => rst_dqs_find_r2,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_30\
    );
\FSM_onehot_fine_adj_state_r[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040F04040404"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_14\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_15\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_17\,
      I5 => n_0_fine_adjust_done_r_i_2,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_4\
    );
\FSM_onehot_fine_adj_state_r[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF0F0EE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_18\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_19\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_20\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_5\
    );
\FSM_onehot_fine_adj_state_r[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_6\
    );
\FSM_onehot_fine_adj_state_r[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_21\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_7\
    );
\FSM_onehot_fine_adj_state_r[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_22\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I2 => init_dqsfound_done_r5,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I4 => \n_0_inc_cnt[5]_i_4\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_23\,
      O => fine_adjust
    );
\FSM_onehot_fine_adj_state_r[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_24\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_25\,
      O => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\
    );
\FSM_onehot_fine_adj_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C040C040C000C0"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[1]_i_2\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[1]_i_3\,
      O => \n_0_FSM_onehot_fine_adj_state_r[1]_i_1\
    );
\FSM_onehot_fine_adj_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000300050000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_10\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_9\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_5\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[1]_i_4\,
      I5 => \n_0_first_fail_taps[5]_i_3\,
      O => \n_0_FSM_onehot_fine_adj_state_r[1]_i_2\
    );
\FSM_onehot_fine_adj_state_r[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => detect_pi_found_dqs,
      I1 => \^p_1_in25_in\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[1]_i_5\,
      O => \n_0_FSM_onehot_fine_adj_state_r[1]_i_3\
    );
\FSM_onehot_fine_adj_state_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_6\,
      I1 => \inc_cnt_reg__0\(5),
      I2 => \n_0_first_fail_taps[5]_i_4\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_4\,
      O => \n_0_FSM_onehot_fine_adj_state_r[1]_i_4\
    );
\FSM_onehot_fine_adj_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000600060000"
    )
    port map (
      I0 => \inc_cnt_reg__0\(4),
      I1 => \inc_cnt_reg__0\(2),
      I2 => \inc_cnt_reg__0\(1),
      I3 => \inc_cnt_reg__0\(0),
      I4 => \inc_cnt_reg__0\(3),
      I5 => \inc_cnt_reg__0\(5),
      O => \n_0_FSM_onehot_fine_adj_state_r[1]_i_5\
    );
\FSM_onehot_fine_adj_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033303BB03330333"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_13\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_12\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_3\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[2]_i_2\,
      O => \n_0_FSM_onehot_fine_adj_state_r[2]_i_1\
    );
\FSM_onehot_fine_adj_state_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      O => \n_0_FSM_onehot_fine_adj_state_r[2]_i_2\
    );
\FSM_onehot_fine_adj_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055080000000800"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[3]_i_2\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I5 => \^p_1_in25_in\,
      O => \n_0_FSM_onehot_fine_adj_state_r[3]_i_1\
    );
\FSM_onehot_fine_adj_state_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\,
      I1 => n_0_final_dec_done_reg,
      O => \n_0_FSM_onehot_fine_adj_state_r[3]_i_2\
    );
\FSM_onehot_fine_adj_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\,
      I4 => n_0_final_dec_done_reg,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      O => \n_0_FSM_onehot_fine_adj_state_r[4]_i_1\
    );
\FSM_onehot_fine_adj_state_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      O => \n_0_FSM_onehot_fine_adj_state_r[5]_i_1\
    );
\FSM_onehot_fine_adj_state_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      O => \n_0_FSM_onehot_fine_adj_state_r[6]_i_1\
    );
\FSM_onehot_fine_adj_state_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      O => \n_0_FSM_onehot_fine_adj_state_r[7]_i_1\
    );
\FSM_onehot_fine_adj_state_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[14]_i_2\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_10\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_9\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_2\,
      O => \n_0_FSM_onehot_fine_adj_state_r[8]_i_1\
    );
\FSM_onehot_fine_adj_state_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[0]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      S => I105
    );
\FSM_onehot_fine_adj_state_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[10]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[11]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[12]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[13]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[14]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[15]_i_2\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[1]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[2]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[3]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[4]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[5]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[6]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[7]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      R => I105
    );
\FSM_onehot_fine_adj_state_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_FSM_onehot_fine_adj_state_r[15]_i_1\,
      D => \n_0_FSM_onehot_fine_adj_state_r[8]_i_1\,
      Q => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      R => I105
    );
\calib_data_offset_0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(0),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_62\(0),
      O => O13
    );
\calib_data_offset_0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(1),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_62\(1),
      O => O12
    );
\calib_data_offset_0[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF57F7"
    )
    port map (
      I0 => pi_calib_done,
      I1 => \rd_byte_data_offset_reg[0]_62\(2),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => rd_data_offset_ranks_0(2),
      I4 => pi_dqs_found_done_r1,
      O => O11
    );
\calib_data_offset_0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(3),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_62\(3),
      O => O10
    );
\calib_data_offset_0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(4),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_62\(4),
      O => O9
    );
\calib_data_offset_0[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
    port map (
      I0 => pi_dqs_found_done_r1,
      I1 => rd_data_offset_ranks_0(5),
      I2 => n_0_init_dqsfound_done_r2_reg,
      I3 => \rd_byte_data_offset_reg[0]_62\(5),
      O => O8
    );
ck_po_stg2_f_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I1 => \n_0_inc_cnt[5]_i_3\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => n_0_ck_po_stg2_f_en_i_2,
      I4 => n_0_ck_po_stg2_f_en_i_3,
      I5 => ck_po_stg2_f_en,
      O => n_0_ck_po_stg2_f_en_i_1
    );
ck_po_stg2_f_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I3 => n_0_dqs_found_done_r_i_6,
      I4 => n_0_ck_po_stg2_f_en_i_4,
      O => n_0_ck_po_stg2_f_en_i_2
    );
ck_po_stg2_f_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020228"
    )
    port map (
      I0 => n_0_ck_po_stg2_f_indec_i_2,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      O => n_0_ck_po_stg2_f_en_i_3
    );
ck_po_stg2_f_en_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      O => n_0_ck_po_stg2_f_en_i_4
    );
ck_po_stg2_f_en_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ck_po_stg2_f_en_i_1,
      Q => ck_po_stg2_f_en,
      R => I105
    );
ck_po_stg2_f_indec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDDF00000008"
    )
    port map (
      I0 => n_0_ck_po_stg2_f_indec_i_2,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I5 => po_stg2_fincdec(0),
      O => n_0_ck_po_stg2_f_indec_i_1
    );
ck_po_stg2_f_indec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I4 => \n_0_inc_cnt[5]_i_3\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_6\,
      O => n_0_ck_po_stg2_f_indec_i_2
    );
ck_po_stg2_f_indec_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ck_po_stg2_f_indec_i_1,
      Q => po_stg2_fincdec(0),
      R => I105
    );
\dec_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF00F200"
    )
    port map (
      I0 => \n_6_dec_cnt_reg[0]_i_2\,
      I1 => \n_0_dec_cnt[0]_i_3\,
      I2 => \n_0_dec_cnt[0]_i_4\,
      I3 => \n_0_dec_cnt[5]_i_3\,
      I4 => \n_0_dec_cnt[0]_i_5\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      O => dec_cnt(0)
    );
\dec_cnt[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555540000000"
    )
    port map (
      I0 => \n_0_first_fail_taps_reg[1]\,
      I1 => \stable_pass_cnt_reg__0\(2),
      I2 => \stable_pass_cnt_reg__0\(1),
      I3 => \stable_pass_cnt_reg__0\(4),
      I4 => \stable_pass_cnt_reg__0\(3),
      I5 => \stable_pass_cnt_reg__0\(5),
      O => \n_0_dec_cnt[0]_i_10\
    );
\dec_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_dec_cnt[2]_i_4\,
      I1 => \^p_1_in25_in\,
      I2 => detect_pi_found_dqs,
      O => \n_0_dec_cnt[0]_i_3\
    );
\dec_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFACAC"
    )
    port map (
      I0 => \n_6_dec_cnt_reg[0]_i_2\,
      I1 => \n_0_dec_cnt[0]_i_10\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I3 => \inc_cnt_reg__0\(1),
      I4 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_5\,
      O => \n_0_dec_cnt[0]_i_4\
    );
\dec_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I1 => \dec_cnt__0\(0),
      O => \n_0_dec_cnt[0]_i_5\
    );
\dec_cnt[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \inc_cnt_reg__0\(3),
      I1 => \n_0_first_fail_taps_reg[3]\,
      O => \n_0_dec_cnt[0]_i_6\
    );
\dec_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \inc_cnt_reg__0\(2),
      I1 => \n_0_first_fail_taps_reg[2]\,
      O => \n_0_dec_cnt[0]_i_7\
    );
\dec_cnt[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \inc_cnt_reg__0\(1),
      I1 => \n_0_first_fail_taps_reg[1]\,
      O => \n_0_dec_cnt[0]_i_8\
    );
\dec_cnt[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \inc_cnt_reg__0\(0),
      I1 => \n_0_first_fail_taps_reg[0]\,
      O => \n_0_dec_cnt[0]_i_9\
    );
\dec_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200220022002AAAA"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_3\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I2 => \dec_cnt__0\(1),
      I3 => \dec_cnt__0\(0),
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I5 => \n_0_dec_cnt[1]_i_2\,
      O => dec_cnt(1)
    );
\dec_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0CFCFCFCF"
    )
    port map (
      I0 => \n_0_dec_cnt[1]_i_3\,
      I1 => \n_0_dec_cnt[2]_i_4\,
      I2 => \n_5_dec_cnt_reg[0]_i_2\,
      I3 => \n_0_dec_cnt[1]_i_4\,
      I4 => \^p_1_in25_in\,
      I5 => detect_pi_found_dqs,
      O => \n_0_dec_cnt[1]_i_2\
    );
\dec_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090909F9F9F90"
    )
    port map (
      I0 => \inc_cnt_reg__0\(1),
      I1 => \inc_cnt_reg__0\(2),
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I3 => \n_0_first_fail_taps_reg[2]\,
      I4 => \n_0_first_fail_taps[5]_i_4\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      O => \n_0_dec_cnt[1]_i_3\
    );
\dec_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F9F9F9F90"
    )
    port map (
      I0 => \inc_cnt_reg__0\(1),
      I1 => \inc_cnt_reg__0\(2),
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I3 => \n_0_first_fail_taps[5]_i_4\,
      I4 => \n_0_first_fail_taps_reg[2]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      O => \n_0_dec_cnt[1]_i_4\
    );
\dec_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A802AAAAAAAA"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_3\,
      I1 => \dec_cnt__0\(0),
      I2 => \dec_cnt__0\(1),
      I3 => \dec_cnt__0\(2),
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I5 => \n_0_dec_cnt[2]_i_2\,
      O => dec_cnt(2)
    );
\dec_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBEEFBBBFBAAFB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I1 => I2,
      I2 => \n_0_dec_cnt[2]_i_3\,
      I3 => \n_4_dec_cnt_reg[0]_i_2\,
      I4 => \n_0_dec_cnt[2]_i_4\,
      I5 => \n_0_dec_cnt[2]_i_5\,
      O => \n_0_dec_cnt[2]_i_2\
    );
\dec_cnt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95FF9500"
    )
    port map (
      I0 => \inc_cnt_reg__0\(3),
      I1 => \inc_cnt_reg__0\(2),
      I2 => \inc_cnt_reg__0\(1),
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I4 => \n_0_dec_cnt[2]_i_6\,
      O => \n_0_dec_cnt[2]_i_3\
    );
\dec_cnt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFFFFFF"
    )
    port map (
      I0 => \n_0_first_fail_taps_reg[2]\,
      I1 => \n_0_first_fail_taps_reg[1]\,
      I2 => \n_0_first_fail_taps_reg[4]\,
      I3 => \n_0_first_fail_taps_reg[3]\,
      I4 => \n_0_first_fail_taps_reg[5]\,
      I5 => n_0_first_fail_detect_reg,
      O => \n_0_dec_cnt[2]_i_4\
    );
\dec_cnt[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
    port map (
      I0 => \n_0_dec_cnt[2]_i_7\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I2 => \n_0_first_fail_taps_reg[3]\,
      I3 => \n_0_first_fail_taps[5]_i_4\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      O => \n_0_dec_cnt[2]_i_5\
    );
\dec_cnt[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps_reg[3]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      O => \n_0_dec_cnt[2]_i_6\
    );
\dec_cnt[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => \inc_cnt_reg__0\(3),
      I1 => \inc_cnt_reg__0\(2),
      I2 => \inc_cnt_reg__0\(1),
      O => \n_0_dec_cnt[2]_i_7\
    );
\dec_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A888A8A8A88"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_3\,
      I1 => \n_0_dec_cnt[3]_i_2\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I3 => \n_0_dec_cnt[3]_i_3\,
      I4 => \n_7_dec_cnt_reg[4]_i_4\,
      I5 => \n_0_dec_cnt[3]_i_4\,
      O => dec_cnt(3)
    );
\dec_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
    port map (
      I0 => \dec_cnt__0\(1),
      I1 => \dec_cnt__0\(0),
      I2 => \dec_cnt__0\(2),
      I3 => \dec_cnt__0\(3),
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      O => \n_0_dec_cnt[3]_i_2\
    );
\dec_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I1 => \n_0_first_fail_taps[5]_i_4\,
      I2 => \n_0_first_fail_taps_reg[4]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I4 => \n_0_dec_cnt[3]_i_5\,
      O => \n_0_dec_cnt[3]_i_3\
    );
\dec_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888A888A8888"
    )
    port map (
      I0 => \n_0_dec_cnt[4]_i_8\,
      I1 => \n_0_dec_cnt[3]_i_5\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I4 => \n_0_first_fail_taps[5]_i_4\,
      I5 => \n_0_first_fail_taps_reg[4]\,
      O => \n_0_dec_cnt[3]_i_4\
    );
\dec_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D777777755555555"
    )
    port map (
      I0 => I2,
      I1 => \inc_cnt_reg__0\(4),
      I2 => \inc_cnt_reg__0\(3),
      I3 => \inc_cnt_reg__0\(1),
      I4 => \inc_cnt_reg__0\(2),
      I5 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      O => \n_0_dec_cnt[3]_i_5\
    );
\dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A2A0A2A2A2A0A"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_3\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I2 => \n_0_dec_cnt[4]_i_2\,
      I3 => \n_0_dec_cnt[4]_i_3\,
      I4 => \n_6_dec_cnt_reg[4]_i_4\,
      I5 => \n_0_dec_cnt[4]_i_5\,
      O => dec_cnt(4)
    );
\dec_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I1 => \dec_cnt__0\(2),
      I2 => \dec_cnt__0\(0),
      I3 => \dec_cnt__0\(1),
      I4 => \dec_cnt__0\(3),
      I5 => \dec_cnt__0\(4),
      O => \n_0_dec_cnt[4]_i_2\
    );
\dec_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I1 => \n_0_first_fail_taps[5]_i_4\,
      I2 => \n_0_first_fail_taps_reg[5]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I4 => \n_0_dec_cnt[5]_i_9\,
      I5 => I2,
      O => \n_0_dec_cnt[4]_i_3\
    );
\dec_cnt[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888A888A8888"
    )
    port map (
      I0 => \n_0_dec_cnt[4]_i_8\,
      I1 => \n_0_dec_cnt[4]_i_9\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I4 => \n_0_first_fail_taps[5]_i_4\,
      I5 => \n_0_first_fail_taps_reg[5]\,
      O => \n_0_dec_cnt[4]_i_5\
    );
\dec_cnt[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \inc_cnt_reg__0\(5),
      I1 => \n_0_first_fail_taps_reg[5]\,
      O => \n_0_dec_cnt[4]_i_6\
    );
\dec_cnt[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \inc_cnt_reg__0\(4),
      I1 => \n_0_first_fail_taps_reg[4]\,
      O => \n_0_dec_cnt[4]_i_7\
    );
\dec_cnt[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \n_0_dec_cnt[2]_i_4\,
      O => \n_0_dec_cnt[4]_i_8\
    );
\dec_cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555D55555555555"
    )
    port map (
      I0 => I2,
      I1 => \inc_cnt_reg__0\(2),
      I2 => \inc_cnt_reg__0\(1),
      I3 => \inc_cnt_reg__0\(3),
      I4 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_11\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      O => \n_0_dec_cnt[4]_i_9\
    );
\dec_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800080008AAAA"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_3\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_12\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I5 => \n_0_dec_cnt[5]_i_4\,
      O => \n_0_dec_cnt[5]_i_1\
    );
\dec_cnt[5]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      O => \n_0_dec_cnt[5]_i_10\
    );
\dec_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8A88"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_3\,
      I1 => \n_0_dec_cnt[5]_i_5\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I3 => \n_0_dec_cnt[5]_i_6\,
      I4 => \dec_cnt__0\(5),
      O => dec_cnt(5)
    );
\dec_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_7\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\,
      I2 => \n_0_dec_cnt[5]_i_8\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      O => \n_0_dec_cnt[5]_i_3\
    );
\dec_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFF0001FFFF"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_6\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_8\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      I3 => \^p_1_in25_in\,
      I4 => detect_pi_found_dqs,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      O => \n_0_dec_cnt[5]_i_4\
    );
\dec_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF40000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I1 => \n_0_first_fail_taps[5]_i_4\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_5\,
      I3 => \n_0_dec_cnt[5]_i_9\,
      I4 => \n_0_dec_cnt[0]_i_3\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      O => \n_0_dec_cnt[5]_i_5\
    );
\dec_cnt[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \dec_cnt__0\(3),
      I1 => \dec_cnt__0\(1),
      I2 => \dec_cnt__0\(0),
      I3 => \dec_cnt__0\(2),
      I4 => \dec_cnt__0\(4),
      O => \n_0_dec_cnt[5]_i_6\
    );
\dec_cnt[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_10\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      O => \n_0_dec_cnt[5]_i_7\
    );
\dec_cnt[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      O => \n_0_dec_cnt[5]_i_8\
    );
\dec_cnt[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \inc_cnt_reg__0\(2),
      I1 => \inc_cnt_reg__0\(1),
      I2 => \inc_cnt_reg__0\(3),
      I3 => \inc_cnt_reg__0\(4),
      I4 => \inc_cnt_reg__0\(5),
      I5 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      O => \n_0_dec_cnt[5]_i_9\
    );
\dec_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(0),
      Q => \dec_cnt__0\(0),
      R => I105
    );
\dec_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_dec_cnt_reg[0]_i_2\,
      CO(2) => \n_1_dec_cnt_reg[0]_i_2\,
      CO(1) => \n_2_dec_cnt_reg[0]_i_2\,
      CO(0) => \n_3_dec_cnt_reg[0]_i_2\,
      CYINIT => '1',
      DI(3 downto 0) => \inc_cnt_reg__0\(3 downto 0),
      O(3) => \n_4_dec_cnt_reg[0]_i_2\,
      O(2) => \n_5_dec_cnt_reg[0]_i_2\,
      O(1) => \n_6_dec_cnt_reg[0]_i_2\,
      O(0) => \NLW_dec_cnt_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3) => \n_0_dec_cnt[0]_i_6\,
      S(2) => \n_0_dec_cnt[0]_i_7\,
      S(1) => \n_0_dec_cnt[0]_i_8\,
      S(0) => \n_0_dec_cnt[0]_i_9\
    );
\dec_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(1),
      Q => \dec_cnt__0\(1),
      R => I105
    );
\dec_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(2),
      Q => \dec_cnt__0\(2),
      R => I105
    );
\dec_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(3),
      Q => \dec_cnt__0\(3),
      R => I105
    );
\dec_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(4),
      Q => \dec_cnt__0\(4),
      R => I105
    );
\dec_cnt_reg[4]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_dec_cnt_reg[0]_i_2\,
      CO(3 downto 1) => \NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_dec_cnt_reg[4]_i_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \inc_cnt_reg__0\(4),
      O(3 downto 2) => \NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_dec_cnt_reg[4]_i_4\,
      O(0) => \n_7_dec_cnt_reg[4]_i_4\,
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_dec_cnt[4]_i_6\,
      S(0) => \n_0_dec_cnt[4]_i_7\
    );
\dec_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_dec_cnt[5]_i_1\,
      D => dec_cnt(5),
      Q => \dec_cnt__0\(5),
      R => I105
    );
\detect_rd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt0__0\(0)
    );
\detect_rd_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(0),
      I1 => \detect_rd_cnt_reg__0\(1),
      O => \n_0_detect_rd_cnt[1]_i_1\
    );
\detect_rd_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(2),
      I1 => \detect_rd_cnt_reg__0\(1),
      I2 => \detect_rd_cnt_reg__0\(0),
      O => \detect_rd_cnt0__0\(2)
    );
\detect_rd_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => I76,
      I1 => \detect_rd_cnt_reg__0\(3),
      I2 => \detect_rd_cnt_reg__0\(1),
      I3 => \detect_rd_cnt_reg__0\(0),
      I4 => \detect_rd_cnt_reg__0\(2),
      O => \n_0_detect_rd_cnt[3]_i_1\
    );
\detect_rd_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => detect_pi_found_dqs,
      I1 => \detect_rd_cnt_reg__0\(3),
      I2 => \detect_rd_cnt_reg__0\(1),
      I3 => \detect_rd_cnt_reg__0\(0),
      I4 => \detect_rd_cnt_reg__0\(2),
      O => detect_rd_cnt0
    );
\detect_rd_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \detect_rd_cnt_reg__0\(3),
      I1 => \detect_rd_cnt_reg__0\(2),
      I2 => \detect_rd_cnt_reg__0\(0),
      I3 => \detect_rd_cnt_reg__0\(1),
      O => \detect_rd_cnt0__0\(3)
    );
\detect_rd_cnt_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(0),
      Q => \detect_rd_cnt_reg__0\(0),
      S => \n_0_detect_rd_cnt[3]_i_1\
    );
\detect_rd_cnt_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \n_0_detect_rd_cnt[1]_i_1\,
      Q => \detect_rd_cnt_reg__0\(1),
      S => \n_0_detect_rd_cnt[3]_i_1\
    );
\detect_rd_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(2),
      Q => \detect_rd_cnt_reg__0\(2),
      S => \n_0_detect_rd_cnt[3]_i_1\
    );
\detect_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => detect_rd_cnt0,
      D => \detect_rd_cnt0__0\(3),
      Q => \detect_rd_cnt_reg__0\(3),
      R => \n_0_detect_rd_cnt[3]_i_1\
    );
dqs_found_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
    port map (
      I0 => n_0_dqs_found_done_r_i_2,
      I1 => n_0_dqs_found_done_r_i_3,
      I2 => \^p_1_in25_in\,
      I3 => n_0_init_dqsfound_done_r1_reg,
      I4 => n_0_dqs_found_done_r_i_4,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\,
      O => dqs_found_done_r0
    );
dqs_found_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F200F2F2F2F2"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_27\,
      I1 => n_0_dqs_found_done_r_i_5,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\,
      I5 => n_0_dqs_found_done_r_i_6,
      O => n_0_dqs_found_done_r_i_2
    );
dqs_found_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_28\,
      O => n_0_dqs_found_done_r_i_3
    );
dqs_found_done_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_rnk_cnt_r_reg[1]\,
      I1 => \n_0_rnk_cnt_r_reg[0]\,
      O => n_0_dqs_found_done_r_i_4
    );
dqs_found_done_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      O => n_0_dqs_found_done_r_i_5
    );
dqs_found_done_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      O => n_0_dqs_found_done_r_i_6
    );
dqs_found_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => dqs_found_done_r0,
      Q => \^o2\,
      R => I105
    );
dqs_found_prech_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF111F00001110"
    )
    port map (
      I0 => \^o4\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_4\,
      I2 => n_0_dqs_found_prech_req_i_2,
      I3 => n_0_dqs_found_prech_req_i_3,
      I4 => n_0_dqs_found_prech_req_i_4,
      I5 => \^dqs_found_prech_req\,
      O => n_0_dqs_found_prech_req_i_1
    );
dqs_found_prech_req_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I1 => prech_done,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      O => n_0_dqs_found_prech_req_i_2
    );
dqs_found_prech_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000404444"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[1]_i_5\,
      I3 => n_0_dqs_found_prech_req_i_5,
      I4 => n_0_dqs_found_prech_req_i_6,
      I5 => n_0_dqs_found_prech_req_i_7,
      O => n_0_dqs_found_prech_req_i_3
    );
dqs_found_prech_req_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => \n_0_dec_cnt[5]_i_7\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      O => n_0_dqs_found_prech_req_i_4
    );
dqs_found_prech_req_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      O => n_0_dqs_found_prech_req_i_5
    );
dqs_found_prech_req_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_6\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_8\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      O => n_0_dqs_found_prech_req_i_6
    );
dqs_found_prech_req_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_10\,
      I1 => \n_0_first_fail_taps[5]_i_3\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_9\,
      I3 => \^p_1_in25_in\,
      I4 => detect_pi_found_dqs,
      O => n_0_dqs_found_prech_req_i_7
    );
dqs_found_prech_req_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_dqs_found_prech_req_i_1,
      Q => \^dqs_found_prech_req\,
      R => I105
    );
dqs_found_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => dqs_found_start_r,
      R => '0'
    );
final_dec_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_12\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_13\,
      I3 => n_0_init_dec_done_reg,
      I4 => n_0_final_dec_done_reg,
      O => n_0_final_dec_done_i_1
    );
final_dec_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_final_dec_done_i_1,
      Q => n_0_final_dec_done_reg,
      R => I105
    );
fine_adjust_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
    port map (
      I0 => n_0_fine_adjust_done_r_i_2,
      I1 => n_0_fine_adjust_done_r_i_3,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I3 => \^p_1_in25_in\,
      I4 => \n_0_inc_cnt[5]_i_4\,
      I5 => \^fine_adjust_done\,
      O => n_0_fine_adjust_done_r_i_1
    );
fine_adjust_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      O => n_0_fine_adjust_done_r_i_2
    );
fine_adjust_done_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      O => n_0_fine_adjust_done_r_i_3
    );
fine_adjust_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_fine_adjust_done_r_i_1,
      Q => \^fine_adjust_done\,
      R => I105
    );
fine_adjust_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => init_dqsfound_done_r5,
      I1 => fine_adjust,
      I2 => n_0_fine_adjust_reg,
      O => n_0_fine_adjust_i_1
    );
fine_adjust_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_fine_adjust_i_1,
      Q => n_0_fine_adjust_reg,
      R => I105
    );
first_fail_detect_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000E0"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_3\,
      I1 => \n_0_first_fail_taps[5]_i_4\,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => \^o4\,
      I5 => n_0_first_fail_detect_reg,
      O => n_0_first_fail_detect_i_1
    );
first_fail_detect_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_first_fail_detect_i_1,
      Q => n_0_first_fail_detect_reg,
      R => I105
    );
\first_fail_taps[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \inc_cnt_reg__0\(0),
      O => \n_0_first_fail_taps[0]_i_1\
    );
\first_fail_taps[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \inc_cnt_reg__0\(1),
      O => \n_0_first_fail_taps[1]_i_1\
    );
\first_fail_taps[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \inc_cnt_reg__0\(2),
      O => \n_0_first_fail_taps[2]_i_1\
    );
\first_fail_taps[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \inc_cnt_reg__0\(3),
      O => \n_0_first_fail_taps[3]_i_1\
    );
\first_fail_taps[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \inc_cnt_reg__0\(4),
      O => \n_0_first_fail_taps[4]_i_1\
    );
\first_fail_taps[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_3\,
      I1 => \n_0_first_fail_taps[5]_i_4\,
      I2 => detect_pi_found_dqs,
      I3 => \^p_1_in25_in\,
      I4 => \^o4\,
      O => first_fail_detect
    );
\first_fail_taps[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_first_fail_taps[5]_i_4\,
      I1 => \n_0_first_fail_taps[5]_i_6\,
      I2 => \inc_cnt_reg__0\(5),
      O => \n_0_first_fail_taps[5]_i_2\
    );
\first_fail_taps[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_4\,
      I1 => \inc_cnt_reg__0\(5),
      I2 => \n_0_first_fail_taps[5]_i_4\,
      I3 => n_0_first_fail_detect_reg,
      O => \n_0_first_fail_taps[5]_i_3\
    );
\first_fail_taps[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(5),
      I1 => \stable_pass_cnt_reg__0\(3),
      I2 => \stable_pass_cnt_reg__0\(4),
      I3 => \stable_pass_cnt_reg__0\(1),
      I4 => \stable_pass_cnt_reg__0\(2),
      O => \n_0_first_fail_taps[5]_i_4\
    );
\first_fail_taps[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_init_dec_cnt[5]_i_5\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\,
      I5 => \n_0_first_fail_taps[5]_i_7\,
      O => \^o4\
    );
\first_fail_taps[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0A0A0A"
    )
    port map (
      I0 => n_0_first_fail_detect_reg,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_4\,
      I2 => \n_0_first_fail_taps[5]_i_4\,
      I3 => \inc_cnt_reg__0\(5),
      I4 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_6\,
      O => \n_0_first_fail_taps[5]_i_6\
    );
\first_fail_taps[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      O => \n_0_first_fail_taps[5]_i_7\
    );
\first_fail_taps_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[0]_i_1\,
      Q => \n_0_first_fail_taps_reg[0]\,
      R => I105
    );
\first_fail_taps_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[1]_i_1\,
      Q => \n_0_first_fail_taps_reg[1]\,
      R => I105
    );
\first_fail_taps_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[2]_i_1\,
      Q => \n_0_first_fail_taps_reg[2]\,
      R => I105
    );
\first_fail_taps_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[3]_i_1\,
      Q => \n_0_first_fail_taps_reg[3]\,
      R => I105
    );
\first_fail_taps_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[4]_i_1\,
      Q => \n_0_first_fail_taps_reg[4]\,
      R => I105
    );
\first_fail_taps_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => first_fail_detect,
      D => \n_0_first_fail_taps[5]_i_2\,
      Q => \n_0_first_fail_taps_reg[5]\,
      R => I105
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
    port map (
      I0 => \^o16\,
      I1 => I3,
      I2 => pi_calib_done,
      I3 => I4,
      I4 => I76,
      I5 => I5,
      O => O5
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
    port map (
      I0 => \^o16\,
      I1 => I3,
      I2 => pi_calib_done,
      I3 => I4,
      I4 => I76,
      I5 => I6,
      O => O6
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
    port map (
      I0 => I10,
      I1 => I4,
      I2 => \^fine_adjust_done\,
      I3 => \^o1\,
      I4 => \^o2\,
      O => \^o16\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => pi_dqs_found_lanes_r1(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => '1',
      O => pi_dqs_found_lanes_r1(1)
    );
ififo_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
    port map (
      I0 => I8,
      I1 => I9,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => phy_if_reset,
      O => ififo_rst0
    );
\ififo_rst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
    port map (
      I0 => I8,
      I1 => I9,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => phy_if_reset,
      O => ififo_rst0_2
    );
\inc_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \inc_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\inc_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \inc_cnt_reg__0\(0),
      I1 => \inc_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\inc_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \inc_cnt_reg__0\(2),
      I1 => \inc_cnt_reg__0\(1),
      I2 => \inc_cnt_reg__0\(0),
      O => \n_0_inc_cnt[2]_i_1\
    );
\inc_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \inc_cnt_reg__0\(3),
      I1 => \inc_cnt_reg__0\(2),
      I2 => \inc_cnt_reg__0\(0),
      I3 => \inc_cnt_reg__0\(1),
      O => \n_0_inc_cnt[3]_i_1\
    );
\inc_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \inc_cnt_reg__0\(4),
      I1 => \inc_cnt_reg__0\(1),
      I2 => \inc_cnt_reg__0\(0),
      I3 => \inc_cnt_reg__0\(2),
      I4 => \inc_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\inc_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I1 => \n_0_inc_cnt[5]_i_3\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_6\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I5 => \n_0_inc_cnt[5]_i_4\,
      O => \n_0_inc_cnt[5]_i_1\
    );
\inc_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \inc_cnt_reg__0\(5),
      I1 => \inc_cnt_reg__0\(3),
      I2 => \inc_cnt_reg__0\(2),
      I3 => \inc_cnt_reg__0\(0),
      I4 => \inc_cnt_reg__0\(1),
      I5 => \inc_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\inc_cnt[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[5]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[6]\,
      O => \n_0_inc_cnt[5]_i_3\
    );
\inc_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_16\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      O => \n_0_inc_cnt[5]_i_4\
    );
\inc_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(0),
      Q => \inc_cnt_reg__0\(0),
      R => SR(0)
    );
\inc_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(1),
      Q => \inc_cnt_reg__0\(1),
      R => SR(0)
    );
\inc_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \n_0_inc_cnt[2]_i_1\,
      Q => \inc_cnt_reg__0\(2),
      R => SR(0)
    );
\inc_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \n_0_inc_cnt[3]_i_1\,
      Q => \inc_cnt_reg__0\(3),
      R => SR(0)
    );
\inc_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(4),
      Q => \inc_cnt_reg__0\(4),
      R => SR(0)
    );
\inc_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_inc_cnt[5]_i_1\,
      D => \p_0_in__0\(5),
      Q => \inc_cnt_reg__0\(5),
      R => SR(0)
    );
\init_dec_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(0),
      O => init_dec_cnt0(0)
    );
\init_dec_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(0),
      I1 => \init_dec_cnt_reg__0\(1),
      O => \n_0_init_dec_cnt[1]_i_1\
    );
\init_dec_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(2),
      I1 => \init_dec_cnt_reg__0\(1),
      I2 => \init_dec_cnt_reg__0\(0),
      O => init_dec_cnt0(2)
    );
\init_dec_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(3),
      I1 => \init_dec_cnt_reg__0\(2),
      I2 => \init_dec_cnt_reg__0\(0),
      I3 => \init_dec_cnt_reg__0\(1),
      O => init_dec_cnt0(3)
    );
\init_dec_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(4),
      I1 => \init_dec_cnt_reg__0\(3),
      I2 => \init_dec_cnt_reg__0\(1),
      I3 => \init_dec_cnt_reg__0\(0),
      I4 => \init_dec_cnt_reg__0\(2),
      O => init_dec_cnt0(4)
    );
\init_dec_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_init_dec_cnt[5]_i_3\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I3 => \n_0_init_dec_cnt[5]_i_4\,
      I4 => \n_0_init_dec_cnt[5]_i_5\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\,
      O => \n_0_init_dec_cnt[5]_i_1\
    );
\init_dec_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \init_dec_cnt_reg__0\(5),
      I1 => \init_dec_cnt_reg__0\(4),
      I2 => \init_dec_cnt_reg__0\(2),
      I3 => \init_dec_cnt_reg__0\(0),
      I4 => \init_dec_cnt_reg__0\(1),
      I5 => \init_dec_cnt_reg__0\(3),
      O => init_dec_cnt0(5)
    );
\init_dec_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      O => \n_0_init_dec_cnt[5]_i_3\
    );
\init_dec_cnt[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      O => \n_0_init_dec_cnt[5]_i_4\
    );
\init_dec_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I1 => \n_0_inc_cnt[5]_i_3\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      O => \n_0_init_dec_cnt[5]_i_5\
    );
\init_dec_cnt_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(0),
      Q => \init_dec_cnt_reg__0\(0),
      S => SR(0)
    );
\init_dec_cnt_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => \n_0_init_dec_cnt[1]_i_1\,
      Q => \init_dec_cnt_reg__0\(1),
      S => SR(0)
    );
\init_dec_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(2),
      Q => \init_dec_cnt_reg__0\(2),
      S => SR(0)
    );
\init_dec_cnt_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(3),
      Q => \init_dec_cnt_reg__0\(3),
      S => SR(0)
    );
\init_dec_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(4),
      Q => \init_dec_cnt_reg__0\(4),
      S => SR(0)
    );
\init_dec_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_dec_cnt[5]_i_1\,
      D => init_dec_cnt0(5),
      Q => \init_dec_cnt_reg__0\(5),
      R => SR(0)
    );
init_dec_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_11\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_12\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_13\,
      I3 => n_0_init_dec_done_reg,
      O => n_0_init_dec_done_i_1
    );
init_dec_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_dec_done_i_1,
      Q => n_0_init_dec_done_reg,
      R => I105
    );
init_dqsfound_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o1\,
      Q => n_0_init_dqsfound_done_r1_reg,
      R => '0'
    );
init_dqsfound_done_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_dqsfound_done_r1_reg,
      Q => n_0_init_dqsfound_done_r2_reg,
      R => '0'
    );
init_dqsfound_done_r4_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => n_0_init_dqsfound_done_r2_reg,
      Q => n_0_init_dqsfound_done_r4_reg_srl2
    );
init_dqsfound_done_r5_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_dqsfound_done_r4_reg_srl2,
      Q => init_dqsfound_done_r5,
      R => '0'
    );
init_dqsfound_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F00000010"
    )
    port map (
      I0 => \n_0_rnk_cnt_r_reg[0]\,
      I1 => \n_0_rnk_cnt_r_reg[1]\,
      I2 => \^p_1_in25_in\,
      I3 => init_dqsfound_done_r2,
      I4 => I76,
      I5 => \^o1\,
      O => n_0_init_dqsfound_done_r_i_1
    );
init_dqsfound_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_dqsfound_done_r_i_1,
      Q => \^o1\,
      R => '0'
    );
\init_state_r[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020022"
    )
    port map (
      I0 => \^o2\,
      I1 => I7,
      I2 => prbs_last_byte_done,
      I3 => rdlvl_last_byte_done,
      I4 => stg1_wr_done,
      O => O15
    );
\init_state_r[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I7,
      I1 => \^o2\,
      O => O7
    );
\init_state_r[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDFD"
    )
    port map (
      I0 => \^o2\,
      I1 => I7,
      I2 => stg1_wr_done,
      I3 => rdlvl_last_byte_done,
      I4 => prbs_last_byte_done,
      O => O14
    );
\init_state_r[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o2\,
      I1 => pi_dqs_found_rank_done,
      I2 => prech_req_posedge_r,
      O => O3
    );
ofifo_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
    port map (
      I0 => I8,
      I1 => I9,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => A_rst_primitives,
      O => ofifo_rst0
    );
\ofifo_rst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
    port map (
      I0 => I8,
      I1 => I9,
      I2 => rst_stg1_cal,
      I3 => calib_zero_inputs,
      I4 => A_rst_primitives,
      O => ofifo_rst0_3
    );
\phaser_in_gen.phaser_in_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => rst_stg1_cal,
      I2 => I9,
      I3 => I8,
      O => C_pi_rst_dqs_find106_out
    );
\phaser_in_gen.phaser_in_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => rst_stg1_cal,
      I2 => I9,
      I3 => I8,
      O => A_pi_rst_dqs_find46_out
    );
phaser_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => cmd_po_en_stg2_f,
      I3 => I9,
      I4 => I8,
      O => C_po_fine_enable120_out
    );
\phaser_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => cmd_po_en_stg2_f,
      I3 => I9,
      I4 => I8,
      O => A_po_fine_enable60_out
    );
phaser_out_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => ck_po_stg2_f_en,
      I2 => cmd_po_en_stg2_f,
      I3 => calib_zero_ctrl,
      I4 => I8,
      O => B_po_fine_enable95_out
    );
\phaser_out_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => I9,
      I3 => I8,
      O => C_po_fine_inc116_out
    );
\phaser_out_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => I9,
      I3 => I8,
      O => A_po_fine_inc56_out
    );
phaser_out_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_stg2_fincdec(0),
      I2 => calib_zero_ctrl,
      I3 => I8,
      O => B_po_fine_inc89_out
    );
\pi_dqs_found_all_bank[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => pi_dqs_found_lanes_r3(2),
      I1 => pi_dqs_found_lanes_r3(0),
      I2 => I1,
      I3 => \^p_1_in25_in\,
      O => \n_0_pi_dqs_found_all_bank[0]_i_1\
    );
\pi_dqs_found_all_bank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^p_1_in25_in\,
      Q => pi_dqs_found_all_bank_r,
      R => '0'
    );
\pi_dqs_found_all_bank_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_dqs_found_all_bank[0]_i_1\,
      Q => \^p_1_in25_in\,
      R => I105
    );
\pi_dqs_found_any_bank[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => pi_dqs_found_lanes_r3(2),
      I1 => pi_dqs_found_lanes_r3(0),
      I2 => I1,
      I3 => pi_dqs_found_any_bank,
      O => \n_0_pi_dqs_found_any_bank[0]_i_1\
    );
\pi_dqs_found_any_bank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_any_bank,
      Q => pi_dqs_found_any_bank_r,
      R => '0'
    );
\pi_dqs_found_any_bank_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_dqs_found_any_bank[0]_i_1\,
      Q => pi_dqs_found_any_bank,
      R => I105
    );
\pi_dqs_found_lanes_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes(0),
      Q => pi_dqs_found_lanes_r1(0),
      R => '0'
    );
\pi_dqs_found_lanes_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes(1),
      Q => pi_dqs_found_lanes_r1(2),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(0),
      Q => pi_dqs_found_lanes_r2(0),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(1),
      Q => pi_dqs_found_lanes_r2(1),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(2),
      Q => pi_dqs_found_lanes_r2(2),
      R => '0'
    );
\pi_dqs_found_lanes_r2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r1(3),
      Q => pi_dqs_found_lanes_r2(3),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(0),
      Q => pi_dqs_found_lanes_r3(0),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(1),
      Q => pi_dqs_found_lanes_r3(1),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(2),
      Q => pi_dqs_found_lanes_r3(2),
      R => '0'
    );
\pi_dqs_found_lanes_r3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_lanes_r2(3),
      Q => pi_dqs_found_lanes_r3(3),
      R => '0'
    );
\pi_rst_stg1_cal[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_dqsfound_done_r2,
      I1 => n_0_rst_dqs_find_reg,
      O => \n_0_pi_rst_stg1_cal[0]_i_1\
    );
\pi_rst_stg1_cal_r1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111010101010"
    )
    port map (
      I0 => n_0_fine_adjust_reg,
      I1 => I76,
      I2 => init_dqsfound_done_r2,
      I3 => pi_dqs_found_any_bank_r,
      I4 => \^p_1_in25_in\,
      I5 => \n_0_pi_rst_stg1_cal_r1_reg[0]\,
      O => pi_rst_stg1_cal_r10
    );
\pi_rst_stg1_cal_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_rst_stg1_cal_r10,
      Q => \n_0_pi_rst_stg1_cal_r1_reg[0]\,
      R => '0'
    );
\pi_rst_stg1_cal_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
    port map (
      I0 => init_dqsfound_done_r2,
      I1 => pi_rst_stg1_cal_r0,
      I2 => I75,
      I3 => n_0_fine_adjust_reg,
      I4 => \n_0_pi_rst_stg1_cal_r1_reg[0]\,
      O => \n_0_pi_rst_stg1_cal_r[0]_i_1\
    );
\pi_rst_stg1_cal_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_62\(5),
      I1 => \rd_byte_data_offset_reg[0]_62\(4),
      I2 => pi_dqs_found_any_bank_r,
      I3 => \^p_1_in25_in\,
      I4 => I1,
      I5 => dqs_found_start_r,
      O => pi_rst_stg1_cal_r0
    );
\pi_rst_stg1_cal_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_rst_stg1_cal_r[0]_i_1\,
      Q => init_dqsfound_done_r2,
      R => '0'
    );
\pi_rst_stg1_cal_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_pi_rst_stg1_cal[0]_i_1\,
      Q => rst_stg1_cal,
      R => I11
    );
rank_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_dqs_found_rank_done,
      Q => rank_done_r1,
      R => '0'
    );
rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444404"
    )
    port map (
      I0 => pi_dqs_found_all_bank_r,
      I1 => \^p_1_in25_in\,
      I2 => \^o1\,
      I3 => \n_0_rnk_cnt_r_reg[0]\,
      I4 => \n_0_rnk_cnt_r_reg[1]\,
      I5 => I76,
      O => n_0_rank_done_r_i_1
    );
rank_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rank_done_r_i_1,
      Q => pi_dqs_found_rank_done,
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\,
      I1 => n_0_init_dqsfound_done_r1_reg,
      O => p_0_in24_out
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_0_init_dqsfound_done_r1_reg,
      I1 => \^o1\,
      I2 => I76,
      O => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_62\(0),
      Q => O55(0),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_62\(1),
      Q => O55(1),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_62\(2),
      Q => O55(2),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_62\(3),
      Q => O55(3),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_62\(4),
      Q => O55(4),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1\,
      D => \rd_byte_data_offset_reg[0]_62\(5),
      Q => O55(5),
      R => '0'
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_62\(0),
      Q => rd_data_offset_ranks_0(0),
      R => I11
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_62\(1),
      Q => rd_data_offset_ranks_0(1),
      R => I11
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_62\(2),
      Q => rd_data_offset_ranks_0(2),
      R => I11
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_62\(3),
      Q => rd_data_offset_ranks_0(3),
      R => I11
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_62\(4),
      Q => rd_data_offset_ranks_0(4),
      R => I11
    );
\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in24_out,
      D => \rd_byte_data_offset_reg[0]_62\(5),
      Q => rd_data_offset_ranks_0(5),
      R => I11
    );
\rd_byte_data_offset[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_62\(0),
      O => p_0_in(0)
    );
\rd_byte_data_offset[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_62\(0),
      I1 => \rd_byte_data_offset_reg[0]_62\(1),
      O => p_0_in(1)
    );
\rd_byte_data_offset[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_62\(2),
      I1 => \rd_byte_data_offset_reg[0]_62\(1),
      I2 => \rd_byte_data_offset_reg[0]_62\(0),
      O => p_0_in(2)
    );
\rd_byte_data_offset[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_62\(3),
      I1 => \rd_byte_data_offset_reg[0]_62\(0),
      I2 => \rd_byte_data_offset_reg[0]_62\(1),
      I3 => \rd_byte_data_offset_reg[0]_62\(2),
      O => p_0_in(3)
    );
\rd_byte_data_offset[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_62\(4),
      I1 => \rd_byte_data_offset_reg[0]_62\(2),
      I2 => \rd_byte_data_offset_reg[0]_62\(1),
      I3 => \rd_byte_data_offset_reg[0]_62\(0),
      I4 => \rd_byte_data_offset_reg[0]_62\(3),
      O => p_0_in(4)
    );
\rd_byte_data_offset[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBAAAAAAAAA"
    )
    port map (
      I0 => I76,
      I1 => \^o1\,
      I2 => rank_done_r1,
      I3 => \rd_byte_data_offset_reg[0]_62\(5),
      I4 => \rd_byte_data_offset_reg[0]_62\(4),
      I5 => n_0_dqs_found_done_r_i_4,
      O => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => \n_0_rd_byte_data_offset[0][5]_i_4\,
      I1 => n_0_fine_adjust_reg,
      I2 => dqs_found_start_r,
      I3 => \^p_1_in25_in\,
      I4 => \^o1\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[11]_i_2\,
      O => \n_0_rd_byte_data_offset[0][5]_i_2\
    );
\rd_byte_data_offset[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_62\(5),
      I1 => \rd_byte_data_offset_reg[0]_62\(3),
      I2 => \rd_byte_data_offset_reg[0]_62\(0),
      I3 => \rd_byte_data_offset_reg[0]_62\(1),
      I4 => \rd_byte_data_offset_reg[0]_62\(2),
      I5 => \rd_byte_data_offset_reg[0]_62\(4),
      O => p_0_in(5)
    );
\rd_byte_data_offset[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001101"
    )
    port map (
      I0 => \rd_byte_data_offset_reg[0]_62\(4),
      I1 => \rd_byte_data_offset_reg[0]_62\(5),
      I2 => rank_done_r1,
      I3 => \^o1\,
      I4 => \n_0_rnk_cnt_r_reg[0]\,
      I5 => \n_0_rnk_cnt_r_reg[1]\,
      O => \n_0_rd_byte_data_offset[0][5]_i_4\
    );
\rd_byte_data_offset_reg[0][0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(0),
      Q => \rd_byte_data_offset_reg[0]_62\(0),
      S => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(1),
      Q => \rd_byte_data_offset_reg[0]_62\(1),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(2),
      Q => \rd_byte_data_offset_reg[0]_62\(2),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(3),
      Q => \rd_byte_data_offset_reg[0]_62\(3),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(4),
      Q => \rd_byte_data_offset_reg[0]_62\(4),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rd_byte_data_offset_reg[0][5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_byte_data_offset[0][5]_i_2\,
      D => p_0_in(5),
      Q => \rd_byte_data_offset_reg[0]_62\(5),
      R => \n_0_rd_byte_data_offset[0][5]_i_1\
    );
\rnk_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => \^o1\,
      I1 => pi_dqs_found_rank_done,
      I2 => \n_0_rnk_cnt_r_reg[0]\,
      O => \n_0_rnk_cnt_r[0]_i_1\
    );
\rnk_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
    port map (
      I0 => \n_0_rnk_cnt_r_reg[0]\,
      I1 => pi_dqs_found_rank_done,
      I2 => \^o1\,
      I3 => \n_0_rnk_cnt_r_reg[1]\,
      O => \n_0_rnk_cnt_r[1]_i_1\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rnk_cnt_r[0]_i_1\,
      Q => \n_0_rnk_cnt_r_reg[0]\,
      R => I105
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rnk_cnt_r[1]_i_1\,
      Q => \n_0_rnk_cnt_r_reg[1]\,
      R => I105
    );
rst_dqs_find_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABB8A8A8A88"
    )
    port map (
      I0 => rst_dqs_find,
      I1 => n_0_rst_dqs_find_i_3,
      I2 => n_0_rst_dqs_find_i_4,
      I3 => n_0_rst_dqs_find_i_5,
      I4 => n_0_rst_dqs_find_i_6,
      I5 => n_0_rst_dqs_find_reg,
      O => n_0_rst_dqs_find_i_1
    );
rst_dqs_find_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I2 => init_dqsfound_done_r5,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      O => n_0_rst_dqs_find_i_10
    );
rst_dqs_find_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
    port map (
      I0 => init_dqsfound_done_r5,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[1]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_30\,
      O => n_0_rst_dqs_find_i_11
    );
rst_dqs_find_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I2 => n_0_rst_dqs_find_i_9,
      O => n_0_rst_dqs_find_i_12
    );
rst_dqs_find_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      O => n_0_rst_dqs_find_i_13
    );
rst_dqs_find_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      O => n_0_rst_dqs_find_i_14
    );
rst_dqs_find_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[1]_i_5\,
      O => n_0_rst_dqs_find_i_15
    );
rst_dqs_find_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[0]\,
      I1 => n_0_rst_dqs_find_i_7,
      I2 => n_0_rst_dqs_find_i_8,
      I3 => n_0_rst_dqs_find_i_9,
      I4 => n_0_dqs_found_done_r_i_6,
      I5 => n_0_rst_dqs_find_i_10,
      O => rst_dqs_find
    );
rst_dqs_find_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => n_0_rst_dqs_find_i_11,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[4]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[2]\,
      I5 => n_0_rst_dqs_find_i_9,
      O => n_0_rst_dqs_find_i_3
    );
rst_dqs_find_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAEEEEEE"
    )
    port map (
      I0 => n_0_rst_dqs_find_i_12,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \^p_1_in25_in\,
      I4 => n_0_rst_dqs_find_i_13,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[15]_i_3\,
      O => n_0_rst_dqs_find_i_4
    );
rst_dqs_find_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888AAA8"
    )
    port map (
      I0 => n_0_rst_dqs_find_i_14,
      I1 => n_0_rst_dqs_find_i_15,
      I2 => \n_0_first_fail_taps[5]_i_3\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[1]_i_4\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_5\,
      I5 => \n_0_FSM_onehot_fine_adj_state_r[13]_i_7\,
      O => n_0_rst_dqs_find_i_5
    );
rst_dqs_find_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABEAAAE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[3]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I4 => prech_done,
      O => n_0_rst_dqs_find_i_6
    );
rst_dqs_find_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0320"
    )
    port map (
      I0 => prech_done,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      O => n_0_rst_dqs_find_i_7
    );
rst_dqs_find_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[11]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[15]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[13]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r[12]_i_7\,
      I4 => I2,
      I5 => \n_0_first_fail_taps[5]_i_6\,
      O => n_0_rst_dqs_find_i_8
    );
rst_dqs_find_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fine_adj_state_r_reg[8]\,
      I1 => \n_0_FSM_onehot_fine_adj_state_r_reg[7]\,
      I2 => \n_0_FSM_onehot_fine_adj_state_r_reg[10]\,
      I3 => \n_0_FSM_onehot_fine_adj_state_r_reg[14]\,
      I4 => \n_0_FSM_onehot_fine_adj_state_r_reg[12]\,
      I5 => \n_0_inc_cnt[5]_i_3\,
      O => n_0_rst_dqs_find_i_9
    );
rst_dqs_find_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rst_dqs_find_reg,
      Q => rst_dqs_find_r1,
      R => '0'
    );
rst_dqs_find_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rst_dqs_find_r1,
      Q => rst_dqs_find_r2,
      R => '0'
    );
rst_dqs_find_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rst_dqs_find_i_1,
      Q => n_0_rst_dqs_find_reg,
      R => I105
    );
\stable_pass_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \n_0_stable_pass_cnt_reg[0]\,
      I1 => \^p_1_in25_in\,
      I2 => detect_pi_found_dqs,
      O => \n_0_stable_pass_cnt[0]_i_1\
    );
\stable_pass_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(1),
      I1 => \n_0_stable_pass_cnt_reg[0]\,
      I2 => \^p_1_in25_in\,
      I3 => detect_pi_found_dqs,
      O => \p_0_in__1\(1)
    );
\stable_pass_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78007878"
    )
    port map (
      I0 => \n_0_stable_pass_cnt_reg[0]\,
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \stable_pass_cnt_reg__0\(2),
      I3 => \^p_1_in25_in\,
      I4 => detect_pi_found_dqs,
      O => \p_0_in__1\(2)
    );
\stable_pass_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F8000007F807F80"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(2),
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \n_0_stable_pass_cnt_reg[0]\,
      I3 => \stable_pass_cnt_reg__0\(3),
      I4 => \^p_1_in25_in\,
      I5 => detect_pi_found_dqs,
      O => \p_0_in__1\(3)
    );
\stable_pass_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
    port map (
      I0 => I2,
      I1 => \stable_pass_cnt_reg__0\(3),
      I2 => \n_0_stable_pass_cnt_reg[0]\,
      I3 => \stable_pass_cnt_reg__0\(1),
      I4 => \stable_pass_cnt_reg__0\(2),
      I5 => \stable_pass_cnt_reg__0\(4),
      O => \n_0_stable_pass_cnt[4]_i_1\
    );
\stable_pass_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BBBB000"
    )
    port map (
      I0 => \^p_1_in25_in\,
      I1 => detect_pi_found_dqs,
      I2 => \n_0_stable_pass_cnt[5]_i_3\,
      I3 => \n_0_stable_pass_cnt_reg[0]\,
      I4 => \stable_pass_cnt_reg__0\(5),
      O => \n_0_stable_pass_cnt[5]_i_2\
    );
\stable_pass_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \stable_pass_cnt_reg__0\(2),
      I1 => \stable_pass_cnt_reg__0\(1),
      I2 => \stable_pass_cnt_reg__0\(4),
      I3 => \stable_pass_cnt_reg__0\(3),
      O => \n_0_stable_pass_cnt[5]_i_3\
    );
\stable_pass_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \n_0_stable_pass_cnt[0]_i_1\,
      Q => \n_0_stable_pass_cnt_reg[0]\,
      R => SR(0)
    );
\stable_pass_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => \stable_pass_cnt_reg__0\(1),
      R => SR(0)
    );
\stable_pass_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => \stable_pass_cnt_reg__0\(2),
      R => SR(0)
    );
\stable_pass_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => \stable_pass_cnt_reg__0\(3),
      R => SR(0)
    );
\stable_pass_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \n_0_stable_pass_cnt[4]_i_1\,
      Q => \stable_pass_cnt_reg__0\(4),
      R => SR(0)
    );
\stable_pass_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \n_0_stable_pass_cnt[5]_i_2\,
      Q => \stable_pass_cnt_reg__0\(5),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_phy_init is
  port (
    prech_done : out STD_LOGIC;
    O1 : out STD_LOGIC;
    prech_req_posedge_r : out STD_LOGIC;
    pi_calib_done : out STD_LOGIC;
    detect_pi_found_dqs : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    pi_dqs_found_done_r1 : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    wrcal_rd_wait : out STD_LOGIC;
    O5 : out STD_LOGIC;
    stg1_wr_done : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wr_en_0 : out STD_LOGIC;
    wr_en_1 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    mux_wrdata_en : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 21 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 43 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    O6 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O27 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O36 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrlvl_final_if_rst : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    phy_read_calib : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I7 : in STD_LOGIC;
    prech_req : in STD_LOGIC;
    I5 : in STD_LOGIC;
    rdlvl_last_byte_done : in STD_LOGIC;
    prbs_last_byte_done : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_29_in : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    wrcal_prech_req : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I82 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I83 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I84 : in STD_LOGIC_VECTOR ( 87 downto 0 );
    I11 : in STD_LOGIC;
    I85 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I12 : in STD_LOGIC;
    I86 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC;
    I90 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I91 : in STD_LOGIC;
    I92 : in STD_LOGIC;
    I93 : in STD_LOGIC;
    sent_col_r1 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    dqs_found_prech_req : in STD_LOGIC;
    rdlvl_prech_req : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    wrlvl_byte_redo : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I94 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 40 downto 0 );
    I23 : in STD_LOGIC;
    I96 : in STD_LOGIC;
    I97 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    I24 : in STD_LOGIC;
    I98 : in STD_LOGIC;
    I99 : in STD_LOGIC_VECTOR ( 43 downto 0 );
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I100 : in STD_LOGIC;
    I101 : in STD_LOGIC_VECTOR ( 43 downto 0 );
    reset_if : in STD_LOGIC;
    reset_if_r9 : in STD_LOGIC;
    p_1_in25_in : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I102 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I103 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_phy_init : entity is "mig_7series_v2_0_ddr_phy_init";
end migmig_7series_v2_0_ddr_phy_init;

architecture STRUCTURE of migmig_7series_v2_0_ddr_phy_init is
  signal \^d\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal burst_addr_r5_out : STD_LOGIC;
  signal calib_cke : STD_LOGIC_VECTOR ( 3 to 3 );
  signal calib_cmd : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal calib_data_offset_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal calib_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^calib_wrdata_en\ : STD_LOGIC;
  signal cnt_cmd_done_r : STD_LOGIC;
  signal cnt_cmd_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \cnt_dllk_zqinit_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cnt_init_af_done_r : STD_LOGIC;
  signal cnt_init_af_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cnt_init_mr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cnt_init_mr_r0 : STD_LOGIC;
  signal cnt_init_pre_wait_done_r : STD_LOGIC;
  signal cnt_init_pre_wait_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cnt_pwron_ce_r_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cnt_pwron_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ddr2_refresh_flag_r : STD_LOGIC;
  signal \^detect_pi_found_dqs\ : STD_LOGIC;
  signal detect_pi_found_dqs0 : STD_LOGIC;
  signal enable_wrlvl_cnt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal first_rdlvl_pat_r : STD_LOGIC;
  signal first_wrcal_pat_r : STD_LOGIC;
  signal \gen_rnk[0].mr2_r_reg[0]_1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal init_complete_r : STD_LOGIC;
  signal init_complete_r1 : STD_LOGIC;
  signal init_complete_r1_timing : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of init_complete_r1_timing : signal is "true";
  signal init_complete_r2 : STD_LOGIC;
  signal init_complete_r_timing : STD_LOGIC;
  attribute RTL_KEEP of init_complete_r_timing : signal is "true";
  signal init_next_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal init_next_state023_out : STD_LOGIC;
  signal mem_init_done_r : STD_LOGIC;
  signal mem_init_done_r0 : STD_LOGIC;
  signal \n_0_DDR3_1rank.phy_int_cs_n[0]_i_1\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_4_1.num_reads[0]_i_1\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_4_1.num_reads[1]_i_1\ : STD_LOGIC;
  signal \n_0_back_to_back_reads_4_1.num_reads[1]_i_2\ : STD_LOGIC;
  signal n_0_burst_addr_r_i_2 : STD_LOGIC;
  signal n_0_burst_addr_r_reg : STD_LOGIC;
  signal \n_0_calib_cmd[0]_i_1\ : STD_LOGIC;
  signal \n_0_calib_cmd[1]_i_1\ : STD_LOGIC;
  signal \n_0_calib_cmd[2]_i_1\ : STD_LOGIC;
  signal \n_0_calib_data_offset_0[2]_i_1\ : STD_LOGIC;
  signal \n_0_calib_data_offset_0[5]_i_1\ : STD_LOGIC;
  signal \n_0_calib_odt[0]_i_1\ : STD_LOGIC;
  signal \n_0_calib_odt[0]_i_2\ : STD_LOGIC;
  signal \n_0_calib_odt[0]_i_3\ : STD_LOGIC;
  signal \n_0_calib_odt[0]_i_4\ : STD_LOGIC;
  signal \n_0_calib_seq[0]_i_1\ : STD_LOGIC;
  signal \n_0_calib_seq[1]_i_1\ : STD_LOGIC;
  signal n_0_cnt_cmd_done_r_i_1 : STD_LOGIC;
  signal \n_0_cnt_cmd_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[6]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_cmd_r[6]_i_3\ : STD_LOGIC;
  signal n_0_cnt_dllk_zqinit_done_r_i_1 : STD_LOGIC;
  signal n_0_cnt_dllk_zqinit_done_r_reg : STD_LOGIC;
  signal \n_0_cnt_dllk_zqinit_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_dllk_zqinit_r[7]_i_3\ : STD_LOGIC;
  signal n_0_cnt_init_af_done_r_i_1 : STD_LOGIC;
  signal \n_0_cnt_init_af_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_af_r[1]_i_1\ : STD_LOGIC;
  signal n_0_cnt_init_mr_done_r_i_1 : STD_LOGIC;
  signal n_0_cnt_init_mr_done_r_reg : STD_LOGIC;
  signal \n_0_cnt_init_mr_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_mr_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_mr_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_init_mr_r[1]_i_3\ : STD_LOGIC;
  signal n_0_cnt_init_pre_wait_done_r_i_1 : STD_LOGIC;
  signal n_0_cnt_init_pre_wait_done_r_i_2 : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_init_pre_wait_r[7]_i_2\ : STD_LOGIC;
  signal n_0_cnt_pwron_cke_done_r_i_1 : STD_LOGIC;
  signal n_0_cnt_pwron_cke_done_r_i_2 : STD_LOGIC;
  signal n_0_cnt_pwron_cke_done_r_i_3 : STD_LOGIC;
  signal \n_0_cnt_pwron_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_pwron_r[8]_i_2\ : STD_LOGIC;
  signal n_0_ddr2_pre_flag_r_i_1 : STD_LOGIC;
  signal n_0_ddr2_pre_flag_r_i_2 : STD_LOGIC;
  signal n_0_ddr2_pre_flag_r_i_3 : STD_LOGIC;
  signal n_0_ddr2_pre_flag_r_i_4 : STD_LOGIC;
  signal n_0_ddr2_pre_flag_r_reg : STD_LOGIC;
  signal n_0_ddr2_refresh_flag_r_i_1 : STD_LOGIC;
  signal \n_0_en_cnt_div4.enable_wrlvl_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div4.enable_wrlvl_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div4.enable_wrlvl_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_en_cnt_div4.enable_wrlvl_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_en_cnt_div4.wrlvl_odt_i_1\ : STD_LOGIC;
  signal \n_0_even_cwl.phy_cas_n[0]_i_1\ : STD_LOGIC;
  signal \n_0_even_cwl.phy_ras_n[0]_i_1\ : STD_LOGIC;
  signal \n_0_even_cwl.phy_we_n[0]_i_1\ : STD_LOGIC;
  signal n_0_first_rdlvl_pat_r_i_1 : STD_LOGIC;
  signal n_0_first_wrcal_pat_r_i_1 : STD_LOGIC;
  signal n_0_first_wrcal_pat_r_i_2 : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3\ : STD_LOGIC;
  signal n_0_init_complete_r_i_1 : STD_LOGIC;
  signal n_0_init_complete_r_timing_i_1 : STD_LOGIC;
  signal n_0_init_complete_r_timing_i_2 : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[0]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[1]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[2]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[3]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_13\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[4]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_10\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_11\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_12\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_13\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_15\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_17\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_19\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_21\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_22\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_23\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_24\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_25\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_26\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_27\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_28\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_29\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_30\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_6\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_7\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_8\ : STD_LOGIC;
  signal \n_0_init_state_r[5]_i_9\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[0]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[1]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[2]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[3]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[4]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[5]\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[5]_i_16\ : STD_LOGIC;
  signal \n_0_init_state_r_reg[5]_i_18\ : STD_LOGIC;
  signal n_0_mem_init_done_r_i_1 : STD_LOGIC;
  signal n_0_mem_init_done_r_i_2 : STD_LOGIC;
  signal n_0_mpr_rdlvl_start_i_1 : STD_LOGIC;
  signal n_0_mpr_rdlvl_start_i_2 : STD_LOGIC;
  signal \n_0_num_refresh[3]_i_1\ : STD_LOGIC;
  signal \n_0_num_refresh[3]_i_4\ : STD_LOGIC;
  signal \n_0_num_refresh[3]_i_5\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_oclk_wr_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_one_rank.stg1_wr_done_i_1\ : STD_LOGIC;
  signal n_0_pi_calib_done_r_i_1 : STD_LOGIC;
  signal n_0_pi_dqs_found_start_i_1 : STD_LOGIC;
  signal \n_0_prech_done_dly_r_reg[15]_srl16\ : STD_LOGIC;
  signal n_0_prech_pending_r_i_1 : STD_LOGIC;
  signal n_0_prech_pending_r_i_2 : STD_LOGIC;
  signal n_0_prech_pending_r_i_3 : STD_LOGIC;
  signal n_0_prech_pending_r_i_4 : STD_LOGIC;
  signal n_0_prech_pending_r_i_5 : STD_LOGIC;
  signal n_0_prech_pending_r_i_6 : STD_LOGIC;
  signal n_0_prech_pending_r_reg : STD_LOGIC;
  signal n_0_pwron_ce_r_i_1 : STD_LOGIC;
  signal n_0_pwron_ce_r_i_2 : STD_LOGIC;
  signal \n_0_rdlvl_start_dly0_r_reg[13]_srl14\ : STD_LOGIC;
  signal n_0_rdlvl_start_pre_i_1 : STD_LOGIC;
  signal n_0_rdlvl_stg1_start_i_1 : STD_LOGIC;
  signal n_0_rdlvl_stg1_start_i_2 : STD_LOGIC;
  signal n_0_read_calib_i_1 : STD_LOGIC;
  signal n_0_read_calib_i_2 : STD_LOGIC;
  signal \n_0_reg_ctrl_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_reg_ctrl_cnt_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[6]_i_2\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[7]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[7]_i_2\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_1\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_5\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_6\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_7\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt[8]_i_8\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_stg1_wr_rd_cnt_reg[8]\ : STD_LOGIC;
  signal n_0_wrcal_rd_wait_i_1 : STD_LOGIC;
  signal \n_0_wrcal_reads[0]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[1]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[2]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[3]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[4]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[5]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[6]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_2\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_3\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_4\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_5\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_6\ : STD_LOGIC;
  signal \n_0_wrcal_reads[7]_i_7\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[0]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[1]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[2]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[3]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[4]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[5]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[6]\ : STD_LOGIC;
  signal \n_0_wrcal_reads_reg[7]\ : STD_LOGIC;
  signal \n_0_wrcal_start_dly_r_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_wrcal_start_dly_r_reg[5]\ : STD_LOGIC;
  signal n_0_wrcal_start_i_1 : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_wrcal_wr_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2\ : STD_LOGIC;
  signal \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1\ : STD_LOGIC;
  signal \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1\ : STD_LOGIC;
  signal n_0_wrlvl_final_if_rst_i_1 : STD_LOGIC;
  signal n_0_wrlvl_final_if_rst_i_2 : STD_LOGIC;
  signal n_0_wrlvl_final_if_rst_i_3 : STD_LOGIC;
  signal num_reads : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal num_refresh0 : STD_LOGIC;
  signal \num_refresh_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal oclk_wr_cnt0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \oclk_wr_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in14_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal phy_address : STD_LOGIC_VECTOR ( 51 downto 39 );
  signal phy_bank : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal phy_cas_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_cs_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_ras_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^phy_read_calib\ : STD_LOGIC;
  signal phy_we_n : STD_LOGIC_VECTOR ( 0 to 0 );
  signal phy_wrdata : STD_LOGIC_VECTOR ( 127 downto 13 );
  signal \^pi_calib_done\ : STD_LOGIC;
  signal pi_calib_done_r : STD_LOGIC;
  signal pi_calib_rank_done_r : STD_LOGIC;
  signal pi_phase_locked_all_r1 : STD_LOGIC;
  signal pi_phase_locked_all_r2 : STD_LOGIC;
  signal pi_phase_locked_all_r3 : STD_LOGIC;
  signal pi_phase_locked_all_r4 : STD_LOGIC;
  signal prbs_last_byte_done_r : STD_LOGIC;
  signal prbs_rdlvl_done_r1 : STD_LOGIC;
  signal prech_done_pre : STD_LOGIC;
  signal \^prech_req_posedge_r\ : STD_LOGIC;
  signal prech_req_posedge_r0 : STD_LOGIC;
  signal prech_req_r : STD_LOGIC;
  signal pwron_ce_r : STD_LOGIC;
  signal rdlvl_last_byte_done_r : STD_LOGIC;
  signal rdlvl_start_dly0_r : STD_LOGIC_VECTOR ( 14 to 14 );
  signal rdlvl_start_pre : STD_LOGIC;
  signal rdlvl_wr : STD_LOGIC;
  signal \reg_ctrl_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^stg1_wr_done\ : STD_LOGIC;
  signal stg1_wr_rd_cnt02_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal stg1_wr_rd_cnt1 : STD_LOGIC;
  signal stg1_wr_rd_cnt16_out : STD_LOGIC;
  signal wrcal_reads02_out : STD_LOGIC;
  signal wrcal_start_pre : STD_LOGIC;
  signal wrcal_wr_cnt0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wrcal_wr_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wrlvl_final_if_rst\ : STD_LOGIC;
  signal wrlvl_odt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \back_to_back_reads_4_1.num_reads[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \back_to_back_reads_4_1.num_reads[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \calib_seq[0]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \calib_seq[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \cnt_cmd_r[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \cnt_cmd_r[2]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \cnt_cmd_r[3]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \cnt_cmd_r[4]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of cnt_dllk_zqinit_done_r_i_1 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[2]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[3]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[4]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \cnt_dllk_zqinit_r[7]_i_2\ : label is "soft_lutpair332";
  attribute counter : integer;
  attribute counter of \cnt_dllk_zqinit_r_reg[0]\ : label is 61;
  attribute counter of \cnt_dllk_zqinit_r_reg[1]\ : label is 61;
  attribute counter of \cnt_dllk_zqinit_r_reg[2]\ : label is 61;
  attribute counter of \cnt_dllk_zqinit_r_reg[3]\ : label is 61;
  attribute counter of \cnt_dllk_zqinit_r_reg[4]\ : label is 61;
  attribute counter of \cnt_dllk_zqinit_r_reg[5]\ : label is 61;
  attribute counter of \cnt_dllk_zqinit_r_reg[6]\ : label is 61;
  attribute counter of \cnt_dllk_zqinit_r_reg[7]\ : label is 61;
  attribute SOFT_HLUTNM of \cnt_init_af_r[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \cnt_init_af_r[1]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of cnt_init_mr_done_r_i_2 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \cnt_init_mr_r[0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of cnt_init_pre_wait_done_r_i_2 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[1]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[3]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[5]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[6]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \cnt_init_pre_wait_r[7]_i_1\ : label is "soft_lutpair322";
  attribute counter of \cnt_init_pre_wait_r_reg[0]\ : label is 63;
  attribute counter of \cnt_init_pre_wait_r_reg[1]\ : label is 63;
  attribute counter of \cnt_init_pre_wait_r_reg[2]\ : label is 63;
  attribute counter of \cnt_init_pre_wait_r_reg[3]\ : label is 63;
  attribute counter of \cnt_init_pre_wait_r_reg[4]\ : label is 63;
  attribute counter of \cnt_init_pre_wait_r_reg[5]\ : label is 63;
  attribute counter of \cnt_init_pre_wait_r_reg[6]\ : label is 63;
  attribute counter of \cnt_init_pre_wait_r_reg[7]\ : label is 63;
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[1]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[2]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[3]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[6]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[7]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[8]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \cnt_pwron_ce_r[9]_i_1\ : label is "soft_lutpair313";
  attribute counter of \cnt_pwron_ce_r_reg[0]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[1]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[2]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[3]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[4]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[5]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[6]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[7]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[8]\ : label is 64;
  attribute counter of \cnt_pwron_ce_r_reg[9]\ : label is 64;
  attribute SOFT_HLUTNM of cnt_pwron_cke_done_r_i_2 : label is "soft_lutpair339";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \cnt_pwron_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \cnt_pwron_r[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \cnt_pwron_r[1]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \cnt_pwron_r[2]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \cnt_pwron_r[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \cnt_pwron_r[4]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \cnt_pwron_r[6]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \cnt_pwron_r[7]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \cnt_pwron_r[8]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \cnt_pwron_r[8]_i_2\ : label is "soft_lutpair308";
  attribute counter of \cnt_pwron_r_reg[0]\ : label is 62;
  attribute counter of \cnt_pwron_r_reg[1]\ : label is 62;
  attribute counter of \cnt_pwron_r_reg[2]\ : label is 62;
  attribute counter of \cnt_pwron_r_reg[3]\ : label is 62;
  attribute counter of \cnt_pwron_r_reg[4]\ : label is 62;
  attribute counter of \cnt_pwron_r_reg[5]\ : label is 62;
  attribute counter of \cnt_pwron_r_reg[6]\ : label is 62;
  attribute counter of \cnt_pwron_r_reg[7]\ : label is 62;
  attribute counter of \cnt_pwron_r_reg[8]\ : label is 62;
  attribute SOFT_HLUTNM of ddr2_pre_flag_r_i_2 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of ddr2_pre_flag_r_i_3 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \en_cnt_div4.enable_wrlvl_cnt[3]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of first_wrcal_pat_r_i_2 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\ : label is "soft_lutpair336";
  attribute keep : string;
  attribute keep of init_complete_r1_timing_reg : label is "yes";
  attribute keep of init_complete_r_timing_reg : label is "yes";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_10\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_7\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \init_state_r[0]_i_8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \init_state_r[1]_i_12\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_3\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_6\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \init_state_r[2]_i_7\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_8\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \init_state_r[3]_i_9\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_13\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_6\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_8\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \init_state_r[4]_i_9\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_10\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_13\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_19\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_23\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_6\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of mem_init_done_r_i_2 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of mpr_rdlvl_start_i_2 : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \my_full[3]_i_3__2\ : label is "soft_lutpair337";
  attribute RETAIN_INVERTER of \num_refresh[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \num_refresh[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \num_refresh[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \num_refresh[2]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \num_refresh[3]_i_4\ : label is "soft_lutpair301";
  attribute counter of \num_refresh_reg[0]\ : label is 57;
  attribute counter of \num_refresh_reg[1]\ : label is 57;
  attribute counter of \num_refresh_reg[2]\ : label is 57;
  attribute counter of \num_refresh_reg[3]\ : label is 57;
  attribute SOFT_HLUTNM of \oclk_wr_cnt[1]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[2]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \oclk_wr_cnt[3]_i_3\ : label is "soft_lutpair330";
  attribute counter of \oclk_wr_cnt_reg[0]\ : label is 55;
  attribute counter of \oclk_wr_cnt_reg[1]\ : label is 55;
  attribute counter of \oclk_wr_cnt_reg[2]\ : label is 55;
  attribute counter of \oclk_wr_cnt_reg[3]\ : label is 55;
  attribute SOFT_HLUTNM of \out_fifo_i_16__2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \phy_ctl_wd_i1[17]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \phy_ctl_wd_i1[18]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \phy_ctl_wd_i1[19]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \phy_ctl_wd_i1[1]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \phy_ctl_wd_i1[20]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \phy_ctl_wd_i1[21]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \phy_ctl_wd_i1[22]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \phy_ctl_wd_i1[2]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of phy_ctl_wr_i1_i_1 : label is "soft_lutpair323";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pi_phase_locked_all_r1_reg : label is std.standard.true;
  attribute ASYNC_REG of pi_phase_locked_all_r2_reg : label is std.standard.true;
  attribute ASYNC_REG of pi_phase_locked_all_r3_reg : label is std.standard.true;
  attribute ASYNC_REG of pi_phase_locked_all_r4_reg : label is std.standard.true;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \prech_done_dly_r_reg[15]_srl16\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 ";
  attribute SOFT_HLUTNM of \prech_done_dly_r_reg[15]_srl16_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of prech_pending_r_i_1 : label is "soft_lutpair317";
  attribute srl_bus_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg ";
  attribute srl_name of \rdlvl_start_dly0_r_reg[13]_srl14\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 ";
  attribute SOFT_HLUTNM of rdlvl_start_pre_i_1 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of rdlvl_stg1_start_i_1 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of read_calib_i_2 : label is "soft_lutpair325";
  attribute RETAIN_INVERTER of \reg_ctrl_cnt_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[0]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \reg_ctrl_cnt_r[3]_i_3\ : label is "soft_lutpair294";
  attribute counter of \reg_ctrl_cnt_r_reg[0]\ : label is 56;
  attribute counter of \reg_ctrl_cnt_r_reg[1]\ : label is 56;
  attribute counter of \reg_ctrl_cnt_r_reg[2]\ : label is 56;
  attribute counter of \reg_ctrl_cnt_r_reg[3]\ : label is 56;
  attribute SOFT_HLUTNM of reset_if_i_1 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \stable_pass_cnt[4]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \stable_pass_cnt[5]_i_1\ : label is "soft_lutpair358";
  attribute RETAIN_INVERTER of \stg1_wr_rd_cnt[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[3]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[4]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[6]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[7]_i_3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_4\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_6\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \stg1_wr_rd_cnt[8]_i_7\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \wr_en_inferred__0_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \wrcal_reads[1]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \wrcal_reads[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \wrcal_reads[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \wrcal_reads[5]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \wrcal_reads[6]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_4\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \wrcal_reads[7]_i_5\ : label is "soft_lutpair302";
  attribute srl_bus_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg ";
  attribute srl_name of \wrcal_start_dly_r_reg[4]_srl5\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 ";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \wrcal_wr_cnt[3]_i_3\ : label is "soft_lutpair329";
  attribute counter of \wrcal_wr_cnt_reg[0]\ : label is 54;
  attribute counter of \wrcal_wr_cnt_reg[1]\ : label is 54;
  attribute counter of \wrcal_wr_cnt_reg[2]\ : label is 54;
  attribute counter of \wrcal_wr_cnt_reg[3]\ : label is 54;
  attribute RETAIN_INVERTER of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of wrlvl_final_if_rst_i_2 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of wrlvl_final_if_rst_i_3 : label is "soft_lutpair325";
begin
  D(10 downto 0) <= \^d\(10 downto 0);
  O10 <= \^o10\;
  O11 <= \^o11\;
  O21 <= \^o21\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O9 <= \^o9\;
  calib_wrdata_en <= \^calib_wrdata_en\;
  detect_pi_found_dqs <= \^detect_pi_found_dqs\;
  phy_read_calib <= \^phy_read_calib\;
  pi_calib_done <= \^pi_calib_done\;
  prech_req_posedge_r <= \^prech_req_posedge_r\;
  stg1_wr_done <= \^stg1_wr_done\;
  wrlvl_final_if_rst <= \^wrlvl_final_if_rst\;
\DDR3_1rank.phy_int_cs_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FB3C3CF7B81C3D"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_1\
    );
\DDR3_1rank.phy_int_cs_n_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_DDR3_1rank.phy_int_cs_n[0]_i_1\,
      Q => phy_cs_n(0),
      S => I6
    );
\back_to_back_reads_4_1.num_reads[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003200"
    )
    port map (
      I0 => \n_0_back_to_back_reads_4_1.num_reads[1]_i_2\,
      I1 => num_reads(0),
      I2 => num_reads(1),
      I3 => \^o6\,
      I4 => I75,
      O => \n_0_back_to_back_reads_4_1.num_reads[0]_i_1\
    );
\back_to_back_reads_4_1.num_reads[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C200"
    )
    port map (
      I0 => \n_0_back_to_back_reads_4_1.num_reads[1]_i_2\,
      I1 => num_reads(0),
      I2 => num_reads(1),
      I3 => \^o6\,
      I4 => I75,
      O => \n_0_back_to_back_reads_4_1.num_reads[1]_i_1\
    );
\back_to_back_reads_4_1.num_reads[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_back_to_back_reads_4_1.num_reads[1]_i_2\
    );
\back_to_back_reads_4_1.num_reads_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_back_to_back_reads_4_1.num_reads[0]_i_1\,
      Q => num_reads(0),
      R => '0'
    );
\back_to_back_reads_4_1.num_reads_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_back_to_back_reads_4_1.num_reads[1]_i_1\,
      Q => num_reads(1),
      R => '0'
    );
burst_addr_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AB"
    )
    port map (
      I0 => n_0_burst_addr_r_i_2,
      I1 => \n_0_calib_cmd[2]_i_1\,
      I2 => n_0_burst_addr_r_reg,
      I3 => I15,
      I4 => I75,
      O => burst_addr_r5_out
    );
burst_addr_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0913000009030000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => n_0_burst_addr_r_i_2
    );
burst_addr_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => burst_addr_r5_out,
      Q => n_0_burst_addr_r_reg,
      R => '0'
    );
\calib_cke_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o4\,
      Q => calib_cke(3),
      R => I7
    );
\calib_cmd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0917001002000810"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_calib_cmd[0]_i_1\
    );
\calib_cmd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0116001002000010"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_calib_cmd[1]_i_1\
    );
\calib_cmd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6FFFB7FFF7F477"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_calib_cmd[2]_i_1\
    );
\calib_cmd_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_cmd[0]_i_1\,
      Q => calib_cmd(0),
      R => '0'
    );
\calib_cmd_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_cmd[1]_i_1\,
      Q => calib_cmd(1),
      R => '0'
    );
\calib_cmd_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_cmd[2]_i_1\,
      Q => calib_cmd(2),
      R => '0'
    );
calib_ctl_wren_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_29_in,
      Q => \^o3\,
      R => I8(0)
    );
\calib_data_offset_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \n_0_calib_cmd[2]_i_1\,
      I1 => rdlvl_wr,
      I2 => I3,
      O => \n_0_calib_data_offset_0[2]_i_1\
    );
\calib_data_offset_0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^pi_calib_done\,
      I1 => \n_0_calib_cmd[1]_i_1\,
      O => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I32,
      Q => calib_data_offset_0(0),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I31,
      Q => calib_data_offset_0(1),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_data_offset_0[2]_i_1\,
      Q => calib_data_offset_0(2),
      R => '0'
    );
\calib_data_offset_0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I30,
      Q => calib_data_offset_0(3),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I29,
      Q => calib_data_offset_0(4),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_data_offset_0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I28,
      Q => calib_data_offset_0(5),
      R => \n_0_calib_data_offset_0[5]_i_1\
    );
\calib_odt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
    port map (
      I0 => \gen_rnk[0].mr2_r_reg[0]_1\(1),
      I1 => \n_0_calib_odt[0]_i_2\,
      I2 => \n_0_wrcal_wr_cnt[3]_i_2\,
      I3 => \n_0_calib_odt[0]_i_3\,
      I4 => \n_0_calib_odt[0]_i_4\,
      I5 => I75,
      O => \n_0_calib_odt[0]_i_1\
    );
\calib_odt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFFFFBFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_calib_odt[0]_i_2\
    );
\calib_odt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000020"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_calib_odt[0]_i_3\
    );
\calib_odt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_wrcal_reads[7]_i_4\,
      I4 => wrlvl_odt,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_calib_odt[0]_i_4\
    );
\calib_odt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_odt[0]_i_1\,
      Q => calib_odt(0),
      R => '0'
    );
\calib_seq[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o4\,
      I1 => phy_mc_go,
      I2 => \^d\(9),
      O => \n_0_calib_seq[0]_i_1\
    );
\calib_seq[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \^d\(9),
      I1 => phy_mc_go,
      I2 => \^o4\,
      I3 => \^d\(10),
      O => \n_0_calib_seq[1]_i_1\
    );
\calib_seq_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_seq[0]_i_1\,
      Q => \^d\(9),
      R => I8(0)
    );
\calib_seq_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_calib_seq[1]_i_1\,
      Q => \^d\(10),
      R => I8(0)
    );
calib_wrdata_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0801000000000800"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => rdlvl_wr
    );
calib_wrdata_en_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rdlvl_wr,
      Q => \^calib_wrdata_en\,
      R => '0'
    );
cnt_cmd_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_cnt_cmd_r[6]_i_3\,
      I1 => cnt_cmd_r(6),
      O => n_0_cnt_cmd_done_r_i_1
    );
cnt_cmd_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_cmd_done_r_i_1,
      Q => cnt_cmd_done_r,
      R => '0'
    );
\cnt_cmd_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cnt_cmd_r(0),
      O => \n_0_cnt_cmd_r[0]_i_1\
    );
\cnt_cmd_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => cnt_cmd_r(1),
      I1 => cnt_cmd_r(0),
      O => \n_0_cnt_cmd_r[1]_i_1\
    );
\cnt_cmd_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => cnt_cmd_r(2),
      I1 => cnt_cmd_r(1),
      I2 => cnt_cmd_r(0),
      O => \n_0_cnt_cmd_r[2]_i_1\
    );
\cnt_cmd_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => cnt_cmd_r(3),
      I1 => cnt_cmd_r(2),
      I2 => cnt_cmd_r(0),
      I3 => cnt_cmd_r(1),
      O => \n_0_cnt_cmd_r[3]_i_1\
    );
\cnt_cmd_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => cnt_cmd_r(4),
      I1 => cnt_cmd_r(1),
      I2 => cnt_cmd_r(0),
      I3 => cnt_cmd_r(2),
      I4 => cnt_cmd_r(3),
      O => \n_0_cnt_cmd_r[4]_i_1\
    );
\cnt_cmd_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => cnt_cmd_r(5),
      I1 => cnt_cmd_r(3),
      I2 => cnt_cmd_r(2),
      I3 => cnt_cmd_r(0),
      I4 => cnt_cmd_r(1),
      I5 => cnt_cmd_r(4),
      O => \n_0_cnt_cmd_r[5]_i_1\
    );
\cnt_cmd_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFE929E9BDE9DD"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => cnt_cmd_r(6),
      I1 => \n_0_cnt_cmd_r[6]_i_3\,
      O => \n_0_cnt_cmd_r[6]_i_2\
    );
\cnt_cmd_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => cnt_cmd_r(3),
      I1 => cnt_cmd_r(2),
      I2 => cnt_cmd_r(0),
      I3 => cnt_cmd_r(1),
      I4 => cnt_cmd_r(4),
      I5 => cnt_cmd_r(5),
      O => \n_0_cnt_cmd_r[6]_i_3\
    );
\cnt_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[0]_i_1\,
      Q => cnt_cmd_r(0),
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[1]_i_1\,
      Q => cnt_cmd_r(1),
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[2]_i_1\,
      Q => cnt_cmd_r(2),
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[3]_i_1\,
      Q => cnt_cmd_r(3),
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[4]_i_1\,
      Q => cnt_cmd_r(4),
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[5]_i_1\,
      Q => cnt_cmd_r(5),
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
\cnt_cmd_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_cmd_r[6]_i_2\,
      Q => cnt_cmd_r(6),
      R => \n_0_cnt_cmd_r[6]_i_1\
    );
cnt_dllk_zqinit_done_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => n_0_cnt_dllk_zqinit_done_r_reg,
      I1 => \cnt_dllk_zqinit_r_reg__0\(6),
      I2 => \n_0_cnt_dllk_zqinit_r[7]_i_3\,
      I3 => \cnt_dllk_zqinit_r_reg__0\(7),
      O => n_0_cnt_dllk_zqinit_done_r_i_1
    );
cnt_dllk_zqinit_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_dllk_zqinit_done_r_i_1,
      Q => n_0_cnt_dllk_zqinit_done_r_reg,
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\cnt_dllk_zqinit_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(0),
      I1 => \cnt_dllk_zqinit_r_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\cnt_dllk_zqinit_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(2),
      I1 => \cnt_dllk_zqinit_r_reg__0\(1),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      O => \p_0_in__2\(2)
    );
\cnt_dllk_zqinit_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(3),
      I1 => \cnt_dllk_zqinit_r_reg__0\(0),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      I3 => \cnt_dllk_zqinit_r_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\cnt_dllk_zqinit_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(4),
      I1 => \cnt_dllk_zqinit_r_reg__0\(2),
      I2 => \cnt_dllk_zqinit_r_reg__0\(1),
      I3 => \cnt_dllk_zqinit_r_reg__0\(0),
      I4 => \cnt_dllk_zqinit_r_reg__0\(3),
      O => \p_0_in__2\(4)
    );
\cnt_dllk_zqinit_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(5),
      I1 => \cnt_dllk_zqinit_r_reg__0\(3),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      I3 => \cnt_dllk_zqinit_r_reg__0\(1),
      I4 => \cnt_dllk_zqinit_r_reg__0\(2),
      I5 => \cnt_dllk_zqinit_r_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\cnt_dllk_zqinit_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(6),
      I1 => \n_0_cnt_dllk_zqinit_r[7]_i_3\,
      O => \p_0_in__2\(6)
    );
\cnt_dllk_zqinit_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(7),
      I1 => \n_0_cnt_dllk_zqinit_r[7]_i_3\,
      I2 => \cnt_dllk_zqinit_r_reg__0\(6),
      O => \p_0_in__2\(7)
    );
\cnt_dllk_zqinit_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \cnt_dllk_zqinit_r_reg__0\(5),
      I1 => \cnt_dllk_zqinit_r_reg__0\(3),
      I2 => \cnt_dllk_zqinit_r_reg__0\(0),
      I3 => \cnt_dllk_zqinit_r_reg__0\(1),
      I4 => \cnt_dllk_zqinit_r_reg__0\(2),
      I5 => \cnt_dllk_zqinit_r_reg__0\(4),
      O => \n_0_cnt_dllk_zqinit_r[7]_i_3\
    );
\cnt_dllk_zqinit_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => \cnt_dllk_zqinit_r_reg__0\(0),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => \cnt_dllk_zqinit_r_reg__0\(1),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => \cnt_dllk_zqinit_r_reg__0\(2),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => \cnt_dllk_zqinit_r_reg__0\(3),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => \cnt_dllk_zqinit_r_reg__0\(4),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(5),
      Q => \cnt_dllk_zqinit_r_reg__0\(5),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(6),
      Q => \cnt_dllk_zqinit_r_reg__0\(6),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
\cnt_dllk_zqinit_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__2\(7),
      Q => \cnt_dllk_zqinit_r_reg__0\(7),
      R => \n_0_cnt_dllk_zqinit_r[7]_i_1\
    );
cnt_init_af_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A8A8A"
    )
    port map (
      I0 => cnt_init_af_done_r,
      I1 => mem_init_done_r,
      I2 => \n_0_cnt_init_mr_r[1]_i_3\,
      I3 => cnt_init_af_r(1),
      I4 => cnt_init_af_r(0),
      I5 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      O => n_0_cnt_init_af_done_r_i_1
    );
cnt_init_af_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_init_af_done_r_i_1,
      Q => cnt_init_af_done_r,
      R => '0'
    );
\cnt_init_af_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
    port map (
      I0 => cnt_init_af_r(0),
      I1 => \n_0_cnt_init_mr_r[1]_i_3\,
      I2 => mem_init_done_r,
      I3 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      O => \n_0_cnt_init_af_r[0]_i_1\
    );
\cnt_init_af_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AAA"
    )
    port map (
      I0 => cnt_init_af_r(1),
      I1 => mem_init_done_r,
      I2 => \n_0_cnt_init_mr_r[1]_i_3\,
      I3 => cnt_init_af_r(0),
      I4 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      O => \n_0_cnt_init_af_r[1]_i_1\
    );
\cnt_init_af_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_af_r[0]_i_1\,
      Q => cnt_init_af_r(0),
      R => '0'
    );
\cnt_init_af_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_af_r[1]_i_1\,
      Q => cnt_init_af_r(1),
      R => '0'
    );
cnt_init_mr_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
    port map (
      I0 => n_0_cnt_init_mr_done_r_reg,
      I1 => \n_0_cnt_init_mr_r[1]_i_2\,
      I2 => cnt_init_mr_r(0),
      I3 => cnt_init_mr_r(1),
      I4 => cnt_init_mr_r0,
      O => n_0_cnt_init_mr_done_r_i_1
    );
cnt_init_mr_done_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => mem_init_done_r,
      I1 => \n_0_cnt_init_mr_r[1]_i_3\,
      I2 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      O => cnt_init_mr_r0
    );
cnt_init_mr_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_init_mr_done_r_i_1,
      Q => n_0_cnt_init_mr_done_r_reg,
      R => '0'
    );
\cnt_init_mr_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06060006"
    )
    port map (
      I0 => cnt_init_mr_r(0),
      I1 => \n_0_cnt_init_mr_r[1]_i_2\,
      I2 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      I3 => \n_0_cnt_init_mr_r[1]_i_3\,
      I4 => mem_init_done_r,
      O => \n_0_cnt_init_mr_r[0]_i_1\
    );
\cnt_init_mr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A006A0000006A"
    )
    port map (
      I0 => cnt_init_mr_r(1),
      I1 => \n_0_cnt_init_mr_r[1]_i_2\,
      I2 => cnt_init_mr_r(0),
      I3 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      I4 => \n_0_cnt_init_mr_r[1]_i_3\,
      I5 => mem_init_done_r,
      O => \n_0_cnt_init_mr_r[1]_i_1\
    );
\cnt_init_mr_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_cnt_init_mr_r[1]_i_2\
    );
\cnt_init_mr_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_cnt_init_mr_r[1]_i_3\
    );
\cnt_init_mr_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_mr_r[0]_i_1\,
      Q => cnt_init_mr_r(0),
      R => '0'
    );
\cnt_init_mr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_mr_r[1]_i_1\,
      Q => cnt_init_mr_r(1),
      R => '0'
    );
cnt_init_pre_wait_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      I0 => n_0_cnt_init_pre_wait_done_r_i_2,
      I1 => cnt_init_pre_wait_r_reg(5),
      I2 => cnt_init_pre_wait_r_reg(7),
      I3 => cnt_init_pre_wait_r_reg(6),
      I4 => cnt_init_pre_wait_done_r,
      I5 => \^o4\,
      O => n_0_cnt_init_pre_wait_done_r_i_1
    );
cnt_init_pre_wait_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
    port map (
      I0 => cnt_init_pre_wait_r_reg(4),
      I1 => cnt_init_pre_wait_r_reg(2),
      I2 => cnt_init_pre_wait_r_reg(1),
      I3 => cnt_init_pre_wait_r_reg(0),
      I4 => cnt_init_pre_wait_r_reg(3),
      O => n_0_cnt_init_pre_wait_done_r_i_2
    );
cnt_init_pre_wait_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_init_pre_wait_done_r_i_1,
      Q => cnt_init_pre_wait_done_r,
      R => '0'
    );
\cnt_init_pre_wait_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o4\,
      I1 => cnt_init_pre_wait_r_reg(0),
      O => \n_0_cnt_init_pre_wait_r[0]_i_1\
    );
\cnt_init_pre_wait_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => cnt_init_pre_wait_r_reg(1),
      I1 => cnt_init_pre_wait_r_reg(0),
      I2 => \^o4\,
      O => \n_0_cnt_init_pre_wait_r[1]_i_1\
    );
\cnt_init_pre_wait_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \^o4\,
      I1 => cnt_init_pre_wait_r_reg(0),
      I2 => cnt_init_pre_wait_r_reg(1),
      I3 => cnt_init_pre_wait_r_reg(2),
      O => \n_0_cnt_init_pre_wait_r[2]_i_1\
    );
\cnt_init_pre_wait_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
    port map (
      I0 => \^o4\,
      I1 => cnt_init_pre_wait_r_reg(1),
      I2 => cnt_init_pre_wait_r_reg(0),
      I3 => cnt_init_pre_wait_r_reg(2),
      I4 => cnt_init_pre_wait_r_reg(3),
      O => \n_0_cnt_init_pre_wait_r[3]_i_1\
    );
\cnt_init_pre_wait_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
    port map (
      I0 => \^o4\,
      I1 => cnt_init_pre_wait_r_reg(2),
      I2 => cnt_init_pre_wait_r_reg(0),
      I3 => cnt_init_pre_wait_r_reg(1),
      I4 => cnt_init_pre_wait_r_reg(3),
      I5 => cnt_init_pre_wait_r_reg(4),
      O => \n_0_cnt_init_pre_wait_r[4]_i_1\
    );
\cnt_init_pre_wait_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
    port map (
      I0 => \^o4\,
      I1 => cnt_init_pre_wait_r_reg(3),
      I2 => \n_0_cnt_init_pre_wait_r[5]_i_2\,
      I3 => cnt_init_pre_wait_r_reg(2),
      I4 => cnt_init_pre_wait_r_reg(4),
      I5 => cnt_init_pre_wait_r_reg(5),
      O => \n_0_cnt_init_pre_wait_r[5]_i_1\
    );
\cnt_init_pre_wait_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => cnt_init_pre_wait_r_reg(0),
      I1 => cnt_init_pre_wait_r_reg(1),
      O => \n_0_cnt_init_pre_wait_r[5]_i_2\
    );
\cnt_init_pre_wait_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \^o4\,
      I1 => \n_0_cnt_init_pre_wait_r[7]_i_2\,
      I2 => cnt_init_pre_wait_r_reg(6),
      O => \n_0_cnt_init_pre_wait_r[6]_i_1\
    );
\cnt_init_pre_wait_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
    port map (
      I0 => \^o4\,
      I1 => \n_0_cnt_init_pre_wait_r[7]_i_2\,
      I2 => cnt_init_pre_wait_r_reg(6),
      I3 => cnt_init_pre_wait_r_reg(7),
      O => \n_0_cnt_init_pre_wait_r[7]_i_1\
    );
\cnt_init_pre_wait_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => cnt_init_pre_wait_r_reg(4),
      I1 => cnt_init_pre_wait_r_reg(2),
      I2 => cnt_init_pre_wait_r_reg(0),
      I3 => cnt_init_pre_wait_r_reg(1),
      I4 => cnt_init_pre_wait_r_reg(3),
      I5 => cnt_init_pre_wait_r_reg(5),
      O => \n_0_cnt_init_pre_wait_r[7]_i_2\
    );
\cnt_init_pre_wait_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_pre_wait_r[0]_i_1\,
      Q => cnt_init_pre_wait_r_reg(0),
      R => '0'
    );
\cnt_init_pre_wait_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_pre_wait_r[1]_i_1\,
      Q => cnt_init_pre_wait_r_reg(1),
      R => '0'
    );
\cnt_init_pre_wait_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_pre_wait_r[2]_i_1\,
      Q => cnt_init_pre_wait_r_reg(2),
      R => '0'
    );
\cnt_init_pre_wait_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_pre_wait_r[3]_i_1\,
      Q => cnt_init_pre_wait_r_reg(3),
      R => '0'
    );
\cnt_init_pre_wait_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_pre_wait_r[4]_i_1\,
      Q => cnt_init_pre_wait_r_reg(4),
      R => '0'
    );
\cnt_init_pre_wait_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_pre_wait_r[5]_i_1\,
      Q => cnt_init_pre_wait_r_reg(5),
      R => '0'
    );
\cnt_init_pre_wait_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_pre_wait_r[6]_i_1\,
      Q => cnt_init_pre_wait_r_reg(6),
      R => '0'
    );
\cnt_init_pre_wait_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_cnt_init_pre_wait_r[7]_i_1\,
      Q => cnt_init_pre_wait_r_reg(7),
      R => '0'
    );
\cnt_pwron_ce_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\cnt_pwron_ce_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(0),
      I1 => \cnt_pwron_ce_r_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\cnt_pwron_ce_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(2),
      I1 => \cnt_pwron_ce_r_reg__0\(0),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      O => \p_0_in__4\(2)
    );
\cnt_pwron_ce_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(3),
      I1 => \cnt_pwron_ce_r_reg__0\(1),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(2),
      O => \p_0_in__4\(3)
    );
\cnt_pwron_ce_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(4),
      I1 => \cnt_pwron_ce_r_reg__0\(2),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(1),
      I4 => \cnt_pwron_ce_r_reg__0\(3),
      O => \p_0_in__4\(4)
    );
\cnt_pwron_ce_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(5),
      I1 => \cnt_pwron_ce_r_reg__0\(3),
      I2 => \cnt_pwron_ce_r_reg__0\(1),
      I3 => \cnt_pwron_ce_r_reg__0\(0),
      I4 => \cnt_pwron_ce_r_reg__0\(2),
      I5 => \cnt_pwron_ce_r_reg__0\(4),
      O => \p_0_in__4\(5)
    );
\cnt_pwron_ce_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_0_pwron_ce_r_i_2,
      I1 => \cnt_pwron_ce_r_reg__0\(6),
      O => \p_0_in__4\(6)
    );
\cnt_pwron_ce_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(7),
      I1 => n_0_pwron_ce_r_i_2,
      I2 => \cnt_pwron_ce_r_reg__0\(6),
      O => \p_0_in__4\(7)
    );
\cnt_pwron_ce_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(8),
      I1 => \cnt_pwron_ce_r_reg__0\(6),
      I2 => n_0_pwron_ce_r_i_2,
      I3 => \cnt_pwron_ce_r_reg__0\(7),
      O => \p_0_in__4\(8)
    );
\cnt_pwron_ce_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(9),
      I1 => \cnt_pwron_ce_r_reg__0\(7),
      I2 => n_0_pwron_ce_r_i_2,
      I3 => \cnt_pwron_ce_r_reg__0\(6),
      I4 => \cnt_pwron_ce_r_reg__0\(8),
      O => \p_0_in__4\(9)
    );
\cnt_pwron_ce_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(0),
      Q => \cnt_pwron_ce_r_reg__0\(0),
      R => I103
    );
\cnt_pwron_ce_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(1),
      Q => \cnt_pwron_ce_r_reg__0\(1),
      R => I103
    );
\cnt_pwron_ce_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(2),
      Q => \cnt_pwron_ce_r_reg__0\(2),
      R => I103
    );
\cnt_pwron_ce_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(3),
      Q => \cnt_pwron_ce_r_reg__0\(3),
      R => I103
    );
\cnt_pwron_ce_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(4),
      Q => \cnt_pwron_ce_r_reg__0\(4),
      R => I103
    );
\cnt_pwron_ce_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(5),
      Q => \cnt_pwron_ce_r_reg__0\(5),
      R => I103
    );
\cnt_pwron_ce_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(6),
      Q => \cnt_pwron_ce_r_reg__0\(6),
      R => I103
    );
\cnt_pwron_ce_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(7),
      Q => \cnt_pwron_ce_r_reg__0\(7),
      R => I103
    );
\cnt_pwron_ce_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(8),
      Q => \cnt_pwron_ce_r_reg__0\(8),
      R => I103
    );
\cnt_pwron_ce_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__4\(9),
      Q => \cnt_pwron_ce_r_reg__0\(9),
      R => I103
    );
cnt_pwron_cke_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
    port map (
      I0 => n_0_cnt_pwron_cke_done_r_i_2,
      I1 => n_0_cnt_pwron_cke_done_r_i_3,
      I2 => \^o4\,
      I3 => phy_mc_go,
      I4 => I75,
      O => n_0_cnt_pwron_cke_done_r_i_1
    );
cnt_pwron_cke_done_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(4),
      I1 => \cnt_pwron_r_reg__0\(2),
      I2 => \cnt_pwron_r_reg__0\(5),
      O => n_0_cnt_pwron_cke_done_r_i_2
    );
cnt_pwron_cke_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(3),
      I3 => \cnt_pwron_r_reg__0\(7),
      I4 => \cnt_pwron_r_reg__0\(6),
      I5 => \cnt_pwron_r_reg__0\(8),
      O => n_0_cnt_pwron_cke_done_r_i_3
    );
cnt_pwron_cke_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cnt_pwron_cke_done_r_i_1,
      Q => \^o4\,
      R => '0'
    );
\cnt_pwron_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\cnt_pwron_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(0),
      I1 => \cnt_pwron_r_reg__0\(1),
      O => \p_0_in__3\(1)
    );
\cnt_pwron_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(2),
      I1 => \cnt_pwron_r_reg__0\(0),
      I2 => \cnt_pwron_r_reg__0\(1),
      O => \p_0_in__3\(2)
    );
\cnt_pwron_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(3),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(2),
      O => \p_0_in__3\(3)
    );
\cnt_pwron_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(4),
      I1 => \cnt_pwron_r_reg__0\(2),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(1),
      I4 => \cnt_pwron_r_reg__0\(3),
      O => \p_0_in__3\(4)
    );
\cnt_pwron_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(5),
      I1 => \cnt_pwron_r_reg__0\(4),
      I2 => \cnt_pwron_r_reg__0\(2),
      I3 => \cnt_pwron_r_reg__0\(0),
      I4 => \cnt_pwron_r_reg__0\(1),
      I5 => \cnt_pwron_r_reg__0\(3),
      O => \n_0_cnt_pwron_r[5]_i_1\
    );
\cnt_pwron_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(6),
      I1 => \n_0_cnt_pwron_r[8]_i_2\,
      I2 => \cnt_pwron_r_reg__0\(5),
      O => \p_0_in__3\(6)
    );
\cnt_pwron_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(5),
      I1 => \n_0_cnt_pwron_r[8]_i_2\,
      I2 => \cnt_pwron_r_reg__0\(6),
      I3 => \cnt_pwron_r_reg__0\(7),
      O => \p_0_in__3\(7)
    );
\cnt_pwron_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(8),
      I1 => \cnt_pwron_r_reg__0\(5),
      I2 => \n_0_cnt_pwron_r[8]_i_2\,
      I3 => \cnt_pwron_r_reg__0\(6),
      I4 => \cnt_pwron_r_reg__0\(7),
      O => \p_0_in__3\(8)
    );
\cnt_pwron_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \cnt_pwron_r_reg__0\(3),
      I1 => \cnt_pwron_r_reg__0\(1),
      I2 => \cnt_pwron_r_reg__0\(0),
      I3 => \cnt_pwron_r_reg__0\(2),
      I4 => \cnt_pwron_r_reg__0\(4),
      O => \n_0_cnt_pwron_r[8]_i_2\
    );
\cnt_pwron_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__3\(0),
      Q => \cnt_pwron_r_reg__0\(0),
      R => I103
    );
\cnt_pwron_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__3\(1),
      Q => \cnt_pwron_r_reg__0\(1),
      R => I103
    );
\cnt_pwron_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__3\(2),
      Q => \cnt_pwron_r_reg__0\(2),
      R => I103
    );
\cnt_pwron_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__3\(3),
      Q => \cnt_pwron_r_reg__0\(3),
      R => I103
    );
\cnt_pwron_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__3\(4),
      Q => \cnt_pwron_r_reg__0\(4),
      R => I103
    );
\cnt_pwron_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \n_0_cnt_pwron_r[5]_i_1\,
      Q => \cnt_pwron_r_reg__0\(5),
      R => I103
    );
\cnt_pwron_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__3\(6),
      Q => \cnt_pwron_r_reg__0\(6),
      R => I103
    );
\cnt_pwron_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__3\(7),
      Q => \cnt_pwron_r_reg__0\(7),
      R => I103
    );
\cnt_pwron_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => pwron_ce_r,
      D => \p_0_in__3\(8),
      Q => \cnt_pwron_r_reg__0\(8),
      R => I103
    );
ddr2_pre_flag_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFEFAAAA0020"
    )
    port map (
      I0 => \n_0_cnt_init_mr_r[1]_i_2\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => n_0_ddr2_pre_flag_r_i_2,
      I3 => n_0_ddr2_pre_flag_r_i_3,
      I4 => n_0_ddr2_pre_flag_r_i_4,
      I5 => n_0_ddr2_pre_flag_r_reg,
      O => n_0_ddr2_pre_flag_r_i_1
    );
ddr2_pre_flag_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[5]\,
      O => n_0_ddr2_pre_flag_r_i_2
    );
ddr2_pre_flag_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      O => n_0_ddr2_pre_flag_r_i_3
    );
ddr2_pre_flag_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => n_0_cnt_init_mr_done_r_reg,
      I2 => ddr2_refresh_flag_r,
      I3 => \n_0_wrcal_reads[7]_i_4\,
      I4 => n_0_mem_init_done_r_i_2,
      I5 => cnt_cmd_done_r,
      O => n_0_ddr2_pre_flag_r_i_4
    );
ddr2_pre_flag_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ddr2_pre_flag_r_i_1,
      Q => n_0_ddr2_pre_flag_r_reg,
      R => '0'
    );
ddr2_refresh_flag_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C5D5D5D0C0C0C0C"
    )
    port map (
      I0 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      I1 => \n_0_cnt_init_mr_r[1]_i_3\,
      I2 => mem_init_done_r,
      I3 => cnt_cmd_done_r,
      I4 => mem_init_done_r0,
      I5 => ddr2_refresh_flag_r,
      O => n_0_ddr2_refresh_flag_r_i_1
    );
ddr2_refresh_flag_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => n_0_mem_init_done_r_i_2,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => ddr2_refresh_flag_r,
      I4 => n_0_cnt_init_mr_done_r_reg,
      I5 => \n_0_init_state_r_reg[2]\,
      O => mem_init_done_r0
    );
ddr2_refresh_flag_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_ddr2_refresh_flag_r_i_1,
      Q => ddr2_refresh_flag_r,
      R => '0'
    );
detect_pi_found_dqs_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_cnt_cmd_r[6]_i_3\,
      I1 => \^o6\,
      I2 => cnt_cmd_r(6),
      O => detect_pi_found_dqs0
    );
detect_pi_found_dqs_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => detect_pi_found_dqs0,
      Q => \^detect_pi_found_dqs\,
      R => I7
    );
\en_cnt_div4.enable_wrlvl_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
    port map (
      I0 => enable_wrlvl_cnt(0),
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(4),
      I3 => enable_wrlvl_cnt(2),
      I4 => enable_wrlvl_cnt(1),
      I5 => I102,
      O => \n_0_en_cnt_div4.enable_wrlvl_cnt[0]_i_1\
    );
\en_cnt_div4.enable_wrlvl_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000099999998"
    )
    port map (
      I0 => enable_wrlvl_cnt(0),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(2),
      I3 => enable_wrlvl_cnt(4),
      I4 => enable_wrlvl_cnt(3),
      I5 => I102,
      O => \n_0_en_cnt_div4.enable_wrlvl_cnt[1]_i_1\
    );
\en_cnt_div4.enable_wrlvl_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE1E1E1E0"
    )
    port map (
      I0 => enable_wrlvl_cnt(0),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(2),
      I3 => enable_wrlvl_cnt(4),
      I4 => enable_wrlvl_cnt(3),
      I5 => \^o21\,
      O => \n_0_en_cnt_div4.enable_wrlvl_cnt[2]_i_1\
    );
\en_cnt_div4.enable_wrlvl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFE0100"
    )
    port map (
      I0 => enable_wrlvl_cnt(0),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(2),
      I3 => enable_wrlvl_cnt(4),
      I4 => enable_wrlvl_cnt(3),
      I5 => \^o21\,
      O => \n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_1\
    );
\en_cnt_div4.enable_wrlvl_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
    port map (
      I0 => \n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_3\,
      I1 => wrlvl_odt,
      I2 => n_0_wrlvl_final_if_rst_i_3,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      O => \^o21\
    );
\en_cnt_div4.enable_wrlvl_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => enable_wrlvl_cnt(3),
      I1 => enable_wrlvl_cnt(4),
      I2 => enable_wrlvl_cnt(2),
      I3 => enable_wrlvl_cnt(1),
      I4 => enable_wrlvl_cnt(0),
      O => \n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_3\
    );
\en_cnt_div4.enable_wrlvl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FE00"
    )
    port map (
      I0 => enable_wrlvl_cnt(0),
      I1 => enable_wrlvl_cnt(1),
      I2 => enable_wrlvl_cnt(2),
      I3 => enable_wrlvl_cnt(4),
      I4 => enable_wrlvl_cnt(3),
      I5 => I102,
      O => \n_0_en_cnt_div4.enable_wrlvl_cnt[4]_i_1\
    );
\en_cnt_div4.enable_wrlvl_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div4.enable_wrlvl_cnt[0]_i_1\,
      Q => enable_wrlvl_cnt(0),
      R => '0'
    );
\en_cnt_div4.enable_wrlvl_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div4.enable_wrlvl_cnt[1]_i_1\,
      Q => enable_wrlvl_cnt(1),
      R => '0'
    );
\en_cnt_div4.enable_wrlvl_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div4.enable_wrlvl_cnt[2]_i_1\,
      Q => enable_wrlvl_cnt(2),
      R => I7
    );
\en_cnt_div4.enable_wrlvl_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_1\,
      Q => enable_wrlvl_cnt(3),
      R => I7
    );
\en_cnt_div4.enable_wrlvl_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div4.enable_wrlvl_cnt[4]_i_1\,
      Q => enable_wrlvl_cnt(4),
      R => '0'
    );
\en_cnt_div4.wrlvl_odt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
    port map (
      I0 => enable_wrlvl_cnt(2),
      I1 => enable_wrlvl_cnt(3),
      I2 => enable_wrlvl_cnt(4),
      I3 => enable_wrlvl_cnt(0),
      I4 => enable_wrlvl_cnt(1),
      I5 => wrlvl_odt,
      O => \n_0_en_cnt_div4.wrlvl_odt_i_1\
    );
\en_cnt_div4.wrlvl_odt_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_en_cnt_div4.wrlvl_odt_i_1\,
      Q => wrlvl_odt,
      R => I7
    );
\even_cwl.phy_cas_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBA5FAAFBB8DF9"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_even_cwl.phy_cas_n[0]_i_1\
    );
\even_cwl.phy_cas_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_even_cwl.phy_cas_n[0]_i_1\,
      Q => phy_cas_n(0),
      R => '0'
    );
\even_cwl.phy_ras_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED3FFFE9DF77FFCD"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_even_cwl.phy_ras_n[0]_i_1\
    );
\even_cwl.phy_ras_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_even_cwl.phy_ras_n[0]_i_1\,
      Q => phy_ras_n(0),
      R => '0'
    );
\even_cwl.phy_we_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFBB7FAB7F8EFFB"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_even_cwl.phy_we_n[0]_i_1\
    );
\even_cwl.phy_we_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_even_cwl.phy_we_n[0]_i_1\,
      Q => phy_we_n(0),
      R => '0'
    );
first_rdlvl_pat_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF700"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => n_0_wrlvl_final_if_rst_i_3,
      I3 => first_rdlvl_pat_r,
      I4 => prbs_last_byte_done,
      I5 => I75,
      O => n_0_first_rdlvl_pat_r_i_1
    );
first_rdlvl_pat_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_first_rdlvl_pat_r_i_1,
      Q => first_rdlvl_pat_r,
      R => '0'
    );
first_wrcal_pat_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF444F"
    )
    port map (
      I0 => \n_0_wrcal_wr_cnt[3]_i_2\,
      I1 => first_wrcal_pat_r,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => n_0_first_wrcal_pat_r_i_2,
      I4 => I75,
      O => n_0_first_wrcal_pat_r_i_1
    );
first_wrcal_pat_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      O => n_0_first_wrcal_pat_r_i_2
    );
first_wrcal_pat_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_first_wrcal_pat_r_i_1,
      Q => first_wrcal_pat_r,
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      I1 => phy_address(39),
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABABAAAB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\,
      I1 => n_0_wrlvl_final_if_rst_i_3,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \gen_rnk[0].mr2_r_reg[0]_1\(1),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000100000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D3"
    )
    port map (
      I0 => cnt_init_mr_r(0),
      I1 => ddr2_refresh_flag_r,
      I2 => cnt_init_mr_r(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002001000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      I1 => phy_address(40),
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAB00A8FFAB0FAB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[0]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555755"
    )
    port map (
      I0 => phy_address(41),
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\,
      I1 => n_0_burst_addr_r_reg,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      I3 => phy_address(42),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFDFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      I1 => phy_address(43),
      I2 => phy_address(42),
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2820"
    )
    port map (
      I0 => \n_0_cnt_init_mr_r[1]_i_2\,
      I1 => cnt_init_mr_r(1),
      I2 => ddr2_refresh_flag_r,
      I3 => cnt_init_mr_r(0),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      I1 => phy_address(44),
      I2 => phy_address(42),
      I3 => phy_address(43),
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\,
      I1 => p_0_in14_in,
      I2 => \oclk_wr_cnt_reg__0\(3),
      I3 => \oclk_wr_cnt_reg__0\(2),
      I4 => \oclk_wr_cnt_reg__0\(0),
      I5 => \oclk_wr_cnt_reg__0\(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444440FF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FFF6FFF6FFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
    port map (
      I0 => cnt_init_mr_r(0),
      I1 => ddr2_refresh_flag_r,
      I2 => cnt_init_mr_r(1),
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => phy_address(41),
      I3 => \n_0_init_state_r_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAABFFF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\,
      I1 => phy_address(42),
      I2 => phy_address(43),
      I3 => phy_address(44),
      I4 => phy_address(45),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABF"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\,
      I4 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF08"
    )
    port map (
      I0 => ddr2_refresh_flag_r,
      I1 => cnt_init_mr_r(1),
      I2 => cnt_init_mr_r(0),
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => n_0_wrlvl_final_if_rst_i_3,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200220"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt[8]_i_8\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I4 => I2,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040800000010"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFFFD0"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\,
      I3 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\,
      I4 => phy_address(46),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => phy_address(44),
      I1 => phy_address(43),
      I2 => phy_address(42),
      I3 => phy_address(45),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101F1F101"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\,
      I3 => cnt_init_mr_r(0),
      I4 => ddr2_refresh_flag_r,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
    port map (
      I0 => phy_address(47),
      I1 => phy_address(44),
      I2 => phy_address(43),
      I3 => phy_address(42),
      I4 => phy_address(45),
      I5 => phy_address(46),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => cnt_init_mr_r(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABBBBAAA"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\,
      I3 => phy_address(47),
      I4 => phy_address(48),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => cnt_init_mr_r(1),
      I4 => cnt_init_mr_r(0),
      I5 => ddr2_refresh_flag_r,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0320000000000322"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => phy_address(46),
      I1 => phy_address(45),
      I2 => phy_address(42),
      I3 => phy_address(43),
      I4 => phy_address(44),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555755"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\,
      I1 => \wrcal_wr_cnt_reg__0\(0),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      I3 => \wrcal_wr_cnt_reg__0\(2),
      I4 => \wrcal_wr_cnt_reg__0\(3),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FF44444444"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3\,
      I1 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\,
      I3 => \oclk_wr_cnt_reg__0\(2),
      I4 => \oclk_wr_cnt_reg__0\(3),
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(1),
      I1 => \oclk_wr_cnt_reg__0\(0),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8\
    );
\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0810000000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1\,
      Q => phy_address(39),
      S => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1\,
      Q => phy_address(49),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1\,
      Q => phy_address(51),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1\,
      Q => phy_address(40),
      S => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1\,
      Q => phy_address(41),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1\,
      Q => phy_address(42),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1\,
      Q => phy_address(43),
      S => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2\,
      Q => phy_address(44),
      S => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1\,
      Q => phy_address(45),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1\,
      Q => phy_address(46),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1\,
      Q => phy_address(47),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_address_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1\,
      Q => phy_address(48),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_cnt_dllk_zqinit_r[7]_i_1\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFFFB3FFFFCFB"
    )
    port map (
      I0 => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => cnt_init_mr_r(0),
      I2 => ddr2_refresh_flag_r,
      I3 => cnt_init_mr_r(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_cnt_dllk_zqinit_r[7]_i_1\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7D7FFDFF7D7FFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3\,
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ddr2_refresh_flag_r,
      I1 => cnt_init_mr_r(1),
      O => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3\
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1\,
      Q => phy_bank(9),
      R => '0'
    );
\gen_no_mirror.div_clk_loop[0].phy_bank_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1\,
      Q => phy_bank(10),
      R => '0'
    );
\gen_rnk[0].mr2_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => \gen_rnk[0].mr2_r_reg[0]_1\(1),
      R => I8(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => init_complete_r1_timing,
      O => O1
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => init_complete_r2,
      Q => O2,
      R => I7
    );
init_complete_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => init_complete_r,
      Q => init_complete_r1,
      R => I7
    );
init_complete_r1_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => init_complete_r_timing,
      Q => init_complete_r1_timing,
      R => I7
    );
init_complete_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => init_complete_r1,
      Q => init_complete_r2,
      R => I7
    );
init_complete_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => n_0_init_complete_r_timing_i_2,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => init_complete_r,
      O => n_0_init_complete_r_i_1
    );
init_complete_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_complete_r_i_1,
      Q => init_complete_r,
      R => I7
    );
init_complete_r_timing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
    port map (
      I0 => init_complete_r_timing,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => n_0_init_complete_r_timing_i_2,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => n_0_init_complete_r_timing_i_1
    );
init_complete_r_timing_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      O => n_0_init_complete_r_timing_i_2
    );
init_complete_r_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_init_complete_r_timing_i_1,
      Q => init_complete_r_timing,
      R => I7
    );
\init_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBB888B"
    )
    port map (
      I0 => \n_0_init_state_r[0]_i_2\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r[0]_i_3\,
      I3 => \n_0_init_state_r[0]_i_4\,
      I4 => \n_0_init_state_r[0]_i_5\,
      I5 => \n_0_init_state_r[0]_i_6\,
      O => init_next_state(0)
    );
\init_state_r[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[0]_i_10\
    );
\init_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => cnt_cmd_done_r,
      O => \n_0_init_state_r[0]_i_2\
    );
\init_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F0CC44"
    )
    port map (
      I0 => n_0_ddr2_pre_flag_r_reg,
      I1 => \n_0_init_state_r[4]_i_9\,
      I2 => \n_0_init_state_r[0]_i_7\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[0]_i_3\
    );
\init_state_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[0]_i_4\
    );
\init_state_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08030B0F0800080C"
    )
    port map (
      I0 => \n_0_init_state_r[0]_i_8\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r[0]_i_9\,
      O => \n_0_init_state_r[0]_i_5\
    );
\init_state_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A222A22AA222A2"
    )
    port map (
      I0 => \n_0_init_state_r[0]_i_10\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \^pi_calib_done\,
      I5 => I16,
      O => \n_0_init_state_r[0]_i_6\
    );
\init_state_r[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(1),
      I1 => \reg_ctrl_cnt_r_reg__0\(0),
      I2 => \reg_ctrl_cnt_r_reg__0\(3),
      I3 => \reg_ctrl_cnt_r_reg__0\(2),
      O => \n_0_init_state_r[0]_i_7\
    );
\init_state_r[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => I2,
      I3 => I1,
      O => \n_0_init_state_r[0]_i_8\
    );
\init_state_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00707070FFFFFFFF"
    )
    port map (
      I0 => mem_init_done_r,
      I1 => ddr2_refresh_flag_r,
      I2 => n_0_cnt_init_mr_done_r_reg,
      I3 => I2,
      I4 => I1,
      I5 => \n_0_num_refresh[3]_i_4\,
      O => \n_0_init_state_r[0]_i_9\
    );
\init_state_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000C00000"
    )
    port map (
      I0 => rdlvl_last_byte_done,
      I1 => I1,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => I2,
      I5 => \n_0_init_state_r[1]_i_12\,
      O => \n_0_init_state_r[1]_i_10\
    );
\init_state_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800080008000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => I2,
      I3 => I1,
      I4 => ddr2_refresh_flag_r,
      I5 => n_0_cnt_init_mr_done_r_reg,
      O => \n_0_init_state_r[1]_i_11\
    );
\init_state_r[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
    port map (
      I0 => \^stg1_wr_done\,
      I1 => rdlvl_last_byte_done,
      I2 => prbs_last_byte_done,
      I3 => I2,
      O => \n_0_init_state_r[1]_i_12\
    );
\init_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082AFFFF082A082A"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r[1]_i_4\,
      I3 => \n_0_init_state_r[1]_i_5\,
      I4 => \n_0_init_state_r[1]_i_6\,
      I5 => \n_0_init_state_r[1]_i_7\,
      O => \n_0_init_state_r[1]_i_2\
    );
\init_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33DC77DD33DC2288"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r[1]_i_8\,
      O => \n_0_init_state_r[1]_i_3\
    );
\init_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C4C5C4C1C0C5C4"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => n_0_ddr2_pre_flag_r_reg,
      I4 => cnt_init_af_done_r,
      I5 => mem_init_done_r,
      O => \n_0_init_state_r[1]_i_4\
    );
\init_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F07F007F00"
    )
    port map (
      I0 => I2,
      I1 => I1,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => I18,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[1]_i_5\
    );
\init_state_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAABAA"
    )
    port map (
      I0 => \n_0_init_state_r[1]_i_9\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[1]_i_6\
    );
\init_state_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFFFFFBEFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r[1]_i_10\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \^pi_calib_done\,
      O => \n_0_init_state_r[1]_i_7\
    );
\init_state_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"323232323F3F3C3F"
    )
    port map (
      I0 => I14,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => cnt_cmd_done_r,
      I4 => wrcal_prech_req,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[1]_i_8\
    );
\init_state_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E2EF2F"
    )
    port map (
      I0 => \n_0_init_state_r[1]_i_11\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => mem_init_done_r,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[1]_i_9\
    );
\init_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00035555FFFF5555"
    )
    port map (
      I0 => \n_0_init_state_r[2]_i_2\,
      I1 => \n_0_init_state_r[2]_i_3\,
      I2 => \n_0_init_state_r[4]_i_2\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r[2]_i_4\,
      O => init_next_state(2)
    );
\init_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_init_state_r[2]_i_5\,
      I1 => \n_0_init_state_r[2]_i_6\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r[2]_i_7\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r[2]_i_8\,
      O => \n_0_init_state_r[2]_i_2\
    );
\init_state_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[2]_i_3\
    );
\init_state_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5FFFD75F5FFFD3"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => I14,
      O => \n_0_init_state_r[2]_i_4\
    );
\init_state_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF004FFFFF"
    )
    port map (
      I0 => mem_init_done_r,
      I1 => cnt_init_af_done_r,
      I2 => \n_0_init_state_r[4]_i_12\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[2]_i_5\
    );
\init_state_r[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F07F0F0F"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[2]_i_6\
    );
\init_state_r[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F800FFFF"
    )
    port map (
      I0 => I17,
      I1 => \^pi_calib_done\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[2]_i_7\
    );
\init_state_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01F1F00F00F0F"
    )
    port map (
      I0 => n_0_cnt_init_mr_done_r_reg,
      I1 => I19,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => mem_init_done_r,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[2]_i_8\
    );
\init_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => \n_0_init_state_r[3]_i_2\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r[3]_i_3\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r[3]_i_4\,
      I5 => \n_0_init_state_r[3]_i_5\,
      O => init_next_state(3)
    );
\init_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1455400010554000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => cnt_cmd_done_r,
      O => \n_0_init_state_r[3]_i_2\
    );
\init_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707C707C707C404C"
    )
    port map (
      I0 => \n_0_init_state_r[3]_i_6\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r[3]_i_7\,
      I4 => \n_0_init_state_r[3]_i_8\,
      I5 => \n_0_num_refresh[3]_i_4\,
      O => \n_0_init_state_r[3]_i_3\
    );
\init_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCF0F0F4F4F0F0"
    )
    port map (
      I0 => \n_0_init_state_r[3]_i_9\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => mem_init_done_r,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[3]_i_4\
    );
\init_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0000000000000"
    )
    port map (
      I0 => \^pi_calib_done\,
      I1 => I17,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[3]_i_5\
    );
\init_state_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      I2 => \reg_ctrl_cnt_r_reg__0\(0),
      I3 => \reg_ctrl_cnt_r_reg__0\(3),
      I4 => \reg_ctrl_cnt_r_reg__0\(2),
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[3]_i_6\
    );
\init_state_r[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000220F"
    )
    port map (
      I0 => cnt_init_af_done_r,
      I1 => mem_init_done_r,
      I2 => n_0_ddr2_pre_flag_r_reg,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[3]_i_7\
    );
\init_state_r[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => I1,
      I2 => I2,
      O => \n_0_init_state_r[3]_i_8\
    );
\init_state_r[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => n_0_cnt_init_mr_done_r_reg,
      I3 => ddr2_refresh_flag_r,
      O => \n_0_init_state_r[3]_i_9\
    );
\init_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFDDD"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r[4]_i_2\,
      I4 => \n_0_init_state_r[4]_i_3\,
      I5 => \n_0_init_state_r[4]_i_4\,
      O => init_next_state(4)
    );
\init_state_r[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000040FFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_13\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[4]_i_10\
    );
\init_state_r[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5FFD5FFD5FFD5"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => I2,
      I2 => I1,
      I3 => n_0_cnt_init_mr_done_r_reg,
      I4 => ddr2_refresh_flag_r,
      I5 => mem_init_done_r,
      O => \n_0_init_state_r[4]_i_11\
    );
\init_state_r[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
    port map (
      I0 => mem_init_done_r,
      I1 => I19,
      I2 => \num_refresh_reg__0\(1),
      I3 => \num_refresh_reg__0\(0),
      I4 => \num_refresh_reg__0\(3),
      I5 => \num_refresh_reg__0\(2),
      O => \n_0_init_state_r[4]_i_12\
    );
\init_state_r[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555545"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \reg_ctrl_cnt_r_reg__0\(2),
      I2 => \reg_ctrl_cnt_r_reg__0\(3),
      I3 => \reg_ctrl_cnt_r_reg__0\(0),
      I4 => \reg_ctrl_cnt_r_reg__0\(1),
      O => \n_0_init_state_r[4]_i_13\
    );
\init_state_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82A2"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => cnt_cmd_done_r,
      O => \n_0_init_state_r[4]_i_2\
    );
\init_state_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444544455445544"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r[4]_i_5\,
      I2 => wrcal_prech_req,
      I3 => \n_0_init_state_r[4]_i_6\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => cnt_cmd_done_r,
      O => \n_0_init_state_r[4]_i_3\
    );
\init_state_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE000"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_7\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r[4]_i_8\,
      I3 => \n_0_init_state_r[4]_i_9\,
      I4 => \n_0_init_state_r[4]_i_10\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_init_state_r[4]_i_4\
    );
\init_state_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => wrlvl_byte_redo,
      I3 => I15,
      I4 => \^prech_req_posedge_r\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[4]_i_5\
    );
\init_state_r[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[4]_i_6\
    );
\init_state_r[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F05FFF57FF5FFF"
    )
    port map (
      I0 => \n_0_init_state_r[2]_i_7\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r[4]_i_11\,
      O => \n_0_init_state_r[4]_i_7\
    );
\init_state_r[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002202"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => n_0_ddr2_pre_flag_r_reg,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[0]\,
      O => \n_0_init_state_r[4]_i_8\
    );
\init_state_r[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_12\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => cnt_init_af_done_r,
      I3 => mem_init_done_r,
      O => \n_0_init_state_r[4]_i_9\
    );
\init_state_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FCFCF0F0FDFD"
    )
    port map (
      I0 => \n_0_init_state_r[5]_i_3\,
      I1 => \n_0_init_state_r[5]_i_4\,
      I2 => \n_0_init_state_r[5]_i_5\,
      I3 => \n_0_init_state_r[5]_i_6\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => \n_0_init_state_r[5]_i_1\
    );
\init_state_r[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt[8]_i_8\,
      O => \n_0_init_state_r[5]_i_10\
    );
\init_state_r[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002FFF"
    )
    port map (
      I0 => I18,
      I1 => cnt_cmd_done_r,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r[5]_i_21\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[5]_i_11\
    );
\init_state_r[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA00A000A002"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r[5]_i_22\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_init_state_r[5]_i_12\
    );
\init_state_r[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[5]_i_13\
    );
\init_state_r[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA0A20002"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r[5]_i_23\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r[5]_i_24\,
      O => \n_0_init_state_r[5]_i_15\
    );
\init_state_r[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(3),
      I1 => \oclk_wr_cnt_reg__0\(2),
      I2 => \oclk_wr_cnt_reg__0\(0),
      I3 => \oclk_wr_cnt_reg__0\(1),
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => n_0_burst_addr_r_reg,
      O => \n_0_init_state_r[5]_i_17\
    );
\init_state_r[5]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[5]_i_19\
    );
\init_state_r[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404440"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \^prech_req_posedge_r\,
      I3 => prbs_last_byte_done,
      I4 => prbs_rdlvl_done_r1,
      I5 => I2,
      O => \n_0_init_state_r[5]_i_21\
    );
\init_state_r[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => wrcal_prech_req,
      I2 => I15,
      I3 => \^prech_req_posedge_r\,
      O => \n_0_init_state_r[5]_i_22\
    );
\init_state_r[5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777747"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => cnt_init_pre_wait_done_r,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[5]_i_23\
    );
\init_state_r[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444040000000400"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => num_reads(1),
      I3 => num_reads(0),
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => cnt_cmd_done_r,
      O => \n_0_init_state_r[5]_i_24\
    );
\init_state_r[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"337C337F7F7F7F7F"
    )
    port map (
      I0 => cnt_cmd_done_r,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => n_0_cnt_dllk_zqinit_done_r_reg,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[5]_i_25\
    );
\init_state_r[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BAFFF0FFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => init_next_state023_out,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => cnt_cmd_done_r,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[5]_i_26\
    );
\init_state_r[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5E5F5F5F5F"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \wrcal_wr_cnt_reg__0\(1),
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \wrcal_wr_cnt_reg__0\(2),
      I4 => \wrcal_wr_cnt_reg__0\(3),
      I5 => \wrcal_wr_cnt_reg__0\(0),
      O => \n_0_init_state_r[5]_i_27\
    );
\init_state_r[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFBFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r[5]_i_29\,
      I2 => \n_0_wrcal_reads_reg[1]\,
      I3 => \n_0_wrcal_reads_reg[0]\,
      I4 => \n_0_init_state_r[5]_i_30\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[5]_i_28\
    );
\init_state_r[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[5]\,
      I1 => \n_0_wrcal_reads_reg[4]\,
      I2 => \n_0_wrcal_reads_reg[6]\,
      I3 => \n_0_wrcal_reads_reg[7]\,
      O => \n_0_init_state_r[5]_i_29\
    );
\init_state_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
    port map (
      I0 => \n_0_init_state_r[5]_i_9\,
      I1 => \n_0_init_state_r[5]_i_10\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[2]\,
      I4 => \n_0_init_state_r[5]_i_11\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => \n_0_init_state_r[5]_i_3\
    );
\init_state_r[5]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[2]\,
      I1 => \n_0_wrcal_reads_reg[3]\,
      O => \n_0_init_state_r[5]_i_30\
    );
\init_state_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAAEAAAAAAAE"
    )
    port map (
      I0 => \n_0_init_state_r[5]_i_12\,
      I1 => cnt_cmd_done_r,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r[5]_i_13\,
      I5 => I14,
      O => \n_0_init_state_r[5]_i_4\
    );
\init_state_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBBBBBBBBBB"
    )
    port map (
      I0 => \n_0_init_state_r[5]_i_15\,
      I1 => \n_0_init_state_r_reg[5]_i_16\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => cnt_cmd_done_r,
      O => \n_0_init_state_r[5]_i_5\
    );
\init_state_r[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7654FFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r[5]_i_17\,
      I4 => \n_0_init_state_r_reg[5]_i_18\,
      O => \n_0_init_state_r[5]_i_6\
    );
\init_state_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8804000000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \^pi_calib_done\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_init_state_r[5]_i_7\
    );
\init_state_r[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111011DCDDDCDD"
    )
    port map (
      I0 => \n_0_init_state_r[4]_i_3\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r[5]_i_19\,
      I4 => cnt_cmd_done_r,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_init_state_r[5]_i_8\
    );
\init_state_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => I20,
      I2 => I21,
      I3 => phy_mc_go,
      I4 => \^o4\,
      I5 => \n_0_init_state_r[5]_i_13\,
      O => \n_0_init_state_r[5]_i_9\
    );
\init_state_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[5]_i_1\,
      D => init_next_state(0),
      Q => \n_0_init_state_r_reg[0]\,
      R => I8(0)
    );
\init_state_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[5]_i_1\,
      D => init_next_state(1),
      Q => \n_0_init_state_r_reg[1]\,
      R => I8(0)
    );
\init_state_r_reg[1]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_init_state_r[1]_i_2\,
      I1 => \n_0_init_state_r[1]_i_3\,
      O => init_next_state(1),
      S => \n_0_init_state_r_reg[5]\
    );
\init_state_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[5]_i_1\,
      D => init_next_state(2),
      Q => \n_0_init_state_r_reg[2]\,
      R => I8(0)
    );
\init_state_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[5]_i_1\,
      D => init_next_state(3),
      Q => \n_0_init_state_r_reg[3]\,
      R => I8(0)
    );
\init_state_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[5]_i_1\,
      D => init_next_state(4),
      Q => \n_0_init_state_r_reg[4]\,
      R => I8(0)
    );
\init_state_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_init_state_r[5]_i_1\,
      D => init_next_state(5),
      Q => \n_0_init_state_r_reg[5]\,
      R => I8(0)
    );
\init_state_r_reg[5]_i_16\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_init_state_r[5]_i_25\,
      I1 => \n_0_init_state_r[5]_i_26\,
      O => \n_0_init_state_r_reg[5]_i_16\,
      S => \n_0_init_state_r_reg[1]\
    );
\init_state_r_reg[5]_i_18\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_init_state_r[5]_i_27\,
      I1 => \n_0_init_state_r[5]_i_28\,
      O => \n_0_init_state_r_reg[5]_i_18\,
      S => \n_0_init_state_r_reg[2]\
    );
\init_state_r_reg[5]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_init_state_r[5]_i_7\,
      I1 => \n_0_init_state_r[5]_i_8\,
      O => init_next_state(5),
      S => \n_0_init_state_r_reg[5]\
    );
mem_init_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => n_0_cnt_init_mr_done_r_reg,
      I2 => ddr2_refresh_flag_r,
      I3 => \n_0_wrcal_reads[7]_i_4\,
      I4 => n_0_mem_init_done_r_i_2,
      I5 => mem_init_done_r,
      O => n_0_mem_init_done_r_i_1
    );
mem_init_done_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      O => n_0_mem_init_done_r_i_2
    );
mem_init_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mem_init_done_r_i_1,
      Q => mem_init_done_r,
      R => I7
    );
mem_reg_0_15_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(15),
      I1 => I11,
      I2 => phy_wrdata(29),
      O => phy_dout(1)
    );
\mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(22),
      I1 => I12,
      I2 => phy_address(51),
      O => O19(1)
    );
mem_reg_0_15_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(6),
      I1 => I11,
      I2 => phy_wrdata(13),
      O => phy_dout(0)
    );
\mem_reg_0_15_0_5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I86,
      I1 => I12,
      I2 => phy_address(51),
      O => O19(0)
    );
mem_reg_0_15_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(38),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(2)
    );
\mem_reg_0_15_0_5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I12,
      I1 => phy_address(51),
      O => O19(3)
    );
mem_reg_0_15_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(34),
      I1 => I12,
      I2 => phy_address(51),
      O => O19(2)
    );
mem_reg_0_15_0_5_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(58),
      I1 => I11,
      I2 => phy_wrdata(93),
      O => phy_dout(3)
    );
mem_reg_0_15_12_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(19),
      I1 => I10,
      I2 => phy_address(47),
      O => O18(1)
    );
\mem_reg_0_15_12_17_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(54),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(10)
    );
\mem_reg_0_15_12_17_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(14),
      I1 => I12,
      I2 => phy_address(42),
      O => O19(9)
    );
\mem_reg_0_15_12_17_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(50),
      I1 => I13,
      I2 => phy_wrdata(127),
      O => O20(2)
    );
mem_reg_0_15_12_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(8),
      I1 => I10,
      I2 => phy_address(47),
      O => O18(0)
    );
\mem_reg_0_15_12_17_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(44),
      I1 => I11,
      I2 => phy_wrdata(125),
      O => phy_dout(9)
    );
\mem_reg_0_15_12_17_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(3),
      I1 => I12,
      I2 => phy_address(42),
      O => O19(8)
    );
mem_reg_0_15_12_17_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(77),
      I1 => I13,
      I2 => phy_wrdata(122),
      O => O20(4)
    );
mem_reg_0_15_12_17_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(68),
      I1 => I11,
      I2 => phy_wrdata(93),
      O => phy_dout(11)
    );
\mem_reg_0_15_12_17_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(62),
      I1 => I13,
      I2 => phy_wrdata(127),
      O => O20(3)
    );
mem_reg_0_15_18_23_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I10,
      I1 => phy_address(47),
      O => O18(3)
    );
\mem_reg_0_15_18_23_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(39),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(13)
    );
\mem_reg_0_15_18_23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I12,
      I1 => phy_address(42),
      O => O19(11)
    );
mem_reg_0_15_18_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(31),
      I1 => I10,
      I2 => phy_address(47),
      O => O18(2)
    );
\mem_reg_0_15_18_23_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(27),
      I1 => I11,
      I2 => phy_wrdata(93),
      O => phy_dout(12)
    );
\mem_reg_0_15_18_23_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(26),
      I1 => I12,
      I2 => phy_address(42),
      O => O19(10)
    );
mem_reg_0_15_18_23_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(47),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(14)
    );
mem_reg_0_15_18_23_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(87),
      I1 => I11,
      I2 => phy_wrdata(127),
      O => phy_dout(16)
    );
mem_reg_0_15_18_23_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(75),
      I1 => I11,
      I2 => phy_wrdata(93),
      O => phy_dout(15)
    );
\mem_reg_0_15_24_29_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(8),
      I1 => I13,
      I2 => phy_wrdata(24),
      O => O20(5)
    );
\mem_reg_0_15_24_29_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(28),
      I1 => I13,
      I2 => phy_wrdata(125),
      O => O20(7)
    );
mem_reg_0_15_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(16),
      I1 => I13,
      I2 => phy_wrdata(109),
      O => O20(6)
    );
mem_reg_0_15_24_29_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(48),
      I1 => I13,
      I2 => phy_wrdata(109),
      O => O20(9)
    );
mem_reg_0_15_24_29_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(40),
      I1 => I13,
      I2 => phy_wrdata(125),
      O => O20(8)
    );
mem_reg_0_15_30_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(17),
      I1 => I10,
      I2 => phy_address(45),
      O => O18(5)
    );
\mem_reg_0_15_30_35_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(14),
      I1 => I11,
      I2 => phy_wrdata(24),
      O => phy_dout(17)
    );
mem_reg_0_15_30_35_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(6),
      I1 => I10,
      I2 => phy_address(45),
      O => O18(4)
    );
\mem_reg_0_15_30_35_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I86,
      I1 => I12,
      I2 => phy_ras_n(0),
      O => O19(12)
    );
\mem_reg_0_15_30_35_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(60),
      I1 => I13,
      I2 => phy_wrdata(93),
      O => O20(10)
    );
mem_reg_0_15_30_35_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I10,
      I1 => phy_address(45),
      O => O18(7)
    );
\mem_reg_0_15_30_35_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(37),
      I1 => I11,
      I2 => phy_wrdata(125),
      O => phy_dout(19)
    );
mem_reg_0_15_30_35_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(29),
      I1 => I10,
      I2 => phy_address(45),
      O => O18(6)
    );
\mem_reg_0_15_30_35_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(25),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(18)
    );
\mem_reg_0_15_30_35_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(3),
      I1 => I13,
      I2 => phy_wrdata(125),
      O => O20(11)
    );
mem_reg_0_15_30_35_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(20),
      I1 => I13,
      I2 => phy_wrdata(24),
      O => O20(12)
    );
mem_reg_0_15_36_41_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => mc_odt(0),
      I1 => I10,
      I2 => calib_odt(0),
      O => O18(8)
    );
\mem_reg_0_15_36_41_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(57),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(21)
    );
\mem_reg_0_15_36_41_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(11),
      I1 => I12,
      I2 => phy_address(39),
      O => O19(14)
    );
\mem_reg_0_15_36_41_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(53),
      I1 => I13,
      I2 => phy_wrdata(127),
      O => O20(13)
    );
mem_reg_0_15_36_41_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(46),
      I1 => I11,
      I2 => phy_wrdata(125),
      O => phy_dout(20)
    );
\mem_reg_0_15_36_41_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(0),
      I1 => I12,
      I2 => phy_address(39),
      O => O19(13)
    );
mem_reg_0_15_36_41_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(80),
      I1 => I13,
      I2 => phy_wrdata(122),
      O => O20(15)
    );
mem_reg_0_15_36_41_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(72),
      I1 => I11,
      I2 => phy_wrdata(93),
      O => phy_dout(22)
    );
\mem_reg_0_15_36_41_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(66),
      I1 => I13,
      I2 => phy_wrdata(127),
      O => O20(14)
    );
mem_reg_0_15_36_41_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(5),
      I1 => I11,
      I2 => phy_wrdata(125),
      O => phy_dout(23)
    );
mem_reg_0_15_42_47_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(18),
      I1 => I10,
      I2 => phy_address(46),
      O => O18(10)
    );
\mem_reg_0_15_42_47_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I12,
      I1 => phy_address(39),
      O => O19(16)
    );
\mem_reg_0_15_42_47_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(30),
      I1 => I13,
      I2 => phy_wrdata(109),
      O => O20(17)
    );
mem_reg_0_15_42_47_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(7),
      I1 => I10,
      I2 => phy_address(46),
      O => O18(9)
    );
\mem_reg_0_15_42_47_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(23),
      I1 => I11,
      I2 => phy_wrdata(24),
      O => phy_dout(24)
    );
\mem_reg_0_15_42_47_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(23),
      I1 => I12,
      I2 => phy_address(39),
      O => O19(15)
    );
\mem_reg_0_15_42_47_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(18),
      I1 => I13,
      I2 => phy_wrdata(93),
      O => O20(16)
    );
mem_reg_0_15_42_47_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I10,
      I1 => phy_address(46),
      O => O18(12)
    );
\mem_reg_0_15_42_47_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(56),
      I1 => I11,
      I2 => phy_wrdata(127),
      O => phy_dout(25)
    );
\mem_reg_0_15_42_47_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(21),
      I1 => I12,
      I2 => phy_address(49),
      O => O19(18)
    );
mem_reg_0_15_42_47_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(30),
      I1 => I10,
      I2 => phy_address(46),
      O => O18(11)
    );
\mem_reg_0_15_42_47_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(10),
      I1 => I12,
      I2 => phy_address(49),
      O => O19(17)
    );
\mem_reg_0_15_42_47_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(41),
      I1 => I13,
      I2 => phy_wrdata(109),
      O => O20(18)
    );
mem_reg_0_15_42_47_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(83),
      I1 => I11,
      I2 => phy_wrdata(122),
      O => phy_dout(27)
    );
\mem_reg_0_15_42_47_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I12,
      I1 => phy_address(49),
      O => O19(20)
    );
\mem_reg_0_15_42_47_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(78),
      I1 => I13,
      I2 => phy_wrdata(127),
      O => O20(20)
    );
mem_reg_0_15_42_47_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(70),
      I1 => I11,
      I2 => phy_wrdata(127),
      O => phy_dout(26)
    );
\mem_reg_0_15_42_47_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(33),
      I1 => I12,
      I2 => phy_address(49),
      O => O19(19)
    );
\mem_reg_0_15_42_47_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(63),
      I1 => I13,
      I2 => phy_wrdata(93),
      O => O20(19)
    );
mem_reg_0_15_48_53_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(15),
      I1 => I10,
      I2 => phy_address(43),
      O => O18(14)
    );
\mem_reg_0_15_48_53_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(13),
      I1 => I11,
      I2 => phy_wrdata(29),
      O => phy_dout(29)
    );
\mem_reg_0_15_48_53_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I85(3),
      I1 => I12,
      I2 => phy_bank(10),
      O => O19(22)
    );
\mem_reg_0_15_48_53_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(9),
      I1 => I13,
      I2 => phy_wrdata(29),
      O => O20(22)
    );
mem_reg_0_15_48_53_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(4),
      I1 => I10,
      I2 => phy_address(43),
      O => O18(13)
    );
\mem_reg_0_15_48_53_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(4),
      I1 => I11,
      I2 => phy_wrdata(13),
      O => phy_dout(28)
    );
\mem_reg_0_15_48_53_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I85(1),
      I1 => I12,
      I2 => phy_bank(10),
      O => O19(21)
    );
\mem_reg_0_15_48_53_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(0),
      I1 => I13,
      I2 => phy_wrdata(13),
      O => O20(21)
    );
mem_reg_0_15_48_53_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I10,
      I1 => phy_address(43),
      O => O18(16)
    );
\mem_reg_0_15_48_53_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(35),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(30)
    );
\mem_reg_0_15_48_53_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I12,
      I1 => phy_bank(10),
      O => O19(24)
    );
\mem_reg_0_15_48_53_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(29),
      I1 => I13,
      I2 => phy_wrdata(109),
      O => O20(23)
    );
mem_reg_0_15_48_53_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(27),
      I1 => I10,
      I2 => phy_address(43),
      O => O18(15)
    );
\mem_reg_0_15_48_53_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I85(5),
      I1 => I12,
      I2 => phy_bank(10),
      O => O19(23)
    );
\mem_reg_0_15_48_53_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(55),
      I1 => I11,
      I2 => phy_wrdata(93),
      O => phy_dout(31)
    );
\mem_reg_0_15_48_53_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I85(2),
      I1 => I12,
      I2 => phy_bank(9),
      O => O19(26)
    );
\mem_reg_0_15_48_53_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(49),
      I1 => I13,
      I2 => phy_wrdata(93),
      O => O20(24)
    );
mem_reg_0_15_48_53_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I82(0),
      I1 => I10,
      I2 => phy_we_n(0),
      O => O18(17)
    );
\mem_reg_0_15_48_53_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I85(0),
      I1 => I12,
      I2 => phy_bank(9),
      O => O19(25)
    );
\mem_reg_0_15_54_59_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(82),
      I1 => I11,
      I2 => phy_wrdata(125),
      O => phy_dout(33)
    );
\mem_reg_0_15_54_59_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I11,
      I1 => phy_bank(9),
      O => O19(28)
    );
\mem_reg_0_15_54_59_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(76),
      I1 => I13,
      I2 => phy_wrdata(125),
      O => O20(26)
    );
\mem_reg_0_15_54_59_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(69),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(32)
    );
\mem_reg_0_15_54_59_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I85(4),
      I1 => I12,
      I2 => phy_bank(9),
      O => O19(27)
    );
\mem_reg_0_15_54_59_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(61),
      I1 => I13,
      I2 => phy_wrdata(109),
      O => O20(25)
    );
mem_reg_0_15_54_59_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I80,
      I1 => I10,
      I2 => phy_cs_n(0),
      O => O18(18)
    );
\mem_reg_0_15_54_59_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(12),
      I1 => I11,
      I2 => phy_address(40),
      O => O19(30)
    );
\mem_reg_0_15_54_59_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(10),
      I1 => I12,
      I2 => phy_wrdata(24),
      O => O20(27)
    );
mem_reg_0_15_54_59_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(1),
      I1 => I11,
      I2 => phy_address(40),
      O => O19(29)
    );
mem_reg_0_15_54_59_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(36),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(35)
    );
\mem_reg_0_15_54_59_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I11,
      I1 => phy_address(40),
      O => O19(32)
    );
\mem_reg_0_15_54_59_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(31),
      I1 => I12,
      I2 => phy_wrdata(125),
      O => O20(29)
    );
mem_reg_0_15_54_59_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(24),
      I1 => I11,
      I2 => phy_wrdata(93),
      O => phy_dout(34)
    );
\mem_reg_0_15_54_59_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(24),
      I1 => I11,
      I2 => phy_address(40),
      O => O19(31)
    );
\mem_reg_0_15_54_59_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(19),
      I1 => I12,
      I2 => phy_wrdata(109),
      O => O20(28)
    );
mem_reg_0_15_60_65_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I81(1),
      I1 => I10,
      I2 => calib_cke(3),
      O => O18(20)
    );
\mem_reg_0_15_60_65_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(16),
      I1 => I11,
      I2 => phy_address(44),
      O => O19(34)
    );
\mem_reg_0_15_60_65_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(51),
      I1 => I12,
      I2 => phy_wrdata(109),
      O => O20(31)
    );
mem_reg_0_15_60_65_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I81(0),
      I1 => I10,
      I2 => calib_cke(3),
      O => O18(19)
    );
\mem_reg_0_15_60_65_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(45),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(36)
    );
\mem_reg_0_15_60_65_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(5),
      I1 => I11,
      I2 => phy_address(44),
      O => O19(33)
    );
\mem_reg_0_15_60_65_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(42),
      I1 => I12,
      I2 => phy_wrdata(125),
      O => O20(30)
    );
mem_reg_0_15_60_65_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(84),
      I1 => I10,
      I2 => phy_wrdata(127),
      O => phy_dout(38)
    );
mem_reg_0_15_60_65_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(71),
      I1 => I10,
      I2 => phy_wrdata(93),
      O => phy_dout(37)
    );
\mem_reg_0_15_60_65_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(64),
      I1 => I12,
      I2 => phy_wrdata(93),
      O => O20(32)
    );
mem_reg_0_15_60_65_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(7),
      I1 => I10,
      I2 => phy_wrdata(125),
      O => phy_dout(39)
    );
mem_reg_0_15_66_71_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I11,
      I1 => phy_address(44),
      O => O19(36)
    );
\mem_reg_0_15_66_71_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(33),
      I1 => I12,
      I2 => phy_wrdata(109),
      O => O20(34)
    );
mem_reg_0_15_66_71_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(26),
      I1 => I10,
      I2 => phy_wrdata(24),
      O => phy_dout(40)
    );
\mem_reg_0_15_66_71_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(28),
      I1 => I11,
      I2 => phy_address(44),
      O => O19(35)
    );
\mem_reg_0_15_66_71_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(21),
      I1 => I12,
      I2 => phy_wrdata(93),
      O => O20(33)
    );
mem_reg_0_15_66_71_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(59),
      I1 => I10,
      I2 => phy_wrdata(127),
      O => phy_dout(41)
    );
mem_reg_0_15_66_71_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(43),
      I1 => I12,
      I2 => phy_wrdata(109),
      O => O20(35)
    );
mem_reg_0_15_66_71_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(86),
      I1 => I10,
      I2 => phy_wrdata(122),
      O => phy_dout(43)
    );
\mem_reg_0_15_66_71_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(81),
      I1 => I12,
      I2 => phy_wrdata(127),
      O => O20(37)
    );
mem_reg_0_15_66_71_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(74),
      I1 => I10,
      I2 => phy_wrdata(127),
      O => phy_dout(42)
    );
\mem_reg_0_15_66_71_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(67),
      I1 => I12,
      I2 => phy_wrdata(93),
      O => O20(36)
    );
\mem_reg_0_15_6_11_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(85),
      I1 => I11,
      I2 => phy_wrdata(125),
      O => phy_dout(5)
    );
\mem_reg_0_15_6_11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(13),
      I1 => I12,
      I2 => phy_address(41),
      O => O19(5)
    );
mem_reg_0_15_6_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(73),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(4)
    );
\mem_reg_0_15_6_11_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(2),
      I1 => I12,
      I2 => phy_address(41),
      O => O19(4)
    );
\mem_reg_0_15_6_11_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(1),
      I1 => I13,
      I2 => phy_wrdata(125),
      O => O20(0)
    );
mem_reg_0_15_6_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(12),
      I1 => I11,
      I2 => phy_wrdata(24),
      O => phy_dout(6)
    );
\mem_reg_0_15_6_11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I12,
      I1 => phy_address(41),
      O => O19(7)
    );
mem_reg_0_15_6_11_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(25),
      I1 => I12,
      I2 => phy_address(41),
      O => O19(6)
    );
\mem_reg_0_15_6_11_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(17),
      I1 => I13,
      I2 => phy_wrdata(24),
      O => O20(1)
    );
mem_reg_0_15_6_11_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(34),
      I1 => I11,
      I2 => phy_wrdata(125),
      O => phy_dout(8)
    );
mem_reg_0_15_6_11_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(22),
      I1 => I11,
      I2 => phy_wrdata(109),
      O => phy_dout(7)
    );
\mem_reg_0_15_72_77_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(20),
      I1 => I11,
      I2 => phy_address(48),
      O => O19(38)
    );
\mem_reg_0_15_72_77_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(11),
      I1 => I12,
      I2 => phy_wrdata(29),
      O => O20(39)
    );
mem_reg_0_15_72_77_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I80,
      I1 => I10,
      I2 => phy_cas_n(0),
      O => O18(21)
    );
\mem_reg_0_15_72_77_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(9),
      I1 => I11,
      I2 => phy_address(48),
      O => O19(37)
    );
\mem_reg_0_15_72_77_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(2),
      I1 => I12,
      I2 => phy_wrdata(13),
      O => O20(38)
    );
\mem_reg_0_15_72_77_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => I11,
      I1 => phy_address(48),
      O => O19(40)
    );
\mem_reg_0_15_72_77_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(32),
      I1 => I12,
      I2 => phy_wrdata(109),
      O => O20(40)
    );
\mem_reg_0_15_72_77_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I83(32),
      I1 => I11,
      I2 => phy_address(48),
      O => O19(39)
    );
\mem_reg_0_15_72_77_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(52),
      I1 => I12,
      I2 => phy_wrdata(93),
      O => O20(41)
    );
\mem_reg_0_15_78_79_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(79),
      I1 => I12,
      I2 => phy_wrdata(125),
      O => O20(43)
    );
\mem_reg_0_15_78_79_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I84(65),
      I1 => I12,
      I2 => phy_wrdata(109),
      O => O20(42)
    );
mpr_rdlvl_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
    port map (
      I0 => I1,
      I1 => n_0_wrlvl_final_if_rst_i_2,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => n_0_mpr_rdlvl_start_i_2,
      I5 => \^o11\,
      O => n_0_mpr_rdlvl_start_i_1
    );
mpr_rdlvl_start_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => n_0_mpr_rdlvl_start_i_2
    );
mpr_rdlvl_start_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mpr_rdlvl_start_i_1,
      Q => \^o11\,
      R => I7
    );
\my_empty[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => mc_wrdata_en,
      I1 => I10,
      I2 => \^calib_wrdata_en\,
      O => mux_wrdata_en
    );
\my_full[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I10,
      I1 => \^o3\,
      O => O17
    );
\num_refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \num_refresh_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\num_refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \num_refresh_reg__0\(0),
      I1 => \num_refresh_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\num_refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \num_refresh_reg__0\(2),
      I1 => \num_refresh_reg__0\(1),
      I2 => \num_refresh_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\num_refresh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_num_refresh[3]_i_4\,
      I3 => n_0_init_complete_r_timing_i_2,
      I4 => \n_0_num_refresh[3]_i_5\,
      I5 => I75,
      O => \n_0_num_refresh[3]_i_1\
    );
\num_refresh[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => \n_0_cnt_init_mr_r[1]_i_3\,
      I1 => I1,
      I2 => I2,
      O => num_refresh0
    );
\num_refresh[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \num_refresh_reg__0\(3),
      I1 => \num_refresh_reg__0\(0),
      I2 => \num_refresh_reg__0\(1),
      I3 => \num_refresh_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\num_refresh[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_num_refresh[3]_i_4\
    );
\num_refresh[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000009000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_num_refresh[3]_i_5\
    );
\num_refresh_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__1\(0),
      Q => \num_refresh_reg__0\(0),
      R => \n_0_num_refresh[3]_i_1\
    );
\num_refresh_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__1\(1),
      Q => \num_refresh_reg__0\(1),
      R => \n_0_num_refresh[3]_i_1\
    );
\num_refresh_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__1\(2),
      Q => \num_refresh_reg__0\(2),
      R => \n_0_num_refresh[3]_i_1\
    );
\num_refresh_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => num_refresh0,
      D => \p_0_in__1\(3),
      Q => \num_refresh_reg__0\(3),
      R => \n_0_num_refresh[3]_i_1\
    );
\oclk_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(0),
      O => \n_0_oclk_wr_cnt[0]_i_1\
    );
\oclk_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(1),
      I1 => \oclk_wr_cnt_reg__0\(0),
      O => \n_0_oclk_wr_cnt[1]_i_1\
    );
\oclk_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(2),
      I1 => \oclk_wr_cnt_reg__0\(0),
      I2 => \oclk_wr_cnt_reg__0\(1),
      O => \n_0_oclk_wr_cnt[2]_i_1\
    );
\oclk_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
    port map (
      I0 => \n_0_oclk_wr_cnt[3]_i_4\,
      I1 => \oclk_wr_cnt_reg__0\(3),
      I2 => \oclk_wr_cnt_reg__0\(2),
      I3 => \oclk_wr_cnt_reg__0\(0),
      I4 => \oclk_wr_cnt_reg__0\(1),
      I5 => I75,
      O => \n_0_oclk_wr_cnt[3]_i_1\
    );
\oclk_wr_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[3]\,
      O => p_0_in14_in
    );
\oclk_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \oclk_wr_cnt_reg__0\(3),
      I1 => \oclk_wr_cnt_reg__0\(1),
      I2 => \oclk_wr_cnt_reg__0\(0),
      I3 => \oclk_wr_cnt_reg__0\(2),
      O => oclk_wr_cnt0(3)
    );
\oclk_wr_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_oclk_wr_cnt[3]_i_4\
    );
\oclk_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in14_in,
      D => \n_0_oclk_wr_cnt[0]_i_1\,
      Q => \oclk_wr_cnt_reg__0\(0),
      R => \n_0_oclk_wr_cnt[3]_i_1\
    );
\oclk_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in14_in,
      D => \n_0_oclk_wr_cnt[1]_i_1\,
      Q => \oclk_wr_cnt_reg__0\(1),
      R => \n_0_oclk_wr_cnt[3]_i_1\
    );
\oclk_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => p_0_in14_in,
      D => \n_0_oclk_wr_cnt[2]_i_1\,
      Q => \oclk_wr_cnt_reg__0\(2),
      S => \n_0_oclk_wr_cnt[3]_i_1\
    );
\oclk_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => p_0_in14_in,
      D => oclk_wr_cnt0(3),
      Q => \oclk_wr_cnt_reg__0\(3),
      R => \n_0_oclk_wr_cnt[3]_i_1\
    );
\one_rank.stg1_wr_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^stg1_wr_done\,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      I2 => \n_0_reg_ctrl_cnt_r[3]_i_1\,
      I3 => rdlvl_last_byte_done,
      O => \n_0_one_rank.stg1_wr_done_i_1\
    );
\one_rank.stg1_wr_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_one_rank.stg1_wr_done_i_1\,
      Q => \^stg1_wr_done\,
      R => '0'
    );
out_fifo_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(77),
      I1 => I25,
      I2 => phy_wrdata(122),
      I3 => I98,
      I4 => I99(4),
      O => O40(4)
    );
out_fifo_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(62),
      I1 => I25,
      I2 => phy_wrdata(127),
      I3 => I98,
      I4 => I99(3),
      O => O40(3)
    );
\out_fifo_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(68),
      I1 => I22,
      I2 => phy_wrdata(93),
      I3 => I100,
      I4 => I101(11),
      O => O48(5)
    );
out_fifo_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(50),
      I1 => I25,
      I2 => phy_wrdata(127),
      I3 => I98,
      I4 => I99(2),
      O => O40(2)
    );
\out_fifo_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(54),
      I1 => I22,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(10),
      O => O48(4)
    );
\out_fifo_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(44),
      I1 => I22,
      I2 => phy_wrdata(125),
      I3 => I100,
      I4 => I101(9),
      O => O48(3)
    );
\out_fifo_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(34),
      I1 => I22,
      I2 => phy_wrdata(125),
      I3 => I100,
      I4 => I101(8),
      O => O48(2)
    );
\out_fifo_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I23,
      I1 => phy_address(41),
      I2 => I94,
      I3 => mem_out(7),
      O => D1(3)
    );
out_fifo_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(17),
      I1 => I25,
      I2 => phy_wrdata(24),
      I3 => I98,
      I4 => I99(1),
      O => O40(1)
    );
\out_fifo_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(22),
      I1 => I22,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(7),
      O => O48(1)
    );
\out_fifo_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(25),
      I1 => I23,
      I2 => phy_address(41),
      I3 => I94,
      I4 => mem_out(6),
      O => D1(2)
    );
\out_fifo_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(12),
      I1 => I22,
      I2 => phy_wrdata(24),
      I3 => I100,
      I4 => I101(6),
      O => O48(0)
    );
\out_fifo_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(13),
      I1 => I23,
      I2 => phy_address(41),
      I3 => I94,
      I4 => mem_out(5),
      O => D1(1)
    );
\out_fifo_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I4,
      I1 => phy_address(47),
      I2 => I96,
      I3 => I97(3),
      O => O31(3)
    );
out_fifo_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(1),
      I1 => I25,
      I2 => phy_wrdata(125),
      I3 => I98,
      I4 => I99(0),
      O => O40(0)
    );
\out_fifo_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(2),
      I1 => I23,
      I2 => phy_address(41),
      I3 => I94,
      I4 => mem_out(4),
      O => D1(0)
    );
\out_fifo_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(31),
      I1 => I4,
      I2 => phy_address(47),
      I3 => I96,
      I4 => I97(2),
      O => O31(2)
    );
\out_fifo_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(87),
      I1 => I26,
      I2 => phy_wrdata(127),
      I3 => I100,
      I4 => I101(16),
      O => O47(4)
    );
\out_fifo_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(19),
      I1 => I4,
      I2 => phy_address(47),
      I3 => I96,
      I4 => I97(1),
      O => O31(1)
    );
\out_fifo_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(75),
      I1 => I26,
      I2 => phy_wrdata(93),
      I3 => I100,
      I4 => I101(15),
      O => O47(3)
    );
\out_fifo_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(8),
      I1 => I4,
      I2 => phy_address(47),
      I3 => I96,
      I4 => I97(0),
      O => O31(0)
    );
\out_fifo_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(47),
      I1 => I26,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(14),
      O => O47(2)
    );
\out_fifo_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(39),
      I1 => I26,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(13),
      O => O47(1)
    );
\out_fifo_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I23,
      I1 => phy_address(42),
      I2 => I94,
      I3 => mem_out(11),
      O => D2(3)
    );
\out_fifo_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(27),
      I1 => I22,
      I2 => phy_wrdata(93),
      I3 => I100,
      I4 => I101(12),
      O => O47(0)
    );
\out_fifo_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(26),
      I1 => I23,
      I2 => phy_address(42),
      I3 => I94,
      I4 => mem_out(10),
      O => D2(2)
    );
\out_fifo_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(14),
      I1 => I23,
      I2 => phy_address(42),
      I3 => I94,
      I4 => mem_out(9),
      O => D2(1)
    );
\out_fifo_i_25__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(3),
      I1 => I23,
      I2 => phy_address(42),
      I3 => I94,
      I4 => mem_out(8),
      O => D2(0)
    );
out_fifo_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(60),
      I1 => I25,
      I2 => phy_wrdata(93),
      I3 => I98,
      I4 => I99(10),
      O => O38(5)
    );
out_fifo_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(48),
      I1 => I25,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(9),
      O => O38(4)
    );
out_fifo_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(40),
      I1 => I25,
      I2 => phy_wrdata(125),
      I3 => I98,
      I4 => I99(8),
      O => O38(3)
    );
\out_fifo_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(85),
      I1 => I22,
      I2 => phy_wrdata(125),
      I3 => I100,
      I4 => I101(5),
      O => O49(5)
    );
out_fifo_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(28),
      I1 => I25,
      I2 => phy_wrdata(125),
      I3 => I98,
      I4 => I99(7),
      O => O38(2)
    );
out_fifo_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(16),
      I1 => I25,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(6),
      O => O38(1)
    );
out_fifo_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(8),
      I1 => I25,
      I2 => phy_wrdata(24),
      I3 => I98,
      I4 => I99(5),
      O => O38(0)
    );
\out_fifo_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I23,
      I1 => phy_address(45),
      I2 => I96,
      I3 => I97(7),
      O => O29(3)
    );
\out_fifo_i_33__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(29),
      I1 => I23,
      I2 => phy_address(45),
      I3 => I96,
      I4 => I97(6),
      O => O29(2)
    );
out_fifo_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(80),
      I1 => I25,
      I2 => phy_wrdata(122),
      I3 => I98,
      I4 => I99(15),
      O => O37(4)
    );
\out_fifo_i_34__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(17),
      I1 => I23,
      I2 => phy_address(45),
      I3 => I96,
      I4 => I97(5),
      O => O29(1)
    );
out_fifo_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(66),
      I1 => I25,
      I2 => phy_wrdata(127),
      I3 => I98,
      I4 => I99(14),
      O => O37(3)
    );
\out_fifo_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(72),
      I1 => I26,
      I2 => phy_wrdata(93),
      I3 => I100,
      I4 => I101(22),
      O => O46(5)
    );
\out_fifo_i_35__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(6),
      I1 => I4,
      I2 => phy_address(45),
      I3 => I96,
      I4 => I97(4),
      O => O29(0)
    );
out_fifo_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(53),
      I1 => I25,
      I2 => phy_wrdata(127),
      I3 => I98,
      I4 => I99(13),
      O => O37(2)
    );
\out_fifo_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(57),
      I1 => I26,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(21),
      O => O46(4)
    );
\out_fifo_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I23,
      I1 => phy_address(46),
      I2 => I96,
      I3 => I97(15),
      O => O28(7)
    );
\out_fifo_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(46),
      I1 => I26,
      I2 => phy_wrdata(125),
      I3 => I100,
      I4 => I101(20),
      O => O46(3)
    );
\out_fifo_i_37__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(30),
      I1 => I23,
      I2 => phy_address(46),
      I3 => I96,
      I4 => I97(14),
      O => O28(6)
    );
\out_fifo_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(37),
      I1 => I26,
      I2 => phy_wrdata(125),
      I3 => I100,
      I4 => I101(19),
      O => O46(2)
    );
\out_fifo_i_38__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(18),
      I1 => I23,
      I2 => phy_address(46),
      I3 => I96,
      I4 => I97(13),
      O => O28(5)
    );
out_fifo_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(20),
      I1 => I25,
      I2 => phy_wrdata(24),
      I3 => I98,
      I4 => I99(12),
      O => O37(1)
    );
\out_fifo_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(25),
      I1 => I26,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(18),
      O => O46(1)
    );
\out_fifo_i_39__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(7),
      I1 => I23,
      I2 => phy_address(46),
      I3 => I96,
      I4 => I97(12),
      O => O28(4)
    );
\out_fifo_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(73),
      I1 => I22,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(4),
      O => O49(4)
    );
\out_fifo_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(14),
      I1 => I26,
      I2 => phy_wrdata(24),
      I3 => I100,
      I4 => I101(17),
      O => O46(0)
    );
\out_fifo_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
    port map (
      I0 => I97(11),
      I1 => I96,
      I2 => mc_odt(0),
      I3 => I23,
      I4 => calib_odt(0),
      O => O28(3)
    );
out_fifo_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(3),
      I1 => I25,
      I2 => phy_wrdata(125),
      I3 => I98,
      I4 => I99(11),
      O => O37(0)
    );
\out_fifo_i_41__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I86,
      I1 => I23,
      I2 => phy_ras_n(0),
      I3 => I94,
      I4 => mem_out(12),
      O => D4(0)
    );
\out_fifo_i_41__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
    port map (
      I0 => I97(10),
      I1 => I96,
      I2 => mc_odt(0),
      I3 => I23,
      I4 => calib_odt(0),
      O => O28(2)
    );
out_fifo_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(78),
      I1 => I25,
      I2 => phy_wrdata(127),
      I3 => I98,
      I4 => I99(20),
      O => O36(4)
    );
\out_fifo_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(83),
      I1 => I26,
      I2 => phy_wrdata(122),
      I3 => I100,
      I4 => I101(27),
      O => O45(4)
    );
\out_fifo_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I22,
      I1 => phy_address(49),
      I2 => I94,
      I3 => mem_out(20),
      O => D5(7)
    );
\out_fifo_i_42__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
    port map (
      I0 => I97(9),
      I1 => I96,
      I2 => mc_odt(0),
      I3 => I23,
      I4 => calib_odt(0),
      O => O28(1)
    );
out_fifo_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(63),
      I1 => I25,
      I2 => phy_wrdata(93),
      I3 => I98,
      I4 => I99(19),
      O => O36(3)
    );
\out_fifo_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(70),
      I1 => I26,
      I2 => phy_wrdata(127),
      I3 => I100,
      I4 => I101(26),
      O => O45(3)
    );
\out_fifo_i_43__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(33),
      I1 => I22,
      I2 => phy_address(49),
      I3 => I94,
      I4 => mem_out(19),
      O => D5(6)
    );
\out_fifo_i_43__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
    port map (
      I0 => I97(8),
      I1 => I96,
      I2 => mc_odt(0),
      I3 => I23,
      I4 => calib_odt(0),
      O => O28(0)
    );
\out_fifo_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(56),
      I1 => I26,
      I2 => phy_wrdata(127),
      I3 => I100,
      I4 => I101(25),
      O => O45(2)
    );
\out_fifo_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(21),
      I1 => I22,
      I2 => phy_address(49),
      I3 => I94,
      I4 => mem_out(18),
      O => D5(5)
    );
out_fifo_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(41),
      I1 => I25,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(18),
      O => O36(2)
    );
\out_fifo_i_45__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(10),
      I1 => I22,
      I2 => phy_address(49),
      I3 => I94,
      I4 => mem_out(17),
      O => D5(4)
    );
out_fifo_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(30),
      I1 => I25,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(17),
      O => O36(1)
    );
\out_fifo_i_46__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I22,
      I1 => phy_address(39),
      I2 => I94,
      I3 => mem_out(16),
      O => D5(3)
    );
out_fifo_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(18),
      I1 => I25,
      I2 => phy_wrdata(93),
      I3 => I98,
      I4 => I99(16),
      O => O36(0)
    );
\out_fifo_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(23),
      I1 => I26,
      I2 => phy_wrdata(24),
      I3 => I100,
      I4 => I101(24),
      O => O45(1)
    );
\out_fifo_i_47__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(23),
      I1 => I22,
      I2 => phy_address(39),
      I3 => I94,
      I4 => mem_out(15),
      O => D5(2)
    );
\out_fifo_i_47__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I82(0),
      I1 => I23,
      I2 => phy_we_n(0),
      I3 => I96,
      I4 => I97(20),
      O => O27(4)
    );
\out_fifo_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(11),
      I1 => I22,
      I2 => phy_address(39),
      I3 => I94,
      I4 => mem_out(14),
      O => D5(1)
    );
\out_fifo_i_48__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I23,
      I1 => phy_address(43),
      I2 => I96,
      I3 => I97(19),
      O => O27(3)
    );
\out_fifo_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(5),
      I1 => I26,
      I2 => phy_wrdata(125),
      I3 => I100,
      I4 => I101(23),
      O => O45(0)
    );
\out_fifo_i_49__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(0),
      I1 => I22,
      I2 => phy_address(39),
      I3 => I94,
      I4 => mem_out(13),
      O => D5(0)
    );
\out_fifo_i_49__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(27),
      I1 => I23,
      I2 => phy_address(43),
      I3 => I96,
      I4 => I97(18),
      O => O27(2)
    );
\out_fifo_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(58),
      I1 => I22,
      I2 => phy_wrdata(93),
      I3 => I100,
      I4 => I101(3),
      O => O49(3)
    );
out_fifo_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(76),
      I1 => I24,
      I2 => phy_wrdata(125),
      I3 => I98,
      I4 => I99(26),
      O => O35(5)
    );
\out_fifo_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(82),
      I1 => I26,
      I2 => phy_wrdata(125),
      I3 => I100,
      I4 => I101(33),
      O => O44(5)
    );
\out_fifo_i_50__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I22,
      I1 => phy_bank(9),
      I2 => I94,
      I3 => mem_out(28),
      O => D6(7)
    );
\out_fifo_i_50__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(15),
      I1 => I23,
      I2 => phy_address(43),
      I3 => I96,
      I4 => I97(17),
      O => O27(1)
    );
out_fifo_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(61),
      I1 => I24,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(25),
      O => O35(4)
    );
\out_fifo_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(69),
      I1 => I26,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(32),
      O => O44(4)
    );
\out_fifo_i_51__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I85(4),
      I1 => I22,
      I2 => phy_bank(9),
      I3 => I94,
      I4 => mem_out(27),
      O => D6(6)
    );
\out_fifo_i_51__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(4),
      I1 => I23,
      I2 => phy_address(43),
      I3 => I96,
      I4 => I97(16),
      O => O27(0)
    );
out_fifo_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(49),
      I1 => I24,
      I2 => phy_wrdata(93),
      I3 => I98,
      I4 => I99(24),
      O => O35(3)
    );
\out_fifo_i_52__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(55),
      I1 => I26,
      I2 => phy_wrdata(93),
      I3 => I100,
      I4 => I101(31),
      O => O44(3)
    );
\out_fifo_i_52__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I85(2),
      I1 => I22,
      I2 => phy_bank(9),
      I3 => I94,
      I4 => mem_out(26),
      O => D6(5)
    );
\out_fifo_i_53__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I85(0),
      I1 => I22,
      I2 => phy_bank(9),
      I3 => I94,
      I4 => mem_out(25),
      O => D6(4)
    );
out_fifo_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(29),
      I1 => I25,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(23),
      O => O35(2)
    );
\out_fifo_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(35),
      I1 => I26,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(30),
      O => O44(2)
    );
\out_fifo_i_54__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I22,
      I1 => phy_bank(10),
      I2 => I94,
      I3 => mem_out(24),
      O => D6(3)
    );
\out_fifo_i_55__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I85(5),
      I1 => I22,
      I2 => phy_bank(10),
      I3 => I94,
      I4 => mem_out(23),
      O => D6(2)
    );
out_fifo_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(9),
      I1 => I25,
      I2 => phy_wrdata(29),
      I3 => I98,
      I4 => I99(22),
      O => O35(1)
    );
\out_fifo_i_56__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(13),
      I1 => I26,
      I2 => phy_wrdata(29),
      I3 => I100,
      I4 => I101(29),
      O => O44(1)
    );
\out_fifo_i_56__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I85(3),
      I1 => I22,
      I2 => phy_bank(10),
      I3 => I94,
      I4 => mem_out(22),
      O => D6(1)
    );
out_fifo_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(0),
      I1 => I25,
      I2 => phy_wrdata(13),
      I3 => I98,
      I4 => I99(21),
      O => O35(0)
    );
\out_fifo_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(4),
      I1 => I26,
      I2 => phy_wrdata(13),
      I3 => I100,
      I4 => I101(28),
      O => O44(0)
    );
\out_fifo_i_57__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I85(1),
      I1 => I22,
      I2 => phy_bank(10),
      I3 => I94,
      I4 => mem_out(21),
      O => D6(0)
    );
\out_fifo_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(84),
      I1 => I26,
      I2 => phy_wrdata(127),
      I3 => I100,
      I4 => I101(38),
      O => O43(4)
    );
out_fifo_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(64),
      I1 => I24,
      I2 => phy_wrdata(93),
      I3 => I98,
      I4 => I99(32),
      O => O34(5)
    );
\out_fifo_i_59__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(71),
      I1 => I26,
      I2 => phy_wrdata(93),
      I3 => I100,
      I4 => I101(37),
      O => O43(3)
    );
\out_fifo_i_59__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I80,
      I1 => I23,
      I2 => phy_cs_n(0),
      I3 => I96,
      I4 => I97(21),
      O => O26(0)
    );
out_fifo_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(51),
      I1 => I24,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(31),
      O => O34(4)
    );
out_fifo_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(42),
      I1 => I24,
      I2 => phy_wrdata(125),
      I3 => I98,
      I4 => I99(30),
      O => O34(3)
    );
\out_fifo_i_61__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(45),
      I1 => I26,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(36),
      O => O43(2)
    );
out_fifo_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(31),
      I1 => I24,
      I2 => phy_wrdata(125),
      I3 => I98,
      I4 => I99(29),
      O => O34(2)
    );
\out_fifo_i_62__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(36),
      I1 => I26,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(35),
      O => O43(1)
    );
\out_fifo_i_62__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I22,
      I1 => phy_address(40),
      I2 => I94,
      I3 => mem_out(32),
      O => D7(3)
    );
out_fifo_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(19),
      I1 => I24,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(28),
      O => O34(1)
    );
\out_fifo_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(24),
      I1 => I26,
      I2 => phy_wrdata(93),
      I3 => I100,
      I4 => I101(34),
      O => O43(0)
    );
\out_fifo_i_63__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(24),
      I1 => I22,
      I2 => phy_address(40),
      I3 => I94,
      I4 => mem_out(31),
      O => D7(2)
    );
out_fifo_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(10),
      I1 => I24,
      I2 => phy_wrdata(24),
      I3 => I98,
      I4 => I99(27),
      O => O34(0)
    );
\out_fifo_i_64__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(12),
      I1 => I22,
      I2 => phy_address(40),
      I3 => I94,
      I4 => mem_out(30),
      O => D7(1)
    );
\out_fifo_i_64__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I81(1),
      I1 => I23,
      I2 => calib_cke(3),
      I3 => I96,
      I4 => I97(25),
      O => O25(3)
    );
\out_fifo_i_65__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(1),
      I1 => I22,
      I2 => phy_address(40),
      I3 => I94,
      I4 => mem_out(29),
      O => D7(0)
    );
\out_fifo_i_65__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I81(1),
      I1 => I23,
      I2 => calib_cke(3),
      I3 => I96,
      I4 => I97(24),
      O => O25(2)
    );
out_fifo_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(81),
      I1 => I24,
      I2 => phy_wrdata(127),
      I3 => I98,
      I4 => I99(37),
      O => O33(4)
    );
\out_fifo_i_66__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(86),
      I1 => I26,
      I2 => phy_wrdata(122),
      I3 => I100,
      I4 => I101(43),
      O => O42(4)
    );
\out_fifo_i_66__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I81(1),
      I1 => I23,
      I2 => calib_cke(3),
      I3 => I96,
      I4 => I97(23),
      O => O25(1)
    );
out_fifo_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(67),
      I1 => I24,
      I2 => phy_wrdata(93),
      I3 => I98,
      I4 => I99(36),
      O => O33(3)
    );
\out_fifo_i_67__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(74),
      I1 => I26,
      I2 => phy_wrdata(127),
      I3 => I100,
      I4 => I101(42),
      O => O42(3)
    );
\out_fifo_i_67__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I81(0),
      I1 => I23,
      I2 => calib_cke(3),
      I3 => I96,
      I4 => I97(22),
      O => O25(0)
    );
\out_fifo_i_68__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(59),
      I1 => I26,
      I2 => phy_wrdata(127),
      I3 => I100,
      I4 => I101(41),
      O => O42(2)
    );
out_fifo_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(43),
      I1 => I24,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(35),
      O => O33(2)
    );
\out_fifo_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(38),
      I1 => I22,
      I2 => phy_wrdata(109),
      I3 => I100,
      I4 => I101(2),
      O => O49(2)
    );
\out_fifo_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I23,
      I1 => phy_address(51),
      I2 => I94,
      I3 => mem_out(3),
      O => D0(3)
    );
out_fifo_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(33),
      I1 => I24,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(34),
      O => O33(1)
    );
\out_fifo_i_70__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I22,
      I1 => phy_address(44),
      I2 => I94,
      I3 => mem_out(36),
      O => D8(3)
    );
out_fifo_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(21),
      I1 => I24,
      I2 => phy_wrdata(93),
      I3 => I98,
      I4 => I99(33),
      O => O33(0)
    );
\out_fifo_i_71__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(26),
      I1 => I26,
      I2 => phy_wrdata(24),
      I3 => I100,
      I4 => I101(40),
      O => O42(1)
    );
\out_fifo_i_71__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(28),
      I1 => I22,
      I2 => phy_address(44),
      I3 => I94,
      I4 => mem_out(35),
      O => D8(2)
    );
\out_fifo_i_72__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(16),
      I1 => I22,
      I2 => phy_address(44),
      I3 => I94,
      I4 => mem_out(34),
      O => D8(1)
    );
\out_fifo_i_73__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(7),
      I1 => I26,
      I2 => phy_wrdata(125),
      I3 => I100,
      I4 => I101(39),
      O => O42(0)
    );
\out_fifo_i_73__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(5),
      I1 => I22,
      I2 => phy_address(44),
      I3 => I94,
      I4 => mem_out(33),
      O => D8(0)
    );
\out_fifo_i_73__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I80,
      I1 => I23,
      I2 => phy_cas_n(0),
      I3 => I96,
      I4 => I97(26),
      O => O24(0)
    );
out_fifo_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(79),
      I1 => I24,
      I2 => phy_wrdata(125),
      I3 => I98,
      I4 => I99(43),
      O => O32(5)
    );
out_fifo_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(65),
      I1 => I24,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(42),
      O => O32(4)
    );
out_fifo_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(52),
      I1 => I24,
      I2 => phy_wrdata(93),
      I3 => I98,
      I4 => I99(41),
      O => O32(3)
    );
out_fifo_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(32),
      I1 => I24,
      I2 => phy_wrdata(109),
      I3 => I98,
      I4 => I99(40),
      O => O32(2)
    );
\out_fifo_i_78__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
    port map (
      I0 => I22,
      I1 => phy_address(48),
      I2 => I94,
      I3 => mem_out(40),
      O => D9(3)
    );
\out_fifo_i_79__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(32),
      I1 => I22,
      I2 => phy_address(48),
      I3 => I94,
      I4 => mem_out(39),
      O => D9(2)
    );
\out_fifo_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(34),
      I1 => I23,
      I2 => phy_address(51),
      I3 => I94,
      I4 => mem_out(2),
      O => D0(2)
    );
out_fifo_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(11),
      I1 => I24,
      I2 => phy_wrdata(29),
      I3 => I98,
      I4 => I99(39),
      O => O32(1)
    );
\out_fifo_i_80__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(20),
      I1 => I22,
      I2 => phy_address(48),
      I3 => I94,
      I4 => mem_out(38),
      O => D9(1)
    );
out_fifo_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(2),
      I1 => I24,
      I2 => phy_wrdata(13),
      I3 => I98,
      I4 => I99(38),
      O => O32(0)
    );
\out_fifo_i_81__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(9),
      I1 => I22,
      I2 => phy_address(48),
      I3 => I94,
      I4 => mem_out(37),
      O => D9(0)
    );
\out_fifo_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(15),
      I1 => I22,
      I2 => phy_wrdata(29),
      I3 => I100,
      I4 => I101(1),
      O => O49(1)
    );
\out_fifo_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I83(22),
      I1 => I23,
      I2 => phy_address(51),
      I3 => I94,
      I4 => mem_out(1),
      O => D0(1)
    );
\out_fifo_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I84(6),
      I1 => I22,
      I2 => phy_wrdata(13),
      I3 => I100,
      I4 => I101(0),
      O => O49(0)
    );
\out_fifo_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I86,
      I1 => I23,
      I2 => phy_address(51),
      I3 => I94,
      I4 => mem_out(0),
      O => D0(0)
    );
\phy_ctl_wd_i1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => sent_col_r1,
      I1 => I13,
      I2 => calib_cmd(0),
      O => \^d\(0)
    );
\phy_ctl_wd_i1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I92,
      I1 => I13,
      I2 => calib_data_offset_0(0),
      O => \^d\(3)
    );
\phy_ctl_wd_i1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I91,
      I1 => I13,
      I2 => calib_data_offset_0(1),
      O => \^d\(4)
    );
\phy_ctl_wd_i1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I90(0),
      I1 => I13,
      I2 => calib_data_offset_0(2),
      O => \^d\(5)
    );
\phy_ctl_wd_i1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I93,
      I1 => I13,
      I2 => calib_cmd(1),
      O => \^d\(1)
    );
\phy_ctl_wd_i1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I89,
      I1 => I13,
      I2 => calib_data_offset_0(3),
      O => \^d\(6)
    );
\phy_ctl_wd_i1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I88,
      I1 => I13,
      I2 => calib_data_offset_0(4),
      O => \^d\(7)
    );
\phy_ctl_wd_i1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I87,
      I1 => I13,
      I2 => calib_data_offset_0(5),
      O => \^d\(8)
    );
\phy_ctl_wd_i1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I80,
      I1 => I13,
      I2 => calib_cmd(2),
      O => \^d\(2)
    );
phy_ctl_wr_i1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o3\,
      I1 => I4,
      O => mux_cmd_wren
    );
pi_calib_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_calib_done_r,
      Q => \^pi_calib_done\,
      R => '0'
    );
pi_calib_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => pi_calib_rank_done_r,
      I1 => pi_calib_done_r,
      O => n_0_pi_calib_done_r_i_1
    );
pi_calib_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_pi_calib_done_r_i_1,
      Q => pi_calib_done_r,
      R => I7
    );
pi_calib_rank_done_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pi_phase_locked_all_r3,
      I1 => pi_phase_locked_all_r4,
      O => init_next_state023_out
    );
pi_calib_rank_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => init_next_state023_out,
      Q => pi_calib_rank_done_r,
      R => I7
    );
pi_dqs_found_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => pi_dqs_found_done_r1,
      R => I7
    );
pi_dqs_found_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
    port map (
      I0 => \^o10\,
      I1 => \n_0_back_to_back_reads_4_1.num_reads[1]_i_2\,
      I2 => I1,
      I3 => wrlvl_byte_redo,
      I4 => I75,
      O => n_0_pi_dqs_found_start_i_1
    );
pi_dqs_found_start_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_pi_dqs_found_start_i_1,
      Q => \^o10\,
      R => '0'
    );
pi_phase_locked_all_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I5,
      Q => pi_phase_locked_all_r1,
      R => '0'
    );
pi_phase_locked_all_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r1,
      Q => pi_phase_locked_all_r2,
      R => '0'
    );
pi_phase_locked_all_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r2,
      Q => pi_phase_locked_all_r3,
      R => '0'
    );
pi_phase_locked_all_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_phase_locked_all_r3,
      Q => pi_phase_locked_all_r4,
      R => '0'
    );
prbs_last_byte_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => prbs_last_byte_done,
      Q => prbs_last_byte_done_r,
      R => '0'
    );
prbs_rdlvl_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => prbs_rdlvl_done_r1,
      R => '0'
    );
\prech_done_dly_r_reg[15]_srl16\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => prech_done_pre,
      Q => \n_0_prech_done_dly_r_reg[15]_srl16\
    );
\prech_done_dly_r_reg[15]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_prech_pending_r_i_2,
      I1 => \^prech_req_posedge_r\,
      O => prech_done_pre
    );
prech_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_prech_done_dly_r_reg[15]_srl16\,
      Q => prech_done,
      R => '0'
    );
prech_pending_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D0C"
    )
    port map (
      I0 => n_0_prech_pending_r_i_2,
      I1 => \^prech_req_posedge_r\,
      I2 => I75,
      I3 => n_0_prech_pending_r_reg,
      O => n_0_prech_pending_r_i_1
    );
prech_pending_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888AAAAAAAA"
    )
    port map (
      I0 => n_0_prech_pending_r_reg,
      I1 => n_0_prech_pending_r_i_3,
      I2 => dqs_found_prech_req,
      I3 => n_0_prech_pending_r_i_4,
      I4 => n_0_rdlvl_stg1_start_i_2,
      I5 => n_0_prech_pending_r_i_5,
      O => n_0_prech_pending_r_i_2
    );
prech_pending_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[2]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[4]\,
      I5 => \n_0_init_state_r_reg[5]\,
      O => n_0_prech_pending_r_i_3
    );
prech_pending_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => n_0_prech_pending_r_i_4
    );
prech_pending_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700FFFF"
    )
    port map (
      I0 => n_0_prech_pending_r_i_4,
      I1 => prbs_last_byte_done_r,
      I2 => rdlvl_last_byte_done_r,
      I3 => n_0_prech_pending_r_i_6,
      I4 => cnt_cmd_done_r,
      O => n_0_prech_pending_r_i_5
    );
prech_pending_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFEF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => n_0_prech_pending_r_i_6
    );
prech_pending_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_prech_pending_r_i_1,
      Q => n_0_prech_pending_r_reg,
      R => '0'
    );
prech_req_posedge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545554"
    )
    port map (
      I0 => prech_req_r,
      I1 => wrcal_prech_req,
      I2 => rdlvl_prech_req,
      I3 => dqs_found_prech_req,
      I4 => \^o6\,
      O => prech_req_posedge_r0
    );
prech_req_posedge_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => prech_req_posedge_r0,
      Q => \^prech_req_posedge_r\,
      R => I7
    );
prech_req_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[3]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \^o6\
    );
prech_req_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => prech_req,
      Q => prech_req_r,
      R => I7
    );
pwron_ce_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(9),
      I1 => \cnt_pwron_ce_r_reg__0\(7),
      I2 => n_0_pwron_ce_r_i_2,
      I3 => \cnt_pwron_ce_r_reg__0\(6),
      I4 => \cnt_pwron_ce_r_reg__0\(8),
      O => n_0_pwron_ce_r_i_1
    );
pwron_ce_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \cnt_pwron_ce_r_reg__0\(4),
      I1 => \cnt_pwron_ce_r_reg__0\(2),
      I2 => \cnt_pwron_ce_r_reg__0\(0),
      I3 => \cnt_pwron_ce_r_reg__0\(1),
      I4 => \cnt_pwron_ce_r_reg__0\(3),
      I5 => \cnt_pwron_ce_r_reg__0\(5),
      O => n_0_pwron_ce_r_i_2
    );
pwron_ce_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_pwron_ce_r_i_1,
      Q => pwron_ce_r,
      R => I7
    );
rdlvl_last_byte_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rdlvl_last_byte_done,
      Q => rdlvl_last_byte_done_r,
      R => '0'
    );
\rdlvl_start_dly0_r_reg[13]_srl14\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => rdlvl_start_pre,
      Q => \n_0_rdlvl_start_dly0_r_reg[13]_srl14\
    );
\rdlvl_start_dly0_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rdlvl_start_dly0_r_reg[13]_srl14\,
      Q => rdlvl_start_dly0_r(14),
      R => '0'
    );
rdlvl_start_pre_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => I1,
      I1 => n_0_rdlvl_stg1_start_i_2,
      I2 => rdlvl_start_pre,
      O => n_0_rdlvl_start_pre_i_1
    );
rdlvl_start_pre_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rdlvl_start_pre_i_1,
      Q => rdlvl_start_pre,
      R => I7
    );
rdlvl_stg1_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => rdlvl_start_dly0_r(14),
      I1 => n_0_rdlvl_stg1_start_i_2,
      I2 => I1,
      I3 => \^o5\,
      O => n_0_rdlvl_stg1_start_i_1
    );
rdlvl_stg1_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => n_0_rdlvl_stg1_start_i_2
    );
rdlvl_stg1_start_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rdlvl_stg1_start_i_1,
      Q => \^o5\,
      R => I7
    );
read_calib_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AABA"
    )
    port map (
      I0 => \^phy_read_calib\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[2]\,
      I3 => n_0_read_calib_i_2,
      I4 => \^pi_calib_done\,
      I5 => I75,
      O => n_0_read_calib_i_1
    );
read_calib_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[1]\,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[4]\,
      O => n_0_read_calib_i_2
    );
read_calib_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_read_calib_i_1,
      Q => \^phy_read_calib\,
      R => '0'
    );
\reg_ctrl_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\reg_ctrl_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(0),
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\reg_ctrl_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(2),
      I1 => \reg_ctrl_cnt_r_reg__0\(1),
      I2 => \reg_ctrl_cnt_r_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\reg_ctrl_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[3]\,
      I4 => \n_0_init_state_r_reg[2]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
\reg_ctrl_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[4]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_reg_ctrl_cnt_r[3]_i_2\
    );
\reg_ctrl_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \reg_ctrl_cnt_r_reg__0\(3),
      I1 => \reg_ctrl_cnt_r_reg__0\(0),
      I2 => \reg_ctrl_cnt_r_reg__0\(1),
      I3 => \reg_ctrl_cnt_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\reg_ctrl_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_reg_ctrl_cnt_r[3]_i_2\,
      D => \p_0_in__0\(0),
      Q => \reg_ctrl_cnt_r_reg__0\(0),
      R => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
\reg_ctrl_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_reg_ctrl_cnt_r[3]_i_2\,
      D => \p_0_in__0\(1),
      Q => \reg_ctrl_cnt_r_reg__0\(1),
      R => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
\reg_ctrl_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_reg_ctrl_cnt_r[3]_i_2\,
      D => \p_0_in__0\(2),
      Q => \reg_ctrl_cnt_r_reg__0\(2),
      R => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
\reg_ctrl_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_reg_ctrl_cnt_r[3]_i_2\,
      D => \p_0_in__0\(3),
      Q => \reg_ctrl_cnt_r_reg__0\(3),
      R => \n_0_reg_ctrl_cnt_r[3]_i_1\
    );
reset_if_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
    port map (
      I0 => reset_if,
      I1 => I2,
      I2 => prbs_rdlvl_done_r1,
      I3 => I75,
      I4 => reset_if_r9,
      O => O7
    );
\stable_pass_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^detect_pi_found_dqs\,
      I1 => p_1_in25_in,
      O => O8
    );
\stable_pass_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^detect_pi_found_dqs\,
      I1 => I27,
      O => E(0)
    );
\stg1_wr_rd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      O => stg1_wr_rd_cnt02_in(0)
    );
\stg1_wr_rd_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      O => \n_0_stg1_wr_rd_cnt[1]_i_1\
    );
\stg1_wr_rd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22222212"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I1 => stg1_wr_rd_cnt1,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I5 => stg1_wr_rd_cnt16_out,
      O => \n_0_stg1_wr_rd_cnt[2]_i_1\
    );
\stg1_wr_rd_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      O => stg1_wr_rd_cnt02_in(3)
    );
\stg1_wr_rd_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      O => stg1_wr_rd_cnt02_in(4)
    );
\stg1_wr_rd_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      O => stg1_wr_rd_cnt02_in(5)
    );
\stg1_wr_rd_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I4 => \n_0_stg1_wr_rd_cnt[6]_i_2\,
      O => stg1_wr_rd_cnt02_in(6)
    );
\stg1_wr_rd_cnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      O => \n_0_stg1_wr_rd_cnt[6]_i_2\
    );
\stg1_wr_rd_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEDEEEEE"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I1 => stg1_wr_rd_cnt1,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I4 => \n_0_stg1_wr_rd_cnt[7]_i_2\,
      I5 => stg1_wr_rd_cnt16_out,
      O => \n_0_stg1_wr_rd_cnt[7]_i_1\
    );
\stg1_wr_rd_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      O => \n_0_stg1_wr_rd_cnt[7]_i_2\
    );
\stg1_wr_rd_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => I75,
      I1 => I2,
      I2 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      O => stg1_wr_rd_cnt16_out
    );
\stg1_wr_rd_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => stg1_wr_rd_cnt1,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_5\,
      I2 => I2,
      I3 => I75,
      O => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\stg1_wr_rd_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000000200"
    )
    port map (
      I0 => I2,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_6\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_2\
    );
\stg1_wr_rd_cnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I3 => \n_0_stg1_wr_rd_cnt[8]_i_7\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      O => stg1_wr_rd_cnt02_in(8)
    );
\stg1_wr_rd_cnt[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
    port map (
      I0 => rdlvl_last_byte_done,
      I1 => \n_0_stg1_wr_rd_cnt[8]_i_8\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[7]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => stg1_wr_rd_cnt1
    );
\stg1_wr_rd_cnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_5\
    );
\stg1_wr_rd_cnt[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_init_state_r_reg[5]\,
      I1 => \n_0_init_state_r_reg[0]\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_6\
    );
\stg1_wr_rd_cnt[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[0]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[2]\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_7\
    );
\stg1_wr_rd_cnt[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_stg1_wr_rd_cnt_reg[6]\,
      I1 => \n_0_stg1_wr_rd_cnt_reg[8]\,
      I2 => \n_0_stg1_wr_rd_cnt_reg[1]\,
      I3 => \n_0_stg1_wr_rd_cnt_reg[5]\,
      I4 => \n_0_stg1_wr_rd_cnt_reg[3]\,
      I5 => \n_0_stg1_wr_rd_cnt_reg[4]\,
      O => \n_0_stg1_wr_rd_cnt[8]_i_8\
    );
\stg1_wr_rd_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      D => stg1_wr_rd_cnt02_in(0),
      Q => \n_0_stg1_wr_rd_cnt_reg[0]\,
      R => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\stg1_wr_rd_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      D => \n_0_stg1_wr_rd_cnt[1]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[1]\,
      R => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\stg1_wr_rd_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_stg1_wr_rd_cnt[2]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[2]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      D => stg1_wr_rd_cnt02_in(3),
      Q => \n_0_stg1_wr_rd_cnt_reg[3]\,
      R => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\stg1_wr_rd_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      D => stg1_wr_rd_cnt02_in(4),
      Q => \n_0_stg1_wr_rd_cnt_reg[4]\,
      R => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\stg1_wr_rd_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      D => stg1_wr_rd_cnt02_in(5),
      Q => \n_0_stg1_wr_rd_cnt_reg[5]\,
      R => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\stg1_wr_rd_cnt_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      D => stg1_wr_rd_cnt02_in(6),
      Q => \n_0_stg1_wr_rd_cnt_reg[6]\,
      R => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\stg1_wr_rd_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_stg1_wr_rd_cnt[7]_i_1\,
      Q => \n_0_stg1_wr_rd_cnt_reg[7]\,
      R => '0'
    );
\stg1_wr_rd_cnt_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_stg1_wr_rd_cnt[8]_i_2\,
      D => stg1_wr_rd_cnt02_in(8),
      Q => \n_0_stg1_wr_rd_cnt_reg[8]\,
      R => \n_0_stg1_wr_rd_cnt[8]_i_1\
    );
\wr_en_inferred__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => I77,
      I1 => \^o3\,
      I2 => I4,
      O => wr_en
    );
\wr_en_inferred__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => I78,
      I1 => \^o3\,
      I2 => I4,
      O => wr_en_0
    );
\wr_en_inferred__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => I79,
      I1 => \^o3\,
      I2 => I10,
      O => wr_en_1
    );
wrcal_rd_wait_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_init_state_r_reg[5]\,
      I5 => \n_0_init_state_r_reg[0]\,
      O => n_0_wrcal_rd_wait_i_1
    );
wrcal_rd_wait_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrcal_rd_wait_i_1,
      Q => wrcal_rd_wait,
      R => I9
    );
\wrcal_reads[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_6\,
      I1 => \n_0_wrcal_reads_reg[0]\,
      O => \n_0_wrcal_reads[0]_i_1\
    );
\wrcal_reads[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F9"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[1]\,
      I1 => \n_0_wrcal_reads_reg[0]\,
      I2 => \n_0_wrcal_reads[7]_i_6\,
      O => \n_0_wrcal_reads[1]_i_1\
    );
\wrcal_reads[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[0]\,
      I1 => \n_0_wrcal_reads_reg[1]\,
      I2 => \n_0_wrcal_reads_reg[2]\,
      I3 => \n_0_wrcal_reads[7]_i_6\,
      O => \n_0_wrcal_reads[2]_i_1\
    );
\wrcal_reads[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[1]\,
      I1 => \n_0_wrcal_reads_reg[0]\,
      I2 => \n_0_wrcal_reads_reg[2]\,
      I3 => \n_0_wrcal_reads_reg[3]\,
      I4 => \n_0_wrcal_reads[7]_i_6\,
      O => \n_0_wrcal_reads[3]_i_1\
    );
\wrcal_reads[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[3]\,
      I1 => \n_0_wrcal_reads_reg[2]\,
      I2 => \n_0_wrcal_reads_reg[1]\,
      I3 => \n_0_wrcal_reads_reg[0]\,
      I4 => \n_0_wrcal_reads_reg[4]\,
      I5 => \n_0_wrcal_reads[7]_i_6\,
      O => \n_0_wrcal_reads[4]_i_1\
    );
\wrcal_reads[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE1"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[4]\,
      I1 => \n_0_wrcal_reads[7]_i_5\,
      I2 => \n_0_wrcal_reads_reg[5]\,
      I3 => \n_0_wrcal_reads[7]_i_6\,
      O => \n_0_wrcal_reads[5]_i_1\
    );
\wrcal_reads[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[5]\,
      I1 => \n_0_wrcal_reads_reg[4]\,
      I2 => \n_0_wrcal_reads[7]_i_5\,
      I3 => \n_0_wrcal_reads_reg[6]\,
      I4 => \n_0_wrcal_reads[7]_i_6\,
      O => \n_0_wrcal_reads[6]_i_1\
    );
\wrcal_reads[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
    port map (
      I0 => I75,
      I1 => \n_0_init_state_r_reg[0]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[1]\,
      I4 => \n_0_wrcal_reads[7]_i_4\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => wrcal_reads02_out
    );
\wrcal_reads[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[5]\,
      I1 => \n_0_wrcal_reads_reg[4]\,
      I2 => \n_0_wrcal_reads_reg[6]\,
      I3 => \n_0_wrcal_reads_reg[7]\,
      I4 => \n_0_wrcal_reads[7]_i_5\,
      I5 => \n_0_wrcal_reads[7]_i_6\,
      O => \n_0_wrcal_reads[7]_i_2\
    );
\wrcal_reads[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0001"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_5\,
      I1 => \n_0_wrcal_reads_reg[4]\,
      I2 => \n_0_wrcal_reads_reg[5]\,
      I3 => \n_0_wrcal_reads_reg[6]\,
      I4 => \n_0_wrcal_reads_reg[7]\,
      I5 => \n_0_wrcal_reads[7]_i_6\,
      O => \n_0_wrcal_reads[7]_i_3\
    );
\wrcal_reads[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_init_state_r_reg[3]\,
      I1 => \n_0_init_state_r_reg[4]\,
      O => \n_0_wrcal_reads[7]_i_4\
    );
\wrcal_reads[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_wrcal_reads_reg[3]\,
      I1 => \n_0_wrcal_reads_reg[2]\,
      I2 => \n_0_wrcal_reads_reg[1]\,
      I3 => \n_0_wrcal_reads_reg[0]\,
      O => \n_0_wrcal_reads[7]_i_5\
    );
\wrcal_reads[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_wrcal_reads[7]_i_7\,
      I1 => \n_0_wrcal_reads_reg[5]\,
      I2 => \n_0_wrcal_reads_reg[4]\,
      I3 => \n_0_wrcal_reads_reg[6]\,
      I4 => \n_0_wrcal_reads_reg[7]\,
      I5 => \n_0_wrcal_reads[7]_i_5\,
      O => \n_0_wrcal_reads[7]_i_6\
    );
\wrcal_reads[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_wrcal_reads[7]_i_7\
    );
\wrcal_reads_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[0]_i_1\,
      Q => \n_0_wrcal_reads_reg[0]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[1]_i_1\,
      Q => \n_0_wrcal_reads_reg[1]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[2]_i_1\,
      Q => \n_0_wrcal_reads_reg[2]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[3]_i_1\,
      Q => \n_0_wrcal_reads_reg[3]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[4]_i_1\,
      Q => \n_0_wrcal_reads_reg[4]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[5]_i_1\,
      Q => \n_0_wrcal_reads_reg[5]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[6]_i_1\,
      Q => \n_0_wrcal_reads_reg[6]\,
      R => wrcal_reads02_out
    );
\wrcal_reads_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_reads[7]_i_2\,
      D => \n_0_wrcal_reads[7]_i_3\,
      Q => \n_0_wrcal_reads_reg[7]\,
      R => wrcal_reads02_out
    );
\wrcal_start_dly_r_reg[4]_srl5\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => wrcal_start_pre,
      Q => \n_0_wrcal_start_dly_r_reg[4]_srl5\
    );
\wrcal_start_dly_r_reg[4]_srl5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[4]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[5]\,
      I3 => \n_0_init_state_r_reg[0]\,
      I4 => \n_0_init_state_r_reg[1]\,
      I5 => \n_0_init_state_r_reg[2]\,
      O => wrcal_start_pre
    );
\wrcal_start_dly_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrcal_start_dly_r_reg[4]_srl5\,
      Q => \n_0_wrcal_start_dly_r_reg[5]\,
      R => '0'
    );
wrcal_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \^o9\,
      I1 => \n_0_wrcal_start_dly_r_reg[5]\,
      I2 => wrlvl_byte_redo,
      I3 => I75,
      O => n_0_wrcal_start_i_1
    );
wrcal_start_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrcal_start_i_1,
      Q => \^o9\,
      R => '0'
    );
\wrcal_wr_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(0),
      O => wrcal_wr_cnt0(0)
    );
\wrcal_wr_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(0),
      I1 => \wrcal_wr_cnt_reg__0\(1),
      O => \n_0_wrcal_wr_cnt[1]_i_1\
    );
\wrcal_wr_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(2),
      I1 => \wrcal_wr_cnt_reg__0\(1),
      I2 => \wrcal_wr_cnt_reg__0\(0),
      O => \n_0_wrcal_wr_cnt[2]_i_1\
    );
\wrcal_wr_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
    port map (
      I0 => \n_0_wrcal_wr_cnt[3]_i_4\,
      I1 => \wrcal_wr_cnt_reg__0\(1),
      I2 => \wrcal_wr_cnt_reg__0\(0),
      I3 => \wrcal_wr_cnt_reg__0\(3),
      I4 => \wrcal_wr_cnt_reg__0\(2),
      I5 => I75,
      O => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrcal_wr_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[1]\,
      I2 => \n_0_init_state_r_reg[0]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[3]\,
      I5 => \n_0_init_state_r_reg[4]\,
      O => \n_0_wrcal_wr_cnt[3]_i_2\
    );
\wrcal_wr_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wrcal_wr_cnt_reg__0\(3),
      I1 => \wrcal_wr_cnt_reg__0\(0),
      I2 => \wrcal_wr_cnt_reg__0\(1),
      I3 => \wrcal_wr_cnt_reg__0\(2),
      O => wrcal_wr_cnt0(3)
    );
\wrcal_wr_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      I2 => \n_0_init_state_r_reg[4]\,
      I3 => \n_0_init_state_r_reg[5]\,
      I4 => \n_0_init_state_r_reg[0]\,
      I5 => \n_0_init_state_r_reg[1]\,
      O => \n_0_wrcal_wr_cnt[3]_i_4\
    );
\wrcal_wr_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_wr_cnt[3]_i_2\,
      D => wrcal_wr_cnt0(0),
      Q => \wrcal_wr_cnt_reg__0\(0),
      R => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrcal_wr_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_wr_cnt[3]_i_2\,
      D => \n_0_wrcal_wr_cnt[1]_i_1\,
      Q => \wrcal_wr_cnt_reg__0\(1),
      R => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrcal_wr_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_wrcal_wr_cnt[3]_i_2\,
      D => \n_0_wrcal_wr_cnt[2]_i_1\,
      Q => \wrcal_wr_cnt_reg__0\(2),
      S => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrcal_wr_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_wrcal_wr_cnt[3]_i_2\,
      D => wrcal_wr_cnt0(3),
      Q => \wrcal_wr_cnt_reg__0\(3),
      R => \n_0_wrcal_wr_cnt[3]_i_1\
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I2,
      O => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1\
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => first_wrcal_pat_r,
      I1 => I2,
      O => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1\
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I2,
      I1 => first_wrcal_pat_r,
      O => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1\
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I2,
      I1 => first_wrcal_pat_r,
      O => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2\
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I2,
      I1 => first_rdlvl_pat_r,
      O => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1\
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => first_wrcal_pat_r,
      I1 => I2,
      O => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1\
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => first_rdlvl_pat_r,
      I1 => I2,
      O => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1\
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[109]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I33(0),
      D => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1\,
      Q => phy_wrdata(109),
      R => '0'
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[122]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I33(0),
      D => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1\,
      Q => phy_wrdata(122),
      R => '0'
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[125]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I33(0),
      D => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1\,
      Q => phy_wrdata(125),
      R => '0'
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I33(0),
      D => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2\,
      Q => phy_wrdata(127),
      R => '0'
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I33(0),
      D => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1\,
      Q => phy_wrdata(13),
      R => '0'
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I33(0),
      D => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1\,
      Q => phy_wrdata(24),
      R => '0'
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I33(0),
      D => \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1\,
      Q => phy_wrdata(29),
      R => '0'
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[93]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => I33(0),
      D => I2,
      Q => phy_wrdata(93),
      R => '0'
    );
wrlvl_final_if_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AB"
    )
    port map (
      I0 => \^wrlvl_final_if_rst\,
      I1 => n_0_wrlvl_final_if_rst_i_2,
      I2 => n_0_wrlvl_final_if_rst_i_3,
      I3 => I75,
      I4 => \n_0_cnt_init_mr_r[1]_i_3\,
      I5 => \n_0_wrcal_wr_cnt[3]_i_2\,
      O => n_0_wrlvl_final_if_rst_i_1
    );
wrlvl_final_if_rst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_init_state_r_reg[2]\,
      I1 => \n_0_init_state_r_reg[3]\,
      O => n_0_wrlvl_final_if_rst_i_2
    );
wrlvl_final_if_rst_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \n_0_init_state_r_reg[0]\,
      I1 => \n_0_init_state_r_reg[5]\,
      I2 => \n_0_init_state_r_reg[1]\,
      I3 => \n_0_init_state_r_reg[4]\,
      O => n_0_wrlvl_final_if_rst_i_3
    );
wrlvl_final_if_rst_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrlvl_final_if_rst_i_1,
      Q => \^wrlvl_final_if_rst\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_phy_rdlvl is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    mpr_rdlvl_start : in STD_LOGIC;
    mpr_rdlvl_done : out STD_LOGIC;
    mpr_last_byte_done : out STD_LOGIC;
    mpr_rnk_done : out STD_LOGIC;
    rdlvl_stg1_start : in STD_LOGIC;
    rdlvl_stg1_done : out STD_LOGIC;
    rdlvl_stg1_rnk_done : out STD_LOGIC;
    rdlvl_stg1_err : out STD_LOGIC;
    mpr_rdlvl_err : out STD_LOGIC;
    rdlvl_err : out STD_LOGIC;
    rdlvl_prech_req : out STD_LOGIC;
    rdlvl_last_byte_done : out STD_LOGIC;
    rdlvl_assrt_common : out STD_LOGIC;
    prech_done : in STD_LOGIC;
    phy_if_empty : in STD_LOGIC;
    idelaye2_init_val : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    dqs_po_dec_done : in STD_LOGIC;
    pi_counter_read_val : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pi_fine_dly_dec_done : out STD_LOGIC;
    pi_en_stg2_f : out STD_LOGIC;
    pi_stg2_f_incdec : out STD_LOGIC;
    pi_stg2_load : out STD_LOGIC;
    pi_stg2_reg_l : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pi_stg2_rdlvl_cnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    idelay_ce : out STD_LOGIC;
    idelay_inc : out STD_LOGIC;
    idelay_ld : in STD_LOGIC;
    wrcal_cnt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dlyval_dq : out STD_LOGIC_VECTOR ( 79 downto 0 );
    dbg_cpt_first_edge_cnt : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dbg_cpt_second_edge_cnt : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dbg_cpt_tap_cnt : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dbg_dq_idelay_tap_cnt : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dbg_idel_up_all : in STD_LOGIC;
    dbg_idel_down_all : in STD_LOGIC;
    dbg_idel_up_cpt : in STD_LOGIC;
    dbg_idel_down_cpt : in STD_LOGIC;
    dbg_sel_idel_cpt : in STD_LOGIC_VECTOR ( 0 to 0 );
    dbg_sel_all_idel_cpt : in STD_LOGIC;
    dbg_phy_rdlvl : out STD_LOGIC_VECTOR ( 255 downto 0 )
  );
  attribute use_dsp48 : string;
  attribute use_dsp48 of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "no";
  attribute TCQ : integer;
  attribute TCQ of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 100;
  attribute nCK_PER_CLK : integer;
  attribute nCK_PER_CLK of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 4;
  attribute CLK_PERIOD : integer;
  attribute CLK_PERIOD of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 20000;
  attribute DQ_WIDTH : integer;
  attribute DQ_WIDTH of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 16;
  attribute DQS_CNT_WIDTH : integer;
  attribute DQS_CNT_WIDTH of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 1;
  attribute DQS_WIDTH : integer;
  attribute DQS_WIDTH of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 2;
  attribute DRAM_WIDTH : integer;
  attribute DRAM_WIDTH of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 8;
  attribute RANKS : integer;
  attribute RANKS of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 1;
  attribute PER_BIT_DESKEW : string;
  attribute PER_BIT_DESKEW of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "OFF";
  attribute SIM_CAL_OPTION : string;
  attribute SIM_CAL_OPTION of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "NONE";
  attribute DEBUG_PORT : string;
  attribute DEBUG_PORT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "OFF";
  attribute DRAM_TYPE : string;
  attribute DRAM_TYPE of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "DDR2";
  attribute OCAL_EN : string;
  attribute OCAL_EN of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "OFF";
  attribute MIN_EYE_SIZE : integer;
  attribute MIN_EYE_SIZE of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 16;
  attribute CAL_PAT_LEN : integer;
  attribute CAL_PAT_LEN of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 8;
  attribute RD_SHIFT_LEN : integer;
  attribute RD_SHIFT_LEN of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 1;
  attribute RD_SHIFT_COMP_DELAY : integer;
  attribute RD_SHIFT_COMP_DELAY of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 5;
  attribute SR_VALID_DELAY : integer;
  attribute SR_VALID_DELAY of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 8;
  attribute PIPE_WAIT_CNT : integer;
  attribute PIPE_WAIT_CNT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is 16;
  attribute DETECT_EDGE_SAMPLE_CNT0 : string;
  attribute DETECT_EDGE_SAMPLE_CNT0 of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "12'b000000000001";
  attribute DETECT_EDGE_SAMPLE_CNT1 : string;
  attribute DETECT_EDGE_SAMPLE_CNT1 of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "12'b000000000001";
  attribute CAL1_IDLE : string;
  attribute CAL1_IDLE of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b000000";
  attribute CAL1_NEW_DQS_WAIT : string;
  attribute CAL1_NEW_DQS_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b000001";
  attribute CAL1_STORE_FIRST_WAIT : string;
  attribute CAL1_STORE_FIRST_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b000010";
  attribute CAL1_PAT_DETECT : string;
  attribute CAL1_PAT_DETECT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b000011";
  attribute CAL1_DQ_IDEL_TAP_INC : string;
  attribute CAL1_DQ_IDEL_TAP_INC of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b000100";
  attribute CAL1_DQ_IDEL_TAP_INC_WAIT : string;
  attribute CAL1_DQ_IDEL_TAP_INC_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b000101";
  attribute CAL1_DQ_IDEL_TAP_DEC : string;
  attribute CAL1_DQ_IDEL_TAP_DEC of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b000110";
  attribute CAL1_DQ_IDEL_TAP_DEC_WAIT : string;
  attribute CAL1_DQ_IDEL_TAP_DEC_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b000111";
  attribute CAL1_DETECT_EDGE : string;
  attribute CAL1_DETECT_EDGE of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b001000";
  attribute CAL1_IDEL_INC_CPT : string;
  attribute CAL1_IDEL_INC_CPT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b001001";
  attribute CAL1_IDEL_INC_CPT_WAIT : string;
  attribute CAL1_IDEL_INC_CPT_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b001010";
  attribute CAL1_CALC_IDEL : string;
  attribute CAL1_CALC_IDEL of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b001011";
  attribute CAL1_IDEL_DEC_CPT : string;
  attribute CAL1_IDEL_DEC_CPT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b001100";
  attribute CAL1_IDEL_DEC_CPT_WAIT : string;
  attribute CAL1_IDEL_DEC_CPT_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b001101";
  attribute CAL1_NEXT_DQS : string;
  attribute CAL1_NEXT_DQS of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b001110";
  attribute CAL1_DONE : string;
  attribute CAL1_DONE of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b001111";
  attribute CAL1_PB_STORE_FIRST_WAIT : string;
  attribute CAL1_PB_STORE_FIRST_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b010000";
  attribute CAL1_PB_DETECT_EDGE : string;
  attribute CAL1_PB_DETECT_EDGE of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b010001";
  attribute CAL1_PB_INC_CPT : string;
  attribute CAL1_PB_INC_CPT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b010010";
  attribute CAL1_PB_INC_CPT_WAIT : string;
  attribute CAL1_PB_INC_CPT_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b010011";
  attribute CAL1_PB_DEC_CPT_LEFT : string;
  attribute CAL1_PB_DEC_CPT_LEFT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b010100";
  attribute CAL1_PB_DEC_CPT_LEFT_WAIT : string;
  attribute CAL1_PB_DEC_CPT_LEFT_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b010101";
  attribute CAL1_PB_DETECT_EDGE_DQ : string;
  attribute CAL1_PB_DETECT_EDGE_DQ of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b010110";
  attribute CAL1_PB_INC_DQ : string;
  attribute CAL1_PB_INC_DQ of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b010111";
  attribute CAL1_PB_INC_DQ_WAIT : string;
  attribute CAL1_PB_INC_DQ_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b011000";
  attribute CAL1_PB_DEC_CPT : string;
  attribute CAL1_PB_DEC_CPT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b011001";
  attribute CAL1_PB_DEC_CPT_WAIT : string;
  attribute CAL1_PB_DEC_CPT_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b011010";
  attribute CAL1_REGL_LOAD : string;
  attribute CAL1_REGL_LOAD of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b011011";
  attribute CAL1_RDLVL_ERR : string;
  attribute CAL1_RDLVL_ERR of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b011100";
  attribute CAL1_MPR_NEW_DQS_WAIT : string;
  attribute CAL1_MPR_NEW_DQS_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b011101";
  attribute CAL1_VALID_WAIT : string;
  attribute CAL1_VALID_WAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b011110";
  attribute CAL1_MPR_PAT_DETECT : string;
  attribute CAL1_MPR_PAT_DETECT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b011111";
  attribute CAL1_NEW_DQS_PREWAIT : string;
  attribute CAL1_NEW_DQS_PREWAIT of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "6'b100000";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_phy_rdlvl : entity is "mig_7series_v2_0_ddr_phy_rdlvl";
end migmig_7series_v2_0_ddr_phy_rdlvl;

architecture STRUCTURE of migmig_7series_v2_0_ddr_phy_rdlvl is
  signal \<const0>\ : STD_LOGIC;
  signal cal1_prech_req_r : STD_LOGIC;
  signal cal1_wait_cnt_en_r : STD_LOGIC;
  signal cal1_wait_cnt_en_r0 : STD_LOGIC;
  signal \cal1_wait_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cal1_wait_r : STD_LOGIC;
  signal cnt_shift_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cnt_shift_r0 : STD_LOGIC;
  signal cnt_shift_r1548_out : STD_LOGIC;
  signal detect_edge_done_r : STD_LOGIC;
  signal done_cnt1 : STD_LOGIC;
  signal dqs_po_dec_done_r1 : STD_LOGIC;
  signal dqs_po_dec_done_r2 : STD_LOGIC;
  signal fine_dly_dec_done_r1 : STD_LOGIC;
  signal fine_dly_dec_done_r2 : STD_LOGIC;
  signal found_edge_all_r : STD_LOGIC;
  signal found_stable_eye_last_r : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7]\ : STD_LOGIC;
  signal \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg\ : STD_LOGIC;
  signal \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[0].pb_found_edge_last_r_reg\ : STD_LOGIC;
  signal \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idel_mpr_pat_detect_r : STD_LOGIC;
  signal idel_pat0_data_match_r0 : STD_LOGIC;
  signal idel_pat0_match_fall0_and_r : STD_LOGIC;
  signal idel_pat0_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal idel_pat0_match_fall1_and_r : STD_LOGIC;
  signal idel_pat0_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_fall2_and_r : STD_LOGIC;
  signal idel_pat0_match_fall2_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal idel_pat0_match_fall3_and_r : STD_LOGIC;
  signal idel_pat0_match_fall3_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise0_and_r : STD_LOGIC;
  signal idel_pat0_match_rise0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal idel_pat0_match_rise1_and_r : STD_LOGIC;
  signal idel_pat0_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat0_match_rise2_and_r : STD_LOGIC;
  signal idel_pat0_match_rise2_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal idel_pat0_match_rise3_and_r : STD_LOGIC;
  signal idel_pat0_match_rise3_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_data_match_r0 : STD_LOGIC;
  signal idel_pat1_match_fall0_and_r : STD_LOGIC;
  signal idel_pat1_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_fall1_and_r : STD_LOGIC;
  signal idel_pat1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_fall2_and_r : STD_LOGIC;
  signal idel_pat1_match_fall2_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_fall3_and_r : STD_LOGIC;
  signal idel_pat1_match_fall3_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_rise0_and_r : STD_LOGIC;
  signal idel_pat1_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_rise1_and_r : STD_LOGIC;
  signal idel_pat1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_rise2_and_r : STD_LOGIC;
  signal idel_pat1_match_rise2_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat1_match_rise3_and_r : STD_LOGIC;
  signal idel_pat1_match_rise3_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idel_pat_detect_valid_r : STD_LOGIC;
  signal \idel_tap_cnt_dq_pb_r_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^idelay_ce\ : STD_LOGIC;
  signal \^idelay_inc\ : STD_LOGIC;
  signal idelay_tap_cnt_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idelay_tap_cnt_slice_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idelay_tap_limit_r0 : STD_LOGIC;
  signal inhibit_edge_detect_r : STD_LOGIC;
  signal inhibit_edge_detect_r0 : STD_LOGIC;
  signal mpr_dec_cpt_r : STD_LOGIC;
  signal mpr_rd_fall0_prev_r : STD_LOGIC;
  signal mpr_rd_fall1_prev_r : STD_LOGIC;
  signal mpr_rd_fall2_prev_r : STD_LOGIC;
  signal mpr_rd_fall3_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r : STD_LOGIC;
  signal mpr_rd_rise0_prev_r0 : STD_LOGIC;
  signal mpr_rd_rise1_prev_r : STD_LOGIC;
  signal mpr_rd_rise2_prev_r : STD_LOGIC;
  signal mpr_rd_rise3_prev_r : STD_LOGIC;
  signal mpr_rdlvl_start_r : STD_LOGIC;
  signal \n_0_cal1_cnt_cpt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cal1_cnt_cpt_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_cal1_cnt_cpt_r_reg[0]\ : STD_LOGIC;
  signal n_0_cal1_dlyce_cpt_r_i_1 : STD_LOGIC;
  signal n_0_cal1_dlyce_cpt_r_i_2 : STD_LOGIC;
  signal n_0_cal1_dlyce_cpt_r_i_3 : STD_LOGIC;
  signal n_0_cal1_dlyce_cpt_r_i_4 : STD_LOGIC;
  signal n_0_cal1_dlyce_cpt_r_reg : STD_LOGIC;
  signal n_0_cal1_dlyce_dq_r_i_1 : STD_LOGIC;
  signal n_0_cal1_dlyce_dq_r_i_2 : STD_LOGIC;
  signal n_0_cal1_dlyce_dq_r_i_3 : STD_LOGIC;
  signal n_0_cal1_dlyce_dq_r_reg : STD_LOGIC;
  signal n_0_cal1_dlyinc_cpt_r_i_1 : STD_LOGIC;
  signal n_0_cal1_dlyinc_cpt_r_i_2 : STD_LOGIC;
  signal n_0_cal1_dlyinc_cpt_r_reg : STD_LOGIC;
  signal n_0_cal1_dq_idel_ce_i_1 : STD_LOGIC;
  signal n_0_cal1_dq_idel_inc_i_1 : STD_LOGIC;
  signal n_0_cal1_prech_req_r_i_1 : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[0]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[1]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[2]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[3]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[4]\ : STD_LOGIC;
  signal \n_0_cal1_state_r1_reg[5]\ : STD_LOGIC;
  signal \n_0_cal1_state_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cal1_state_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_cal1_state_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_cal1_state_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_cal1_state_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_cal1_state_r[0]_i_6\ : STD_LOGIC;
  signal \n_0_cal1_state_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cal1_state_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_cal1_state_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_cal1_state_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_cal1_state_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_cal1_state_r[1]_i_6\ : STD_LOGIC;
  signal \n_0_cal1_state_r[1]_i_7\ : STD_LOGIC;
  signal \n_0_cal1_state_r[1]_i_8\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_10\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_11\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_5\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_6\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_7\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_8\ : STD_LOGIC;
  signal \n_0_cal1_state_r[2]_i_9\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_10\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_11\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_6\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_8\ : STD_LOGIC;
  signal \n_0_cal1_state_r[3]_i_9\ : STD_LOGIC;
  signal \n_0_cal1_state_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_cal1_state_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_cal1_state_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_cal1_state_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_cal1_state_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_cal1_state_r[4]_i_6\ : STD_LOGIC;
  signal \n_0_cal1_state_r[4]_i_7\ : STD_LOGIC;
  signal \n_0_cal1_state_r[4]_i_8\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_10\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_11\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_12\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_6\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_7\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_8\ : STD_LOGIC;
  signal \n_0_cal1_state_r[5]_i_9\ : STD_LOGIC;
  signal \n_0_cal1_state_r_reg[0]\ : STD_LOGIC;
  signal \n_0_cal1_state_r_reg[1]\ : STD_LOGIC;
  signal \n_0_cal1_state_r_reg[2]\ : STD_LOGIC;
  signal \n_0_cal1_state_r_reg[3]\ : STD_LOGIC;
  signal \n_0_cal1_state_r_reg[4]\ : STD_LOGIC;
  signal \n_0_cal1_state_r_reg[5]\ : STD_LOGIC;
  signal \n_0_cal1_state_r_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_cal1_wait_cnt_r[4]_i_1\ : STD_LOGIC;
  signal n_0_cal1_wait_r_i_1 : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[1]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_8\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[2]_i_9\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_10\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_8\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[3]_i_9\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_11\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_12\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_8\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[4]_i_9\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_10\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_11\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_12\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_13\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_14\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_15\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_16\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_17\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_18\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_19\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_20\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_21\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_22\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_23\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_24\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_25\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_26\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_27\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_28\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_31\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_32\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_33\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_34\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_35\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_36\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_37\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_38\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_39\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_6\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_7\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_8\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r[5]_i_9\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[0]\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[1]\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[2]\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[2]_i_5\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[3]\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[4]\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[5]\ : STD_LOGIC;
  signal \n_0_cnt_idel_dec_cpt_r_reg[5]_i_30\ : STD_LOGIC;
  signal \n_0_cnt_shift_r_reg[0]\ : STD_LOGIC;
  signal \n_0_cnt_shift_r_reg[1]\ : STD_LOGIC;
  signal \n_0_cnt_shift_r_reg[2]\ : STD_LOGIC;
  signal \n_0_cnt_shift_r_reg[3]\ : STD_LOGIC;
  signal n_0_detect_edge_done_r_i_1 : STD_LOGIC;
  signal n_0_detect_edge_done_r_i_2 : STD_LOGIC;
  signal \n_0_done_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_done_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_done_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_done_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_done_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_done_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_done_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_done_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_done_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_done_cnt_reg[3]\ : STD_LOGIC;
  signal n_0_fine_dly_dec_done_r1_i_1 : STD_LOGIC;
  signal n_0_fine_dly_dec_done_r1_i_2 : STD_LOGIC;
  signal \n_0_first_edge_taps_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r_reg[0]\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r_reg[1]\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r_reg[2]\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r_reg[3]\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r_reg[4]\ : STD_LOGIC;
  signal \n_0_first_edge_taps_r_reg[5]\ : STD_LOGIC;
  signal n_0_found_edge_all_r_i_1 : STD_LOGIC;
  signal n_0_found_edge_all_r_i_2 : STD_LOGIC;
  signal n_0_found_edge_r_i_1 : STD_LOGIC;
  signal n_0_found_edge_r_i_2 : STD_LOGIC;
  signal n_0_found_edge_r_reg : STD_LOGIC;
  signal n_0_found_first_edge_r_i_1 : STD_LOGIC;
  signal n_0_found_first_edge_r_reg : STD_LOGIC;
  signal n_0_found_second_edge_r_i_1 : STD_LOGIC;
  signal n_0_found_second_edge_r_reg : STD_LOGIC;
  signal n_0_found_stable_eye_last_r_i_1 : STD_LOGIC;
  signal n_0_found_stable_eye_r_i_1 : STD_LOGIC;
  signal n_0_found_stable_eye_r_i_2 : STD_LOGIC;
  signal n_0_found_stable_eye_r_reg : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall2_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall3_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise2_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise3_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall2_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall2_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall3_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_fall3_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise2_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise2_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise3_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[1].mux_rd_rise3_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall2_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall2_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall3_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_fall3_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise2_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise2_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise3_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[2].mux_rd_rise3_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall2_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall2_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall3_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_fall3_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise2_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise2_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise3_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[3].mux_rd_rise3_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall2_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall2_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall3_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_fall3_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise2_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise2_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise3_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[4].mux_rd_rise3_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall2_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall2_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall3_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_fall3_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise2_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise2_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise3_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[5].mux_rd_rise3_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall2_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall2_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall3_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_fall3_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise2_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise2_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise3_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[6].mux_rd_rise3_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall2_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall2_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall3_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_fall3_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise2_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise2_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise3_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_mux_rd[7].mux_rd_rise3_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_data_match_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_data_match_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_data_match_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_data_match_r_reg\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_data_match_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_data_match_r_reg\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_2\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_edge_last_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_10\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_11\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_4\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_6\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_7\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_8\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt[4]_i_9\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_idel_dec_cnt_reg[4]\ : STD_LOGIC;
  signal n_0_idel_pat_detect_valid_r_i_1 : STD_LOGIC;
  signal n_0_idel_pat_detect_valid_r_i_2 : STD_LOGIC;
  signal \n_0_idel_tap_cnt_dq_pb_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_idel_tap_cnt_dq_pb_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_idel_tap_cnt_dq_pb_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_idel_tap_cnt_dq_pb_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_idel_tap_cnt_dq_pb_r[4]_i_1\ : STD_LOGIC;
  signal n_0_idel_tap_limit_dq_pb_r_i_1 : STD_LOGIC;
  signal n_0_idel_tap_limit_dq_pb_r_i_2 : STD_LOGIC;
  signal n_0_idel_tap_limit_dq_pb_r_reg : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][0]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][1]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][2]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][3]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][3]_i_2\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][4]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][4]_i_2\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][4]_i_3\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][4]_i_4\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][0][4]_i_5\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r[0][1][4]_i_1\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][0]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][1]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][2]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][3]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][0][4]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][0]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][1]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][2]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][3]\ : STD_LOGIC;
  signal \n_0_idelay_tap_cnt_r_reg[0][1][4]\ : STD_LOGIC;
  signal n_0_idelay_tap_limit_r_i_1 : STD_LOGIC;
  signal n_0_idelay_tap_limit_r_i_2 : STD_LOGIC;
  signal n_0_idelay_tap_limit_r_i_3 : STD_LOGIC;
  signal n_0_idelay_tap_limit_r_reg : STD_LOGIC;
  signal \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_1\ : STD_LOGIC;
  signal \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_2\ : STD_LOGIC;
  signal \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_3\ : STD_LOGIC;
  signal \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_4\ : STD_LOGIC;
  signal \n_0_mpr_4to1.inhibit_edge_detect_r_i_1\ : STD_LOGIC;
  signal \n_0_mpr_4to1.inhibit_edge_detect_r_i_2\ : STD_LOGIC;
  signal \n_0_mpr_4to1.inhibit_edge_detect_r_i_3\ : STD_LOGIC;
  signal \n_0_mpr_4to1.inhibit_edge_detect_r_i_4\ : STD_LOGIC;
  signal \n_0_mpr_4to1.inhibit_edge_detect_r_i_6\ : STD_LOGIC;
  signal \n_0_mpr_4to1.inhibit_edge_detect_r_i_7\ : STD_LOGIC;
  signal \n_0_mpr_4to1.inhibit_edge_detect_r_i_8\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt[2]_i_4\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt[2]_i_5\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt[2]_i_6\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_mpr_4to1.stable_idel_cnt_reg[2]\ : STD_LOGIC;
  signal n_0_mpr_dec_cpt_r_i_1 : STD_LOGIC;
  signal n_0_mpr_dec_cpt_r_i_2 : STD_LOGIC;
  signal n_0_mpr_dec_cpt_r_i_3 : STD_LOGIC;
  signal n_0_mpr_rd_rise1_prev_r_i_2 : STD_LOGIC;
  signal n_0_mux_rd_valid_r_i_1 : STD_LOGIC;
  signal n_0_mux_rd_valid_r_reg : STD_LOGIC;
  signal n_0_new_cnt_cpt_r_i_1 : STD_LOGIC;
  signal n_0_new_cnt_cpt_r_i_2 : STD_LOGIC;
  signal n_0_new_cnt_cpt_r_i_3 : STD_LOGIC;
  signal n_0_new_cnt_cpt_r_reg : STD_LOGIC;
  signal n_0_pi_cnt_dec_i_1 : STD_LOGIC;
  signal n_0_pi_cnt_dec_i_2 : STD_LOGIC;
  signal n_0_pi_en_stg2_f_timing_i_1 : STD_LOGIC;
  signal \n_0_pi_rdval_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_pi_rdval_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_pi_rdval_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_pi_rdval_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_0_pi_rdval_cnt[5]_i_4\ : STD_LOGIC;
  signal n_0_pi_stg2_load_timing_i_1 : STD_LOGIC;
  signal \n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[0]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[1]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[2]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[3]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[4]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[5]_i_1\ : STD_LOGIC;
  signal \n_0_pi_stg2_reg_l_timing[5]_i_2\ : STD_LOGIC;
  signal \n_0_rd_mux_sel_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4]\ : STD_LOGIC;
  signal \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5]\ : STD_LOGIC;
  signal n_0_rdlvl_last_byte_done_i_1 : STD_LOGIC;
  signal n_0_rdlvl_last_byte_done_i_2 : STD_LOGIC;
  signal n_0_rdlvl_last_byte_done_i_3 : STD_LOGIC;
  signal n_0_rdlvl_rank_done_r_i_1 : STD_LOGIC;
  signal n_0_rdlvl_rank_done_r_i_2 : STD_LOGIC;
  signal n_0_rdlvl_rank_done_r_i_3 : STD_LOGIC;
  signal n_0_rdlvl_rank_done_r_i_4 : STD_LOGIC;
  signal n_0_rdlvl_stg1_done_i_1 : STD_LOGIC;
  signal \n_0_regl_dqs_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_regl_dqs_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_regl_dqs_cnt[1]_i_2\ : STD_LOGIC;
  signal \n_0_regl_dqs_cnt[1]_i_3\ : STD_LOGIC;
  signal \n_0_right_edge_taps_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_right_edge_taps_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rnk_cnt_r_reg[1]\ : STD_LOGIC;
  signal n_0_samp_cnt_done_r_i_1 : STD_LOGIC;
  signal n_0_samp_cnt_done_r_i_2 : STD_LOGIC;
  signal n_0_samp_cnt_done_r_i_3 : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[0]_i_6\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[8]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[8]_i_3\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[8]_i_4\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r[8]_i_5\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal n_0_samp_edge_cnt1_en_r_i_2 : STD_LOGIC;
  signal n_0_samp_edge_cnt1_en_r_i_3 : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[0]_i_5\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[4]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[4]_i_3\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[4]_i_4\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[4]_i_5\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[8]_i_2\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[8]_i_3\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[8]_i_4\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r[8]_i_5\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r[5]_i_3\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r_reg[0]\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r_reg[1]\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r_reg[2]\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r_reg[3]\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r_reg[4]\ : STD_LOGIC;
  signal \n_0_second_edge_taps_r_reg[5]\ : STD_LOGIC;
  signal n_0_sr_valid_r_i_1 : STD_LOGIC;
  signal n_0_sr_valid_r_i_2 : STD_LOGIC;
  signal n_0_sr_valid_r_reg : STD_LOGIC;
  signal n_0_store_sr_r_i_1 : STD_LOGIC;
  signal n_0_store_sr_r_reg : STD_LOGIC;
  signal n_0_store_sr_req_pulsed_r_i_1 : STD_LOGIC;
  signal n_0_store_sr_req_r_i_1 : STD_LOGIC;
  signal n_0_store_sr_req_r_i_2 : STD_LOGIC;
  signal n_0_store_sr_req_r_i_3 : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r[5]_i_2\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r_reg[0]\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r_reg[1]\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r_reg[2]\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r_reg[3]\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r_reg[4]\ : STD_LOGIC;
  signal \n_0_tap_cnt_cpt_r_reg[5]\ : STD_LOGIC;
  signal n_0_tap_limit_cpt_r_i_1 : STD_LOGIC;
  signal n_0_tap_limit_cpt_r_i_2 : STD_LOGIC;
  signal n_0_tap_limit_cpt_r_i_3 : STD_LOGIC;
  signal \n_0_wait_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_wait_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_1_cnt_idel_dec_cpt_r_reg[2]_i_5\ : STD_LOGIC;
  signal \n_1_cnt_idel_dec_cpt_r_reg[5]_i_30\ : STD_LOGIC;
  signal \n_1_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_samp_edge_cnt0_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_samp_edge_cnt1_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_cnt_idel_dec_cpt_r_reg[2]_i_5\ : STD_LOGIC;
  signal \n_2_cnt_idel_dec_cpt_r_reg[5]_i_29\ : STD_LOGIC;
  signal \n_2_cnt_idel_dec_cpt_r_reg[5]_i_30\ : STD_LOGIC;
  signal \n_2_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_samp_edge_cnt0_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_samp_edge_cnt1_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_cnt_idel_dec_cpt_r_reg[2]_i_5\ : STD_LOGIC;
  signal \n_3_cnt_idel_dec_cpt_r_reg[4]_i_10\ : STD_LOGIC;
  signal \n_3_cnt_idel_dec_cpt_r_reg[5]_i_29\ : STD_LOGIC;
  signal \n_3_cnt_idel_dec_cpt_r_reg[5]_i_30\ : STD_LOGIC;
  signal \n_3_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_samp_edge_cnt0_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_samp_edge_cnt1_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_cnt_idel_dec_cpt_r_reg[2]_i_5\ : STD_LOGIC;
  signal \n_4_cnt_idel_dec_cpt_r_reg[5]_i_30\ : STD_LOGIC;
  signal \n_4_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_samp_edge_cnt0_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_samp_edge_cnt1_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_cnt_idel_dec_cpt_r_reg[2]_i_5\ : STD_LOGIC;
  signal \n_5_cnt_idel_dec_cpt_r_reg[5]_i_29\ : STD_LOGIC;
  signal \n_5_cnt_idel_dec_cpt_r_reg[5]_i_30\ : STD_LOGIC;
  signal \n_5_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_samp_edge_cnt0_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_samp_edge_cnt1_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_cnt_idel_dec_cpt_r_reg[2]_i_5\ : STD_LOGIC;
  signal \n_6_cnt_idel_dec_cpt_r_reg[4]_i_10\ : STD_LOGIC;
  signal \n_6_cnt_idel_dec_cpt_r_reg[5]_i_29\ : STD_LOGIC;
  signal \n_6_cnt_idel_dec_cpt_r_reg[5]_i_30\ : STD_LOGIC;
  signal \n_6_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_samp_edge_cnt0_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_samp_edge_cnt1_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_cnt_idel_dec_cpt_r_reg[4]_i_10\ : STD_LOGIC;
  signal \n_7_cnt_idel_dec_cpt_r_reg[5]_i_29\ : STD_LOGIC;
  signal \n_7_samp_edge_cnt0_r_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_samp_edge_cnt0_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_samp_edge_cnt0_r_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_samp_edge_cnt1_r_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_samp_edge_cnt1_r_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_samp_edge_cnt1_r_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in93_in : STD_LOGIC;
  signal p_0_in96_in : STD_LOGIC;
  signal p_0_in99_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_144_out : STD_LOGIC;
  signal p_146_out : STD_LOGIC;
  signal p_148_out : STD_LOGIC;
  signal p_150_out : STD_LOGIC;
  signal p_152_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_160_out : STD_LOGIC;
  signal p_169_out : STD_LOGIC;
  signal p_171_out : STD_LOGIC;
  signal p_173_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_181_out : STD_LOGIC;
  signal p_183_out : STD_LOGIC;
  signal p_185_out : STD_LOGIC;
  signal p_194_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_202_out : STD_LOGIC;
  signal p_204_out : STD_LOGIC;
  signal p_206_out : STD_LOGIC;
  signal p_208_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC;
  signal p_221_out : STD_LOGIC;
  signal p_223_out : STD_LOGIC;
  signal p_225_out : STD_LOGIC;
  signal p_227_out : STD_LOGIC;
  signal p_229_out : STD_LOGIC;
  signal p_231_out : STD_LOGIC;
  signal p_233_out : STD_LOGIC;
  signal p_235_out : STD_LOGIC;
  signal p_244_out : STD_LOGIC;
  signal p_246_out : STD_LOGIC;
  signal p_248_out : STD_LOGIC;
  signal p_250_out : STD_LOGIC;
  signal p_252_out : STD_LOGIC;
  signal p_254_out : STD_LOGIC;
  signal p_256_out : STD_LOGIC;
  signal p_258_out : STD_LOGIC;
  signal p_260_out : STD_LOGIC;
  signal p_269_out : STD_LOGIC;
  signal p_271_out : STD_LOGIC;
  signal p_273_out : STD_LOGIC;
  signal p_275_out : STD_LOGIC;
  signal p_277_out : STD_LOGIC;
  signal p_279_out : STD_LOGIC;
  signal p_281_out : STD_LOGIC;
  signal p_283_out : STD_LOGIC;
  signal p_285_out : STD_LOGIC;
  signal p_294_out : STD_LOGIC;
  signal p_296_out : STD_LOGIC;
  signal p_298_out : STD_LOGIC;
  signal p_300_out : STD_LOGIC;
  signal p_302_out : STD_LOGIC;
  signal p_304_out : STD_LOGIC;
  signal p_306_out : STD_LOGIC;
  signal p_308_out : STD_LOGIC;
  signal p_310_out : STD_LOGIC;
  signal p_319_out : STD_LOGIC;
  signal p_321_out : STD_LOGIC;
  signal p_323_out : STD_LOGIC;
  signal p_325_out : STD_LOGIC;
  signal p_327_out : STD_LOGIC;
  signal p_329_out : STD_LOGIC;
  signal p_331_out : STD_LOGIC;
  signal p_333_out : STD_LOGIC;
  signal p_335_out : STD_LOGIC;
  signal p_344_out : STD_LOGIC;
  signal p_346_out : STD_LOGIC;
  signal p_348_out : STD_LOGIC;
  signal p_350_out : STD_LOGIC;
  signal p_352_out : STD_LOGIC;
  signal p_354_out : STD_LOGIC;
  signal p_356_out : STD_LOGIC;
  signal p_358_out : STD_LOGIC;
  signal p_360_out : STD_LOGIC;
  signal p_369_out : STD_LOGIC;
  signal p_371_out : STD_LOGIC;
  signal p_373_out : STD_LOGIC;
  signal p_375_out : STD_LOGIC;
  signal p_377_out : STD_LOGIC;
  signal p_379_out : STD_LOGIC;
  signal p_381_out : STD_LOGIC;
  signal p_383_out : STD_LOGIC;
  signal p_385_out : STD_LOGIC;
  signal p_394_out : STD_LOGIC;
  signal p_396_out : STD_LOGIC;
  signal p_398_out : STD_LOGIC;
  signal p_400_out : STD_LOGIC;
  signal p_402_out : STD_LOGIC;
  signal p_404_out : STD_LOGIC;
  signal p_406_out : STD_LOGIC;
  signal p_408_out : STD_LOGIC;
  signal p_410_out : STD_LOGIC;
  signal p_419_out : STD_LOGIC;
  signal p_421_out : STD_LOGIC;
  signal p_423_out : STD_LOGIC;
  signal p_425_out : STD_LOGIC;
  signal p_427_out : STD_LOGIC;
  signal p_429_out : STD_LOGIC;
  signal p_431_out : STD_LOGIC;
  signal p_433_out : STD_LOGIC;
  signal p_435_out : STD_LOGIC;
  signal p_444_out : STD_LOGIC;
  signal p_446_out : STD_LOGIC;
  signal p_448_out : STD_LOGIC;
  signal p_450_out : STD_LOGIC;
  signal p_452_out : STD_LOGIC;
  signal p_454_out : STD_LOGIC;
  signal p_456_out : STD_LOGIC;
  signal p_458_out : STD_LOGIC;
  signal p_460_out : STD_LOGIC;
  signal p_469_out : STD_LOGIC;
  signal p_471_out : STD_LOGIC;
  signal p_473_out : STD_LOGIC;
  signal p_475_out : STD_LOGIC;
  signal p_477_out : STD_LOGIC;
  signal p_479_out : STD_LOGIC;
  signal p_481_out : STD_LOGIC;
  signal p_483_out : STD_LOGIC;
  signal p_485_out : STD_LOGIC;
  signal p_494_out : STD_LOGIC;
  signal p_496_out : STD_LOGIC;
  signal p_498_out : STD_LOGIC;
  signal p_500_out : STD_LOGIC;
  signal p_502_out : STD_LOGIC;
  signal p_504_out : STD_LOGIC;
  signal p_506_out : STD_LOGIC;
  signal p_508_out : STD_LOGIC;
  signal p_510_out : STD_LOGIC;
  signal p_519_out : STD_LOGIC;
  signal p_521_out : STD_LOGIC;
  signal p_523_out : STD_LOGIC;
  signal p_525_out : STD_LOGIC;
  signal p_527_out : STD_LOGIC;
  signal p_529_out : STD_LOGIC;
  signal p_531_out : STD_LOGIC;
  signal p_533_out : STD_LOGIC;
  signal p_537_out : STD_LOGIC;
  signal pat0_data_match_r0 : STD_LOGIC;
  signal pat0_match_fall0_and_r : STD_LOGIC;
  signal pat0_match_fall0_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pat0_match_fall1_and_r : STD_LOGIC;
  signal pat0_match_fall1_r : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal pat0_match_fall2_and_r : STD_LOGIC;
  signal pat0_match_fall3_and_r : STD_LOGIC;
  signal pat0_match_rise0_and_r : STD_LOGIC;
  signal pat0_match_rise0_r : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal pat0_match_rise1_and_r : STD_LOGIC;
  signal pat0_match_rise1_r : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal pat0_match_rise2_and_r : STD_LOGIC;
  signal pat0_match_rise2_r : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal pat0_match_rise3_and_r : STD_LOGIC;
  signal pat1_data_match_r0 : STD_LOGIC;
  signal pat1_match_fall0_and_r : STD_LOGIC;
  signal pat1_match_fall1_and_r : STD_LOGIC;
  signal pat1_match_fall2_and_r : STD_LOGIC;
  signal pat1_match_fall2_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pat1_match_fall3_and_r : STD_LOGIC;
  signal pat1_match_fall3_r : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal pat1_match_rise0_and_r : STD_LOGIC;
  signal pat1_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal pat1_match_rise1_and_r : STD_LOGIC;
  signal pat1_match_rise2_and_r : STD_LOGIC;
  signal pat1_match_rise3_and_r : STD_LOGIC;
  signal pat1_match_rise3_r : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal pb_detect_edge : STD_LOGIC;
  signal pb_detect_edge_done_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pb_detect_edge_setup : STD_LOGIC;
  signal pb_found_stable_eye_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pi_cnt_dec : STD_LOGIC;
  signal pi_en_stg2_f_timing : STD_LOGIC;
  signal \pi_rdval_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pi_stg2_f_incdec_timing : STD_LOGIC;
  signal pi_stg2_f_incdec_timing0 : STD_LOGIC;
  signal pi_stg2_load_timing : STD_LOGIC;
  signal pi_stg2_reg_l_timing : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rdlvl_last_byte_done\ : STD_LOGIC;
  signal \^rdlvl_stg1_done\ : STD_LOGIC;
  signal \^rdlvl_stg1_rnk_done\ : STD_LOGIC;
  signal rdlvl_stg1_start_r : STD_LOGIC;
  signal regl_dqs_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal regl_dqs_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal right_edge_taps_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal samp_cnt_done_r : STD_LOGIC;
  signal samp_edge_cnt0_en_r : STD_LOGIC;
  signal samp_edge_cnt0_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal samp_edge_cnt1_en_r : STD_LOGIC;
  signal samp_edge_cnt1_en_r0 : STD_LOGIC;
  signal samp_edge_cnt1_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sr_valid_r1 : STD_LOGIC;
  signal sr_valid_r2 : STD_LOGIC;
  signal stable_idel_cnt : STD_LOGIC;
  signal stable_idel_cnt0 : STD_LOGIC;
  signal store_sr_r0 : STD_LOGIC;
  signal store_sr_req_pulsed_r : STD_LOGIC;
  signal store_sr_req_r : STD_LOGIC;
  signal tap_cnt_cpt_r0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tap_limit_cpt_r : STD_LOGIC;
  signal wait_cnt_r0 : STD_LOGIC;
  signal \wait_cnt_r0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wait_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[2]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[4]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[5]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[5]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cnt_idel_dec_cpt_r_reg[5]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cal1_cnt_cpt_r[0]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of cal1_dlyce_cpt_r_i_3 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of cal1_dlyce_dq_r_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of cal1_dlyce_dq_r_i_3 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of cal1_dlyinc_cpt_r_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of cal1_dq_idel_ce_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cal1_state_r[0]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cal1_state_r[0]_i_5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cal1_state_r[1]_i_6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \cal1_state_r[1]_i_8\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cal1_state_r[2]_i_10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \cal1_state_r[2]_i_11\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \cal1_state_r[2]_i_7\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \cal1_state_r[2]_i_9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cal1_state_r[3]_i_11\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \cal1_state_r[3]_i_7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cal1_state_r[4]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \cal1_state_r[4]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \cal1_state_r[4]_i_7\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \cal1_state_r[4]_i_8\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \cal1_state_r[5]_i_12\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \cal1_state_r[5]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \cal1_state_r[5]_i_8\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \cal1_wait_cnt_r[4]_i_2\ : label is "soft_lutpair41";
  attribute counter : integer;
  attribute counter of \cal1_wait_cnt_r_reg[0]\ : label is 77;
  attribute counter of \cal1_wait_cnt_r_reg[1]\ : label is 77;
  attribute counter of \cal1_wait_cnt_r_reg[2]\ : label is 77;
  attribute counter of \cal1_wait_cnt_r_reg[3]\ : label is 77;
  attribute counter of \cal1_wait_cnt_r_reg[4]\ : label is 77;
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[0]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[0]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[1]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_8\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[3]_i_9\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_6\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_8\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[4]_i_9\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_11\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_12\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_13\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_16\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_18\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_22\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_31\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_33\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \cnt_idel_dec_cpt_r[5]_i_9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cnt_shift_r[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \cnt_shift_r[3]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \done_cnt[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \done_cnt[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \done_cnt[3]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \first_edge_taps_r[5]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \first_edge_taps_r[5]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of found_edge_all_r_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of found_edge_r_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of found_second_edge_r_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of found_stable_eye_last_r_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_fall2_r[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_fall3_r[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_rise2_r[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gen_mux_rd[0].mux_rd_rise3_r[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_fall2_r[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_fall3_r[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_rise2_r[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_mux_rd[1].mux_rd_rise3_r[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_fall2_r[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_fall3_r[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_rise2_r[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_mux_rd[2].mux_rd_rise3_r[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_fall2_r[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_fall3_r[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_rise2_r[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_mux_rd[3].mux_rd_rise3_r[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_fall2_r[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_fall3_r[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_rise2_r[4]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gen_mux_rd[4].mux_rd_rise3_r[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_fall2_r[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_fall3_r[5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_rise2_r[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_mux_rd[5].mux_rd_rise3_r[5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_fall2_r[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_fall3_r[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_rise2_r[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_mux_rd[6].mux_rd_rise3_r[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_fall2_r[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_fall3_r[7]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_rise2_r[7]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_mux_rd[7].mux_rd_rise3_r[7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.pat0_match_rise2_and_r_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r[7]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r[7]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r[7]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r[7]_i_1\ : label is "soft_lutpair129";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\ : label is "soft_lutpair147";
  attribute counter of \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]\ : label is 78;
  attribute counter of \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1]\ : label is 78;
  attribute counter of \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2]\ : label is 78;
  attribute counter of \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3]\ : label is 78;
  attribute counter of \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]\ : label is 78;
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_edge_r[0]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\ : label is "soft_lutpair28";
  attribute RETAIN_INVERTER of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\ : label is "soft_lutpair112";
  attribute counter of \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0]\ : label is 79;
  attribute counter of \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1]\ : label is 79;
  attribute counter of \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2]\ : label is 79;
  attribute counter of \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3]\ : label is 79;
  attribute counter of \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]\ : label is 79;
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_found_edge_r[1]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4\ : label is "soft_lutpair10";
  attribute RETAIN_INVERTER of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\ : label is "soft_lutpair113";
  attribute counter of \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0]\ : label is 80;
  attribute counter of \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1]\ : label is 80;
  attribute counter of \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2]\ : label is 80;
  attribute counter of \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3]\ : label is 80;
  attribute counter of \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]\ : label is 80;
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_found_edge_r[2]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\ : label is "soft_lutpair15";
  attribute RETAIN_INVERTER of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\ : label is "soft_lutpair143";
  attribute counter of \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0]\ : label is 81;
  attribute counter of \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1]\ : label is 81;
  attribute counter of \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2]\ : label is 81;
  attribute counter of \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3]\ : label is 81;
  attribute counter of \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]\ : label is 81;
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_found_edge_r[3]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\ : label is "soft_lutpair19";
  attribute RETAIN_INVERTER of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\ : label is "soft_lutpair144";
  attribute counter of \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0]\ : label is 82;
  attribute counter of \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1]\ : label is 82;
  attribute counter of \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2]\ : label is 82;
  attribute counter of \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3]\ : label is 82;
  attribute counter of \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]\ : label is 82;
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_found_edge_r[4]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\ : label is "soft_lutpair24";
  attribute RETAIN_INVERTER of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\ : label is "soft_lutpair145";
  attribute counter of \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0]\ : label is 83;
  attribute counter of \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1]\ : label is 83;
  attribute counter of \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2]\ : label is 83;
  attribute counter of \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3]\ : label is 83;
  attribute counter of \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]\ : label is 83;
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_found_edge_r[5]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\ : label is "soft_lutpair27";
  attribute RETAIN_INVERTER of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\ : label is "soft_lutpair146";
  attribute counter of \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0]\ : label is 84;
  attribute counter of \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1]\ : label is 84;
  attribute counter of \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2]\ : label is 84;
  attribute counter of \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3]\ : label is 84;
  attribute counter of \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]\ : label is 84;
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_edge_r[6]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\ : label is "soft_lutpair30";
  attribute RETAIN_INVERTER of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\ : label is "soft_lutpair148";
  attribute counter of \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0]\ : label is 85;
  attribute counter of \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1]\ : label is 85;
  attribute counter of \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2]\ : label is 85;
  attribute counter of \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3]\ : label is 85;
  attribute counter of \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]\ : label is 85;
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_found_edge_r[7]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \idel_dec_cnt[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \idel_dec_cnt[3]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \idel_dec_cnt[4]_i_9\ : label is "soft_lutpair39";
  attribute RETAIN_INVERTER of \idel_tap_cnt_dq_pb_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \idel_tap_cnt_dq_pb_r[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \idel_tap_cnt_dq_pb_r[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \idel_tap_cnt_dq_pb_r[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \idel_tap_cnt_dq_pb_r[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \idel_tap_cnt_dq_pb_r[4]_i_1\ : label is "soft_lutpair49";
  attribute counter of \idel_tap_cnt_dq_pb_r_reg[0]\ : label is 86;
  attribute counter of \idel_tap_cnt_dq_pb_r_reg[1]\ : label is 86;
  attribute counter of \idel_tap_cnt_dq_pb_r_reg[2]\ : label is 86;
  attribute counter of \idel_tap_cnt_dq_pb_r_reg[3]\ : label is 86;
  attribute counter of \idel_tap_cnt_dq_pb_r_reg[4]\ : label is 86;
  attribute SOFT_HLUTNM of idel_tap_limit_dq_pb_r_i_2 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][3]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_r[0][0][4]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \idelay_tap_cnt_slice_r[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mpr_4to1.inhibit_edge_detect_r_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mpr_4to1.inhibit_edge_detect_r_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mpr_4to1.inhibit_edge_detect_r_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mpr_4to1.stable_idel_cnt[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mpr_4to1.stable_idel_cnt[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of mpr_dec_cpt_r_i_3 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of mpr_rd_rise1_prev_r_i_2 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of new_cnt_cpt_r_i_3 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[3]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pi_rdval_cnt[4]_i_1\ : label is "soft_lutpair47";
  attribute counter of \pi_rdval_cnt_reg[0]\ : label is 87;
  attribute counter of \pi_rdval_cnt_reg[1]\ : label is 87;
  attribute counter of \pi_rdval_cnt_reg[2]\ : label is 87;
  attribute counter of \pi_rdval_cnt_reg[3]\ : label is 87;
  attribute counter of \pi_rdval_cnt_reg[4]\ : label is 87;
  attribute counter of \pi_rdval_cnt_reg[5]\ : label is 87;
  attribute SOFT_HLUTNM of pi_stg2_f_incdec_timing_i_1 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pi_stg2_rdlvl_cnt[0]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pi_stg2_rdlvl_cnt[1]_INST_0_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \pi_stg2_reg_l_timing[5]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of rdlvl_last_byte_done_i_3 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of rdlvl_rank_done_r_i_2 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of rdlvl_rank_done_r_i_4 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \regl_dqs_cnt[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \regl_dqs_cnt[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \regl_dqs_cnt[1]_i_3\ : label is "soft_lutpair7";
  attribute counter of \samp_edge_cnt0_r_reg[0]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[10]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[11]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[1]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[2]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[3]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[4]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[5]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[6]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[7]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[8]\ : label is 75;
  attribute counter of \samp_edge_cnt0_r_reg[9]\ : label is 75;
  attribute counter of \samp_edge_cnt1_r_reg[0]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[10]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[11]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[1]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[2]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[3]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[4]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[5]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[6]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[7]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[8]\ : label is 76;
  attribute counter of \samp_edge_cnt1_r_reg[9]\ : label is 76;
  attribute SOFT_HLUTNM of \second_edge_taps_r[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \second_edge_taps_r[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \second_edge_taps_r[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \second_edge_taps_r[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of store_sr_req_r_i_2 : label is "soft_lutpair97";
  attribute RETAIN_INVERTER of \tap_cnt_cpt_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tap_cnt_cpt_r[5]_i_4\ : label is "soft_lutpair6";
  attribute counter of \tap_cnt_cpt_r_reg[0]\ : label is 74;
  attribute counter of \tap_cnt_cpt_r_reg[1]\ : label is 74;
  attribute counter of \tap_cnt_cpt_r_reg[2]\ : label is 74;
  attribute counter of \tap_cnt_cpt_r_reg[3]\ : label is 74;
  attribute counter of \tap_cnt_cpt_r_reg[4]\ : label is 74;
  attribute counter of \tap_cnt_cpt_r_reg[5]\ : label is 74;
  attribute SOFT_HLUTNM of tap_limit_cpt_r_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wait_cnt_r[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \wait_cnt_r[2]_i_1\ : label is "soft_lutpair153";
  attribute counter of \wait_cnt_r_reg[0]\ : label is 88;
  attribute counter of \wait_cnt_r_reg[1]\ : label is 88;
  attribute counter of \wait_cnt_r_reg[2]\ : label is 88;
  attribute counter of \wait_cnt_r_reg[3]\ : label is 88;
begin
  dbg_cpt_first_edge_cnt(11) <= \<const0>\;
  dbg_cpt_first_edge_cnt(10) <= \<const0>\;
  dbg_cpt_first_edge_cnt(9) <= \<const0>\;
  dbg_cpt_first_edge_cnt(8) <= \<const0>\;
  dbg_cpt_first_edge_cnt(7) <= \<const0>\;
  dbg_cpt_first_edge_cnt(6) <= \<const0>\;
  dbg_cpt_first_edge_cnt(5) <= \<const0>\;
  dbg_cpt_first_edge_cnt(4) <= \<const0>\;
  dbg_cpt_first_edge_cnt(3) <= \<const0>\;
  dbg_cpt_first_edge_cnt(2) <= \<const0>\;
  dbg_cpt_first_edge_cnt(1) <= \<const0>\;
  dbg_cpt_first_edge_cnt(0) <= \<const0>\;
  dbg_cpt_second_edge_cnt(11) <= \<const0>\;
  dbg_cpt_second_edge_cnt(10) <= \<const0>\;
  dbg_cpt_second_edge_cnt(9) <= \<const0>\;
  dbg_cpt_second_edge_cnt(8) <= \<const0>\;
  dbg_cpt_second_edge_cnt(7) <= \<const0>\;
  dbg_cpt_second_edge_cnt(6) <= \<const0>\;
  dbg_cpt_second_edge_cnt(5) <= \<const0>\;
  dbg_cpt_second_edge_cnt(4) <= \<const0>\;
  dbg_cpt_second_edge_cnt(3) <= \<const0>\;
  dbg_cpt_second_edge_cnt(2) <= \<const0>\;
  dbg_cpt_second_edge_cnt(1) <= \<const0>\;
  dbg_cpt_second_edge_cnt(0) <= \<const0>\;
  dbg_cpt_tap_cnt(11) <= \<const0>\;
  dbg_cpt_tap_cnt(10) <= \<const0>\;
  dbg_cpt_tap_cnt(9) <= \<const0>\;
  dbg_cpt_tap_cnt(8) <= \<const0>\;
  dbg_cpt_tap_cnt(7) <= \<const0>\;
  dbg_cpt_tap_cnt(6) <= \<const0>\;
  dbg_cpt_tap_cnt(5) <= \<const0>\;
  dbg_cpt_tap_cnt(4) <= \<const0>\;
  dbg_cpt_tap_cnt(3) <= \<const0>\;
  dbg_cpt_tap_cnt(2) <= \<const0>\;
  dbg_cpt_tap_cnt(1) <= \<const0>\;
  dbg_cpt_tap_cnt(0) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(9) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(8) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(7) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(6) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(5) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(4) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(3) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(2) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(1) <= \<const0>\;
  dbg_dq_idelay_tap_cnt(0) <= \<const0>\;
  dbg_phy_rdlvl(255) <= \<const0>\;
  dbg_phy_rdlvl(254) <= \<const0>\;
  dbg_phy_rdlvl(253) <= \<const0>\;
  dbg_phy_rdlvl(252) <= \<const0>\;
  dbg_phy_rdlvl(251) <= \<const0>\;
  dbg_phy_rdlvl(250) <= \<const0>\;
  dbg_phy_rdlvl(249) <= \<const0>\;
  dbg_phy_rdlvl(248) <= \<const0>\;
  dbg_phy_rdlvl(247) <= \<const0>\;
  dbg_phy_rdlvl(246) <= \<const0>\;
  dbg_phy_rdlvl(245) <= \<const0>\;
  dbg_phy_rdlvl(244) <= \<const0>\;
  dbg_phy_rdlvl(243) <= \<const0>\;
  dbg_phy_rdlvl(242) <= \<const0>\;
  dbg_phy_rdlvl(241) <= \<const0>\;
  dbg_phy_rdlvl(240) <= \<const0>\;
  dbg_phy_rdlvl(239) <= \<const0>\;
  dbg_phy_rdlvl(238) <= \<const0>\;
  dbg_phy_rdlvl(237) <= \<const0>\;
  dbg_phy_rdlvl(236) <= \<const0>\;
  dbg_phy_rdlvl(235) <= \<const0>\;
  dbg_phy_rdlvl(234) <= \<const0>\;
  dbg_phy_rdlvl(233) <= \<const0>\;
  dbg_phy_rdlvl(232) <= \<const0>\;
  dbg_phy_rdlvl(231) <= \<const0>\;
  dbg_phy_rdlvl(230) <= \<const0>\;
  dbg_phy_rdlvl(229) <= \<const0>\;
  dbg_phy_rdlvl(228) <= \<const0>\;
  dbg_phy_rdlvl(227) <= \<const0>\;
  dbg_phy_rdlvl(226) <= \<const0>\;
  dbg_phy_rdlvl(225) <= \<const0>\;
  dbg_phy_rdlvl(224) <= \<const0>\;
  dbg_phy_rdlvl(223) <= \<const0>\;
  dbg_phy_rdlvl(222) <= \<const0>\;
  dbg_phy_rdlvl(221) <= \<const0>\;
  dbg_phy_rdlvl(220) <= \<const0>\;
  dbg_phy_rdlvl(219) <= \<const0>\;
  dbg_phy_rdlvl(218) <= \<const0>\;
  dbg_phy_rdlvl(217) <= \<const0>\;
  dbg_phy_rdlvl(216) <= \<const0>\;
  dbg_phy_rdlvl(215) <= \<const0>\;
  dbg_phy_rdlvl(214) <= \<const0>\;
  dbg_phy_rdlvl(213) <= \<const0>\;
  dbg_phy_rdlvl(212) <= \<const0>\;
  dbg_phy_rdlvl(211) <= \<const0>\;
  dbg_phy_rdlvl(210) <= \<const0>\;
  dbg_phy_rdlvl(209) <= \<const0>\;
  dbg_phy_rdlvl(208) <= \<const0>\;
  dbg_phy_rdlvl(207) <= \<const0>\;
  dbg_phy_rdlvl(206) <= \<const0>\;
  dbg_phy_rdlvl(205) <= \<const0>\;
  dbg_phy_rdlvl(204) <= \<const0>\;
  dbg_phy_rdlvl(203) <= \<const0>\;
  dbg_phy_rdlvl(202) <= \<const0>\;
  dbg_phy_rdlvl(201) <= \<const0>\;
  dbg_phy_rdlvl(200) <= \<const0>\;
  dbg_phy_rdlvl(199) <= \<const0>\;
  dbg_phy_rdlvl(198) <= \<const0>\;
  dbg_phy_rdlvl(197) <= \<const0>\;
  dbg_phy_rdlvl(196) <= \<const0>\;
  dbg_phy_rdlvl(195) <= \<const0>\;
  dbg_phy_rdlvl(194) <= \<const0>\;
  dbg_phy_rdlvl(193) <= \<const0>\;
  dbg_phy_rdlvl(192) <= \<const0>\;
  dbg_phy_rdlvl(191) <= \<const0>\;
  dbg_phy_rdlvl(190) <= \<const0>\;
  dbg_phy_rdlvl(189) <= \<const0>\;
  dbg_phy_rdlvl(188) <= \<const0>\;
  dbg_phy_rdlvl(187) <= \<const0>\;
  dbg_phy_rdlvl(186) <= \<const0>\;
  dbg_phy_rdlvl(185) <= \<const0>\;
  dbg_phy_rdlvl(184) <= \<const0>\;
  dbg_phy_rdlvl(183) <= \<const0>\;
  dbg_phy_rdlvl(182) <= \<const0>\;
  dbg_phy_rdlvl(181) <= \<const0>\;
  dbg_phy_rdlvl(180) <= \<const0>\;
  dbg_phy_rdlvl(179) <= \<const0>\;
  dbg_phy_rdlvl(178) <= \<const0>\;
  dbg_phy_rdlvl(177) <= \<const0>\;
  dbg_phy_rdlvl(176) <= \<const0>\;
  dbg_phy_rdlvl(175) <= \<const0>\;
  dbg_phy_rdlvl(174) <= \<const0>\;
  dbg_phy_rdlvl(173) <= \<const0>\;
  dbg_phy_rdlvl(172) <= \<const0>\;
  dbg_phy_rdlvl(171) <= \<const0>\;
  dbg_phy_rdlvl(170) <= \<const0>\;
  dbg_phy_rdlvl(169) <= \<const0>\;
  dbg_phy_rdlvl(168) <= \<const0>\;
  dbg_phy_rdlvl(167) <= \<const0>\;
  dbg_phy_rdlvl(166) <= \<const0>\;
  dbg_phy_rdlvl(165) <= \<const0>\;
  dbg_phy_rdlvl(164) <= \<const0>\;
  dbg_phy_rdlvl(163) <= \<const0>\;
  dbg_phy_rdlvl(162) <= \<const0>\;
  dbg_phy_rdlvl(161) <= \<const0>\;
  dbg_phy_rdlvl(160) <= \<const0>\;
  dbg_phy_rdlvl(159) <= \<const0>\;
  dbg_phy_rdlvl(158) <= \<const0>\;
  dbg_phy_rdlvl(157) <= \<const0>\;
  dbg_phy_rdlvl(156) <= \<const0>\;
  dbg_phy_rdlvl(155) <= \<const0>\;
  dbg_phy_rdlvl(154) <= \<const0>\;
  dbg_phy_rdlvl(153) <= \<const0>\;
  dbg_phy_rdlvl(152) <= \<const0>\;
  dbg_phy_rdlvl(151) <= \<const0>\;
  dbg_phy_rdlvl(150) <= \<const0>\;
  dbg_phy_rdlvl(149) <= \<const0>\;
  dbg_phy_rdlvl(148) <= \<const0>\;
  dbg_phy_rdlvl(147) <= \<const0>\;
  dbg_phy_rdlvl(146) <= \<const0>\;
  dbg_phy_rdlvl(145) <= \<const0>\;
  dbg_phy_rdlvl(144) <= \<const0>\;
  dbg_phy_rdlvl(143) <= \<const0>\;
  dbg_phy_rdlvl(142) <= \<const0>\;
  dbg_phy_rdlvl(141) <= \<const0>\;
  dbg_phy_rdlvl(140) <= \<const0>\;
  dbg_phy_rdlvl(139) <= \<const0>\;
  dbg_phy_rdlvl(138) <= \<const0>\;
  dbg_phy_rdlvl(137) <= \<const0>\;
  dbg_phy_rdlvl(136) <= \<const0>\;
  dbg_phy_rdlvl(135) <= \<const0>\;
  dbg_phy_rdlvl(134) <= \<const0>\;
  dbg_phy_rdlvl(133) <= \<const0>\;
  dbg_phy_rdlvl(132) <= \<const0>\;
  dbg_phy_rdlvl(131) <= \<const0>\;
  dbg_phy_rdlvl(130) <= \<const0>\;
  dbg_phy_rdlvl(129) <= \<const0>\;
  dbg_phy_rdlvl(128) <= \<const0>\;
  dbg_phy_rdlvl(127) <= \<const0>\;
  dbg_phy_rdlvl(126) <= \<const0>\;
  dbg_phy_rdlvl(125) <= \<const0>\;
  dbg_phy_rdlvl(124) <= \<const0>\;
  dbg_phy_rdlvl(123) <= \<const0>\;
  dbg_phy_rdlvl(122) <= \<const0>\;
  dbg_phy_rdlvl(121) <= \<const0>\;
  dbg_phy_rdlvl(120) <= \<const0>\;
  dbg_phy_rdlvl(119) <= \<const0>\;
  dbg_phy_rdlvl(118) <= \<const0>\;
  dbg_phy_rdlvl(117) <= \<const0>\;
  dbg_phy_rdlvl(116) <= \<const0>\;
  dbg_phy_rdlvl(115) <= \<const0>\;
  dbg_phy_rdlvl(114) <= \<const0>\;
  dbg_phy_rdlvl(113) <= \<const0>\;
  dbg_phy_rdlvl(112) <= \<const0>\;
  dbg_phy_rdlvl(111) <= \<const0>\;
  dbg_phy_rdlvl(110) <= \<const0>\;
  dbg_phy_rdlvl(109) <= \<const0>\;
  dbg_phy_rdlvl(108) <= \<const0>\;
  dbg_phy_rdlvl(107) <= \<const0>\;
  dbg_phy_rdlvl(106) <= \<const0>\;
  dbg_phy_rdlvl(105) <= \<const0>\;
  dbg_phy_rdlvl(104) <= \<const0>\;
  dbg_phy_rdlvl(103) <= \<const0>\;
  dbg_phy_rdlvl(102) <= \<const0>\;
  dbg_phy_rdlvl(101) <= \<const0>\;
  dbg_phy_rdlvl(100) <= \<const0>\;
  dbg_phy_rdlvl(99) <= \<const0>\;
  dbg_phy_rdlvl(98) <= \<const0>\;
  dbg_phy_rdlvl(97) <= \<const0>\;
  dbg_phy_rdlvl(96) <= \<const0>\;
  dbg_phy_rdlvl(95) <= \<const0>\;
  dbg_phy_rdlvl(94) <= \<const0>\;
  dbg_phy_rdlvl(93) <= \<const0>\;
  dbg_phy_rdlvl(92) <= \<const0>\;
  dbg_phy_rdlvl(91) <= \<const0>\;
  dbg_phy_rdlvl(90) <= \<const0>\;
  dbg_phy_rdlvl(89) <= \<const0>\;
  dbg_phy_rdlvl(88) <= \<const0>\;
  dbg_phy_rdlvl(87) <= \<const0>\;
  dbg_phy_rdlvl(86) <= \<const0>\;
  dbg_phy_rdlvl(85) <= \<const0>\;
  dbg_phy_rdlvl(84) <= \<const0>\;
  dbg_phy_rdlvl(83) <= \<const0>\;
  dbg_phy_rdlvl(82) <= \<const0>\;
  dbg_phy_rdlvl(81) <= \<const0>\;
  dbg_phy_rdlvl(80) <= \<const0>\;
  dbg_phy_rdlvl(79) <= \<const0>\;
  dbg_phy_rdlvl(78) <= \<const0>\;
  dbg_phy_rdlvl(77) <= \<const0>\;
  dbg_phy_rdlvl(76) <= \<const0>\;
  dbg_phy_rdlvl(75) <= \<const0>\;
  dbg_phy_rdlvl(74) <= \<const0>\;
  dbg_phy_rdlvl(73) <= \<const0>\;
  dbg_phy_rdlvl(72) <= \<const0>\;
  dbg_phy_rdlvl(71) <= \<const0>\;
  dbg_phy_rdlvl(70) <= \<const0>\;
  dbg_phy_rdlvl(69) <= \<const0>\;
  dbg_phy_rdlvl(68) <= \<const0>\;
  dbg_phy_rdlvl(67) <= \<const0>\;
  dbg_phy_rdlvl(66) <= \<const0>\;
  dbg_phy_rdlvl(65) <= \<const0>\;
  dbg_phy_rdlvl(64) <= \<const0>\;
  dbg_phy_rdlvl(63) <= \<const0>\;
  dbg_phy_rdlvl(62) <= \<const0>\;
  dbg_phy_rdlvl(61) <= \<const0>\;
  dbg_phy_rdlvl(60) <= \<const0>\;
  dbg_phy_rdlvl(59) <= \<const0>\;
  dbg_phy_rdlvl(58) <= \<const0>\;
  dbg_phy_rdlvl(57) <= \<const0>\;
  dbg_phy_rdlvl(56) <= \<const0>\;
  dbg_phy_rdlvl(55) <= \<const0>\;
  dbg_phy_rdlvl(54) <= \<const0>\;
  dbg_phy_rdlvl(53) <= \<const0>\;
  dbg_phy_rdlvl(52) <= \<const0>\;
  dbg_phy_rdlvl(51) <= \<const0>\;
  dbg_phy_rdlvl(50) <= \<const0>\;
  dbg_phy_rdlvl(49) <= \<const0>\;
  dbg_phy_rdlvl(48) <= \<const0>\;
  dbg_phy_rdlvl(47) <= \<const0>\;
  dbg_phy_rdlvl(46) <= \<const0>\;
  dbg_phy_rdlvl(45) <= \<const0>\;
  dbg_phy_rdlvl(44) <= \<const0>\;
  dbg_phy_rdlvl(43) <= \<const0>\;
  dbg_phy_rdlvl(42) <= \<const0>\;
  dbg_phy_rdlvl(41) <= \<const0>\;
  dbg_phy_rdlvl(40) <= \<const0>\;
  dbg_phy_rdlvl(39) <= \<const0>\;
  dbg_phy_rdlvl(38) <= \<const0>\;
  dbg_phy_rdlvl(37) <= \<const0>\;
  dbg_phy_rdlvl(36) <= \<const0>\;
  dbg_phy_rdlvl(35) <= \<const0>\;
  dbg_phy_rdlvl(34) <= \<const0>\;
  dbg_phy_rdlvl(33) <= \<const0>\;
  dbg_phy_rdlvl(32) <= \<const0>\;
  dbg_phy_rdlvl(31) <= \<const0>\;
  dbg_phy_rdlvl(30) <= \<const0>\;
  dbg_phy_rdlvl(29) <= \<const0>\;
  dbg_phy_rdlvl(28) <= \<const0>\;
  dbg_phy_rdlvl(27) <= \<const0>\;
  dbg_phy_rdlvl(26) <= \<const0>\;
  dbg_phy_rdlvl(25) <= \<const0>\;
  dbg_phy_rdlvl(24) <= \<const0>\;
  dbg_phy_rdlvl(23) <= \<const0>\;
  dbg_phy_rdlvl(22) <= \<const0>\;
  dbg_phy_rdlvl(21) <= \<const0>\;
  dbg_phy_rdlvl(20) <= \<const0>\;
  dbg_phy_rdlvl(19) <= \<const0>\;
  dbg_phy_rdlvl(18) <= \<const0>\;
  dbg_phy_rdlvl(17) <= \<const0>\;
  dbg_phy_rdlvl(16) <= \<const0>\;
  dbg_phy_rdlvl(15) <= \<const0>\;
  dbg_phy_rdlvl(14) <= \<const0>\;
  dbg_phy_rdlvl(13) <= \<const0>\;
  dbg_phy_rdlvl(12) <= \<const0>\;
  dbg_phy_rdlvl(11) <= \<const0>\;
  dbg_phy_rdlvl(10) <= \<const0>\;
  dbg_phy_rdlvl(9) <= \<const0>\;
  dbg_phy_rdlvl(8) <= \<const0>\;
  dbg_phy_rdlvl(7) <= \<const0>\;
  dbg_phy_rdlvl(6) <= \<const0>\;
  dbg_phy_rdlvl(5) <= \<const0>\;
  dbg_phy_rdlvl(4) <= \<const0>\;
  dbg_phy_rdlvl(3) <= \<const0>\;
  dbg_phy_rdlvl(2) <= \<const0>\;
  dbg_phy_rdlvl(1) <= \<const0>\;
  dbg_phy_rdlvl(0) <= \<const0>\;
  dlyval_dq(79) <= \<const0>\;
  dlyval_dq(78) <= \<const0>\;
  dlyval_dq(77) <= \<const0>\;
  dlyval_dq(76) <= \<const0>\;
  dlyval_dq(75) <= \<const0>\;
  dlyval_dq(74) <= \<const0>\;
  dlyval_dq(73) <= \<const0>\;
  dlyval_dq(72) <= \<const0>\;
  dlyval_dq(71) <= \<const0>\;
  dlyval_dq(70) <= \<const0>\;
  dlyval_dq(69) <= \<const0>\;
  dlyval_dq(68) <= \<const0>\;
  dlyval_dq(67) <= \<const0>\;
  dlyval_dq(66) <= \<const0>\;
  dlyval_dq(65) <= \<const0>\;
  dlyval_dq(64) <= \<const0>\;
  dlyval_dq(63) <= \<const0>\;
  dlyval_dq(62) <= \<const0>\;
  dlyval_dq(61) <= \<const0>\;
  dlyval_dq(60) <= \<const0>\;
  dlyval_dq(59) <= \<const0>\;
  dlyval_dq(58) <= \<const0>\;
  dlyval_dq(57) <= \<const0>\;
  dlyval_dq(56) <= \<const0>\;
  dlyval_dq(55) <= \<const0>\;
  dlyval_dq(54) <= \<const0>\;
  dlyval_dq(53) <= \<const0>\;
  dlyval_dq(52) <= \<const0>\;
  dlyval_dq(51) <= \<const0>\;
  dlyval_dq(50) <= \<const0>\;
  dlyval_dq(49) <= \<const0>\;
  dlyval_dq(48) <= \<const0>\;
  dlyval_dq(47) <= \<const0>\;
  dlyval_dq(46) <= \<const0>\;
  dlyval_dq(45) <= \<const0>\;
  dlyval_dq(44) <= \<const0>\;
  dlyval_dq(43) <= \<const0>\;
  dlyval_dq(42) <= \<const0>\;
  dlyval_dq(41) <= \<const0>\;
  dlyval_dq(40) <= \<const0>\;
  dlyval_dq(39) <= \<const0>\;
  dlyval_dq(38) <= \<const0>\;
  dlyval_dq(37) <= \<const0>\;
  dlyval_dq(36) <= \<const0>\;
  dlyval_dq(35) <= \<const0>\;
  dlyval_dq(34) <= \<const0>\;
  dlyval_dq(33) <= \<const0>\;
  dlyval_dq(32) <= \<const0>\;
  dlyval_dq(31) <= \<const0>\;
  dlyval_dq(30) <= \<const0>\;
  dlyval_dq(29) <= \<const0>\;
  dlyval_dq(28) <= \<const0>\;
  dlyval_dq(27) <= \<const0>\;
  dlyval_dq(26) <= \<const0>\;
  dlyval_dq(25) <= \<const0>\;
  dlyval_dq(24) <= \<const0>\;
  dlyval_dq(23) <= \<const0>\;
  dlyval_dq(22) <= \<const0>\;
  dlyval_dq(21) <= \<const0>\;
  dlyval_dq(20) <= \<const0>\;
  dlyval_dq(19) <= \<const0>\;
  dlyval_dq(18) <= \<const0>\;
  dlyval_dq(17) <= \<const0>\;
  dlyval_dq(16) <= \<const0>\;
  dlyval_dq(15) <= \<const0>\;
  dlyval_dq(14) <= \<const0>\;
  dlyval_dq(13) <= \<const0>\;
  dlyval_dq(12) <= \<const0>\;
  dlyval_dq(11) <= \<const0>\;
  dlyval_dq(10) <= \<const0>\;
  dlyval_dq(9) <= \<const0>\;
  dlyval_dq(8) <= \<const0>\;
  dlyval_dq(7) <= \<const0>\;
  dlyval_dq(6) <= \<const0>\;
  dlyval_dq(5) <= \<const0>\;
  dlyval_dq(4) <= \<const0>\;
  dlyval_dq(3) <= \<const0>\;
  dlyval_dq(2) <= \<const0>\;
  dlyval_dq(1) <= \<const0>\;
  dlyval_dq(0) <= \<const0>\;
  idelay_ce <= \^idelay_ce\;
  idelay_inc <= \^idelay_inc\;
  mpr_last_byte_done <= \<const0>\;
  mpr_rdlvl_done <= \<const0>\;
  mpr_rdlvl_err <= \<const0>\;
  mpr_rnk_done <= \<const0>\;
  rdlvl_assrt_common <= \<const0>\;
  rdlvl_err <= \<const0>\;
  rdlvl_last_byte_done <= \^rdlvl_last_byte_done\;
  rdlvl_stg1_done <= \^rdlvl_stg1_done\;
  rdlvl_stg1_err <= \<const0>\;
  rdlvl_stg1_rnk_done <= \^rdlvl_stg1_rnk_done\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\cal1_cnt_cpt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777700007FFF8080"
    )
    port map (
      I0 => \n_0_cal1_cnt_cpt_r[0]_i_2\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      I2 => prech_done,
      I3 => \n_0_idelay_tap_cnt_r[0][0][4]_i_3\,
      I4 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cal1_cnt_cpt_r[0]_i_1\
    );
\cal1_cnt_cpt_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000040"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[5]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cal1_cnt_cpt_r[0]_i_2\
    );
\cal1_cnt_cpt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_cal1_cnt_cpt_r[0]_i_1\,
      Q => \n_0_cal1_cnt_cpt_r_reg[0]\,
      R => rst
    );
cal1_dlyce_cpt_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABAAAB"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_i_2,
      I1 => n_0_cal1_dlyce_cpt_r_i_3,
      I2 => tap_limit_cpt_r,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => n_0_cal1_dlyce_cpt_r_i_4,
      O => n_0_cal1_dlyce_cpt_r_i_1
    );
cal1_dlyce_cpt_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000038000C000000"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_i_4,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => n_0_new_cnt_cpt_r_i_3,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_cal1_dlyce_cpt_r_i_2
    );
cal1_dlyce_cpt_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[5]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      O => n_0_cal1_dlyce_cpt_r_i_3
    );
cal1_dlyce_cpt_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r_reg[3]\,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[5]\,
      I2 => \n_0_cnt_idel_dec_cpt_r_reg[4]\,
      I3 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[2]\,
      I5 => \n_0_cnt_idel_dec_cpt_r_reg[0]\,
      O => n_0_cal1_dlyce_cpt_r_i_4
    );
cal1_dlyce_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_cal1_dlyce_cpt_r_i_1,
      Q => n_0_cal1_dlyce_cpt_r_reg,
      R => rst
    );
cal1_dlyce_dq_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000100"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_last_r_reg\,
      I1 => rst,
      I2 => \n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1\,
      I3 => n_0_cal1_dlyce_dq_r_i_2,
      I4 => n_0_cal1_dlyce_dq_r_i_3,
      I5 => n_0_cal1_dlyce_dq_r_reg,
      O => n_0_cal1_dlyce_dq_r_i_1
    );
cal1_dlyce_dq_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_cal1_dlyce_dq_r_i_2
    );
cal1_dlyce_dq_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[5]\,
      O => n_0_cal1_dlyce_dq_r_i_3
    );
cal1_dlyce_dq_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_cal1_dlyce_dq_r_i_1,
      Q => n_0_cal1_dlyce_dq_r_reg,
      R => \<const0>\
    );
cal1_dlyinc_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A01000000"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => tap_limit_cpt_r,
      I2 => n_0_cal1_dlyinc_cpt_r_i_2,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[1]\,
      O => n_0_cal1_dlyinc_cpt_r_i_1
    );
cal1_dlyinc_cpt_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_cal1_state_r_reg[5]\,
      O => n_0_cal1_dlyinc_cpt_r_i_2
    );
cal1_dlyinc_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_cal1_dlyinc_cpt_r_i_1,
      Q => n_0_cal1_dlyinc_cpt_r_reg,
      R => rst
    );
cal1_dq_idel_ce_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      O => n_0_cal1_dq_idel_ce_i_1
    );
cal1_dq_idel_ce_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_cal1_dq_idel_ce_i_1,
      Q => \^idelay_ce\,
      R => rst
    );
cal1_dq_idel_inc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      I5 => \n_0_cal1_state_r_reg[1]\,
      O => n_0_cal1_dq_idel_inc_i_1
    );
cal1_dq_idel_inc_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_cal1_dq_idel_inc_i_1,
      Q => \^idelay_inc\,
      R => rst
    );
cal1_prech_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[5]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_cal1_prech_req_r_i_1
    );
cal1_prech_req_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_cal1_prech_req_r_i_1,
      Q => cal1_prech_req_r,
      R => rst
    );
\cal1_state_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_cal1_state_r_reg[0]\,
      Q => \n_0_cal1_state_r1_reg[0]\,
      R => \<const0>\
    );
\cal1_state_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_cal1_state_r_reg[1]\,
      Q => \n_0_cal1_state_r1_reg[1]\,
      R => \<const0>\
    );
\cal1_state_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_cal1_state_r_reg[2]\,
      Q => \n_0_cal1_state_r1_reg[2]\,
      R => \<const0>\
    );
\cal1_state_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_cal1_state_r_reg[3]\,
      Q => \n_0_cal1_state_r1_reg[3]\,
      R => \<const0>\
    );
\cal1_state_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_cal1_state_r_reg[4]\,
      Q => \n_0_cal1_state_r1_reg[4]\,
      R => \<const0>\
    );
\cal1_state_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_cal1_state_r_reg[5]\,
      Q => \n_0_cal1_state_r1_reg[5]\,
      R => \<const0>\
    );
\cal1_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF90"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r[0]_i_2\,
      I4 => \n_0_cal1_state_r_reg[1]\,
      I5 => \n_0_cal1_state_r[0]_i_3\,
      O => \n_0_cal1_state_r[0]_i_1\
    );
\cal1_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111101111111111"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      I2 => \n_0_cal1_state_r[0]_i_4\,
      I3 => \n_0_cal1_state_r_reg[2]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[4]\,
      I5 => \n_0_cal1_state_r[0]_i_5\,
      O => \n_0_cal1_state_r[0]_i_2\
    );
\cal1_state_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_cal1_state_r[0]_i_6\,
      I1 => \n_0_cal1_state_r[4]_i_8\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cal1_state_r_reg[1]\,
      O => \n_0_cal1_state_r[0]_i_3\
    );
\cal1_state_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r_reg[3]\,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[5]\,
      O => \n_0_cal1_state_r[0]_i_4\
    );
\cal1_state_r[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r_reg[0]\,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[2]\,
      I2 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      O => \n_0_cal1_state_r[0]_i_5\
    );
\cal1_state_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400F000FFFF"
    )
    port map (
      I0 => n_0_found_stable_eye_r_reg,
      I1 => tap_limit_cpt_r,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cal1_state_r[0]_i_6\
    );
\cal1_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FDFDF0FFFDFD"
    )
    port map (
      I0 => \n_0_cal1_state_r[1]_i_2\,
      I1 => \n_0_cal1_state_r[1]_i_3\,
      I2 => \n_0_cal1_state_r[1]_i_4\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[1]\,
      I5 => \n_0_cal1_state_r[1]_i_5\,
      O => \n_0_cal1_state_r[1]_i_1\
    );
\cal1_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D3D0D3D0000FFFF"
    )
    port map (
      I0 => n_0_mpr_dec_cpt_r_i_2,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => \n_0_cal1_state_r[1]_i_6\,
      I4 => \n_0_cal1_state_r[1]_i_7\,
      I5 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cal1_state_r[1]_i_2\
    );
\cal1_state_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F0FFF80000"
    )
    port map (
      I0 => \n_0_cal1_state_r[1]_i_8\,
      I1 => n_0_found_edge_r_reg,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => tap_limit_cpt_r,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[2]\,
      O => \n_0_cal1_state_r[1]_i_3\
    );
\cal1_state_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0C0C043C0C0C0"
    )
    port map (
      I0 => idel_pat_detect_valid_r,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cal1_state_r[3]_i_3\,
      O => \n_0_cal1_state_r[1]_i_4\
    );
\cal1_state_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777C0C0C000"
    )
    port map (
      I0 => \n_0_cal1_state_r[4]_i_8\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => found_edge_all_r,
      I4 => n_0_idel_tap_limit_dq_pb_r_reg,
      I5 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_cal1_state_r[1]_i_5\
    );
\cal1_state_r[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tap_limit_cpt_r,
      I1 => n_0_found_stable_eye_r_reg,
      O => \n_0_cal1_state_r[1]_i_6\
    );
\cal1_state_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_12\,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[0]\,
      I2 => \n_0_cnt_idel_dec_cpt_r_reg[2]\,
      I3 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_cal1_state_r[1]_i_7\
    );
\cal1_state_r[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => found_stable_eye_last_r,
      I1 => n_0_found_first_edge_r_reg,
      O => \n_0_cal1_state_r[1]_i_8\
    );
\cal1_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0DFD0"
    )
    port map (
      I0 => \n_0_cal1_state_r[2]_i_2\,
      I1 => \n_0_cal1_state_r[2]_i_3\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r[2]_i_4\,
      I5 => \n_0_cal1_state_r[2]_i_5\,
      O => \n_0_cal1_state_r[2]_i_1\
    );
\cal1_state_r[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => \n_0_cal1_state_r_reg[5]\,
      I2 => mpr_rdlvl_start,
      I3 => mpr_rdlvl_start_r,
      O => \n_0_cal1_state_r[2]_i_10\
    );
\cal1_state_r[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      I3 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      O => \n_0_cal1_state_r[2]_i_11\
    );
\cal1_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFC23232323"
    )
    port map (
      I0 => \n_0_cal1_state_r[2]_i_6\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_idel_dec_cnt[4]_i_7\,
      I4 => \n_0_pi_rdval_cnt[5]_i_3\,
      I5 => \n_0_cal1_state_r_reg[1]\,
      O => \n_0_cal1_state_r[2]_i_2\
    );
\cal1_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F00FFFFF000"
    )
    port map (
      I0 => idel_mpr_pat_detect_r,
      I1 => idel_pat_detect_valid_r,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => \n_0_cal1_state_r[2]_i_7\,
      I5 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cal1_state_r[2]_i_3\
    );
\cal1_state_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => \n_0_cal1_state_r[2]_i_8\,
      I1 => \n_0_cal1_state_r[2]_i_9\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => regl_dqs_cnt(0),
      I5 => regl_dqs_cnt(1),
      O => \n_0_cal1_state_r[2]_i_4\
    );
\cal1_state_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300800CF300800C0"
    )
    port map (
      I0 => n_0_found_stable_eye_r_reg,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      I5 => \n_0_cal1_state_r[2]_i_10\,
      O => \n_0_cal1_state_r[2]_i_5\
    );
\cal1_state_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000151"
    )
    port map (
      I0 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_6\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][0][0]\,
      I2 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][1][0]\,
      I4 => \n_0_cal1_state_r[3]_i_11\,
      I5 => \n_0_cal1_state_r[2]_i_11\,
      O => \n_0_cal1_state_r[2]_i_6\
    );
\cal1_state_r[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => n_0_idel_tap_limit_dq_pb_r_reg,
      I2 => found_edge_all_r,
      I3 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cal1_state_r[2]_i_7\
    );
\cal1_state_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => n_0_mpr_dec_cpt_r_i_2,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cal1_state_r[2]_i_8\
    );
\cal1_state_r[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_done_cnt_reg[1]\,
      I1 => \n_0_done_cnt_reg[0]\,
      I2 => \n_0_done_cnt_reg[2]\,
      I3 => \n_0_done_cnt_reg[3]\,
      O => \n_0_cal1_state_r[2]_i_9\
    );
\cal1_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF540000"
    )
    port map (
      I0 => \n_0_cal1_state_r[3]_i_2\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r[3]_i_3\,
      I3 => \n_0_cal1_state_r[3]_i_4\,
      I4 => \n_0_cal1_state_r_reg[1]\,
      I5 => \n_0_cal1_state_r[3]_i_5\,
      O => \n_0_cal1_state_r[3]_i_1\
    );
\cal1_state_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202FFFFF202F0000"
    )
    port map (
      I0 => tap_limit_cpt_r,
      I1 => n_0_found_stable_eye_r_reg,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => n_0_mpr_dec_cpt_r_i_2,
      I4 => \n_0_cal1_state_r_reg[0]\,
      I5 => \n_0_cal1_state_r[2]_i_10\,
      O => \n_0_cal1_state_r[3]_i_10\
    );
\cal1_state_r[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_12\,
      I1 => mpr_dec_cpt_r,
      I2 => \n_0_cnt_idel_dec_cpt_r_reg[0]\,
      I3 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[2]\,
      O => \n_0_cal1_state_r[3]_i_11\
    );
\cal1_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0057FFFFFFFF"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => found_edge_all_r,
      I2 => n_0_idel_tap_limit_dq_pb_r_reg,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[2]\,
      O => \n_0_cal1_state_r[3]_i_2\
    );
\cal1_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_idel_dec_cnt[4]_i_9\,
      I1 => mpr_dec_cpt_r,
      I2 => \n_0_idel_dec_cnt_reg[4]\,
      I3 => \pi_rdval_cnt_reg__0\(2),
      I4 => \pi_rdval_cnt_reg__0\(0),
      I5 => n_0_fine_dly_dec_done_r1_i_2,
      O => \n_0_cal1_state_r[3]_i_3\
    );
\cal1_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FF40404040"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r[0][0][4]_i_3\,
      I1 => n_0_rdlvl_rank_done_r_i_2,
      I2 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I3 => \n_0_cal1_state_r[3]_i_6\,
      I4 => n_0_idelay_tap_limit_r_reg,
      I5 => \n_0_cal1_state_r[3]_i_7\,
      O => \n_0_cal1_state_r[3]_i_4\
    );
\cal1_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAFABA"
    )
    port map (
      I0 => \n_0_cal1_state_r[3]_i_8\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cal1_state_r[3]_i_9\,
      O => \n_0_cal1_state_r[3]_i_5\
    );
\cal1_state_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg\,
      O => \n_0_cal1_state_r[3]_i_6\
    );
\cal1_state_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => \n_0_cal1_state_r_reg[2]\,
      O => \n_0_cal1_state_r[3]_i_7\
    );
\cal1_state_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540404040404"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r[3]_i_10\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r[3]_i_11\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      I5 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_cal1_state_r[3]_i_8\
    );
\cal1_state_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080008080"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => n_0_idelay_tap_limit_r_reg,
      I4 => idel_pat_detect_valid_r,
      I5 => idel_mpr_pat_detect_r,
      O => \n_0_cal1_state_r[3]_i_9\
    );
\cal1_state_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF08"
    )
    port map (
      I0 => \n_0_cal1_state_r[4]_i_2\,
      I1 => \n_0_cal1_state_r[4]_i_3\,
      I2 => \n_0_cal1_state_r[4]_i_4\,
      I3 => \n_0_cal1_state_r[4]_i_5\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cal1_state_r[4]_i_6\,
      O => \n_0_cal1_state_r[4]_i_1\
    );
\cal1_state_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[5]\,
      O => \n_0_cal1_state_r[4]_i_2\
    );
\cal1_state_r[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_cal1_state_r[4]_i_3\
    );
\cal1_state_r[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => mpr_rdlvl_start_r,
      I1 => mpr_rdlvl_start,
      O => \n_0_cal1_state_r[4]_i_4\
    );
\cal1_state_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0010"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg\,
      I2 => n_0_idelay_tap_limit_r_reg,
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => n_0_rdlvl_last_byte_done_i_3,
      I5 => \n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1\,
      O => \n_0_cal1_state_r[4]_i_5\
    );
\cal1_state_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7778000F7770000"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r[4]_i_7\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      I5 => \n_0_cal1_state_r[4]_i_8\,
      O => \n_0_cal1_state_r[4]_i_6\
    );
\cal1_state_r[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
    port map (
      I0 => idel_mpr_pat_detect_r,
      I1 => n_0_idelay_tap_limit_r_reg,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => idel_pat_detect_valid_r,
      O => \n_0_cal1_state_r[4]_i_7\
    );
\cal1_state_r[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I1 => \n_0_rnk_cnt_r_reg[0]\,
      I2 => \n_0_rnk_cnt_r_reg[1]\,
      O => \n_0_cal1_state_r[4]_i_8\
    );
\cal1_state_r[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0060"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      I5 => \n_0_cal1_state_r[5]_i_12\,
      O => \n_0_cal1_state_r[5]_i_10\
    );
\cal1_state_r[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF555555775577"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => cal1_wait_r,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cal1_state_r[5]_i_11\
    );
\cal1_state_r[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0055F344"
    )
    port map (
      I0 => cal1_wait_r,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => prech_done,
      I3 => \n_0_cal1_state_r_reg[2]\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cal1_state_r[5]_i_12\
    );
\cal1_state_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      O => \n_0_cal1_state_r[5]_i_2\
    );
\cal1_state_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBAAAAFBAA"
    )
    port map (
      I0 => \n_0_cal1_state_r[5]_i_5\,
      I1 => \n_0_cal1_state_r[5]_i_6\,
      I2 => \n_0_cal1_state_r[5]_i_7\,
      I3 => \n_0_cal1_state_r[5]_i_8\,
      I4 => \n_0_cal1_state_r[5]_i_9\,
      I5 => \n_0_cal1_state_r[5]_i_10\,
      O => \n_0_cal1_state_r[5]_i_3\
    );
\cal1_state_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => cal1_wait_r,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_cal1_state_r[5]_i_4\
    );
\cal1_state_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2205B21022001210"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => cal1_wait_r,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => detect_edge_done_r,
      O => \n_0_cal1_state_r[5]_i_5\
    );
\cal1_state_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEFFFFFF"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_4\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => detect_edge_done_r,
      I5 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_cal1_state_r[5]_i_6\
    );
\cal1_state_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000008B"
    )
    port map (
      I0 => detect_edge_done_r,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => n_0_mpr_dec_cpt_r_i_2,
      I3 => \n_0_cal1_state_r_reg[2]\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      I5 => \n_0_cal1_state_r[5]_i_11\,
      O => \n_0_cal1_state_r[5]_i_7\
    );
\cal1_state_r[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_cal1_state_r[5]_i_8\
    );
\cal1_state_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDD000D0D0"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => n_0_cal1_dlyce_cpt_r_i_4,
      I2 => \n_0_cal1_state_r[4]_i_4\,
      I3 => rdlvl_stg1_start_r,
      I4 => rdlvl_stg1_start,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cal1_state_r[5]_i_9\
    );
\cal1_state_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cal1_state_r_reg[5]_i_1\,
      D => \n_0_cal1_state_r[0]_i_1\,
      Q => \n_0_cal1_state_r_reg[0]\,
      R => rst
    );
\cal1_state_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cal1_state_r_reg[5]_i_1\,
      D => \n_0_cal1_state_r[1]_i_1\,
      Q => \n_0_cal1_state_r_reg[1]\,
      R => rst
    );
\cal1_state_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cal1_state_r_reg[5]_i_1\,
      D => \n_0_cal1_state_r[2]_i_1\,
      Q => \n_0_cal1_state_r_reg[2]\,
      R => rst
    );
\cal1_state_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cal1_state_r_reg[5]_i_1\,
      D => \n_0_cal1_state_r[3]_i_1\,
      Q => \n_0_cal1_state_r_reg[3]\,
      R => rst
    );
\cal1_state_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cal1_state_r_reg[5]_i_1\,
      D => \n_0_cal1_state_r[4]_i_1\,
      Q => \n_0_cal1_state_r_reg[4]\,
      R => rst
    );
\cal1_state_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cal1_state_r_reg[5]_i_1\,
      D => \n_0_cal1_state_r[5]_i_2\,
      Q => \n_0_cal1_state_r_reg[5]\,
      R => rst
    );
\cal1_state_r_reg[5]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_cal1_state_r[5]_i_3\,
      I1 => \n_0_cal1_state_r[5]_i_4\,
      O => \n_0_cal1_state_r_reg[5]_i_1\,
      S => \n_0_cal1_state_r_reg[5]\
    );
cal1_wait_cnt_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05080700000E0916"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[2]\,
      O => cal1_wait_cnt_en_r0
    );
cal1_wait_cnt_en_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => cal1_wait_cnt_en_r0,
      Q => cal1_wait_cnt_en_r,
      R => \<const0>\
    );
\cal1_wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\cal1_wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(0),
      I1 => \cal1_wait_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\cal1_wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(2),
      I1 => \cal1_wait_cnt_r_reg__0\(1),
      I2 => \cal1_wait_cnt_r_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\cal1_wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(3),
      I1 => \cal1_wait_cnt_r_reg__0\(0),
      I2 => \cal1_wait_cnt_r_reg__0\(1),
      I3 => \cal1_wait_cnt_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\cal1_wait_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(4),
      I1 => \cal1_wait_cnt_r_reg__0\(3),
      I2 => \cal1_wait_cnt_r_reg__0\(0),
      I3 => \cal1_wait_cnt_r_reg__0\(1),
      I4 => \cal1_wait_cnt_r_reg__0\(2),
      I5 => cal1_wait_cnt_en_r,
      O => \n_0_cal1_wait_cnt_r[4]_i_1\
    );
\cal1_wait_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(4),
      I1 => \cal1_wait_cnt_r_reg__0\(2),
      I2 => \cal1_wait_cnt_r_reg__0\(1),
      I3 => \cal1_wait_cnt_r_reg__0\(0),
      I4 => \cal1_wait_cnt_r_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\cal1_wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \cal1_wait_cnt_r_reg__0\(0),
      R => \n_0_cal1_wait_cnt_r[4]_i_1\
    );
\cal1_wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \cal1_wait_cnt_r_reg__0\(1),
      R => \n_0_cal1_wait_cnt_r[4]_i_1\
    );
\cal1_wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \cal1_wait_cnt_r_reg__0\(2),
      R => \n_0_cal1_wait_cnt_r[4]_i_1\
    );
\cal1_wait_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \cal1_wait_cnt_r_reg__0\(3),
      R => \n_0_cal1_wait_cnt_r[4]_i_1\
    );
\cal1_wait_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \cal1_wait_cnt_r_reg__0\(4),
      R => \n_0_cal1_wait_cnt_r[4]_i_1\
    );
cal1_wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \cal1_wait_cnt_r_reg__0\(4),
      I1 => \cal1_wait_cnt_r_reg__0\(3),
      I2 => \cal1_wait_cnt_r_reg__0\(0),
      I3 => \cal1_wait_cnt_r_reg__0\(1),
      I4 => \cal1_wait_cnt_r_reg__0\(2),
      I5 => cal1_wait_cnt_en_r,
      O => n_0_cal1_wait_r_i_1
    );
cal1_wait_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_cal1_wait_r_i_1,
      Q => cal1_wait_r,
      R => \<const0>\
    );
\cnt_idel_dec_cpt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA0ABB0BBB0B"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[0]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[3]_i_2\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_11\,
      I3 => \n_0_cnt_idel_dec_cpt_r[0]_i_3\,
      I4 => \n_0_cnt_idel_dec_cpt_r[3]_i_4\,
      I5 => \n_0_cnt_idel_dec_cpt_r[0]_i_4\,
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_1\
    );
\cnt_idel_dec_cpt_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => pi_counter_read_val(0),
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_9\,
      I3 => \n_0_cnt_idel_dec_cpt_r[4]_i_6\,
      I4 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I5 => \n_0_cnt_idel_dec_cpt_r[4]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_2\
    );
\cnt_idel_dec_cpt_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_6_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      I1 => n_0_found_first_edge_r_reg,
      I2 => \n_0_tap_cnt_cpt_r_reg[1]\,
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_3\
    );
\cnt_idel_dec_cpt_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AA59AA"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[1]_i_5\,
      I1 => right_edge_taps_r(1),
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cnt_idel_dec_cpt_r[0]_i_4\
    );
\cnt_idel_dec_cpt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0B0B"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[1]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[3]_i_2\,
      I2 => \n_0_cnt_idel_dec_cpt_r[1]_i_3\,
      I3 => \n_0_cnt_idel_dec_cpt_r[3]_i_4\,
      I4 => \n_0_cnt_idel_dec_cpt_r[1]_i_4\,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_1\
    );
\cnt_idel_dec_cpt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => pi_counter_read_val(1),
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cnt_idel_dec_cpt_r[3]_i_8\,
      I3 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r[4]_i_6\,
      I5 => \n_0_cnt_idel_dec_cpt_r[4]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_2\
    );
\cnt_idel_dec_cpt_r[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_11\,
      I1 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I2 => n_0_found_first_edge_r_reg,
      I3 => \n_5_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_3\
    );
\cnt_idel_dec_cpt_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFB3FFFF404C"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => right_edge_taps_r(1),
      I4 => \n_0_cnt_idel_dec_cpt_r[1]_i_5\,
      I5 => \n_0_cnt_idel_dec_cpt_r[3]_i_10\,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_4\
    );
\cnt_idel_dec_cpt_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => \n_6_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      I1 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[0]\,
      O => \n_0_cnt_idel_dec_cpt_r[1]_i_5\
    );
\cnt_idel_dec_cpt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000ABB"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[2]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[3]_i_2\,
      I2 => \n_0_cnt_idel_dec_cpt_r[3]_i_4\,
      I3 => \n_0_cnt_idel_dec_cpt_r[2]_i_3\,
      I4 => \n_0_cnt_idel_dec_cpt_r[2]_i_4\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_1\
    );
\cnt_idel_dec_cpt_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => pi_counter_read_val(2),
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cnt_idel_dec_cpt_r[3]_i_8\,
      I3 => \n_0_cnt_idel_dec_cpt_r[4]_i_6\,
      I4 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I5 => \n_0_cnt_idel_dec_cpt_r[4]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_2\
    );
\cnt_idel_dec_cpt_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_26\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_19\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_18\,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_20\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_3\
    );
\cnt_idel_dec_cpt_r[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_11\,
      I1 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I2 => n_0_found_first_edge_r_reg,
      I3 => \n_4_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_4\
    );
\cnt_idel_dec_cpt_r[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I1 => \n_0_first_edge_taps_r_reg[3]\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_6\
    );
\cnt_idel_dec_cpt_r[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I1 => \n_0_first_edge_taps_r_reg[2]\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_7\
    );
\cnt_idel_dec_cpt_r[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I1 => \n_0_first_edge_taps_r_reg[1]\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_8\
    );
\cnt_idel_dec_cpt_r[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I1 => \n_0_first_edge_taps_r_reg[0]\,
      O => \n_0_cnt_idel_dec_cpt_r[2]_i_9\
    );
\cnt_idel_dec_cpt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0C00000CDD"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[3]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[3]_i_3\,
      I2 => \n_0_cnt_idel_dec_cpt_r[3]_i_4\,
      I3 => \n_0_cnt_idel_dec_cpt_r[3]_i_5\,
      I4 => \n_0_cnt_idel_dec_cpt_r[3]_i_6\,
      I5 => \n_0_cnt_idel_dec_cpt_r[3]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_1\
    );
\cnt_idel_dec_cpt_r[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"595959A9A959A9A9"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_31\,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => n_0_found_second_edge_r_reg,
      I4 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I5 => \n_5_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_10\
    );
\cnt_idel_dec_cpt_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_2\
    );
\cnt_idel_dec_cpt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => pi_counter_read_val(3),
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cnt_idel_dec_cpt_r[3]_i_8\,
      I3 => \n_0_cnt_idel_dec_cpt_r[4]_i_6\,
      I4 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I5 => \n_0_cnt_idel_dec_cpt_r[4]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_3\
    );
\cnt_idel_dec_cpt_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_28\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_4\
    );
\cnt_idel_dec_cpt_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_23\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => n_0_found_second_edge_r_reg,
      I4 => right_edge_taps_r(4),
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_5\
    );
\cnt_idel_dec_cpt_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_11\,
      I1 => \n_0_tap_cnt_cpt_r_reg[4]\,
      I2 => n_0_found_first_edge_r_reg,
      I3 => \n_7_cnt_idel_dec_cpt_r_reg[4]_i_10\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_6\
    );
\cnt_idel_dec_cpt_r[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4D4D442"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_18\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_19\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_20\,
      I3 => \n_0_cnt_idel_dec_cpt_r[3]_i_9\,
      I4 => \n_0_cnt_idel_dec_cpt_r[3]_i_10\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_7\
    );
\cnt_idel_dec_cpt_r[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      I2 => n_0_found_stable_eye_r_reg,
      I3 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_8\
    );
\cnt_idel_dec_cpt_r[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAFBAA"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[1]_i_5\,
      I1 => right_edge_taps_r(1),
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cnt_idel_dec_cpt_r[3]_i_9\
    );
\cnt_idel_dec_cpt_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[4]_i_2\,
      I1 => \n_0_cnt_idel_dec_cpt_r[4]_i_3\,
      I2 => \n_0_cnt_idel_dec_cpt_r[4]_i_4\,
      I3 => \n_0_cnt_idel_dec_cpt_r[4]_i_5\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_1\
    );
\cnt_idel_dec_cpt_r[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I1 => \n_0_first_edge_taps_r_reg[5]\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_11\
    );
\cnt_idel_dec_cpt_r[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[4]\,
      I1 => \n_0_first_edge_taps_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_12\
    );
\cnt_idel_dec_cpt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
    port map (
      I0 => pi_counter_read_val(4),
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_9\,
      I3 => \n_0_cnt_idel_dec_cpt_r[4]_i_6\,
      I4 => \n_0_tap_cnt_cpt_r_reg[4]\,
      I5 => \n_0_cnt_idel_dec_cpt_r[4]_i_7\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_2\
    );
\cnt_idel_dec_cpt_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004F00B000B0004F"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[4]_i_8\,
      I1 => \n_0_cnt_idel_dec_cpt_r[4]_i_9\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_7\,
      I3 => \n_0_cnt_idel_dec_cpt_r[3]_i_2\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_15\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_16\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_3\
    );
\cnt_idel_dec_cpt_r[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_11\,
      I1 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I2 => n_0_found_first_edge_r_reg,
      I3 => \n_6_cnt_idel_dec_cpt_r_reg[4]_i_10\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_4\
    );
\cnt_idel_dec_cpt_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B04F4FB000000000"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[4]_i_8\,
      I1 => \n_0_cnt_idel_dec_cpt_r[4]_i_9\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_7\,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_15\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_16\,
      I5 => \n_0_cnt_idel_dec_cpt_r[3]_i_4\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_5\
    );
\cnt_idel_dec_cpt_r[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_6\
    );
\cnt_idel_dec_cpt_r[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => n_0_found_second_edge_r_reg,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_7\
    );
\cnt_idel_dec_cpt_r[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_18\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_19\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_20\,
      I3 => \n_0_cnt_idel_dec_cpt_r[3]_i_9\,
      I4 => \n_0_cnt_idel_dec_cpt_r[3]_i_10\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_8\
    );
\cnt_idel_dec_cpt_r[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => right_edge_taps_r(4),
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_23\,
      O => \n_0_cnt_idel_dec_cpt_r[4]_i_9\
    );
\cnt_idel_dec_cpt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000D0"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_3\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_4\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[5]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_5\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_1\
    );
\cnt_idel_dec_cpt_r[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => n_0_found_stable_eye_r_reg,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => pi_counter_read_val(5),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_10\
    );
\cnt_idel_dec_cpt_r[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_28\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => n_0_found_second_edge_r_reg,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_11\
    );
\cnt_idel_dec_cpt_r[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r_reg[4]\,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[5]\,
      I2 => \n_0_cnt_idel_dec_cpt_r_reg[3]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_12\
    );
\cnt_idel_dec_cpt_r[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_13\
    );
\cnt_idel_dec_cpt_r[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC00FFFFAAAA"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_i_4,
      I1 => found_edge_all_r,
      I2 => n_0_idel_tap_limit_dq_pb_r_reg,
      I3 => detect_edge_done_r,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[1]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_14\
    );
\cnt_idel_dec_cpt_r[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => \n_6_cnt_idel_dec_cpt_r_reg[5]_i_29\,
      I1 => \n_0_tap_cnt_cpt_r_reg[4]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_15\
    );
\cnt_idel_dec_cpt_r[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => right_edge_taps_r(5),
      I1 => n_0_found_second_edge_r_reg,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_16\
    );
\cnt_idel_dec_cpt_r[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DD11DD1D1DE2E2"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r_reg[5]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I3 => \n_5_cnt_idel_dec_cpt_r_reg[5]_i_29\,
      I4 => n_0_mpr_dec_cpt_r_i_3,
      I5 => n_0_found_second_edge_r_reg,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_17\
    );
\cnt_idel_dec_cpt_r[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => right_edge_taps_r(3),
      I1 => n_0_found_second_edge_r_reg,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_18\
    );
\cnt_idel_dec_cpt_r[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => \n_4_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      I1 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[2]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_19\
    );
\cnt_idel_dec_cpt_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_6\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_7\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_8\,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_9\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_10\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_11\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_2\
    );
\cnt_idel_dec_cpt_r[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF322223F332222"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_31\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[1]\,
      I5 => \n_5_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_20\
    );
\cnt_idel_dec_cpt_r[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_32\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_31\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_33\,
      I3 => \n_0_cnt_idel_dec_cpt_r[1]_i_5\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_21\
    );
\cnt_idel_dec_cpt_r[5]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => right_edge_taps_r(4),
      I1 => n_0_found_second_edge_r_reg,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_22\
    );
\cnt_idel_dec_cpt_r[5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
    port map (
      I0 => \n_7_cnt_idel_dec_cpt_r_reg[5]_i_29\,
      I1 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[3]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_23\
    );
\cnt_idel_dec_cpt_r[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FBFBFBFB08"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_16\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_15\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_17\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_24\
    );
\cnt_idel_dec_cpt_r[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFC"
    )
    port map (
      I0 => right_edge_taps_r(3),
      I1 => n_0_found_second_edge_r_reg,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => right_edge_taps_r(4),
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_19\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_25\
    );
\cnt_idel_dec_cpt_r[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054550455"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[1]_i_5\,
      I1 => right_edge_taps_r(1),
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      I5 => \n_0_cnt_idel_dec_cpt_r[3]_i_10\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_26\
    );
\cnt_idel_dec_cpt_r[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08080808FBFBFB"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_15\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_16\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_17\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_27\
    );
\cnt_idel_dec_cpt_r[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => right_edge_taps_r(0),
      I1 => right_edge_taps_r(4),
      I2 => right_edge_taps_r(2),
      I3 => right_edge_taps_r(5),
      I4 => right_edge_taps_r(3),
      I5 => right_edge_taps_r(1),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_28\
    );
\cnt_idel_dec_cpt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC0FFAFFFF0FFA"
    )
    port map (
      I0 => n_0_mpr_dec_cpt_r_i_2,
      I1 => \n_0_cal1_state_r[1]_i_6\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      I5 => detect_edge_done_r,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_3\
    );
\cnt_idel_dec_cpt_r[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => right_edge_taps_r(2),
      I1 => n_0_found_second_edge_r_reg,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_31\
    );
\cnt_idel_dec_cpt_r[5]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00ACFF"
    )
    port map (
      I0 => \n_5_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      I1 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_32\
    );
\cnt_idel_dec_cpt_r[5]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"404C"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => n_0_found_second_edge_r_reg,
      I3 => right_edge_taps_r(1),
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_33\
    );
\cnt_idel_dec_cpt_r[5]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_second_edge_taps_r_reg[5]\,
      I1 => \n_0_first_edge_taps_r_reg[5]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_34\
    );
\cnt_idel_dec_cpt_r[5]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_second_edge_taps_r_reg[4]\,
      I1 => \n_0_first_edge_taps_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_35\
    );
\cnt_idel_dec_cpt_r[5]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_second_edge_taps_r_reg[3]\,
      I1 => \n_0_first_edge_taps_r_reg[3]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_36\
    );
\cnt_idel_dec_cpt_r[5]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_second_edge_taps_r_reg[2]\,
      I1 => \n_0_first_edge_taps_r_reg[2]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_37\
    );
\cnt_idel_dec_cpt_r[5]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_second_edge_taps_r_reg[1]\,
      I1 => \n_0_first_edge_taps_r_reg[1]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_38\
    );
\cnt_idel_dec_cpt_r[5]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_second_edge_taps_r_reg[0]\,
      I1 => \n_0_first_edge_taps_r_reg[0]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_39\
    );
\cnt_idel_dec_cpt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_12\,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[0]\,
      I2 => \n_0_cnt_idel_dec_cpt_r_reg[2]\,
      I3 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_13\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_4\
    );
\cnt_idel_dec_cpt_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000880"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_14\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      I5 => \n_0_cal1_state_r_reg[5]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_5\
    );
\cnt_idel_dec_cpt_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB08080808FB"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_15\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_16\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_17\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_6\
    );
\cnt_idel_dec_cpt_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BBF0002FFFF2BBF"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_18\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_19\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_20\,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_21\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_22\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_23\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_7\
    );
\cnt_idel_dec_cpt_r[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => \n_0_cnt_idel_dec_cpt_r[5]_i_24\,
      I1 => \n_0_cnt_idel_dec_cpt_r[5]_i_23\,
      I2 => \n_0_cnt_idel_dec_cpt_r[5]_i_25\,
      I3 => \n_0_cnt_idel_dec_cpt_r[5]_i_26\,
      I4 => \n_0_cnt_idel_dec_cpt_r[5]_i_20\,
      I5 => \n_0_cnt_idel_dec_cpt_r[5]_i_27\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_8\
    );
\cnt_idel_dec_cpt_r[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_cnt_idel_dec_cpt_r[5]_i_9\
    );
\cnt_idel_dec_cpt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[0]_i_1\,
      Q => \n_0_cnt_idel_dec_cpt_r_reg[0]\,
      R => \<const0>\
    );
\cnt_idel_dec_cpt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[1]_i_1\,
      Q => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      R => \<const0>\
    );
\cnt_idel_dec_cpt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[2]_i_1\,
      Q => \n_0_cnt_idel_dec_cpt_r_reg[2]\,
      R => \<const0>\
    );
\cnt_idel_dec_cpt_r_reg[2]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      CO(2) => \n_1_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      CO(1) => \n_2_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      CO(0) => \n_3_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      CYINIT => '1',
      DI(3) => \n_0_tap_cnt_cpt_r_reg[3]\,
      DI(2) => \n_0_tap_cnt_cpt_r_reg[2]\,
      DI(1) => \n_0_tap_cnt_cpt_r_reg[1]\,
      DI(0) => \n_0_tap_cnt_cpt_r_reg[0]\,
      O(3) => \n_4_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      O(2) => \n_5_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      O(1) => \n_6_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      O(0) => \NLW_cnt_idel_dec_cpt_r_reg[2]_i_5_O_UNCONNECTED\(0),
      S(3) => \n_0_cnt_idel_dec_cpt_r[2]_i_6\,
      S(2) => \n_0_cnt_idel_dec_cpt_r[2]_i_7\,
      S(1) => \n_0_cnt_idel_dec_cpt_r[2]_i_8\,
      S(0) => \n_0_cnt_idel_dec_cpt_r[2]_i_9\
    );
\cnt_idel_dec_cpt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[3]_i_1\,
      Q => \n_0_cnt_idel_dec_cpt_r_reg[3]\,
      R => \<const0>\
    );
\cnt_idel_dec_cpt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[4]_i_1\,
      Q => \n_0_cnt_idel_dec_cpt_r_reg[4]\,
      R => \<const0>\
    );
\cnt_idel_dec_cpt_r_reg[4]_i_10\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cnt_idel_dec_cpt_r_reg[2]_i_5\,
      CO(3 downto 1) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_cnt_idel_dec_cpt_r_reg[4]_i_10\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_tap_cnt_cpt_r_reg[4]\,
      O(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[4]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_cnt_idel_dec_cpt_r_reg[4]_i_10\,
      O(0) => \n_7_cnt_idel_dec_cpt_r_reg[4]_i_10\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_cnt_idel_dec_cpt_r[4]_i_11\,
      S(0) => \n_0_cnt_idel_dec_cpt_r[4]_i_12\
    );
\cnt_idel_dec_cpt_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_cnt_idel_dec_cpt_r[5]_i_1\,
      D => \n_0_cnt_idel_dec_cpt_r[5]_i_2\,
      Q => \n_0_cnt_idel_dec_cpt_r_reg[5]\,
      R => \<const0>\
    );
\cnt_idel_dec_cpt_r_reg[5]_i_29\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      CO(3 downto 2) => \NLW_cnt_idel_dec_cpt_r_reg[5]_i_29_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_cnt_idel_dec_cpt_r_reg[5]_i_29\,
      CO(0) => \n_3_cnt_idel_dec_cpt_r_reg[5]_i_29\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_second_edge_taps_r_reg[5]\,
      DI(0) => \n_0_second_edge_taps_r_reg[4]\,
      O(3) => \NLW_cnt_idel_dec_cpt_r_reg[5]_i_29_O_UNCONNECTED\(3),
      O(2) => \n_5_cnt_idel_dec_cpt_r_reg[5]_i_29\,
      O(1) => \n_6_cnt_idel_dec_cpt_r_reg[5]_i_29\,
      O(0) => \n_7_cnt_idel_dec_cpt_r_reg[5]_i_29\,
      S(3) => \<const0>\,
      S(2) => '1',
      S(1) => \n_0_cnt_idel_dec_cpt_r[5]_i_34\,
      S(0) => \n_0_cnt_idel_dec_cpt_r[5]_i_35\
    );
\cnt_idel_dec_cpt_r_reg[5]_i_30\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      CO(2) => \n_1_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      CO(1) => \n_2_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      CO(0) => \n_3_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      CYINIT => '1',
      DI(3) => \n_0_second_edge_taps_r_reg[3]\,
      DI(2) => \n_0_second_edge_taps_r_reg[2]\,
      DI(1) => \n_0_second_edge_taps_r_reg[1]\,
      DI(0) => \n_0_second_edge_taps_r_reg[0]\,
      O(3) => \n_4_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      O(2) => \n_5_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      O(1) => \n_6_cnt_idel_dec_cpt_r_reg[5]_i_30\,
      O(0) => \NLW_cnt_idel_dec_cpt_r_reg[5]_i_30_O_UNCONNECTED\(0),
      S(3) => \n_0_cnt_idel_dec_cpt_r[5]_i_36\,
      S(2) => \n_0_cnt_idel_dec_cpt_r[5]_i_37\,
      S(1) => \n_0_cnt_idel_dec_cpt_r[5]_i_38\,
      S(0) => \n_0_cnt_idel_dec_cpt_r[5]_i_39\
    );
\cnt_shift_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3332333333333333"
    )
    port map (
      I0 => \n_0_cnt_shift_r_reg[1]\,
      I1 => \n_0_cnt_shift_r_reg[0]\,
      I2 => \n_0_cnt_shift_r_reg[3]\,
      I3 => \n_0_cnt_shift_r_reg[2]\,
      I4 => n_0_mux_rd_valid_r_reg,
      I5 => rdlvl_stg1_start,
      O => cnt_shift_r(0)
    );
\cnt_shift_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_cnt_shift_r_reg[0]\,
      I1 => \n_0_cnt_shift_r_reg[1]\,
      O => cnt_shift_r(1)
    );
\cnt_shift_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \n_0_cnt_shift_r_reg[2]\,
      I1 => \n_0_cnt_shift_r_reg[1]\,
      I2 => \n_0_cnt_shift_r_reg[0]\,
      O => cnt_shift_r(2)
    );
\cnt_shift_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rst,
      I1 => rdlvl_stg1_start,
      O => cnt_shift_r0
    );
\cnt_shift_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_mux_rd_valid_r_reg,
      I1 => rdlvl_stg1_start,
      O => cnt_shift_r1548_out
    );
\cnt_shift_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \n_0_cnt_shift_r_reg[3]\,
      I1 => \n_0_cnt_shift_r_reg[0]\,
      I2 => \n_0_cnt_shift_r_reg[1]\,
      I3 => \n_0_cnt_shift_r_reg[2]\,
      O => cnt_shift_r(3)
    );
\cnt_shift_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => clk,
      CE => cnt_shift_r1548_out,
      D => cnt_shift_r(0),
      Q => \n_0_cnt_shift_r_reg[0]\,
      S => cnt_shift_r0
    );
\cnt_shift_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => cnt_shift_r1548_out,
      D => cnt_shift_r(1),
      Q => \n_0_cnt_shift_r_reg[1]\,
      R => cnt_shift_r0
    );
\cnt_shift_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => cnt_shift_r1548_out,
      D => cnt_shift_r(2),
      Q => \n_0_cnt_shift_r_reg[2]\,
      R => cnt_shift_r0
    );
\cnt_shift_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => cnt_shift_r1548_out,
      D => cnt_shift_r(3),
      Q => \n_0_cnt_shift_r_reg[3]\,
      R => cnt_shift_r0
    );
detect_edge_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => pb_detect_edge_done_r(0),
      I2 => n_0_detect_edge_done_r_i_2,
      O => n_0_detect_edge_done_r_i_1
    );
detect_edge_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => pb_detect_edge_done_r(2),
      I2 => pb_detect_edge_done_r(6),
      I3 => pb_detect_edge_done_r(7),
      I4 => pb_detect_edge_done_r(4),
      I5 => pb_detect_edge_done_r(5),
      O => n_0_detect_edge_done_r_i_2
    );
detect_edge_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_detect_edge_done_r_i_1,
      Q => detect_edge_done_r,
      R => \<const0>\
    );
\done_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
    port map (
      I0 => \n_0_done_cnt_reg[0]\,
      I1 => \n_0_done_cnt_reg[3]\,
      I2 => \n_0_done_cnt_reg[2]\,
      I3 => \n_0_done_cnt_reg[1]\,
      I4 => done_cnt1,
      I5 => rst,
      O => \n_0_done_cnt[0]_i_1\
    );
\done_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAAAFE"
    )
    port map (
      I0 => done_cnt1,
      I1 => \n_0_done_cnt_reg[3]\,
      I2 => \n_0_done_cnt_reg[2]\,
      I3 => \n_0_done_cnt_reg[1]\,
      I4 => \n_0_done_cnt_reg[0]\,
      O => \n_0_done_cnt[1]_i_1\
    );
\done_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E1E0"
    )
    port map (
      I0 => \n_0_done_cnt_reg[0]\,
      I1 => \n_0_done_cnt_reg[1]\,
      I2 => \n_0_done_cnt_reg[2]\,
      I3 => \n_0_done_cnt_reg[3]\,
      I4 => done_cnt1,
      I5 => rst,
      O => \n_0_done_cnt[2]_i_1\
    );
\done_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
    port map (
      I0 => done_cnt1,
      I1 => \n_0_done_cnt_reg[3]\,
      I2 => \n_0_done_cnt_reg[2]\,
      I3 => \n_0_done_cnt_reg[1]\,
      I4 => \n_0_done_cnt_reg[0]\,
      O => \n_0_done_cnt[3]_i_1\
    );
\done_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => \n_0_cal1_state_r_reg[5]\,
      I2 => \n_0_done_cnt[3]_i_3\,
      I3 => \n_0_cal1_state_r[2]_i_9\,
      I4 => \n_0_done_cnt[3]_i_4\,
      I5 => \n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1\,
      O => done_cnt1
    );
\done_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_cal1_state_r_reg[2]\,
      O => \n_0_done_cnt[3]_i_3\
    );
\done_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_cal1_state_r1_reg[4]\,
      I1 => \n_0_cal1_state_r1_reg[5]\,
      I2 => \n_0_cal1_state_r1_reg[0]\,
      I3 => \n_0_cal1_state_r1_reg[1]\,
      I4 => \n_0_cal1_state_r1_reg[3]\,
      I5 => \n_0_cal1_state_r1_reg[2]\,
      O => \n_0_done_cnt[3]_i_4\
    );
\done_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_done_cnt[0]_i_1\,
      Q => \n_0_done_cnt_reg[0]\,
      R => \<const0>\
    );
\done_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_done_cnt[1]_i_1\,
      Q => \n_0_done_cnt_reg[1]\,
      R => rst
    );
\done_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_done_cnt[2]_i_1\,
      Q => \n_0_done_cnt_reg[2]\,
      R => \<const0>\
    );
\done_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_done_cnt[3]_i_1\,
      Q => \n_0_done_cnt_reg[3]\,
      R => rst
    );
dqs_po_dec_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => dqs_po_dec_done,
      Q => dqs_po_dec_done_r1,
      R => \<const0>\
    );
dqs_po_dec_done_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => dqs_po_dec_done_r1,
      Q => dqs_po_dec_done_r2,
      R => \<const0>\
    );
fine_dly_dec_done_r1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E20000"
    )
    port map (
      I0 => dqs_po_dec_done_r2,
      I1 => \pi_rdval_cnt_reg__0\(0),
      I2 => pi_cnt_dec,
      I3 => \pi_rdval_cnt_reg__0\(2),
      I4 => n_0_fine_dly_dec_done_r1_i_2,
      I5 => fine_dly_dec_done_r1,
      O => n_0_fine_dly_dec_done_r1_i_1
    );
fine_dly_dec_done_r1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \pi_rdval_cnt_reg__0\(5),
      I1 => \pi_rdval_cnt_reg__0\(3),
      I2 => \pi_rdval_cnt_reg__0\(4),
      I3 => \pi_rdval_cnt_reg__0\(1),
      O => n_0_fine_dly_dec_done_r1_i_2
    );
fine_dly_dec_done_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_fine_dly_dec_done_r1_i_1,
      Q => fine_dly_dec_done_r1,
      R => rst
    );
fine_dly_dec_done_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => fine_dly_dec_done_r1,
      Q => fine_dly_dec_done_r2,
      R => \<const0>\
    );
\first_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC0888"
    )
    port map (
      I0 => \n_0_first_edge_taps_r[5]_i_3\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => n_0_found_first_edge_r_reg,
      I3 => found_stable_eye_last_r,
      I4 => n_0_cal1_prech_req_r_i_1,
      O => \n_0_first_edge_taps_r[5]_i_1\
    );
\first_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => \n_0_first_edge_taps_r[5]_i_4\,
      I1 => n_0_cal1_prech_req_r_i_1,
      I2 => found_stable_eye_last_r,
      I3 => n_0_found_first_edge_r_reg,
      O => \n_0_first_edge_taps_r[5]_i_2\
    );
\first_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => n_0_store_sr_req_pulsed_r_i_1,
      I1 => detect_edge_done_r,
      I2 => n_0_found_edge_r_reg,
      I3 => tap_limit_cpt_r,
      O => \n_0_first_edge_taps_r[5]_i_3\
    );
\first_edge_taps_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
    port map (
      I0 => n_0_cal1_prech_req_r_i_1,
      I1 => tap_limit_cpt_r,
      I2 => n_0_found_edge_r_reg,
      I3 => detect_edge_done_r,
      I4 => n_0_store_sr_req_pulsed_r_i_1,
      O => \n_0_first_edge_taps_r[5]_i_4\
    );
\first_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \n_0_tap_cnt_cpt_r_reg[0]\,
      Q => \n_0_first_edge_taps_r_reg[0]\,
      R => \n_0_first_edge_taps_r[5]_i_1\
    );
\first_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \n_0_tap_cnt_cpt_r_reg[1]\,
      Q => \n_0_first_edge_taps_r_reg[1]\,
      R => \n_0_first_edge_taps_r[5]_i_1\
    );
\first_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \n_0_tap_cnt_cpt_r_reg[2]\,
      Q => \n_0_first_edge_taps_r_reg[2]\,
      R => \n_0_first_edge_taps_r[5]_i_1\
    );
\first_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \n_0_tap_cnt_cpt_r_reg[3]\,
      Q => \n_0_first_edge_taps_r_reg[3]\,
      R => \n_0_first_edge_taps_r[5]_i_1\
    );
\first_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \n_0_tap_cnt_cpt_r_reg[4]\,
      Q => \n_0_first_edge_taps_r_reg[4]\,
      R => \n_0_first_edge_taps_r[5]_i_1\
    );
\first_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_first_edge_taps_r[5]_i_2\,
      D => \n_0_tap_cnt_cpt_r_reg[5]\,
      Q => \n_0_first_edge_taps_r_reg[5]\,
      R => \n_0_first_edge_taps_r[5]_i_1\
    );
found_edge_all_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2]\,
      I1 => \n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1]\,
      I2 => n_0_found_edge_all_r_i_2,
      O => n_0_found_edge_all_r_i_1
    );
found_edge_all_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4]\,
      I1 => \n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3]\,
      I2 => \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0]\,
      I3 => \n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7]\,
      I4 => \n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5]\,
      I5 => \n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6]\,
      O => n_0_found_edge_all_r_i_2
    );
found_edge_all_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_found_edge_all_r_i_1,
      Q => found_edge_all_r,
      R => \<const0>\
    );
found_edge_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2]\,
      I1 => \n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1]\,
      I2 => n_0_found_edge_r_i_2,
      O => n_0_found_edge_r_i_1
    );
found_edge_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4]\,
      I1 => \n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3]\,
      I2 => \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0]\,
      I3 => \n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7]\,
      I4 => \n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5]\,
      I5 => \n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6]\,
      O => n_0_found_edge_r_i_2
    );
found_edge_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_found_edge_r_i_1,
      Q => n_0_found_edge_r_reg,
      R => \<const0>\
    );
found_first_edge_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => n_0_found_edge_r_reg,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_first_edge_taps_r[5]_i_4\,
      I3 => n_0_found_first_edge_r_reg,
      O => n_0_found_first_edge_r_i_1
    );
found_first_edge_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_found_first_edge_r_i_1,
      Q => n_0_found_first_edge_r_reg,
      R => rst
    );
found_second_edge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
    port map (
      I0 => n_0_found_first_edge_r_reg,
      I1 => found_stable_eye_last_r,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_second_edge_taps_r[5]_i_2\,
      I4 => n_0_found_second_edge_r_reg,
      O => n_0_found_second_edge_r_i_1
    );
found_second_edge_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_found_second_edge_r_i_1,
      Q => n_0_found_second_edge_r_reg,
      R => rst
    );
found_stable_eye_last_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => n_0_found_stable_eye_r_reg,
      I1 => detect_edge_done_r,
      I2 => found_stable_eye_last_r,
      O => n_0_found_stable_eye_last_r_i_1
    );
found_stable_eye_last_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_found_stable_eye_last_r_i_1,
      Q => found_stable_eye_last_r,
      R => pb_detect_edge_setup
    );
found_stable_eye_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_found_stable_eye_r_i_2,
      I1 => pb_found_stable_eye_r(4),
      I2 => pb_found_stable_eye_r(5),
      O => n_0_found_stable_eye_r_i_1
    );
found_stable_eye_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pb_found_stable_eye_r(6),
      I1 => pb_found_stable_eye_r(7),
      I2 => pb_found_stable_eye_r(1),
      I3 => pb_found_stable_eye_r(0),
      I4 => pb_found_stable_eye_r(3),
      I5 => pb_found_stable_eye_r(2),
      O => n_0_found_stable_eye_r_i_2
    );
found_stable_eye_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_found_stable_eye_r_i_1,
      Q => n_0_found_stable_eye_r_reg,
      R => \<const0>\
    );
\gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(24),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(16),
      O => \n_0_gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\
    );
\gen_mux_rd[0].mux_rd_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[0].mux_rd_fall0_r[0]_i_1\,
      Q => \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      R => \<const0>\
    );
\gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(56),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(48),
      O => \n_0_gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\
    );
\gen_mux_rd[0].mux_rd_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[0].mux_rd_fall1_r[0]_i_1\,
      Q => \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      R => \<const0>\
    );
\gen_mux_rd[0].mux_rd_fall2_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(88),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(80),
      O => \n_0_gen_mux_rd[0].mux_rd_fall2_r[0]_i_1\
    );
\gen_mux_rd[0].mux_rd_fall2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[0].mux_rd_fall2_r[0]_i_1\,
      Q => \n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0]\,
      R => \<const0>\
    );
\gen_mux_rd[0].mux_rd_fall3_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(120),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(112),
      O => \n_0_gen_mux_rd[0].mux_rd_fall3_r[0]_i_1\
    );
\gen_mux_rd[0].mux_rd_fall3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[0].mux_rd_fall3_r[0]_i_1\,
      Q => \n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0]\,
      R => \<const0>\
    );
\gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(8),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(0),
      O => \n_0_gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\
    );
\gen_mux_rd[0].mux_rd_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[0].mux_rd_rise0_r[0]_i_1\,
      Q => \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      R => \<const0>\
    );
\gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(40),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(32),
      O => \n_0_gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\
    );
\gen_mux_rd[0].mux_rd_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[0].mux_rd_rise1_r[0]_i_1\,
      Q => \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      R => \<const0>\
    );
\gen_mux_rd[0].mux_rd_rise2_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(72),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(64),
      O => \n_0_gen_mux_rd[0].mux_rd_rise2_r[0]_i_1\
    );
\gen_mux_rd[0].mux_rd_rise2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[0].mux_rd_rise2_r[0]_i_1\,
      Q => \n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0]\,
      R => \<const0>\
    );
\gen_mux_rd[0].mux_rd_rise3_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(104),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(96),
      O => \n_0_gen_mux_rd[0].mux_rd_rise3_r[0]_i_1\
    );
\gen_mux_rd[0].mux_rd_rise3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[0].mux_rd_rise3_r[0]_i_1\,
      Q => \n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0]\,
      R => \<const0>\
    );
\gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(25),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(17),
      O => \n_0_gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\
    );
\gen_mux_rd[1].mux_rd_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[1].mux_rd_fall0_r[1]_i_1\,
      Q => \n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      R => \<const0>\
    );
\gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(57),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(49),
      O => \n_0_gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\
    );
\gen_mux_rd[1].mux_rd_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[1].mux_rd_fall1_r[1]_i_1\,
      Q => \n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      R => \<const0>\
    );
\gen_mux_rd[1].mux_rd_fall2_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(89),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(81),
      O => \n_0_gen_mux_rd[1].mux_rd_fall2_r[1]_i_1\
    );
\gen_mux_rd[1].mux_rd_fall2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[1].mux_rd_fall2_r[1]_i_1\,
      Q => \n_0_gen_mux_rd[1].mux_rd_fall2_r_reg[1]\,
      R => \<const0>\
    );
\gen_mux_rd[1].mux_rd_fall3_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(121),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(113),
      O => \n_0_gen_mux_rd[1].mux_rd_fall3_r[1]_i_1\
    );
\gen_mux_rd[1].mux_rd_fall3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[1].mux_rd_fall3_r[1]_i_1\,
      Q => \n_0_gen_mux_rd[1].mux_rd_fall3_r_reg[1]\,
      R => \<const0>\
    );
\gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(9),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(1),
      O => \n_0_gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\
    );
\gen_mux_rd[1].mux_rd_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[1].mux_rd_rise0_r[1]_i_1\,
      Q => \n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      R => \<const0>\
    );
\gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(41),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(33),
      O => \n_0_gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\
    );
\gen_mux_rd[1].mux_rd_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[1].mux_rd_rise1_r[1]_i_1\,
      Q => \n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      R => \<const0>\
    );
\gen_mux_rd[1].mux_rd_rise2_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(73),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(65),
      O => \n_0_gen_mux_rd[1].mux_rd_rise2_r[1]_i_1\
    );
\gen_mux_rd[1].mux_rd_rise2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[1].mux_rd_rise2_r[1]_i_1\,
      Q => \n_0_gen_mux_rd[1].mux_rd_rise2_r_reg[1]\,
      R => \<const0>\
    );
\gen_mux_rd[1].mux_rd_rise3_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(105),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(97),
      O => \n_0_gen_mux_rd[1].mux_rd_rise3_r[1]_i_1\
    );
\gen_mux_rd[1].mux_rd_rise3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[1].mux_rd_rise3_r[1]_i_1\,
      Q => \n_0_gen_mux_rd[1].mux_rd_rise3_r_reg[1]\,
      R => \<const0>\
    );
\gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(26),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(18),
      O => \n_0_gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\
    );
\gen_mux_rd[2].mux_rd_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[2].mux_rd_fall0_r[2]_i_1\,
      Q => \n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      R => \<const0>\
    );
\gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(58),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(50),
      O => \n_0_gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\
    );
\gen_mux_rd[2].mux_rd_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[2].mux_rd_fall1_r[2]_i_1\,
      Q => \n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      R => \<const0>\
    );
\gen_mux_rd[2].mux_rd_fall2_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(90),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(82),
      O => \n_0_gen_mux_rd[2].mux_rd_fall2_r[2]_i_1\
    );
\gen_mux_rd[2].mux_rd_fall2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[2].mux_rd_fall2_r[2]_i_1\,
      Q => \n_0_gen_mux_rd[2].mux_rd_fall2_r_reg[2]\,
      R => \<const0>\
    );
\gen_mux_rd[2].mux_rd_fall3_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(122),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(114),
      O => \n_0_gen_mux_rd[2].mux_rd_fall3_r[2]_i_1\
    );
\gen_mux_rd[2].mux_rd_fall3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[2].mux_rd_fall3_r[2]_i_1\,
      Q => \n_0_gen_mux_rd[2].mux_rd_fall3_r_reg[2]\,
      R => \<const0>\
    );
\gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(10),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(2),
      O => \n_0_gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\
    );
\gen_mux_rd[2].mux_rd_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[2].mux_rd_rise0_r[2]_i_1\,
      Q => \n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      R => \<const0>\
    );
\gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(42),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(34),
      O => \n_0_gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\
    );
\gen_mux_rd[2].mux_rd_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[2].mux_rd_rise1_r[2]_i_1\,
      Q => \n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      R => \<const0>\
    );
\gen_mux_rd[2].mux_rd_rise2_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(74),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(66),
      O => \n_0_gen_mux_rd[2].mux_rd_rise2_r[2]_i_1\
    );
\gen_mux_rd[2].mux_rd_rise2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[2].mux_rd_rise2_r[2]_i_1\,
      Q => \n_0_gen_mux_rd[2].mux_rd_rise2_r_reg[2]\,
      R => \<const0>\
    );
\gen_mux_rd[2].mux_rd_rise3_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(106),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(98),
      O => \n_0_gen_mux_rd[2].mux_rd_rise3_r[2]_i_1\
    );
\gen_mux_rd[2].mux_rd_rise3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[2].mux_rd_rise3_r[2]_i_1\,
      Q => \n_0_gen_mux_rd[2].mux_rd_rise3_r_reg[2]\,
      R => \<const0>\
    );
\gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(27),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(19),
      O => \n_0_gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\
    );
\gen_mux_rd[3].mux_rd_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[3].mux_rd_fall0_r[3]_i_1\,
      Q => \n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      R => \<const0>\
    );
\gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(59),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(51),
      O => \n_0_gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\
    );
\gen_mux_rd[3].mux_rd_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[3].mux_rd_fall1_r[3]_i_1\,
      Q => \n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      R => \<const0>\
    );
\gen_mux_rd[3].mux_rd_fall2_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(91),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(83),
      O => \n_0_gen_mux_rd[3].mux_rd_fall2_r[3]_i_1\
    );
\gen_mux_rd[3].mux_rd_fall2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[3].mux_rd_fall2_r[3]_i_1\,
      Q => \n_0_gen_mux_rd[3].mux_rd_fall2_r_reg[3]\,
      R => \<const0>\
    );
\gen_mux_rd[3].mux_rd_fall3_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(123),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(115),
      O => \n_0_gen_mux_rd[3].mux_rd_fall3_r[3]_i_1\
    );
\gen_mux_rd[3].mux_rd_fall3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[3].mux_rd_fall3_r[3]_i_1\,
      Q => \n_0_gen_mux_rd[3].mux_rd_fall3_r_reg[3]\,
      R => \<const0>\
    );
\gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(11),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(3),
      O => \n_0_gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\
    );
\gen_mux_rd[3].mux_rd_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[3].mux_rd_rise0_r[3]_i_1\,
      Q => \n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      R => \<const0>\
    );
\gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(43),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(35),
      O => \n_0_gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\
    );
\gen_mux_rd[3].mux_rd_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[3].mux_rd_rise1_r[3]_i_1\,
      Q => \n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      R => \<const0>\
    );
\gen_mux_rd[3].mux_rd_rise2_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(75),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(67),
      O => \n_0_gen_mux_rd[3].mux_rd_rise2_r[3]_i_1\
    );
\gen_mux_rd[3].mux_rd_rise2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[3].mux_rd_rise2_r[3]_i_1\,
      Q => \n_0_gen_mux_rd[3].mux_rd_rise2_r_reg[3]\,
      R => \<const0>\
    );
\gen_mux_rd[3].mux_rd_rise3_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(107),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(99),
      O => \n_0_gen_mux_rd[3].mux_rd_rise3_r[3]_i_1\
    );
\gen_mux_rd[3].mux_rd_rise3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[3].mux_rd_rise3_r[3]_i_1\,
      Q => \n_0_gen_mux_rd[3].mux_rd_rise3_r_reg[3]\,
      R => \<const0>\
    );
\gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(28),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(20),
      O => \n_0_gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\
    );
\gen_mux_rd[4].mux_rd_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[4].mux_rd_fall0_r[4]_i_1\,
      Q => \n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      R => \<const0>\
    );
\gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(60),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(52),
      O => \n_0_gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\
    );
\gen_mux_rd[4].mux_rd_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[4].mux_rd_fall1_r[4]_i_1\,
      Q => \n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      R => \<const0>\
    );
\gen_mux_rd[4].mux_rd_fall2_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(92),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(84),
      O => \n_0_gen_mux_rd[4].mux_rd_fall2_r[4]_i_1\
    );
\gen_mux_rd[4].mux_rd_fall2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[4].mux_rd_fall2_r[4]_i_1\,
      Q => \n_0_gen_mux_rd[4].mux_rd_fall2_r_reg[4]\,
      R => \<const0>\
    );
\gen_mux_rd[4].mux_rd_fall3_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(124),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(116),
      O => \n_0_gen_mux_rd[4].mux_rd_fall3_r[4]_i_1\
    );
\gen_mux_rd[4].mux_rd_fall3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[4].mux_rd_fall3_r[4]_i_1\,
      Q => \n_0_gen_mux_rd[4].mux_rd_fall3_r_reg[4]\,
      R => \<const0>\
    );
\gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(12),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(4),
      O => \n_0_gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\
    );
\gen_mux_rd[4].mux_rd_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[4].mux_rd_rise0_r[4]_i_1\,
      Q => \n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      R => \<const0>\
    );
\gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(44),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(36),
      O => \n_0_gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\
    );
\gen_mux_rd[4].mux_rd_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[4].mux_rd_rise1_r[4]_i_1\,
      Q => \n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      R => \<const0>\
    );
\gen_mux_rd[4].mux_rd_rise2_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(76),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(68),
      O => \n_0_gen_mux_rd[4].mux_rd_rise2_r[4]_i_1\
    );
\gen_mux_rd[4].mux_rd_rise2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[4].mux_rd_rise2_r[4]_i_1\,
      Q => \n_0_gen_mux_rd[4].mux_rd_rise2_r_reg[4]\,
      R => \<const0>\
    );
\gen_mux_rd[4].mux_rd_rise3_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(108),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(100),
      O => \n_0_gen_mux_rd[4].mux_rd_rise3_r[4]_i_1\
    );
\gen_mux_rd[4].mux_rd_rise3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[4].mux_rd_rise3_r[4]_i_1\,
      Q => \n_0_gen_mux_rd[4].mux_rd_rise3_r_reg[4]\,
      R => \<const0>\
    );
\gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(29),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(21),
      O => \n_0_gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\
    );
\gen_mux_rd[5].mux_rd_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[5].mux_rd_fall0_r[5]_i_1\,
      Q => \n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      R => \<const0>\
    );
\gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(61),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(53),
      O => \n_0_gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\
    );
\gen_mux_rd[5].mux_rd_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[5].mux_rd_fall1_r[5]_i_1\,
      Q => \n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      R => \<const0>\
    );
\gen_mux_rd[5].mux_rd_fall2_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(93),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(85),
      O => \n_0_gen_mux_rd[5].mux_rd_fall2_r[5]_i_1\
    );
\gen_mux_rd[5].mux_rd_fall2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[5].mux_rd_fall2_r[5]_i_1\,
      Q => \n_0_gen_mux_rd[5].mux_rd_fall2_r_reg[5]\,
      R => \<const0>\
    );
\gen_mux_rd[5].mux_rd_fall3_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(125),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(117),
      O => \n_0_gen_mux_rd[5].mux_rd_fall3_r[5]_i_1\
    );
\gen_mux_rd[5].mux_rd_fall3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[5].mux_rd_fall3_r[5]_i_1\,
      Q => \n_0_gen_mux_rd[5].mux_rd_fall3_r_reg[5]\,
      R => \<const0>\
    );
\gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(13),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(5),
      O => \n_0_gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\
    );
\gen_mux_rd[5].mux_rd_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[5].mux_rd_rise0_r[5]_i_1\,
      Q => \n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      R => \<const0>\
    );
\gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(45),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(37),
      O => \n_0_gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\
    );
\gen_mux_rd[5].mux_rd_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[5].mux_rd_rise1_r[5]_i_1\,
      Q => \n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      R => \<const0>\
    );
\gen_mux_rd[5].mux_rd_rise2_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(77),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(69),
      O => \n_0_gen_mux_rd[5].mux_rd_rise2_r[5]_i_1\
    );
\gen_mux_rd[5].mux_rd_rise2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[5].mux_rd_rise2_r[5]_i_1\,
      Q => \n_0_gen_mux_rd[5].mux_rd_rise2_r_reg[5]\,
      R => \<const0>\
    );
\gen_mux_rd[5].mux_rd_rise3_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(109),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(101),
      O => \n_0_gen_mux_rd[5].mux_rd_rise3_r[5]_i_1\
    );
\gen_mux_rd[5].mux_rd_rise3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[5].mux_rd_rise3_r[5]_i_1\,
      Q => \n_0_gen_mux_rd[5].mux_rd_rise3_r_reg[5]\,
      R => \<const0>\
    );
\gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(30),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(22),
      O => \n_0_gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\
    );
\gen_mux_rd[6].mux_rd_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[6].mux_rd_fall0_r[6]_i_1\,
      Q => \n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      R => \<const0>\
    );
\gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(62),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(54),
      O => \n_0_gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\
    );
\gen_mux_rd[6].mux_rd_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[6].mux_rd_fall1_r[6]_i_1\,
      Q => \n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      R => \<const0>\
    );
\gen_mux_rd[6].mux_rd_fall2_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(94),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(86),
      O => \n_0_gen_mux_rd[6].mux_rd_fall2_r[6]_i_1\
    );
\gen_mux_rd[6].mux_rd_fall2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[6].mux_rd_fall2_r[6]_i_1\,
      Q => \n_0_gen_mux_rd[6].mux_rd_fall2_r_reg[6]\,
      R => \<const0>\
    );
\gen_mux_rd[6].mux_rd_fall3_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(126),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(118),
      O => \n_0_gen_mux_rd[6].mux_rd_fall3_r[6]_i_1\
    );
\gen_mux_rd[6].mux_rd_fall3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[6].mux_rd_fall3_r[6]_i_1\,
      Q => \n_0_gen_mux_rd[6].mux_rd_fall3_r_reg[6]\,
      R => \<const0>\
    );
\gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(14),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(6),
      O => \n_0_gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\
    );
\gen_mux_rd[6].mux_rd_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[6].mux_rd_rise0_r[6]_i_1\,
      Q => \n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      R => \<const0>\
    );
\gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(46),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(38),
      O => \n_0_gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\
    );
\gen_mux_rd[6].mux_rd_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[6].mux_rd_rise1_r[6]_i_1\,
      Q => \n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      R => \<const0>\
    );
\gen_mux_rd[6].mux_rd_rise2_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(78),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(70),
      O => \n_0_gen_mux_rd[6].mux_rd_rise2_r[6]_i_1\
    );
\gen_mux_rd[6].mux_rd_rise2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[6].mux_rd_rise2_r[6]_i_1\,
      Q => \n_0_gen_mux_rd[6].mux_rd_rise2_r_reg[6]\,
      R => \<const0>\
    );
\gen_mux_rd[6].mux_rd_rise3_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(110),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(102),
      O => \n_0_gen_mux_rd[6].mux_rd_rise3_r[6]_i_1\
    );
\gen_mux_rd[6].mux_rd_rise3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[6].mux_rd_rise3_r[6]_i_1\,
      Q => \n_0_gen_mux_rd[6].mux_rd_rise3_r_reg[6]\,
      R => \<const0>\
    );
\gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(31),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(23),
      O => \n_0_gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\
    );
\gen_mux_rd[7].mux_rd_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[7].mux_rd_fall0_r[7]_i_1\,
      Q => \n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      R => \<const0>\
    );
\gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(63),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(55),
      O => \n_0_gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\
    );
\gen_mux_rd[7].mux_rd_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[7].mux_rd_fall1_r[7]_i_1\,
      Q => \n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      R => \<const0>\
    );
\gen_mux_rd[7].mux_rd_fall2_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(95),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(87),
      O => \n_0_gen_mux_rd[7].mux_rd_fall2_r[7]_i_1\
    );
\gen_mux_rd[7].mux_rd_fall2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[7].mux_rd_fall2_r[7]_i_1\,
      Q => \n_0_gen_mux_rd[7].mux_rd_fall2_r_reg[7]\,
      R => \<const0>\
    );
\gen_mux_rd[7].mux_rd_fall3_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(127),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(119),
      O => \n_0_gen_mux_rd[7].mux_rd_fall3_r[7]_i_1\
    );
\gen_mux_rd[7].mux_rd_fall3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[7].mux_rd_fall3_r[7]_i_1\,
      Q => \n_0_gen_mux_rd[7].mux_rd_fall3_r_reg[7]\,
      R => \<const0>\
    );
\gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(15),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(7),
      O => \n_0_gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\
    );
\gen_mux_rd[7].mux_rd_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[7].mux_rd_rise0_r[7]_i_1\,
      Q => \n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      R => \<const0>\
    );
\gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(47),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(39),
      O => \n_0_gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\
    );
\gen_mux_rd[7].mux_rd_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[7].mux_rd_rise1_r[7]_i_1\,
      Q => \n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      R => \<const0>\
    );
\gen_mux_rd[7].mux_rd_rise2_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(79),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(71),
      O => \n_0_gen_mux_rd[7].mux_rd_rise2_r[7]_i_1\
    );
\gen_mux_rd[7].mux_rd_rise2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[7].mux_rd_rise2_r[7]_i_1\,
      Q => \n_0_gen_mux_rd[7].mux_rd_rise2_r_reg[7]\,
      R => \<const0>\
    );
\gen_mux_rd[7].mux_rd_rise3_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => rd_data(111),
      I1 => \n_0_rd_mux_sel_r_reg[0]\,
      I2 => rd_data(103),
      O => \n_0_gen_mux_rd[7].mux_rd_rise3_r[7]_i_1\
    );
\gen_mux_rd[7].mux_rd_rise3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_mux_rd[7].mux_rd_rise3_r[7]_i_1\,
      Q => \n_0_gen_mux_rd[7].mux_rd_rise3_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => n_0_sr_valid_r_reg,
      I1 => n_0_store_sr_r_reg,
      O => store_sr_r0
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]\,
      Q => \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]\,
      Q => \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]\,
      Q => \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]\,
      Q => \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]\,
      Q => \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]\,
      Q => \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]\,
      Q => \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => store_sr_r0,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7]\,
      R => \<const0>\
    );
\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_sr_valid_r_reg,
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]\,
      Q => \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7]\,
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]\,
      Q => idel_pat1_match_fall0_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1\,
      Q => idel_pat0_match_fall1_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1\,
      Q => idel_pat1_match_fall2_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]\,
      Q => idel_pat0_match_fall3_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]\,
      Q => idel_pat0_match_rise0_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1\,
      Q => idel_pat0_match_rise1_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]\,
      Q => idel_pat0_match_rise2_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1\,
      Q => idel_pat0_match_rise3_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]\,
      Q => idel_pat1_match_fall1_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1\,
      Q => idel_pat1_match_fall3_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1\,
      Q => idel_pat1_match_rise0_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]\,
      Q => idel_pat1_match_rise1_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1\,
      Q => idel_pat1_match_rise2_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]\,
      Q => idel_pat1_match_rise3_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1\,
      Q => pat0_match_fall0_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]\,
      Q => pat1_match_fall2_r(0),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]\,
      Q => idel_pat0_match_fall0_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1\,
      Q => idel_pat0_match_fall1_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]\,
      Q => idel_pat0_match_fall2_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]\,
      Q => idel_pat1_match_fall3_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1\,
      Q => idel_pat1_match_rise0_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]\,
      Q => idel_pat1_match_rise1_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1\,
      Q => idel_pat0_match_rise2_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1\,
      Q => idel_pat1_match_rise3_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1\,
      Q => idel_pat1_match_fall0_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]\,
      Q => idel_pat1_match_fall1_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1\,
      Q => idel_pat1_match_fall2_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]\,
      Q => idel_pat1_match_rise2_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1\,
      Q => pat1_match_fall3_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]\,
      Q => pat0_match_rise0_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1\,
      Q => pat0_match_rise1_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]\,
      Q => pat1_match_rise3_r(1),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]\,
      Q => idel_pat0_match_fall0_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]\,
      Q => idel_pat1_match_fall1_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1\,
      Q => idel_pat0_match_fall2_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1\,
      Q => idel_pat1_match_fall3_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1\,
      Q => idel_pat0_match_rise0_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]\,
      Q => idel_pat0_match_rise1_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1\,
      Q => idel_pat0_match_rise2_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]\,
      Q => idel_pat0_match_rise3_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1\,
      Q => idel_pat1_match_fall0_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]\,
      Q => idel_pat1_match_fall2_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]\,
      Q => idel_pat1_match_rise0_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1\,
      Q => idel_pat1_match_rise1_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]\,
      Q => idel_pat1_match_rise2_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1\,
      Q => idel_pat1_match_rise3_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1\,
      Q => pat0_match_fall1_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]\,
      Q => pat1_match_fall3_r(2),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1\,
      Q => idel_pat0_match_fall0_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]\,
      Q => idel_pat0_match_fall1_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1\,
      Q => idel_pat0_match_fall2_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]\,
      Q => idel_pat0_match_fall3_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1\,
      Q => idel_pat1_match_rise0_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]\,
      Q => idel_pat0_match_rise1_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]\,
      Q => idel_pat1_match_rise2_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1\,
      Q => idel_pat0_match_rise3_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]\,
      Q => idel_pat1_match_fall0_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1\,
      Q => idel_pat1_match_fall1_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]\,
      Q => idel_pat1_match_fall2_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1\,
      Q => idel_pat1_match_fall3_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1\,
      Q => idel_pat1_match_rise1_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]\,
      Q => idel_pat1_match_rise3_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1\,
      Q => pat0_match_rise2_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[3].pat1_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]\,
      Q => pat1_match_rise0_r(3),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]\,
      Q => idel_pat1_match_fall0_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1\,
      Q => idel_pat0_match_fall1_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1\,
      Q => idel_pat1_match_fall2_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]\,
      Q => idel_pat0_match_fall3_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]\,
      Q => idel_pat0_match_rise0_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1\,
      Q => idel_pat0_match_rise1_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]\,
      Q => idel_pat0_match_rise2_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1\,
      Q => idel_pat0_match_rise3_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]\,
      Q => idel_pat1_match_fall1_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1\,
      Q => idel_pat1_match_fall3_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1\,
      Q => idel_pat1_match_rise0_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]\,
      Q => idel_pat1_match_rise1_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1\,
      Q => idel_pat1_match_rise2_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]\,
      Q => idel_pat1_match_rise3_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1\,
      Q => pat0_match_fall0_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]\,
      Q => pat1_match_fall2_r(4),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]\,
      Q => idel_pat0_match_fall0_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1\,
      Q => idel_pat0_match_fall1_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]\,
      Q => idel_pat0_match_fall2_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]\,
      Q => idel_pat1_match_fall3_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1\,
      Q => idel_pat1_match_rise0_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]\,
      Q => idel_pat1_match_rise1_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1\,
      Q => idel_pat0_match_rise2_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1\,
      Q => idel_pat1_match_rise3_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1\,
      Q => idel_pat1_match_fall0_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]\,
      Q => idel_pat1_match_fall1_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1\,
      Q => idel_pat1_match_fall2_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]\,
      Q => idel_pat1_match_rise2_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1\,
      Q => pat1_match_fall3_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]\,
      Q => pat0_match_rise0_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1\,
      Q => pat0_match_rise1_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]\,
      Q => pat1_match_rise3_r(5),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]\,
      Q => idel_pat0_match_fall0_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]\,
      Q => idel_pat1_match_fall1_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1\,
      Q => idel_pat0_match_fall2_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1\,
      Q => idel_pat1_match_fall3_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1\,
      Q => idel_pat0_match_rise0_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]\,
      Q => idel_pat0_match_rise1_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1\,
      Q => idel_pat0_match_rise2_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]\,
      Q => idel_pat0_match_rise3_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1\,
      Q => idel_pat1_match_fall0_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]\,
      Q => idel_pat1_match_fall2_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]\,
      Q => idel_pat1_match_rise0_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1\,
      Q => idel_pat1_match_rise1_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]\,
      Q => idel_pat1_match_rise2_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1\,
      Q => idel_pat1_match_rise3_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1\,
      Q => pat0_match_fall1_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]\,
      Q => pat1_match_fall3_r(6),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1\,
      Q => idel_pat0_match_fall0_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]\,
      Q => idel_pat0_match_fall1_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1\,
      Q => idel_pat0_match_fall2_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]\,
      Q => idel_pat0_match_fall3_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1\,
      Q => idel_pat1_match_rise0_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]\,
      Q => idel_pat0_match_rise1_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]\,
      Q => idel_pat1_match_rise2_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1\,
      Q => idel_pat0_match_rise3_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]\,
      Q => idel_pat1_match_fall0_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1\,
      Q => idel_pat1_match_fall1_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]\,
      Q => idel_pat1_match_fall2_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1\,
      Q => idel_pat1_match_fall3_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1\,
      Q => idel_pat1_match_rise1_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]\,
      Q => idel_pat1_match_rise3_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1\,
      Q => pat0_match_rise2_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]\,
      Q => pat1_match_rise0_r(7),
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_data_match_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.idel_pat0_data_match_r_i_2\,
      I1 => idel_pat0_match_rise2_and_r,
      I2 => idel_pat0_match_fall2_and_r,
      O => idel_pat0_data_match_r0
    );
\gen_pat_match_div4.idel_pat0_data_match_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_rise3_and_r,
      I1 => idel_pat0_match_fall1_and_r,
      I2 => idel_pat0_match_fall0_and_r,
      I3 => idel_pat0_match_rise1_and_r,
      I4 => idel_pat0_match_fall3_and_r,
      I5 => idel_pat0_match_rise0_and_r,
      O => \n_0_gen_pat_match_div4.idel_pat0_data_match_r_i_2\
    );
\gen_pat_match_div4.idel_pat0_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => idel_pat0_data_match_r0,
      Q => \n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg\,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_2\,
      I1 => idel_pat0_match_fall0_r(2),
      I2 => idel_pat0_match_fall0_r(6),
      I3 => idel_pat0_match_fall0_r(3),
      I4 => idel_pat0_match_fall0_r(7),
      O => \n_0_gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1\,
      Q => idel_pat0_match_fall0_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_2\,
      I1 => idel_pat0_match_fall1_r(1),
      I2 => idel_pat0_match_fall1_r(5),
      I3 => idel_pat0_match_fall1_r(0),
      I4 => idel_pat0_match_fall1_r(4),
      O => \n_0_gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1\,
      Q => idel_pat0_match_fall1_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat0_match_fall2_r(5),
      I1 => idel_pat0_match_fall2_r(1),
      I2 => \n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_fall2_r(6),
      I1 => idel_pat0_match_fall2_r(2),
      I2 => idel_pat0_match_fall2_r(3),
      I3 => idel_pat0_match_fall2_r(7),
      I4 => idel_pat1_match_fall2_r(0),
      I5 => idel_pat1_match_fall2_r(4),
      O => \n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2\
    );
\gen_pat_match_div4.idel_pat0_match_fall2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1\,
      Q => idel_pat0_match_fall2_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat0_match_fall3_r(3),
      I1 => idel_pat1_match_fall3_r(1),
      I2 => \n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_fall3_r(7),
      I1 => idel_pat1_match_fall3_r(5),
      I2 => idel_pat0_match_fall3_r(0),
      I3 => idel_pat0_match_fall3_r(4),
      I4 => idel_pat1_match_fall3_r(2),
      I5 => idel_pat1_match_fall3_r(6),
      O => \n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2\
    );
\gen_pat_match_div4.idel_pat0_match_fall3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1\,
      Q => idel_pat0_match_fall3_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_2\,
      I1 => idel_pat0_match_rise0_r(2),
      I2 => idel_pat0_match_rise0_r(6),
      I3 => idel_pat1_match_rise0_r(3),
      I4 => idel_pat1_match_rise0_r(7),
      O => \n_0_gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1\,
      Q => idel_pat0_match_rise0_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_2\,
      I1 => idel_pat1_match_rise1_r(1),
      I2 => idel_pat1_match_rise1_r(5),
      I3 => idel_pat0_match_rise1_r(0),
      I4 => idel_pat0_match_rise1_r(4),
      O => \n_0_gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1\,
      Q => idel_pat0_match_rise1_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => idel_pat0_match_rise2_r(0),
      I1 => idel_pat0_match_rise2_r(4),
      I2 => idel_pat0_match_rise2_r(2),
      I3 => idel_pat0_match_rise2_r(6),
      I4 => \n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => idel_pat1_match_rise2_r(7),
      I1 => idel_pat1_match_rise2_r(3),
      I2 => idel_pat0_match_rise2_r(5),
      I3 => idel_pat0_match_rise2_r(1),
      O => \n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2\
    );
\gen_pat_match_div4.idel_pat0_match_rise2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1\,
      Q => idel_pat0_match_rise2_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_2\,
      I1 => idel_pat0_match_rise3_r(2),
      I2 => idel_pat0_match_rise3_r(6),
      I3 => idel_pat1_match_rise3_r(1),
      I4 => idel_pat1_match_rise3_r(5),
      O => \n_0_gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat0_match_rise3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1\,
      Q => idel_pat0_match_rise3_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_data_match_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.idel_pat1_data_match_r_i_2\,
      I1 => idel_pat1_match_fall3_and_r,
      I2 => idel_pat1_match_rise0_and_r,
      O => idel_pat1_data_match_r0
    );
\gen_pat_match_div4.idel_pat1_data_match_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat1_match_fall2_and_r,
      I1 => idel_pat1_match_rise2_and_r,
      I2 => idel_pat1_match_rise1_and_r,
      I3 => idel_pat1_match_fall1_and_r,
      I4 => idel_pat1_match_rise3_and_r,
      I5 => idel_pat1_match_fall0_and_r,
      O => \n_0_gen_pat_match_div4.idel_pat1_data_match_r_i_2\
    );
\gen_pat_match_div4.idel_pat1_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => idel_pat1_data_match_r0,
      Q => \n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg\,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2\,
      I1 => idel_pat1_match_fall0_r(6),
      I2 => idel_pat1_match_fall0_r(2),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat1_match_fall0_r(0),
      I1 => idel_pat1_match_fall0_r(7),
      I2 => idel_pat1_match_fall0_r(5),
      I3 => idel_pat1_match_fall0_r(1),
      I4 => idel_pat1_match_fall0_r(3),
      I5 => idel_pat1_match_fall0_r(4),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2\
    );
\gen_pat_match_div4.idel_pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1\,
      Q => idel_pat1_match_fall0_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2\,
      I1 => idel_pat1_match_fall1_r(5),
      I2 => idel_pat1_match_fall1_r(1),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat1_match_fall1_r(2),
      I1 => idel_pat1_match_fall1_r(4),
      I2 => idel_pat1_match_fall1_r(7),
      I3 => idel_pat1_match_fall1_r(3),
      I4 => idel_pat1_match_fall1_r(0),
      I5 => idel_pat1_match_fall1_r(6),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2\
    );
\gen_pat_match_div4.idel_pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1\,
      Q => idel_pat1_match_fall1_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_2\,
      I1 => idel_pat1_match_fall2_r(3),
      I2 => idel_pat1_match_fall2_r(7),
      I3 => idel_pat1_match_fall2_r(2),
      I4 => idel_pat1_match_fall2_r(6),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat1_match_fall2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1\,
      Q => idel_pat1_match_fall2_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_2\,
      I1 => idel_pat1_match_fall3_r(4),
      I2 => idel_pat1_match_fall3_r(1),
      I3 => idel_pat1_match_fall3_r(0),
      I4 => idel_pat1_match_fall3_r(5),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat1_match_fall3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1\,
      Q => idel_pat1_match_fall3_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_2\,
      I1 => idel_pat1_match_rise0_r(0),
      I2 => idel_pat1_match_rise0_r(4),
      I3 => idel_pat1_match_rise0_r(1),
      I4 => idel_pat1_match_rise0_r(5),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1\,
      Q => idel_pat1_match_rise0_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_2\,
      I1 => idel_pat1_match_rise1_r(2),
      I2 => idel_pat1_match_rise1_r(6),
      I3 => idel_pat1_match_rise1_r(3),
      I4 => idel_pat1_match_rise1_r(7),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1\,
      Q => idel_pat1_match_rise1_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => idel_pat1_match_rise2_r(0),
      I1 => idel_pat1_match_rise2_r(4),
      I2 => idel_pat1_match_rise2_r(1),
      I3 => idel_pat1_match_rise2_r(5),
      I4 => \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat1_match_rise2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1\,
      Q => idel_pat1_match_rise2_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_2\,
      I1 => idel_pat1_match_rise3_r(1),
      I2 => idel_pat1_match_rise3_r(5),
      I3 => idel_pat1_match_rise3_r(0),
      I4 => idel_pat1_match_rise3_r(4),
      O => \n_0_gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1\
    );
\gen_pat_match_div4.idel_pat1_match_rise3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1\,
      Q => idel_pat1_match_rise3_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_data_match_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_data_match_r_i_2\,
      I1 => pat0_match_fall3_and_r,
      I2 => pat0_match_rise0_and_r,
      O => pat0_data_match_r0
    );
\gen_pat_match_div4.pat0_data_match_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat0_match_fall1_and_r,
      I1 => pat0_match_rise2_and_r,
      I2 => pat0_match_fall0_and_r,
      I3 => pat0_match_rise1_and_r,
      I4 => pat0_match_rise3_and_r,
      I5 => pat0_match_fall2_and_r,
      O => \n_0_gen_pat_match_div4.pat0_data_match_r_i_2\
    );
\gen_pat_match_div4.pat0_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pat0_data_match_r0,
      Q => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_match_fall0_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat0_match_fall0_r(2),
      I1 => idel_pat0_match_fall0_r(1),
      I2 => \n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_1\
    );
\gen_pat_match_div4.pat0_match_fall0_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_fall0_r(5),
      I1 => idel_pat1_match_fall0_r(3),
      I2 => pat0_match_fall0_r(0),
      I3 => pat0_match_fall0_r(4),
      I4 => idel_pat1_match_fall0_r(7),
      I5 => idel_pat0_match_fall0_r(6),
      O => \n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_2\
    );
\gen_pat_match_div4.pat0_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_1\,
      Q => pat0_match_fall0_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_match_fall1_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat1_match_fall1_r(0),
      I1 => idel_pat0_match_fall1_r(3),
      I2 => \n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_1\
    );
\gen_pat_match_div4.pat0_match_fall1_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => idel_pat0_match_fall1_r(7),
      I1 => idel_pat0_match_fall1_r(1),
      I2 => pat0_match_fall1_r(2),
      I3 => pat0_match_fall1_r(6),
      I4 => idel_pat1_match_fall1_r(4),
      I5 => idel_pat0_match_fall1_r(5),
      O => \n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_2\
    );
\gen_pat_match_div4.pat0_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_1\,
      Q => pat0_match_fall1_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_match_fall2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_2\,
      I1 => idel_pat0_match_fall2_r(7),
      I2 => idel_pat0_match_fall2_r(3),
      I3 => idel_pat1_match_fall2_r(2),
      I4 => idel_pat1_match_fall2_r(6),
      O => \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_1\
    );
\gen_pat_match_div4.pat0_match_fall2_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_fall2_r(0),
      I1 => idel_pat1_match_fall2_r(1),
      I2 => idel_pat1_match_fall2_r(4),
      I3 => idel_pat1_match_fall2_r(5),
      O => \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_2\
    );
\gen_pat_match_div4.pat0_match_fall2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_1\,
      Q => pat0_match_fall2_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_match_fall3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_2\,
      I1 => pat1_match_fall3_r(5),
      I2 => idel_pat0_match_fall3_r(4),
      I3 => pat1_match_fall3_r(1),
      I4 => idel_pat0_match_fall3_r(0),
      O => \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_1\
    );
\gen_pat_match_div4.pat0_match_fall3_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_fall3_r(2),
      I1 => idel_pat1_match_fall3_r(3),
      I2 => idel_pat1_match_fall3_r(7),
      I3 => idel_pat1_match_fall3_r(6),
      O => \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_2\
    );
\gen_pat_match_div4.pat0_match_fall3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_1\,
      Q => pat0_match_fall3_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_2\,
      I1 => pat0_match_rise0_r(1),
      I2 => pat0_match_rise0_r(5),
      I3 => idel_pat0_match_rise0_r(0),
      I4 => idel_pat0_match_rise0_r(4),
      O => \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_1\
    );
\gen_pat_match_div4.pat0_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_rise0_r(6),
      I1 => idel_pat1_match_rise0_r(2),
      I2 => idel_pat1_match_rise0_r(7),
      I3 => idel_pat1_match_rise0_r(3),
      O => \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_2\
    );
\gen_pat_match_div4.pat0_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_1\,
      Q => pat0_match_rise0_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_2\,
      I1 => pat0_match_rise1_r(1),
      I2 => pat0_match_rise1_r(5),
      I3 => idel_pat0_match_rise1_r(0),
      I4 => idel_pat0_match_rise1_r(4),
      O => \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_1\
    );
\gen_pat_match_div4.pat0_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat0_match_rise1_r(7),
      I1 => idel_pat0_match_rise1_r(3),
      I2 => idel_pat0_match_rise1_r(6),
      I3 => idel_pat0_match_rise1_r(2),
      O => \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_2\
    );
\gen_pat_match_div4.pat0_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_1\,
      Q => pat0_match_rise1_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_match_rise2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_2\,
      I1 => pat0_match_rise2_r(3),
      I2 => pat0_match_rise2_r(7),
      I3 => idel_pat0_match_rise2_r(2),
      I4 => idel_pat0_match_rise2_r(6),
      O => \n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_1\
    );
\gen_pat_match_div4.pat0_match_rise2_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_rise2_r(5),
      I1 => idel_pat1_match_rise2_r(1),
      I2 => idel_pat1_match_rise2_r(4),
      I3 => idel_pat1_match_rise2_r(0),
      O => \n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_2\
    );
\gen_pat_match_div4.pat0_match_rise2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_1\,
      Q => pat0_match_rise2_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat0_match_rise3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_2\,
      I1 => pat1_match_rise3_r(1),
      I2 => pat1_match_rise3_r(5),
      I3 => idel_pat1_match_rise3_r(0),
      I4 => idel_pat1_match_rise3_r(4),
      O => \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_1\
    );
\gen_pat_match_div4.pat0_match_rise3_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_rise3_r(7),
      I1 => idel_pat1_match_rise3_r(3),
      I2 => idel_pat1_match_rise3_r(6),
      I3 => idel_pat1_match_rise3_r(2),
      O => \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_2\
    );
\gen_pat_match_div4.pat0_match_rise3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_1\,
      Q => pat0_match_rise3_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_data_match_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_i_2\,
      I1 => pat1_match_rise2_and_r,
      I2 => pat1_match_rise0_and_r,
      O => pat1_data_match_r0
    );
\gen_pat_match_div4.pat1_data_match_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat1_match_rise1_and_r,
      I1 => pat1_match_fall1_and_r,
      I2 => pat1_match_fall3_and_r,
      I3 => pat1_match_fall0_and_r,
      I4 => pat1_match_rise3_and_r,
      I5 => pat1_match_fall2_and_r,
      O => \n_0_gen_pat_match_div4.pat1_data_match_r_i_2\
    );
\gen_pat_match_div4.pat1_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pat1_data_match_r0,
      Q => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_2\,
      I1 => idel_pat1_match_fall0_r(2),
      I2 => idel_pat1_match_fall0_r(6),
      I3 => idel_pat0_match_fall0_r(3),
      I4 => idel_pat0_match_fall0_r(7),
      O => \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_1\
    );
\gen_pat_match_div4.pat1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_fall0_r(0),
      I1 => idel_pat0_match_fall0_r(1),
      I2 => idel_pat1_match_fall0_r(4),
      I3 => idel_pat0_match_fall0_r(5),
      O => \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_2\
    );
\gen_pat_match_div4.pat1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_1\,
      Q => pat1_match_fall0_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_2\,
      I1 => idel_pat1_match_fall1_r(1),
      I2 => idel_pat1_match_fall1_r(5),
      I3 => idel_pat0_match_fall1_r(0),
      I4 => idel_pat0_match_fall1_r(4),
      O => \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_1\
    );
\gen_pat_match_div4.pat1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_fall1_r(2),
      I1 => idel_pat0_match_fall1_r(3),
      I2 => idel_pat0_match_fall1_r(7),
      I3 => idel_pat1_match_fall1_r(6),
      O => \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_2\
    );
\gen_pat_match_div4.pat1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_1\,
      Q => pat1_match_fall1_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_match_fall2_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => idel_pat1_match_fall2_r(3),
      I1 => pat1_match_fall2_r(0),
      I2 => \n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_1\
    );
\gen_pat_match_div4.pat1_match_fall2_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat1_match_fall2_r(4),
      I1 => idel_pat0_match_fall2_r(2),
      I2 => idel_pat1_match_fall2_r(1),
      I3 => idel_pat1_match_fall2_r(5),
      I4 => idel_pat0_match_fall2_r(6),
      I5 => idel_pat1_match_fall2_r(7),
      O => \n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_2\
    );
\gen_pat_match_div4.pat1_match_fall2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_1\,
      Q => pat1_match_fall2_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_match_fall3_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat1_match_fall3_r(2),
      I1 => idel_pat1_match_fall3_r(0),
      I2 => \n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_1\
    );
\gen_pat_match_div4.pat1_match_fall3_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat1_match_fall3_r(6),
      I1 => idel_pat1_match_fall3_r(4),
      I2 => pat1_match_fall3_r(1),
      I3 => pat1_match_fall3_r(5),
      I4 => idel_pat1_match_fall3_r(3),
      I5 => idel_pat1_match_fall3_r(7),
      O => \n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_2\
    );
\gen_pat_match_div4.pat1_match_fall3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_1\,
      Q => pat1_match_fall3_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_2\,
      I1 => pat1_match_rise0_r(3),
      I2 => pat1_match_rise0_r(7),
      I3 => idel_pat0_match_rise0_r(2),
      I4 => idel_pat0_match_rise0_r(6),
      O => \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_1\
    );
\gen_pat_match_div4.pat1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat0_match_rise0_r(4),
      I1 => idel_pat0_match_rise0_r(0),
      I2 => idel_pat1_match_rise0_r(5),
      I3 => idel_pat1_match_rise0_r(1),
      O => \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_2\
    );
\gen_pat_match_div4.pat1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_1\,
      Q => pat1_match_rise0_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_2\,
      I1 => idel_pat1_match_rise1_r(3),
      I2 => idel_pat1_match_rise1_r(7),
      I3 => idel_pat0_match_rise1_r(2),
      I4 => idel_pat0_match_rise1_r(6),
      O => \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_1\
    );
\gen_pat_match_div4.pat1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat1_match_rise1_r(4),
      I1 => idel_pat1_match_rise1_r(0),
      I2 => idel_pat1_match_rise1_r(5),
      I3 => idel_pat1_match_rise1_r(1),
      O => \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_2\
    );
\gen_pat_match_div4.pat1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_1\,
      Q => pat1_match_rise1_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_match_rise2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => idel_pat0_match_rise2_r(1),
      I1 => idel_pat0_match_rise2_r(5),
      I2 => idel_pat1_match_rise2_r(0),
      I3 => idel_pat1_match_rise2_r(4),
      I4 => \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_1\
    );
\gen_pat_match_div4.pat1_match_rise2_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => idel_pat1_match_rise2_r(7),
      I1 => idel_pat1_match_rise2_r(3),
      I2 => idel_pat1_match_rise2_r(6),
      I3 => idel_pat1_match_rise2_r(2),
      O => \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_2\
    );
\gen_pat_match_div4.pat1_match_rise2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_1\,
      Q => pat1_match_rise2_and_r,
      R => \<const0>\
    );
\gen_pat_match_div4.pat1_match_rise3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_2\,
      I1 => pat1_match_rise3_r(1),
      I2 => pat1_match_rise3_r(5),
      I3 => idel_pat1_match_rise3_r(2),
      I4 => idel_pat1_match_rise3_r(6),
      O => \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_1\
    );
\gen_pat_match_div4.pat1_match_rise3_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => idel_pat0_match_rise3_r(0),
      I1 => idel_pat0_match_rise3_r(3),
      I2 => idel_pat0_match_rise3_r(4),
      I3 => idel_pat0_match_rise3_r(7),
      O => \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_2\
    );
\gen_pat_match_div4.pat1_match_rise3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_1\,
      Q => pat1_match_rise3_and_r,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[1].mux_rd_fall2_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[1].mux_rd_fall3_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[1].mux_rd_rise2_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[1].mux_rd_rise3_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[2].mux_rd_fall2_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[2].mux_rd_fall3_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[2].mux_rd_rise2_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[2].mux_rd_rise3_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[3].mux_rd_fall2_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[3].mux_rd_fall3_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[3].mux_rd_rise2_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[3].mux_rd_rise3_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[4].mux_rd_fall2_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[4].mux_rd_fall3_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[4].mux_rd_rise2_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[4].mux_rd_rise3_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[5].mux_rd_fall2_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[5].mux_rd_fall3_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[5].mux_rd_rise2_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[5].mux_rd_rise3_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[6].mux_rd_fall2_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[6].mux_rd_fall3_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[6].mux_rd_rise2_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[6].mux_rd_rise3_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[7].mux_rd_fall2_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[7].mux_rd_fall3_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[7].mux_rd_rise2_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_mux_rd_valid_r_reg,
      D => \n_0_gen_mux_rd[7].mux_rd_rise3_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0]\,
      O => p_494_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_494_out,
      Q => \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0]\,
      O => p_537_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_537_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0]\,
      O => p_533_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_533_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0]\,
      O => p_527_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_527_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0]\,
      O => p_525_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_525_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0]\,
      O => p_531_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_531_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0]\,
      O => p_529_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_529_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0]\,
      O => p_523_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_523_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0]\,
      O => p_521_out
    );
\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_521_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => sr_valid_r2,
      O => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_2\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]\,
      O => p_519_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_519_out,
      Q => \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0]\,
      O => p_510_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_510_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0]\,
      O => p_508_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_508_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0]\,
      O => p_502_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_502_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0]\,
      O => p_500_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_500_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0]\,
      O => p_506_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_506_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0]\,
      O => p_504_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_504_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0]\,
      O => p_498_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_498_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]\,
      I3 => \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0]\,
      O => p_496_out
    );
\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_496_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r[1]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r[1]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1]\,
      O => p_444_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_444_out,
      Q => \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1]\,
      O => p_485_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_485_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1]\,
      O => p_483_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_483_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1]\,
      O => p_477_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_477_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1]\,
      O => p_475_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_475_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1]\,
      O => p_481_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_481_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1]\,
      O => p_479_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_479_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1]\,
      O => p_473_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_473_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1]\,
      O => p_471_out
    );
\gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_471_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r[1]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r[1]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1]\,
      O => p_469_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_469_out,
      Q => \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1]\,
      O => p_460_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_460_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1]\,
      O => p_458_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_458_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1]\,
      O => p_452_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_452_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1]\,
      O => p_450_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_450_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1]\,
      O => p_456_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_456_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1]\,
      O => p_454_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_454_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1]\,
      O => p_448_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_448_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]\,
      I3 => \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1]\,
      O => p_446_out
    );
\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_446_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r[2]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r[2]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2]\,
      O => p_394_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_394_out,
      Q => \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2]\,
      O => p_435_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_435_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2]\,
      O => p_433_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_433_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2]\,
      O => p_427_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_427_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2]\,
      O => p_425_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_425_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2]\,
      O => p_431_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_431_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2]\,
      O => p_429_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_429_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2]\,
      O => p_423_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_423_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2]\,
      O => p_421_out
    );
\gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_421_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r[2]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r[2]_i_1\,
      Q => p_0_in90_in,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2]\,
      O => p_419_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_419_out,
      Q => \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2]\,
      O => p_410_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_410_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2]\,
      O => p_408_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_408_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2]\,
      O => p_402_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_402_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2]\,
      O => p_400_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_400_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2]\,
      O => p_406_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_406_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2]\,
      O => p_404_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_404_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2]\,
      O => p_398_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_398_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]\,
      I3 => \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2]\,
      O => p_396_out
    );
\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_396_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r[3]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r[3]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3]\,
      O => p_344_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_344_out,
      Q => \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3]\,
      O => p_385_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_385_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3]\,
      O => p_383_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_383_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3]\,
      O => p_377_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_377_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3]\,
      O => p_375_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_375_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3]\,
      O => p_381_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_381_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3]\,
      O => p_379_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_379_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3]\,
      O => p_373_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_373_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3]\,
      O => p_371_out
    );
\gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_371_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r[3]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r[3]_i_1\,
      Q => p_0_in93_in,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3]\,
      O => p_369_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_369_out,
      Q => \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3]\,
      O => p_360_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_360_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3]\,
      O => p_358_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_358_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3]\,
      O => p_352_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_352_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3]\,
      O => p_350_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_350_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3]\,
      O => p_356_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_356_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3]\,
      O => p_354_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_354_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3]\,
      O => p_348_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_348_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]\,
      I3 => \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3]\,
      O => p_346_out
    );
\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_346_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r[4]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r[4]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4]\,
      O => p_294_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_294_out,
      Q => \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4]\,
      O => p_335_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_335_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4]\,
      O => p_333_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_333_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4]\,
      O => p_327_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_327_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4]\,
      O => p_325_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_325_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4]\,
      O => p_331_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_331_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4]\,
      O => p_329_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_329_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4]\,
      O => p_323_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_323_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4]\,
      O => p_321_out
    );
\gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_321_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r[4]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r[4]_i_1\,
      Q => p_0_in96_in,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]\,
      O => p_319_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_319_out,
      Q => \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4]\,
      O => p_310_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_310_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4]\,
      O => p_308_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_308_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4]\,
      O => p_302_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_302_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4]\,
      O => p_300_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_300_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4]\,
      O => p_306_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_306_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4]\,
      O => p_304_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_304_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4]\,
      O => p_298_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_298_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]\,
      I3 => \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4]\,
      O => p_296_out
    );
\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_296_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r[5]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r[5]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5]\,
      O => p_244_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_244_out,
      Q => \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5]\,
      O => p_285_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_285_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5]\,
      O => p_283_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_283_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5]\,
      O => p_277_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_277_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5]\,
      O => p_275_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_275_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5]\,
      O => p_281_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_281_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5]\,
      O => p_279_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_279_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5]\,
      O => p_273_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_273_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5]\,
      O => p_271_out
    );
\gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_271_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r[5]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r[5]_i_1\,
      Q => p_0_in99_in,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]\,
      O => p_269_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_269_out,
      Q => \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5]\,
      O => p_260_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_260_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5]\,
      O => p_258_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_258_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5]\,
      O => p_252_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_252_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5]\,
      O => p_250_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_250_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5]\,
      O => p_256_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_256_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5]\,
      O => p_254_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_254_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5]\,
      O => p_248_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_248_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]\,
      I3 => \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5]\,
      O => p_246_out
    );
\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_246_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r[6]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r[6]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6]\,
      O => p_194_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_194_out,
      Q => \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6]\,
      O => p_235_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_235_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6]\,
      O => p_233_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_233_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6]\,
      O => p_227_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_227_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6]\,
      O => p_225_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_225_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6]\,
      O => p_231_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_231_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6]\,
      O => p_229_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_229_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6]\,
      O => p_223_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_223_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6]\,
      O => p_221_out
    );
\gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_221_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r[6]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r[6]_i_1\,
      Q => p_0_in102_in,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]\,
      O => p_219_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_219_out,
      Q => \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6]\,
      O => p_210_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_210_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6]\,
      O => p_208_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_208_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6]\,
      O => p_202_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_202_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6]\,
      O => p_200_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_200_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6]\,
      O => p_206_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_206_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6]\,
      O => p_204_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_204_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6]\,
      O => p_198_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_198_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]\,
      I3 => \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6]\,
      O => p_196_out
    );
\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_196_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r[7]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r[7]_i_1\,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7]\,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7]\,
      O => p_144_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_144_out,
      Q => \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7]\,
      O => p_185_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_185_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7]\,
      O => p_183_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_183_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7]\,
      O => p_177_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_177_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7]\,
      O => p_175_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_175_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7]\,
      O => p_181_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_181_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7]\,
      O => p_179_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_179_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7]\,
      O => p_173_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_173_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7]\,
      O => p_171_out
    );
\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_171_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r[7]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r[7]_i_1\,
      Q => p_0_in105_in,
      R => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_2\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]\,
      O => p_169_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7]\,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7]\,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]\,
      I5 => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]\,
      O => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_2\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_169_out,
      Q => \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7]\,
      O => p_160_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_160_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7]\,
      O => p_158_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_158_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7]\,
      O => p_152_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_152_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7]\,
      O => p_150_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_150_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7]\,
      O => p_156_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_156_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7]\,
      O => p_154_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_154_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7]\,
      O => p_148_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_148_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7]\,
      R => \<const0>\
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat1_data_match_r_reg\,
      I1 => \n_0_gen_pat_match_div4.pat0_data_match_r_reg\,
      I2 => \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]\,
      I3 => \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7]\,
      O => p_146_out
    );
\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => p_146_out,
      Q => \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7]\,
      R => \<const0>\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      O => \p_0_in__1\(0)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      O => \p_0_in__1\(1)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      O => \p_0_in__1\(2)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      O => \p_0_in__1\(3)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => pb_detect_edge_setup,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\,
      O => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\,
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I5 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      O => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      O => \p_0_in__1\(4)
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAFAC"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]\,
      I2 => samp_cnt_done_r,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0]\,
      I4 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\,
      I5 => pb_detect_edge_done_r(0),
      O => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => pb_detect_edge_done_r(0),
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(0),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(1),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(2),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(3),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2\,
      D => \p_0_in__1\(4),
      Q => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      R => \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]\,
      I2 => pb_detect_edge_done_r(0),
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_detect_edge_done_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1\,
      Q => pb_detect_edge_done_r(0),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[0].pb_found_edge_last_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_found_edge_last_r_reg\,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0]\,
      O => \n_0_gen_track_left_edge[0].pb_found_edge_last_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_found_edge_last_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[0].pb_found_edge_last_r[0]_i_1\,
      Q => \gen_track_left_edge[0].pb_found_edge_last_r_reg\,
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010001"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I1 => pb_detect_edge_done_r(0),
      I2 => \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_2\,
      I3 => samp_cnt_done_r,
      I4 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\,
      I5 => \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0]\,
      O => \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_found_edge_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]\,
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0]\,
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\,
      O => \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_2\
    );
\gen_track_left_edge[0].pb_found_edge_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1\,
      Q => \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0]\,
      R => \<const0>\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323200000200"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2\,
      I1 => pb_detect_edge_setup,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3\,
      I4 => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\,
      I5 => pb_found_stable_eye_r(0),
      O => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\,
      I2 => \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0]\,
      O => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(2),
      I1 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(1),
      I2 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(0),
      I3 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(3),
      I4 => \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0\(4),
      O => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => pb_detect_edge_done_r(0),
      I1 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0]\,
      I3 => samp_cnt_done_r,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]\,
      O => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4\
    );
\gen_track_left_edge[0].pb_found_stable_eye_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1\,
      Q => pb_found_stable_eye_r(0),
      R => \<const0>\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA0AE"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0]\,
      I2 => pb_detect_edge_done_r(0),
      I3 => samp_cnt_done_r,
      I4 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      I5 => pb_detect_edge_setup,
      O => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFDFFFFDFFFB"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[5]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\
    );
\gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1\,
      Q => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0]\,
      R => \<const0>\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      O => \p_0_in__2\(0)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      O => \p_0_in__2\(1)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      O => \p_0_in__2\(2)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      O => \p_0_in__2\(3)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => pb_detect_edge_setup,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\,
      O => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\,
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I5 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      O => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      O => \p_0_in__2\(4)
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAFAC"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1]\,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]\,
      I2 => samp_cnt_done_r,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1]\,
      I4 => p_0_in16_in,
      I5 => pb_detect_edge_done_r(1),
      O => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(0),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(1),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(2),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(3),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2\,
      D => \p_0_in__2\(4),
      Q => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      R => \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]\,
      I2 => pb_detect_edge_done_r(1),
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\
    );
\gen_track_left_edge[1].pb_detect_edge_done_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1\,
      Q => pb_detect_edge_done_r(1),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010001"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I1 => pb_detect_edge_done_r(1),
      I2 => \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_2\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in16_in,
      I5 => \n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1]\,
      O => \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1\
    );
\gen_track_left_edge[1].pb_found_edge_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]\,
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1]\,
      I3 => p_0_in16_in,
      O => \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_2\
    );
\gen_track_left_edge[1].pb_found_edge_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1\,
      Q => \n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1]\,
      R => \<const0>\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323200000200"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\,
      I1 => pb_detect_edge_setup,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3\,
      I4 => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4\,
      I5 => pb_found_stable_eye_r(1),
      O => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in16_in,
      I2 => \n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1]\,
      O => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(2),
      I1 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(1),
      I2 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(0),
      I3 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(3),
      I4 => \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0\(4),
      O => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => pb_detect_edge_done_r(1),
      I1 => p_0_in16_in,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1]\,
      I3 => samp_cnt_done_r,
      I4 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]\,
      O => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4\
    );
\gen_track_left_edge[1].pb_found_stable_eye_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1\,
      Q => pb_found_stable_eye_r(1),
      R => \<const0>\
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA0AE"
    )
    port map (
      I0 => p_0_in16_in,
      I1 => \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1]\,
      I2 => pb_detect_edge_done_r(1),
      I3 => samp_cnt_done_r,
      I4 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      I5 => pb_detect_edge_setup,
      O => \n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\
    );
\gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1\,
      Q => p_0_in16_in,
      R => \<const0>\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      O => \p_0_in__3\(0)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      O => \p_0_in__3\(1)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      O => \p_0_in__3\(2)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      O => \p_0_in__3\(3)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => pb_detect_edge_setup,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\,
      O => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\,
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I5 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      O => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      O => \p_0_in__3\(4)
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAFAC"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2]\,
      I1 => p_0_in90_in,
      I2 => samp_cnt_done_r,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2]\,
      I4 => p_0_in13_in,
      I5 => pb_detect_edge_done_r(2),
      O => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => pb_detect_edge_done_r(2),
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(0),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(1),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(2),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(3),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2\,
      D => \p_0_in__3\(4),
      Q => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      R => \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in90_in,
      I2 => pb_detect_edge_done_r(2),
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\
    );
\gen_track_left_edge[2].pb_detect_edge_done_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1\,
      Q => pb_detect_edge_done_r(2),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010001"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I1 => pb_detect_edge_done_r(2),
      I2 => \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_2\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in13_in,
      I5 => \n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2]\,
      O => \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1\
    );
\gen_track_left_edge[2].pb_found_edge_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_0_in90_in,
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2]\,
      I3 => p_0_in13_in,
      O => \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_2\
    );
\gen_track_left_edge[2].pb_found_edge_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1\,
      Q => \n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2]\,
      R => \<const0>\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323200000200"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2\,
      I1 => pb_detect_edge_setup,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3\,
      I4 => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\,
      I5 => pb_found_stable_eye_r(2),
      O => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in13_in,
      I2 => \n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2]\,
      O => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(2),
      I1 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(1),
      I2 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(0),
      I3 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(3),
      I4 => \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0\(4),
      O => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => pb_detect_edge_done_r(2),
      I1 => p_0_in13_in,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2]\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in90_in,
      O => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4\
    );
\gen_track_left_edge[2].pb_found_stable_eye_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1\,
      Q => pb_found_stable_eye_r(2),
      R => \<const0>\
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA0AE"
    )
    port map (
      I0 => p_0_in13_in,
      I1 => p_0_in90_in,
      I2 => pb_detect_edge_done_r(2),
      I3 => samp_cnt_done_r,
      I4 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      I5 => pb_detect_edge_setup,
      O => \n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\
    );
\gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1\,
      Q => p_0_in13_in,
      R => \<const0>\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      O => \p_0_in__4\(0)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      O => \p_0_in__4\(1)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      O => \p_0_in__4\(2)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      O => \p_0_in__4\(3)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => pb_detect_edge_setup,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\,
      O => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\,
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I5 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      O => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      O => \p_0_in__4\(4)
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAFAC"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3]\,
      I1 => p_0_in93_in,
      I2 => samp_cnt_done_r,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3]\,
      I4 => p_0_in10_in,
      I5 => pb_detect_edge_done_r(3),
      O => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(0),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(1),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(2),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(3),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2\,
      D => \p_0_in__4\(4),
      Q => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      R => \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in93_in,
      I2 => pb_detect_edge_done_r(3),
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\
    );
\gen_track_left_edge[3].pb_detect_edge_done_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1\,
      Q => pb_detect_edge_done_r(3),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010001"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I1 => pb_detect_edge_done_r(3),
      I2 => \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_2\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in10_in,
      I5 => \n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3]\,
      O => \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1\
    );
\gen_track_left_edge[3].pb_found_edge_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_0_in93_in,
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3]\,
      I3 => p_0_in10_in,
      O => \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_2\
    );
\gen_track_left_edge[3].pb_found_edge_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1\,
      Q => \n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3]\,
      R => \<const0>\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323200000200"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2\,
      I1 => pb_detect_edge_setup,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3\,
      I4 => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\,
      I5 => pb_found_stable_eye_r(3),
      O => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in10_in,
      I2 => \n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3]\,
      O => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(2),
      I1 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(1),
      I2 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(0),
      I3 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(3),
      I4 => \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0\(4),
      O => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => pb_detect_edge_done_r(3),
      I1 => p_0_in10_in,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3]\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in93_in,
      O => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4\
    );
\gen_track_left_edge[3].pb_found_stable_eye_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1\,
      Q => pb_found_stable_eye_r(3),
      R => \<const0>\
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA0AE"
    )
    port map (
      I0 => p_0_in10_in,
      I1 => p_0_in93_in,
      I2 => pb_detect_edge_done_r(3),
      I3 => samp_cnt_done_r,
      I4 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      I5 => pb_detect_edge_setup,
      O => \n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\
    );
\gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1\,
      Q => p_0_in10_in,
      R => \<const0>\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      O => \p_0_in__5\(0)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      O => \p_0_in__5\(1)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      O => \p_0_in__5\(2)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      O => \p_0_in__5\(3)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => pb_detect_edge_setup,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\,
      O => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\,
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I5 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      O => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      O => \p_0_in__5\(4)
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAFAC"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4]\,
      I1 => p_0_in96_in,
      I2 => samp_cnt_done_r,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4]\,
      I4 => p_0_in7_in,
      I5 => pb_detect_edge_done_r(4),
      O => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => pb_detect_edge_done_r(4),
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(0),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(1),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(2),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(3),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2\,
      D => \p_0_in__5\(4),
      Q => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      R => \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in96_in,
      I2 => pb_detect_edge_done_r(4),
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\
    );
\gen_track_left_edge[4].pb_detect_edge_done_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1\,
      Q => pb_detect_edge_done_r(4),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010001"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I1 => pb_detect_edge_done_r(4),
      I2 => \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_2\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in7_in,
      I5 => \n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4]\,
      O => \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1\
    );
\gen_track_left_edge[4].pb_found_edge_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_0_in96_in,
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4]\,
      I3 => p_0_in7_in,
      O => \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_2\
    );
\gen_track_left_edge[4].pb_found_edge_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1\,
      Q => \n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4]\,
      R => \<const0>\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323200000200"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2\,
      I1 => pb_detect_edge_setup,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3\,
      I4 => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\,
      I5 => pb_found_stable_eye_r(4),
      O => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in7_in,
      I2 => \n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4]\,
      O => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(2),
      I1 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(1),
      I2 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(0),
      I3 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(3),
      I4 => \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0\(4),
      O => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => pb_detect_edge_done_r(4),
      I1 => p_0_in7_in,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4]\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in96_in,
      O => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4\
    );
\gen_track_left_edge[4].pb_found_stable_eye_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1\,
      Q => pb_found_stable_eye_r(4),
      R => \<const0>\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAA00"
    )
    port map (
      I0 => p_0_in7_in,
      I1 => p_0_in96_in,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => pb_detect_edge_done_r(4),
      I4 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3\,
      I5 => pb_detect_edge_setup,
      O => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFEFFFEFFFFFD"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      I5 => \n_0_cal1_state_r_reg[1]\,
      O => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      I1 => samp_cnt_done_r,
      O => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3\
    );
\gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1\,
      Q => p_0_in7_in,
      R => \<const0>\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      O => \p_0_in__6\(0)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      O => \p_0_in__6\(1)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      O => \p_0_in__6\(2)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      O => \p_0_in__6\(3)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => pb_detect_edge_setup,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\,
      O => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\,
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I5 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      O => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      O => \p_0_in__6\(4)
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAFAC"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5]\,
      I1 => p_0_in99_in,
      I2 => samp_cnt_done_r,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]\,
      I4 => p_0_in4_in,
      I5 => pb_detect_edge_done_r(5),
      O => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => pb_detect_edge_done_r(5),
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(0),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(1),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(2),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(3),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2\,
      D => \p_0_in__6\(4),
      Q => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      R => \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in99_in,
      I2 => pb_detect_edge_done_r(5),
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\
    );
\gen_track_left_edge[5].pb_detect_edge_done_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1\,
      Q => pb_detect_edge_done_r(5),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010001"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I1 => pb_detect_edge_done_r(5),
      I2 => \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_2\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in4_in,
      I5 => \n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5]\,
      O => \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1\
    );
\gen_track_left_edge[5].pb_found_edge_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_0_in99_in,
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]\,
      I3 => p_0_in4_in,
      O => \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_2\
    );
\gen_track_left_edge[5].pb_found_edge_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1\,
      Q => \n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5]\,
      R => \<const0>\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323200000200"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2\,
      I1 => pb_detect_edge_setup,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3\,
      I4 => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\,
      I5 => pb_found_stable_eye_r(5),
      O => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in4_in,
      I2 => \n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5]\,
      O => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(2),
      I1 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(1),
      I2 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(0),
      I3 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(3),
      I4 => \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0\(4),
      O => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => pb_detect_edge_done_r(5),
      I1 => p_0_in4_in,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5]\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in99_in,
      O => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4\
    );
\gen_track_left_edge[5].pb_found_stable_eye_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1\,
      Q => pb_found_stable_eye_r(5),
      R => \<const0>\
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAA00"
    )
    port map (
      I0 => p_0_in4_in,
      I1 => p_0_in99_in,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => pb_detect_edge_done_r(5),
      I4 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3\,
      I5 => pb_detect_edge_setup,
      O => \n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\
    );
\gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1\,
      Q => p_0_in4_in,
      R => \<const0>\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      O => \p_0_in__7\(0)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      O => \p_0_in__7\(1)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      O => \p_0_in__7\(2)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      O => \p_0_in__7\(3)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => pb_detect_edge_setup,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\,
      O => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\,
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I5 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      O => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      O => \p_0_in__7\(4)
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAFAC"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6]\,
      I1 => p_0_in102_in,
      I2 => samp_cnt_done_r,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]\,
      I4 => p_0_in1_in,
      I5 => pb_detect_edge_done_r(6),
      O => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => pb_detect_edge_done_r(6),
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(0),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(1),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(2),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(3),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2\,
      D => \p_0_in__7\(4),
      Q => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      R => \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in102_in,
      I2 => pb_detect_edge_done_r(6),
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\
    );
\gen_track_left_edge[6].pb_detect_edge_done_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1\,
      Q => pb_detect_edge_done_r(6),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010001"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I1 => pb_detect_edge_done_r(6),
      I2 => \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_2\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in1_in,
      I5 => \n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6]\,
      O => \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1\
    );
\gen_track_left_edge[6].pb_found_edge_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_0_in102_in,
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]\,
      I3 => p_0_in1_in,
      O => \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_2\
    );
\gen_track_left_edge[6].pb_found_edge_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1\,
      Q => \n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6]\,
      R => \<const0>\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323200000200"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2\,
      I1 => pb_detect_edge_setup,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3\,
      I4 => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\,
      I5 => pb_found_stable_eye_r(6),
      O => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in1_in,
      I2 => \n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6]\,
      O => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(2),
      I1 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(1),
      I2 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(0),
      I3 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(3),
      I4 => \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0\(4),
      O => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => pb_detect_edge_done_r(6),
      I1 => p_0_in1_in,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6]\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in102_in,
      O => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4\
    );
\gen_track_left_edge[6].pb_found_stable_eye_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1\,
      Q => pb_found_stable_eye_r(6),
      R => \<const0>\
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAA00"
    )
    port map (
      I0 => p_0_in1_in,
      I1 => p_0_in102_in,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => pb_detect_edge_done_r(6),
      I4 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3\,
      I5 => pb_detect_edge_setup,
      O => \n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\
    );
\gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1\,
      Q => p_0_in1_in,
      R => \<const0>\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      O => \p_0_in__8\(0)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      O => \p_0_in__8\(1)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      O => \p_0_in__8\(2)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      O => \p_0_in__8\(3)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => pb_detect_edge_setup,
      I1 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I2 => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\,
      O => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\,
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I5 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      O => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      O => \p_0_in__8\(4)
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAFAC"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7]\,
      I1 => p_0_in105_in,
      I2 => samp_cnt_done_r,
      I3 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7]\,
      I4 => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\,
      I5 => pb_detect_edge_done_r(7),
      O => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => pb_detect_edge_done_r(7),
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(0),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(1),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(2),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(3),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2\,
      D => \p_0_in__8\(4),
      Q => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      R => \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000006"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[2]\,
      O => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => p_0_in105_in,
      I2 => pb_detect_edge_done_r(7),
      I3 => \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2\,
      O => \n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\
    );
\gen_track_left_edge[7].pb_detect_edge_done_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2\,
      Q => pb_detect_edge_done_r(7),
      R => pb_detect_edge_setup
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010001"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I1 => pb_detect_edge_done_r(7),
      I2 => \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_2\,
      I3 => samp_cnt_done_r,
      I4 => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\,
      I5 => \n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7]\,
      O => \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1\
    );
\gen_track_left_edge[7].pb_found_edge_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_0_in105_in,
      I1 => samp_cnt_done_r,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7]\,
      I3 => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\,
      O => \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_2\
    );
\gen_track_left_edge[7].pb_found_edge_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1\,
      Q => \n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7]\,
      R => \<const0>\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323200000200"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2\,
      I1 => pb_detect_edge_setup,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3\,
      I4 => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\,
      I5 => pb_found_stable_eye_r(7),
      O => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\,
      I2 => \n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7]\,
      O => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(2),
      I1 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(1),
      I2 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(0),
      I3 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(3),
      I4 => \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0\(4),
      O => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => pb_detect_edge_done_r(7),
      I1 => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\,
      I2 => \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7]\,
      I3 => samp_cnt_done_r,
      I4 => p_0_in105_in,
      O => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4\
    );
\gen_track_left_edge[7].pb_found_stable_eye_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1\,
      Q => pb_found_stable_eye_r(7),
      R => \<const0>\
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAA00"
    )
    port map (
      I0 => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\,
      I1 => p_0_in105_in,
      I2 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2\,
      I3 => pb_detect_edge_done_r(7),
      I4 => \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3\,
      I5 => pb_detect_edge_setup,
      O => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\
    );
\gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1\,
      Q => \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7]\,
      R => \<const0>\
    );
\idel_dec_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC05555"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[0]\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][1][0]\,
      I2 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][0][0]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_idel_dec_cnt[0]_i_1\
    );
\idel_dec_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F099"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[0]\,
      I1 => \n_0_idel_dec_cnt_reg[1]\,
      I2 => idelay_tap_cnt_r(1),
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_idel_dec_cnt[1]_i_1\
    );
\idel_dec_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00A9A9"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[2]\,
      I1 => \n_0_idel_dec_cnt_reg[1]\,
      I2 => \n_0_idel_dec_cnt_reg[0]\,
      I3 => idelay_tap_cnt_r(2),
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_idel_dec_cnt[2]_i_1\
    );
\idel_dec_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00A9A9"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[3]\,
      I1 => \n_0_idel_dec_cnt_reg[2]\,
      I2 => \n_0_idel_dec_cnt[3]_i_2\,
      I3 => idelay_tap_cnt_r(3),
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_idel_dec_cnt[3]_i_1\
    );
\idel_dec_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[1]\,
      I1 => \n_0_idel_dec_cnt_reg[0]\,
      O => \n_0_idel_dec_cnt[3]_i_2\
    );
\idel_dec_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF08FFFFFF08"
    )
    port map (
      I0 => \n_0_idel_dec_cnt[4]_i_3\,
      I1 => \n_0_idel_dec_cnt[4]_i_4\,
      I2 => \n_0_idel_dec_cnt[4]_i_5\,
      I3 => \n_0_idel_dec_cnt[4]_i_6\,
      I4 => \n_0_idel_dec_cnt[4]_i_7\,
      I5 => \n_0_idel_dec_cnt[4]_i_8\,
      O => \n_0_idel_dec_cnt[4]_i_1\
    );
\idel_dec_cnt[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => mpr_dec_cpt_r,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[0]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cnt_idel_dec_cpt_r_reg[4]\,
      O => \n_0_idel_dec_cnt[4]_i_10\
    );
\idel_dec_cnt[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFF7F7F7F7"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => idel_pat_detect_valid_r,
      I4 => idel_mpr_pat_detect_r,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_idel_dec_cnt[4]_i_11\
    );
\idel_dec_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F066"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[4]\,
      I1 => \n_0_idel_dec_cnt[4]_i_9\,
      I2 => idelay_tap_cnt_r(4),
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_idel_dec_cnt[4]_i_2\
    );
\idel_dec_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_idel_dec_cnt[4]_i_10\,
      I1 => \n_0_cnt_idel_dec_cpt_r_reg[1]\,
      I2 => \n_0_cnt_idel_dec_cpt_r_reg[2]\,
      I3 => \n_0_cnt_idel_dec_cpt_r_reg[5]\,
      I4 => \n_0_cnt_idel_dec_cpt_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[5]\,
      O => \n_0_idel_dec_cnt[4]_i_3\
    );
\idel_dec_cnt[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_idel_dec_cnt[4]_i_4\
    );
\idel_dec_cnt[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][0][0]\,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][1][0]\,
      I3 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_2\,
      O => \n_0_idel_dec_cnt[4]_i_5\
    );
\idel_dec_cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000000000002"
    )
    port map (
      I0 => detect_edge_done_r,
      I1 => \n_0_cal1_state_r[3]_i_6\,
      I2 => \n_0_idel_dec_cnt[4]_i_11\,
      I3 => \n_0_cal1_state_r_reg[2]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_idel_dec_cnt[4]_i_6\
    );
\idel_dec_cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[4]\,
      I1 => \n_0_idel_dec_cnt_reg[1]\,
      I2 => \n_0_idel_dec_cnt_reg[0]\,
      I3 => \n_0_idel_dec_cnt_reg[2]\,
      I4 => \n_0_idel_dec_cnt_reg[3]\,
      O => \n_0_idel_dec_cnt[4]_i_7\
    );
\idel_dec_cnt[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_idel_dec_cnt[4]_i_8\
    );
\idel_dec_cnt[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_idel_dec_cnt_reg[3]\,
      I1 => \n_0_idel_dec_cnt_reg[2]\,
      I2 => \n_0_idel_dec_cnt_reg[0]\,
      I3 => \n_0_idel_dec_cnt_reg[1]\,
      O => \n_0_idel_dec_cnt[4]_i_9\
    );
\idel_dec_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[0]_i_1\,
      Q => \n_0_idel_dec_cnt_reg[0]\,
      R => rst
    );
\idel_dec_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[1]_i_1\,
      Q => \n_0_idel_dec_cnt_reg[1]\,
      R => rst
    );
\idel_dec_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[2]_i_1\,
      Q => \n_0_idel_dec_cnt_reg[2]\,
      R => rst
    );
\idel_dec_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[3]_i_1\,
      Q => \n_0_idel_dec_cnt_reg[3]\,
      R => rst
    );
\idel_dec_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idel_dec_cnt[4]_i_1\,
      D => \n_0_idel_dec_cnt[4]_i_2\,
      Q => \n_0_idel_dec_cnt_reg[4]\,
      R => rst
    );
idel_pat_detect_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00EA2AEAAA"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => idel_pat_detect_valid_r,
      I4 => \n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1\,
      I5 => n_0_idel_pat_detect_valid_r_i_2,
      O => n_0_idel_pat_detect_valid_r_i_1
    );
idel_pat_detect_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FF7FFFFFFF9"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[5]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_idel_pat_detect_valid_r_i_2
    );
idel_pat_detect_valid_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_idel_pat_detect_valid_r_i_1,
      Q => idel_pat_detect_valid_r,
      R => rst
    );
\idel_tap_cnt_dq_pb_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \idel_tap_cnt_dq_pb_r_reg__0\(0),
      O => \n_0_idel_tap_cnt_dq_pb_r[0]_i_1\
    );
\idel_tap_cnt_dq_pb_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \idel_tap_cnt_dq_pb_r_reg__0\(0),
      I1 => \idel_tap_cnt_dq_pb_r_reg__0\(1),
      O => \n_0_idel_tap_cnt_dq_pb_r[1]_i_1\
    );
\idel_tap_cnt_dq_pb_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \idel_tap_cnt_dq_pb_r_reg__0\(2),
      I1 => \idel_tap_cnt_dq_pb_r_reg__0\(1),
      I2 => \idel_tap_cnt_dq_pb_r_reg__0\(0),
      O => \n_0_idel_tap_cnt_dq_pb_r[2]_i_1\
    );
\idel_tap_cnt_dq_pb_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \idel_tap_cnt_dq_pb_r_reg__0\(3),
      I1 => \idel_tap_cnt_dq_pb_r_reg__0\(0),
      I2 => \idel_tap_cnt_dq_pb_r_reg__0\(1),
      I3 => \idel_tap_cnt_dq_pb_r_reg__0\(2),
      O => \n_0_idel_tap_cnt_dq_pb_r[3]_i_1\
    );
\idel_tap_cnt_dq_pb_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \idel_tap_cnt_dq_pb_r_reg__0\(4),
      I1 => \idel_tap_cnt_dq_pb_r_reg__0\(2),
      I2 => \idel_tap_cnt_dq_pb_r_reg__0\(1),
      I3 => \idel_tap_cnt_dq_pb_r_reg__0\(0),
      I4 => \idel_tap_cnt_dq_pb_r_reg__0\(3),
      O => \n_0_idel_tap_cnt_dq_pb_r[4]_i_1\
    );
\idel_tap_cnt_dq_pb_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_cal1_dlyce_dq_r_reg,
      D => \n_0_idel_tap_cnt_dq_pb_r[0]_i_1\,
      Q => \idel_tap_cnt_dq_pb_r_reg__0\(0),
      R => idelay_tap_limit_r0
    );
\idel_tap_cnt_dq_pb_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_cal1_dlyce_dq_r_reg,
      D => \n_0_idel_tap_cnt_dq_pb_r[1]_i_1\,
      Q => \idel_tap_cnt_dq_pb_r_reg__0\(1),
      R => idelay_tap_limit_r0
    );
\idel_tap_cnt_dq_pb_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_cal1_dlyce_dq_r_reg,
      D => \n_0_idel_tap_cnt_dq_pb_r[2]_i_1\,
      Q => \idel_tap_cnt_dq_pb_r_reg__0\(2),
      R => idelay_tap_limit_r0
    );
\idel_tap_cnt_dq_pb_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_cal1_dlyce_dq_r_reg,
      D => \n_0_idel_tap_cnt_dq_pb_r[3]_i_1\,
      Q => \idel_tap_cnt_dq_pb_r_reg__0\(3),
      R => idelay_tap_limit_r0
    );
\idel_tap_cnt_dq_pb_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => n_0_cal1_dlyce_dq_r_reg,
      D => \n_0_idel_tap_cnt_dq_pb_r[4]_i_1\,
      Q => \idel_tap_cnt_dq_pb_r_reg__0\(4),
      R => idelay_tap_limit_r0
    );
idel_tap_limit_dq_pb_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008F00000080"
    )
    port map (
      I0 => n_0_idel_tap_limit_dq_pb_r_i_2,
      I1 => \idel_tap_cnt_dq_pb_r_reg__0\(4),
      I2 => n_0_cal1_dlyce_dq_r_reg,
      I3 => n_0_new_cnt_cpt_r_reg,
      I4 => rst,
      I5 => n_0_idel_tap_limit_dq_pb_r_reg,
      O => n_0_idel_tap_limit_dq_pb_r_i_1
    );
idel_tap_limit_dq_pb_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \idel_tap_cnt_dq_pb_r_reg__0\(3),
      I1 => \idel_tap_cnt_dq_pb_r_reg__0\(0),
      I2 => \idel_tap_cnt_dq_pb_r_reg__0\(1),
      I3 => \idel_tap_cnt_dq_pb_r_reg__0\(2),
      O => n_0_idel_tap_limit_dq_pb_r_i_2
    );
idel_tap_limit_dq_pb_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_idel_tap_limit_dq_pb_r_i_1,
      Q => n_0_idel_tap_limit_dq_pb_r_reg,
      R => \<const0>\
    );
\idelay_tap_cnt_r[0][0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => rst,
      I1 => \^idelay_ce\,
      I2 => idelay_tap_cnt_slice_r(0),
      O => \n_0_idelay_tap_cnt_r[0][0][0]_i_1\
    );
\idelay_tap_cnt_r[0][0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404004"
    )
    port map (
      I0 => rst,
      I1 => \^idelay_ce\,
      I2 => idelay_tap_cnt_slice_r(0),
      I3 => idelay_tap_cnt_slice_r(1),
      I4 => \^idelay_inc\,
      O => \n_0_idelay_tap_cnt_r[0][0][1]_i_1\
    );
\idelay_tap_cnt_r[0][0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444400044400004"
    )
    port map (
      I0 => rst,
      I1 => \^idelay_ce\,
      I2 => \^idelay_inc\,
      I3 => idelay_tap_cnt_slice_r(0),
      I4 => idelay_tap_cnt_slice_r(2),
      I5 => idelay_tap_cnt_slice_r(1),
      O => \n_0_idelay_tap_cnt_r[0][0][2]_i_1\
    );
\idelay_tap_cnt_r[0][0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888882"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r[0][0][3]_i_2\,
      I1 => idelay_tap_cnt_slice_r(3),
      I2 => idelay_tap_cnt_slice_r(2),
      I3 => idelay_tap_cnt_slice_r(0),
      I4 => \^idelay_inc\,
      I5 => idelay_tap_cnt_slice_r(1),
      O => \n_0_idelay_tap_cnt_r[0][0][3]_i_1\
    );
\idelay_tap_cnt_r[0][0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^idelay_ce\,
      I1 => rst,
      O => \n_0_idelay_tap_cnt_r[0][0][3]_i_2\
    );
\idelay_tap_cnt_r[0][0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAAABAFFFF"
    )
    port map (
      I0 => rst,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \^idelay_ce\,
      I3 => \n_0_idelay_tap_cnt_r[0][0][4]_i_3\,
      I4 => wrcal_cnt(0),
      I5 => \n_0_idelay_tap_cnt_r[0][0][4]_i_4\,
      O => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\
    );
\idelay_tap_cnt_r[0][0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004404040400440"
    )
    port map (
      I0 => rst,
      I1 => \^idelay_ce\,
      I2 => idelay_tap_cnt_slice_r(4),
      I3 => \n_0_idelay_tap_cnt_r[0][0][4]_i_5\,
      I4 => idelay_tap_cnt_slice_r(2),
      I5 => idelay_tap_cnt_slice_r(3),
      O => \n_0_idelay_tap_cnt_r[0][0][4]_i_2\
    );
\idelay_tap_cnt_r[0][0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_rnk_cnt_r_reg[1]\,
      I1 => \n_0_rnk_cnt_r_reg[0]\,
      O => \n_0_idelay_tap_cnt_r[0][0][4]_i_3\
    );
\idelay_tap_cnt_r[0][0][4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => wrcal_cnt(1),
      I1 => idelay_ld,
      I2 => \^idelay_ce\,
      O => \n_0_idelay_tap_cnt_r[0][0][4]_i_4\
    );
\idelay_tap_cnt_r[0][0][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
    port map (
      I0 => idelay_tap_cnt_slice_r(2),
      I1 => idelay_tap_cnt_slice_r(0),
      I2 => \^idelay_inc\,
      I3 => idelay_tap_cnt_slice_r(1),
      O => \n_0_idelay_tap_cnt_r[0][0][4]_i_5\
    );
\idelay_tap_cnt_r[0][1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFFAEAEAE"
    )
    port map (
      I0 => rst,
      I1 => wrcal_cnt(0),
      I2 => \n_0_idelay_tap_cnt_r[0][0][4]_i_4\,
      I3 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I4 => \^idelay_ce\,
      I5 => \n_0_idelay_tap_cnt_r[0][0][4]_i_3\,
      O => \n_0_idelay_tap_cnt_r[0][1][4]_i_1\
    );
\idelay_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][0]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][0]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][1]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][2]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][2]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][3]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][0][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][4]_i_2\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][1][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][0]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][0]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][1][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][1][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][1]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][1][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][1][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][2]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][2]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][1][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][1][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][3]_i_1\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      R => \<const0>\
    );
\idelay_tap_cnt_r_reg[0][1][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_idelay_tap_cnt_r[0][1][4]_i_1\,
      D => \n_0_idelay_tap_cnt_r[0][0][4]_i_2\,
      Q => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      R => \<const0>\
    );
\idelay_tap_cnt_slice_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][0]\,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][0]\,
      O => idelay_tap_cnt_r(0)
    );
\idelay_tap_cnt_slice_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      O => idelay_tap_cnt_r(1)
    );
\idelay_tap_cnt_slice_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][2]\,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][2]\,
      O => idelay_tap_cnt_r(2)
    );
\idelay_tap_cnt_slice_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      O => idelay_tap_cnt_r(3)
    );
\idelay_tap_cnt_slice_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      O => idelay_tap_cnt_r(4)
    );
\idelay_tap_cnt_slice_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => idelay_tap_cnt_r(0),
      Q => idelay_tap_cnt_slice_r(0),
      R => rst
    );
\idelay_tap_cnt_slice_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => idelay_tap_cnt_r(1),
      Q => idelay_tap_cnt_slice_r(1),
      R => rst
    );
\idelay_tap_cnt_slice_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => idelay_tap_cnt_r(2),
      Q => idelay_tap_cnt_slice_r(2),
      R => rst
    );
\idelay_tap_cnt_slice_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => idelay_tap_cnt_r(3),
      Q => idelay_tap_cnt_slice_r(3),
      R => rst
    );
\idelay_tap_cnt_slice_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => idelay_tap_cnt_r(4),
      Q => idelay_tap_cnt_slice_r(4),
      R => rst
    );
idelay_tap_limit_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
    port map (
      I0 => n_0_idelay_tap_limit_r_reg,
      I1 => n_0_idelay_tap_limit_r_i_2,
      I2 => n_0_idelay_tap_limit_r_i_3,
      I3 => rst,
      I4 => n_0_new_cnt_cpt_r_reg,
      O => n_0_idelay_tap_limit_r_i_1
    );
idelay_tap_limit_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][0]\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][0][2]\,
      I5 => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      O => n_0_idelay_tap_limit_r_i_2
    );
idelay_tap_limit_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][1][2]\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][1][0]\,
      I5 => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      O => n_0_idelay_tap_limit_r_i_3
    );
idelay_tap_limit_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_idelay_tap_limit_r_i_1,
      Q => n_0_idelay_tap_limit_r_reg,
      R => \<const0>\
    );
\mpr_4to1.idel_mpr_pat_detect_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_2\,
      I1 => inhibit_edge_detect_r0,
      I2 => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_3\,
      I3 => inhibit_edge_detect_r,
      I4 => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_4\,
      O => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_1\
    );
\mpr_4to1.idel_mpr_pat_detect_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
    port map (
      I0 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_3\,
      I1 => \n_0_mpr_4to1.stable_idel_cnt_reg[0]\,
      I2 => \n_0_mpr_4to1.stable_idel_cnt_reg[1]\,
      I3 => \n_0_mpr_4to1.stable_idel_cnt_reg[2]\,
      I4 => \n_0_mpr_4to1.stable_idel_cnt[2]_i_4\,
      I5 => idel_mpr_pat_detect_r,
      O => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_2\
    );
\mpr_4to1.idel_mpr_pat_detect_r_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => \n_0_cal1_state_r_reg[5]\,
      I4 => \n_0_cal1_state_r_reg[1]\,
      I5 => \n_0_cal1_state_r_reg[3]\,
      O => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_3\
    );
\mpr_4to1.idel_mpr_pat_detect_r_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_done_cnt[3]_i_3\,
      I1 => \n_0_cal1_state_r_reg[5]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => idel_pat_detect_valid_r,
      I4 => \n_0_mpr_4to1.stable_idel_cnt_reg[2]\,
      I5 => \n_0_mpr_4to1.stable_idel_cnt_reg[1]\,
      O => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_4\
    );
\mpr_4to1.idel_mpr_pat_detect_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_1\,
      Q => idel_mpr_pat_detect_r,
      R => \<const0>\
    );
\mpr_4to1.inhibit_edge_detect_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD00"
    )
    port map (
      I0 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_2\,
      I1 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_3\,
      I2 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_4\,
      I3 => inhibit_edge_detect_r,
      I4 => inhibit_edge_detect_r0,
      O => \n_0_mpr_4to1.inhibit_edge_detect_r_i_1\
    );
\mpr_4to1.inhibit_edge_detect_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][1][3]\,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][3]\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][1][4]\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][0][4]\,
      I5 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_6\,
      O => \n_0_mpr_4to1.inhibit_edge_detect_r_i_2\
    );
\mpr_4to1.inhibit_edge_detect_r_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => mpr_rd_fall3_prev_r,
      I1 => mpr_rd_rise0_prev_r,
      I2 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_7\,
      O => \n_0_mpr_4to1.inhibit_edge_detect_r_i_3\
    );
\mpr_4to1.inhibit_edge_detect_r_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[5]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => \n_0_mpr_4to1.inhibit_edge_detect_r_i_4\
    );
\mpr_4to1.inhibit_edge_detect_r_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => rst,
      I1 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_8\,
      I2 => mpr_rd_rise0_prev_r,
      I3 => mpr_rd_fall3_prev_r,
      O => inhibit_edge_detect_r0
    );
\mpr_4to1.inhibit_edge_detect_r_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
    port map (
      I0 => \n_0_idelay_tap_cnt_r_reg[0][0][2]\,
      I1 => \n_0_idelay_tap_cnt_r_reg[0][1][2]\,
      I2 => \n_0_idelay_tap_cnt_r_reg[0][0][1]\,
      I3 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I4 => \n_0_idelay_tap_cnt_r_reg[0][1][1]\,
      O => \n_0_mpr_4to1.inhibit_edge_detect_r_i_6\
    );
\mpr_4to1.inhibit_edge_detect_r_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
    port map (
      I0 => mpr_rd_fall0_prev_r,
      I1 => mpr_rd_rise2_prev_r,
      I2 => mpr_rd_rise3_prev_r,
      I3 => mpr_rd_fall2_prev_r,
      I4 => mpr_rd_rise1_prev_r,
      I5 => mpr_rd_fall1_prev_r,
      O => \n_0_mpr_4to1.inhibit_edge_detect_r_i_7\
    );
\mpr_4to1.inhibit_edge_detect_r_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => mpr_rd_fall0_prev_r,
      I1 => mpr_rd_rise2_prev_r,
      I2 => mpr_rd_rise3_prev_r,
      I3 => mpr_rd_fall2_prev_r,
      I4 => mpr_rd_rise1_prev_r,
      I5 => mpr_rd_fall1_prev_r,
      O => \n_0_mpr_4to1.inhibit_edge_detect_r_i_8\
    );
\mpr_4to1.inhibit_edge_detect_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_mpr_4to1.inhibit_edge_detect_r_i_1\,
      Q => inhibit_edge_detect_r,
      R => \<const0>\
    );
\mpr_4to1.stable_idel_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_mpr_4to1.stable_idel_cnt_reg[0]\,
      I1 => stable_idel_cnt,
      I2 => stable_idel_cnt0,
      O => \n_0_mpr_4to1.stable_idel_cnt[0]_i_1\
    );
\mpr_4to1.stable_idel_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => \n_0_mpr_4to1.stable_idel_cnt_reg[1]\,
      I1 => stable_idel_cnt,
      I2 => \n_0_mpr_4to1.stable_idel_cnt_reg[0]\,
      I3 => stable_idel_cnt0,
      O => \n_0_mpr_4to1.stable_idel_cnt[1]_i_1\
    );
\mpr_4to1.stable_idel_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
    port map (
      I0 => \n_0_mpr_4to1.stable_idel_cnt_reg[2]\,
      I1 => stable_idel_cnt,
      I2 => \n_0_mpr_4to1.stable_idel_cnt_reg[1]\,
      I3 => \n_0_mpr_4to1.stable_idel_cnt_reg[0]\,
      I4 => stable_idel_cnt0,
      O => \n_0_mpr_4to1.stable_idel_cnt[2]_i_1\
    );
\mpr_4to1.stable_idel_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
    port map (
      I0 => \n_0_mpr_4to1.stable_idel_cnt[2]_i_4\,
      I1 => \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_4\,
      I2 => \n_0_mpr_4to1.inhibit_edge_detect_r_i_2\,
      I3 => \n_0_idelay_tap_cnt_r_reg[0][1][0]\,
      I4 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I5 => \n_0_idelay_tap_cnt_r_reg[0][0][0]\,
      O => stable_idel_cnt
    );
\mpr_4to1.stable_idel_cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAAAAA"
    )
    port map (
      I0 => \n_0_mpr_4to1.stable_idel_cnt[2]_i_4\,
      I1 => n_0_mpr_dec_cpt_r_i_3,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r[5]_i_8\,
      I4 => \n_0_cal1_state_r_reg[5]\,
      I5 => rst,
      O => stable_idel_cnt0
    );
\mpr_4to1.stable_idel_cnt[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
    port map (
      I0 => mpr_rd_fall3_prev_r,
      I1 => \n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0]\,
      I2 => mpr_rd_rise0_prev_r,
      I3 => \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      I4 => \n_0_mpr_4to1.stable_idel_cnt[2]_i_5\,
      I5 => \n_0_mpr_4to1.stable_idel_cnt[2]_i_6\,
      O => \n_0_mpr_4to1.stable_idel_cnt[2]_i_4\
    );
\mpr_4to1.stable_idel_cnt[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      I1 => mpr_rd_fall1_prev_r,
      I2 => mpr_rd_fall2_prev_r,
      I3 => \n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0]\,
      I4 => mpr_rd_rise3_prev_r,
      I5 => \n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0]\,
      O => \n_0_mpr_4to1.stable_idel_cnt[2]_i_5\
    );
\mpr_4to1.stable_idel_cnt[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      I1 => mpr_rd_fall0_prev_r,
      I2 => mpr_rd_rise1_prev_r,
      I3 => \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      I4 => mpr_rd_rise2_prev_r,
      I5 => \n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0]\,
      O => \n_0_mpr_4to1.stable_idel_cnt[2]_i_6\
    );
\mpr_4to1.stable_idel_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_mpr_4to1.stable_idel_cnt[0]_i_1\,
      Q => \n_0_mpr_4to1.stable_idel_cnt_reg[0]\,
      R => \<const0>\
    );
\mpr_4to1.stable_idel_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_mpr_4to1.stable_idel_cnt[1]_i_1\,
      Q => \n_0_mpr_4to1.stable_idel_cnt_reg[1]\,
      R => \<const0>\
    );
\mpr_4to1.stable_idel_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_mpr_4to1.stable_idel_cnt[2]_i_1\,
      Q => \n_0_mpr_4to1.stable_idel_cnt_reg[2]\,
      R => \<const0>\
    );
mpr_dec_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFF00000100"
    )
    port map (
      I0 => n_0_mpr_dec_cpt_r_i_2,
      I1 => n_0_mpr_dec_cpt_r_i_3,
      I2 => n_0_cal1_dlyce_dq_r_i_3,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[1]\,
      I5 => mpr_dec_cpt_r,
      O => n_0_mpr_dec_cpt_r_i_1
    );
mpr_dec_cpt_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => pi_counter_read_val(5),
      I1 => pi_counter_read_val(0),
      I2 => pi_counter_read_val(1),
      I3 => pi_counter_read_val(2),
      I4 => pi_counter_read_val(3),
      I5 => pi_counter_read_val(4),
      O => n_0_mpr_dec_cpt_r_i_2
    );
mpr_dec_cpt_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_mpr_dec_cpt_r_i_3
    );
mpr_dec_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_mpr_dec_cpt_r_i_1,
      Q => mpr_dec_cpt_r,
      R => rst
    );
mpr_rd_fall0_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      Q => mpr_rd_fall0_prev_r,
      R => \<const0>\
    );
mpr_rd_fall1_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      Q => mpr_rd_fall1_prev_r,
      R => \<const0>\
    );
mpr_rd_fall2_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0]\,
      Q => mpr_rd_fall2_prev_r,
      R => \<const0>\
    );
mpr_rd_fall3_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0]\,
      Q => mpr_rd_fall3_prev_r,
      R => \<const0>\
    );
mpr_rd_rise0_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      Q => mpr_rd_rise0_prev_r,
      R => \<const0>\
    );
mpr_rd_rise1_prev_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000800000"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => n_0_mpr_rd_rise1_prev_r_i_2,
      I5 => idel_pat_detect_valid_r,
      O => mpr_rd_rise0_prev_r0
    );
mpr_rd_rise1_prev_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => \n_0_cal1_state_r_reg[5]\,
      O => n_0_mpr_rd_rise1_prev_r_i_2
    );
mpr_rd_rise1_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      Q => mpr_rd_rise1_prev_r,
      R => \<const0>\
    );
mpr_rd_rise2_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0]\,
      Q => mpr_rd_rise2_prev_r,
      R => \<const0>\
    );
mpr_rd_rise3_prev_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => mpr_rd_rise0_prev_r0,
      D => \n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0]\,
      Q => mpr_rd_rise3_prev_r,
      R => \<const0>\
    );
mpr_rdlvl_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => mpr_rdlvl_start,
      Q => mpr_rdlvl_start_r,
      R => \<const0>\
    );
mux_rd_valid_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => phy_if_empty,
      O => n_0_mux_rd_valid_r_i_1
    );
mux_rd_valid_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_mux_rd_valid_r_i_1,
      Q => n_0_mux_rd_valid_r_reg,
      R => \<const0>\
    );
new_cnt_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080020000"
    )
    port map (
      I0 => n_0_new_cnt_cpt_r_i_2,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => n_0_new_cnt_cpt_r_i_3,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_new_cnt_cpt_r_i_1
    );
new_cnt_cpt_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404F404040404040"
    )
    port map (
      I0 => \n_0_cal1_state_r[4]_i_8\,
      I1 => prech_done,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => rdlvl_stg1_start_r,
      I4 => rdlvl_stg1_start,
      I5 => \n_0_cal1_state_r[4]_i_4\,
      O => n_0_new_cnt_cpt_r_i_2
    );
new_cnt_cpt_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[5]\,
      O => n_0_new_cnt_cpt_r_i_3
    );
new_cnt_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_new_cnt_cpt_r_i_1,
      Q => n_0_new_cnt_cpt_r_reg,
      R => rst
    );
pi_cnt_dec_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_pi_cnt_dec_i_2,
      I1 => \n_0_pi_rdval_cnt[5]_i_3\,
      O => n_0_pi_cnt_dec_i_1
    );
pi_cnt_dec_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \wait_cnt_r_reg__0\(1),
      I1 => \wait_cnt_r_reg__0\(0),
      I2 => \wait_cnt_r_reg__0\(3),
      I3 => rst,
      I4 => dqs_po_dec_done_r2,
      I5 => \wait_cnt_r_reg__0\(2),
      O => n_0_pi_cnt_dec_i_2
    );
pi_cnt_dec_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_pi_cnt_dec_i_1,
      Q => pi_cnt_dec,
      R => \<const0>\
    );
pi_en_stg2_f_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_en_stg2_f_timing,
      Q => pi_en_stg2_f,
      R => \<const0>\
    );
pi_en_stg2_f_timing_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_reg,
      I1 => pi_cnt_dec,
      O => n_0_pi_en_stg2_f_timing_i_1
    );
pi_en_stg2_f_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_pi_en_stg2_f_timing_i_1,
      Q => pi_en_stg2_f_timing,
      R => rst
    );
pi_fine_dly_dec_done_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => fine_dly_dec_done_r2,
      Q => pi_fine_dly_dec_done,
      R => \<const0>\
    );
\pi_rdval_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808FB"
    )
    port map (
      I0 => pi_counter_read_val(0),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt_reg__0\(0),
      I4 => \n_0_pi_rdval_cnt[5]_i_3\,
      O => \p_0_in__9\(0)
    );
\pi_rdval_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB08FB0808FB"
    )
    port map (
      I0 => pi_counter_read_val(1),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt_reg__0\(1),
      I4 => \n_0_pi_rdval_cnt[5]_i_3\,
      I5 => \pi_rdval_cnt_reg__0\(0),
      O => \p_0_in__9\(1)
    );
\pi_rdval_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0808FBFB08FB08"
    )
    port map (
      I0 => pi_counter_read_val(2),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt_reg__0\(2),
      I4 => \pi_rdval_cnt_reg__0\(1),
      I5 => \n_0_pi_rdval_cnt[3]_i_3\,
      O => \p_0_in__9\(2)
    );
\pi_rdval_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
    port map (
      I0 => pi_counter_read_val(3),
      I1 => \n_0_pi_rdval_cnt[3]_i_2\,
      I2 => \pi_rdval_cnt_reg__0\(3),
      I3 => \pi_rdval_cnt_reg__0\(2),
      I4 => \n_0_pi_rdval_cnt[3]_i_3\,
      I5 => \pi_rdval_cnt_reg__0\(1),
      O => \p_0_in__9\(3)
    );
\pi_rdval_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => dqs_po_dec_done_r1,
      I1 => dqs_po_dec_done_r2,
      O => \n_0_pi_rdval_cnt[3]_i_2\
    );
\pi_rdval_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
    port map (
      I0 => \pi_rdval_cnt_reg__0\(0),
      I1 => \pi_rdval_cnt_reg__0\(2),
      I2 => \pi_rdval_cnt_reg__0\(5),
      I3 => \pi_rdval_cnt_reg__0\(3),
      I4 => \pi_rdval_cnt_reg__0\(4),
      I5 => \pi_rdval_cnt_reg__0\(1),
      O => \n_0_pi_rdval_cnt[3]_i_3\
    );
\pi_rdval_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFB08"
    )
    port map (
      I0 => pi_counter_read_val(4),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt_reg__0\(4),
      I4 => \n_0_pi_rdval_cnt[5]_i_4\,
      O => \p_0_in__9\(4)
    );
\pi_rdval_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      I0 => \n_0_pi_rdval_cnt[5]_i_3\,
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => pi_cnt_dec,
      O => \n_0_pi_rdval_cnt[5]_i_1\
    );
\pi_rdval_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB080808FB08FB08"
    )
    port map (
      I0 => pi_counter_read_val(5),
      I1 => dqs_po_dec_done_r1,
      I2 => dqs_po_dec_done_r2,
      I3 => \pi_rdval_cnt_reg__0\(5),
      I4 => \pi_rdval_cnt_reg__0\(4),
      I5 => \n_0_pi_rdval_cnt[5]_i_4\,
      O => \p_0_in__9\(5)
    );
\pi_rdval_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \pi_rdval_cnt_reg__0\(1),
      I1 => \pi_rdval_cnt_reg__0\(4),
      I2 => \pi_rdval_cnt_reg__0\(3),
      I3 => \pi_rdval_cnt_reg__0\(5),
      I4 => \pi_rdval_cnt_reg__0\(2),
      I5 => \pi_rdval_cnt_reg__0\(0),
      O => \n_0_pi_rdval_cnt[5]_i_3\
    );
\pi_rdval_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
    port map (
      I0 => \pi_rdval_cnt_reg__0\(2),
      I1 => \pi_rdval_cnt_reg__0\(4),
      I2 => \pi_rdval_cnt_reg__0\(5),
      I3 => \pi_rdval_cnt_reg__0\(0),
      I4 => \pi_rdval_cnt_reg__0\(1),
      I5 => \pi_rdval_cnt_reg__0\(3),
      O => \n_0_pi_rdval_cnt[5]_i_4\
    );
\pi_rdval_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(0),
      Q => \pi_rdval_cnt_reg__0\(0),
      R => rst
    );
\pi_rdval_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(1),
      Q => \pi_rdval_cnt_reg__0\(1),
      R => rst
    );
\pi_rdval_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(2),
      Q => \pi_rdval_cnt_reg__0\(2),
      R => rst
    );
\pi_rdval_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(3),
      Q => \pi_rdval_cnt_reg__0\(3),
      R => rst
    );
\pi_rdval_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(4),
      Q => \pi_rdval_cnt_reg__0\(4),
      R => rst
    );
\pi_rdval_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_pi_rdval_cnt[5]_i_1\,
      D => \p_0_in__9\(5),
      Q => \pi_rdval_cnt_reg__0\(5),
      R => rst
    );
pi_stg2_f_incdec_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_f_incdec_timing,
      Q => pi_stg2_f_incdec,
      R => \<const0>\
    );
pi_stg2_f_incdec_timing_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_reg,
      I1 => n_0_cal1_dlyinc_cpt_r_reg,
      I2 => pi_cnt_dec,
      I3 => rst,
      O => pi_stg2_f_incdec_timing0
    );
pi_stg2_f_incdec_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_f_incdec_timing0,
      Q => pi_stg2_f_incdec_timing,
      R => \<const0>\
    );
pi_stg2_load_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_load_timing,
      Q => pi_stg2_load,
      R => \<const0>\
    );
pi_stg2_load_timing_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_regl_dqs_cnt[1]_i_3\,
      I1 => regl_dqs_cnt(1),
      I2 => \n_0_regl_dqs_cnt[1]_i_2\,
      O => n_0_pi_stg2_load_timing_i_1
    );
pi_stg2_load_timing_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_pi_stg2_load_timing_i_1,
      Q => pi_stg2_load_timing,
      R => \<const0>\
    );
\pi_stg2_rdlvl_cnt[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => regl_dqs_cnt_r(0),
      I1 => \n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1\,
      I2 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      O => pi_stg2_rdlvl_cnt(0)
    );
\pi_stg2_rdlvl_cnt[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => \n_0_cal1_state_r_reg[0]\,
      I4 => \n_0_cal1_state_r_reg[1]\,
      I5 => \n_0_cal1_state_r_reg[5]\,
      O => \n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1\
    );
\pi_stg2_rdlvl_cnt[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[5]\,
      I1 => \n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => \n_0_cal1_state_r_reg[2]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => regl_dqs_cnt_r(1),
      O => pi_stg2_rdlvl_cnt(1)
    );
\pi_stg2_rdlvl_cnt[1]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[1]\,
      O => \n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1\
    );
\pi_stg2_reg_l_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_reg_l_timing(0),
      Q => pi_stg2_reg_l(0),
      R => \<const0>\
    );
\pi_stg2_reg_l_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_reg_l_timing(1),
      Q => pi_stg2_reg_l(1),
      R => \<const0>\
    );
\pi_stg2_reg_l_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_reg_l_timing(2),
      Q => pi_stg2_reg_l(2),
      R => \<const0>\
    );
\pi_stg2_reg_l_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_reg_l_timing(3),
      Q => pi_stg2_reg_l(3),
      R => \<const0>\
    );
\pi_stg2_reg_l_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_reg_l_timing(4),
      Q => pi_stg2_reg_l(4),
      R => \<const0>\
    );
\pi_stg2_reg_l_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pi_stg2_reg_l_timing(5),
      Q => pi_stg2_reg_l(5),
      R => \<const0>\
    );
\pi_stg2_reg_l_timing[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0]\,
      O => \n_0_pi_stg2_reg_l_timing[0]_i_1\
    );
\pi_stg2_reg_l_timing[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1]\,
      O => \n_0_pi_stg2_reg_l_timing[1]_i_1\
    );
\pi_stg2_reg_l_timing[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2]\,
      O => \n_0_pi_stg2_reg_l_timing[2]_i_1\
    );
\pi_stg2_reg_l_timing[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3]\,
      O => \n_0_pi_stg2_reg_l_timing[3]_i_1\
    );
\pi_stg2_reg_l_timing[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4]\,
      O => \n_0_pi_stg2_reg_l_timing[4]_i_1\
    );
\pi_stg2_reg_l_timing[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => \n_0_regl_dqs_cnt[1]_i_2\,
      I1 => regl_dqs_cnt(1),
      I2 => \n_0_regl_dqs_cnt[1]_i_3\,
      O => \n_0_pi_stg2_reg_l_timing[5]_i_1\
    );
\pi_stg2_reg_l_timing[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5]\,
      I1 => regl_dqs_cnt(0),
      I2 => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5]\,
      O => \n_0_pi_stg2_reg_l_timing[5]_i_2\
    );
\pi_stg2_reg_l_timing_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[0]_i_1\,
      Q => pi_stg2_reg_l_timing(0),
      R => \n_0_pi_stg2_reg_l_timing[5]_i_1\
    );
\pi_stg2_reg_l_timing_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[1]_i_1\,
      Q => pi_stg2_reg_l_timing(1),
      R => \n_0_pi_stg2_reg_l_timing[5]_i_1\
    );
\pi_stg2_reg_l_timing_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[2]_i_1\,
      Q => pi_stg2_reg_l_timing(2),
      R => \n_0_pi_stg2_reg_l_timing[5]_i_1\
    );
\pi_stg2_reg_l_timing_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[3]_i_1\,
      Q => pi_stg2_reg_l_timing(3),
      R => \n_0_pi_stg2_reg_l_timing[5]_i_1\
    );
\pi_stg2_reg_l_timing_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[4]_i_1\,
      Q => pi_stg2_reg_l_timing(4),
      R => \n_0_pi_stg2_reg_l_timing[5]_i_1\
    );
\pi_stg2_reg_l_timing_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_pi_stg2_reg_l_timing[5]_i_2\,
      Q => pi_stg2_reg_l_timing(5),
      R => \n_0_pi_stg2_reg_l_timing[5]_i_1\
    );
\rd_mux_sel_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_cal1_cnt_cpt_r_reg[0]\,
      Q => \n_0_rd_mux_sel_r_reg[0]\,
      R => \<const0>\
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => \n_0_cal1_state_r1_reg[0]\,
      I1 => \n_0_cal1_state_r1_reg[2]\,
      I2 => \n_0_cal1_state_r1_reg[3]\,
      I3 => \n_0_cal1_state_r1_reg[1]\,
      I4 => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\,
      I5 => \n_0_rd_mux_sel_r_reg[0]\,
      O => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\
    );
\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_cal1_state_r1_reg[5]\,
      I1 => \n_0_cal1_state_r1_reg[4]\,
      I2 => \n_0_rnk_cnt_r_reg[0]\,
      I3 => \n_0_rnk_cnt_r_reg[1]\,
      O => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\
    );
\rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => \n_0_cal1_state_r1_reg[0]\,
      I1 => \n_0_cal1_state_r1_reg[2]\,
      I2 => \n_0_cal1_state_r1_reg[3]\,
      I3 => \n_0_cal1_state_r1_reg[1]\,
      I4 => \n_0_rd_mux_sel_r_reg[0]\,
      I5 => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2\,
      O => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[0]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[1]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[2]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[3]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[4]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][0][5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[5]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[0]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[1]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[2]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[3]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[4]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4]\,
      R => rst
    );
\rdlvl_dqs_tap_cnt_r_reg[0][1][5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[5]\,
      Q => \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5]\,
      R => rst
    );
rdlvl_last_byte_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22F200002202"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => n_0_rdlvl_last_byte_done_i_2,
      I4 => n_0_rdlvl_rank_done_r_i_4,
      I5 => \^rdlvl_last_byte_done\,
      O => n_0_rdlvl_last_byte_done_i_1
    );
rdlvl_last_byte_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002C00000"
    )
    port map (
      I0 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[2]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => n_0_rdlvl_last_byte_done_i_3,
      O => n_0_rdlvl_last_byte_done_i_2
    );
rdlvl_last_byte_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[4]\,
      I1 => regl_dqs_cnt(1),
      I2 => regl_dqs_cnt(0),
      I3 => \n_0_cal1_state_r[2]_i_9\,
      O => n_0_rdlvl_last_byte_done_i_3
    );
rdlvl_last_byte_done_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_rdlvl_last_byte_done_i_1,
      Q => \^rdlvl_last_byte_done\,
      R => rst
    );
rdlvl_prech_req_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => cal1_prech_req_r,
      Q => rdlvl_prech_req,
      R => rst
    );
rdlvl_rank_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F800008808"
    )
    port map (
      I0 => n_0_rdlvl_rank_done_r_i_2,
      I1 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I2 => \n_0_cal1_state_r_reg[1]\,
      I3 => n_0_rdlvl_rank_done_r_i_3,
      I4 => n_0_rdlvl_rank_done_r_i_4,
      I5 => \^rdlvl_stg1_rnk_done\,
      O => n_0_rdlvl_rank_done_r_i_1
    );
rdlvl_rank_done_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[3]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_rdlvl_rank_done_r_i_2
    );
rdlvl_rank_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C000020000000"
    )
    port map (
      I0 => \n_0_cal1_cnt_cpt_r_reg[0]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => prech_done,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_rdlvl_rank_done_r_i_3
    );
rdlvl_rank_done_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F5F5F4"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[2]\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_rdlvl_rank_done_r_i_4
    );
rdlvl_rank_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_rdlvl_rank_done_r_i_1,
      Q => \^rdlvl_stg1_rnk_done\,
      R => rst
    );
rdlvl_stg1_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
    port map (
      I0 => \n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1\,
      I1 => \n_0_cal1_state_r_reg[3]\,
      I2 => \n_0_cal1_state_r_reg[2]\,
      I3 => \n_0_cal1_state_r_reg[5]\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      I5 => \^rdlvl_stg1_done\,
      O => n_0_rdlvl_stg1_done_i_1
    );
rdlvl_stg1_done_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_rdlvl_stg1_done_i_1,
      Q => \^rdlvl_stg1_done\,
      R => rst
    );
rdlvl_stg1_start_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => rdlvl_stg1_start,
      Q => rdlvl_stg1_start_r,
      R => \<const0>\
    );
\regl_dqs_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70C0"
    )
    port map (
      I0 => regl_dqs_cnt(1),
      I1 => \n_0_regl_dqs_cnt[1]_i_2\,
      I2 => \n_0_regl_dqs_cnt[1]_i_3\,
      I3 => regl_dqs_cnt(0),
      O => \n_0_regl_dqs_cnt[0]_i_1\
    );
\regl_dqs_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
    port map (
      I0 => regl_dqs_cnt(0),
      I1 => \n_0_regl_dqs_cnt[1]_i_2\,
      I2 => \n_0_regl_dqs_cnt[1]_i_3\,
      I3 => regl_dqs_cnt(1),
      O => \n_0_regl_dqs_cnt[1]_i_1\
    );
\regl_dqs_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_done_cnt_reg[3]\,
      I1 => \n_0_done_cnt_reg[2]\,
      I2 => \n_0_done_cnt_reg[0]\,
      I3 => \n_0_done_cnt_reg[1]\,
      I4 => \n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1\,
      O => \n_0_regl_dqs_cnt[1]_i_2\
    );
\regl_dqs_cnt[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
    port map (
      I0 => rst,
      I1 => \n_0_done_cnt_reg[3]\,
      I2 => \n_0_done_cnt_reg[2]\,
      I3 => \n_0_done_cnt_reg[1]\,
      I4 => \n_0_done_cnt_reg[0]\,
      O => \n_0_regl_dqs_cnt[1]_i_3\
    );
\regl_dqs_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => regl_dqs_cnt(0),
      Q => regl_dqs_cnt_r(0),
      R => \<const0>\
    );
\regl_dqs_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => regl_dqs_cnt(1),
      Q => regl_dqs_cnt_r(1),
      R => \<const0>\
    );
\regl_dqs_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_regl_dqs_cnt[0]_i_1\,
      Q => regl_dqs_cnt(0),
      R => \<const0>\
    );
\regl_dqs_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_regl_dqs_cnt[1]_i_1\,
      Q => regl_dqs_cnt(1),
      R => \<const0>\
    );
\right_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => found_stable_eye_last_r,
      I1 => n_0_found_first_edge_r_reg,
      I2 => \n_0_cal1_state_r_reg[3]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[5]\,
      I5 => \n_0_right_edge_taps_r[5]_i_2\,
      O => \n_0_right_edge_taps_r[5]_i_1\
    );
\right_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => detect_edge_done_r,
      I1 => n_0_found_edge_r_reg,
      I2 => tap_limit_cpt_r,
      I3 => \n_0_cal1_state_r_reg[2]\,
      I4 => \n_0_cal1_state_r_reg[4]\,
      I5 => \n_0_cal1_state_r_reg[0]\,
      O => \n_0_right_edge_taps_r[5]_i_2\
    );
\right_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[0]\,
      Q => right_edge_taps_r(0),
      R => \<const0>\
    );
\right_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[1]\,
      Q => right_edge_taps_r(1),
      R => \<const0>\
    );
\right_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[2]\,
      Q => right_edge_taps_r(2),
      R => \<const0>\
    );
\right_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[3]\,
      Q => right_edge_taps_r(3),
      R => \<const0>\
    );
\right_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[4]\,
      Q => right_edge_taps_r(4),
      R => \<const0>\
    );
\right_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_right_edge_taps_r[5]_i_1\,
      D => \n_0_tap_cnt_cpt_r_reg[5]\,
      Q => right_edge_taps_r(5),
      R => \<const0>\
    );
\rnk_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F70008F7F70000"
    )
    port map (
      I0 => n_0_rdlvl_rank_done_r_i_3,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => \n_0_rnk_cnt_r_reg[0]\,
      I5 => \n_0_rnk_cnt_r_reg[1]\,
      O => \n_0_rnk_cnt_r[0]_i_1\
    );
\rnk_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7FF00080000"
    )
    port map (
      I0 => n_0_rdlvl_rank_done_r_i_3,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => \n_0_cal1_state_r_reg[5]\,
      I3 => \n_0_cal1_state_r_reg[4]\,
      I4 => \n_0_rnk_cnt_r_reg[0]\,
      I5 => \n_0_rnk_cnt_r_reg[1]\,
      O => \n_0_rnk_cnt_r[1]_i_1\
    );
\rnk_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_rnk_cnt_r[0]_i_1\,
      Q => \n_0_rnk_cnt_r_reg[0]\,
      R => rst
    );
\rnk_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_rnk_cnt_r[1]_i_1\,
      Q => \n_0_rnk_cnt_r_reg[1]\,
      R => rst
    );
samp_cnt_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
    port map (
      I0 => samp_cnt_done_r,
      I1 => n_0_samp_cnt_done_r_i_2,
      I2 => n_0_samp_cnt_done_r_i_3,
      I3 => samp_edge_cnt0_en_r,
      I4 => rst,
      O => n_0_samp_cnt_done_r_i_1
    );
samp_cnt_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(8),
      I1 => samp_edge_cnt1_r_reg(6),
      I2 => samp_edge_cnt1_r_reg(2),
      I3 => samp_edge_cnt1_r_reg(4),
      I4 => samp_edge_cnt1_r_reg(0),
      I5 => samp_edge_cnt1_r_reg(1),
      O => n_0_samp_cnt_done_r_i_2
    );
samp_cnt_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(9),
      I1 => samp_edge_cnt1_r_reg(7),
      I2 => samp_edge_cnt1_r_reg(3),
      I3 => samp_edge_cnt1_r_reg(11),
      I4 => samp_edge_cnt1_r_reg(5),
      I5 => samp_edge_cnt1_r_reg(10),
      O => n_0_samp_cnt_done_r_i_3
    );
samp_cnt_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_samp_cnt_done_r_i_1,
      Q => samp_cnt_done_r,
      R => \<const0>\
    );
samp_edge_cnt0_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100080060"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[1]\,
      I1 => \n_0_cal1_state_r_reg[4]\,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[5]\,
      I4 => \n_0_cal1_state_r_reg[2]\,
      I5 => \n_0_cal1_state_r_reg[3]\,
      O => pb_detect_edge
    );
samp_edge_cnt0_en_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => pb_detect_edge,
      Q => samp_edge_cnt0_en_r,
      R => \<const0>\
    );
\samp_edge_cnt0_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rst,
      I1 => samp_edge_cnt0_en_r,
      O => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(3),
      O => \n_0_samp_edge_cnt0_r[0]_i_3\
    );
\samp_edge_cnt0_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(2),
      O => \n_0_samp_edge_cnt0_r[0]_i_4\
    );
\samp_edge_cnt0_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(1),
      O => \n_0_samp_edge_cnt0_r[0]_i_5\
    );
\samp_edge_cnt0_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(0),
      O => \n_0_samp_edge_cnt0_r[0]_i_6\
    );
\samp_edge_cnt0_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(7),
      O => \n_0_samp_edge_cnt0_r[4]_i_2\
    );
\samp_edge_cnt0_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(6),
      O => \n_0_samp_edge_cnt0_r[4]_i_3\
    );
\samp_edge_cnt0_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(5),
      O => \n_0_samp_edge_cnt0_r[4]_i_4\
    );
\samp_edge_cnt0_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(4),
      O => \n_0_samp_edge_cnt0_r[4]_i_5\
    );
\samp_edge_cnt0_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(11),
      O => \n_0_samp_edge_cnt0_r[8]_i_2\
    );
\samp_edge_cnt0_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(10),
      O => \n_0_samp_edge_cnt0_r[8]_i_3\
    );
\samp_edge_cnt0_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(9),
      O => \n_0_samp_edge_cnt0_r[8]_i_4\
    );
\samp_edge_cnt0_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(8),
      O => \n_0_samp_edge_cnt0_r[8]_i_5\
    );
\samp_edge_cnt0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_7_samp_edge_cnt0_r_reg[0]_i_2\,
      Q => samp_edge_cnt0_r_reg(0),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_samp_edge_cnt0_r_reg[0]_i_2\,
      CO(2) => \n_1_samp_edge_cnt0_r_reg[0]_i_2\,
      CO(1) => \n_2_samp_edge_cnt0_r_reg[0]_i_2\,
      CO(0) => \n_3_samp_edge_cnt0_r_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => '1',
      O(3) => \n_4_samp_edge_cnt0_r_reg[0]_i_2\,
      O(2) => \n_5_samp_edge_cnt0_r_reg[0]_i_2\,
      O(1) => \n_6_samp_edge_cnt0_r_reg[0]_i_2\,
      O(0) => \n_7_samp_edge_cnt0_r_reg[0]_i_2\,
      S(3) => \n_0_samp_edge_cnt0_r[0]_i_3\,
      S(2) => \n_0_samp_edge_cnt0_r[0]_i_4\,
      S(1) => \n_0_samp_edge_cnt0_r[0]_i_5\,
      S(0) => \n_0_samp_edge_cnt0_r[0]_i_6\
    );
\samp_edge_cnt0_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_5_samp_edge_cnt0_r_reg[8]_i_1\,
      Q => samp_edge_cnt0_r_reg(10),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_4_samp_edge_cnt0_r_reg[8]_i_1\,
      Q => samp_edge_cnt0_r_reg(11),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_6_samp_edge_cnt0_r_reg[0]_i_2\,
      Q => samp_edge_cnt0_r_reg(1),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_5_samp_edge_cnt0_r_reg[0]_i_2\,
      Q => samp_edge_cnt0_r_reg(2),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_4_samp_edge_cnt0_r_reg[0]_i_2\,
      Q => samp_edge_cnt0_r_reg(3),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_7_samp_edge_cnt0_r_reg[4]_i_1\,
      Q => samp_edge_cnt0_r_reg(4),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_samp_edge_cnt0_r_reg[0]_i_2\,
      CO(3) => \n_0_samp_edge_cnt0_r_reg[4]_i_1\,
      CO(2) => \n_1_samp_edge_cnt0_r_reg[4]_i_1\,
      CO(1) => \n_2_samp_edge_cnt0_r_reg[4]_i_1\,
      CO(0) => \n_3_samp_edge_cnt0_r_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_samp_edge_cnt0_r_reg[4]_i_1\,
      O(2) => \n_5_samp_edge_cnt0_r_reg[4]_i_1\,
      O(1) => \n_6_samp_edge_cnt0_r_reg[4]_i_1\,
      O(0) => \n_7_samp_edge_cnt0_r_reg[4]_i_1\,
      S(3) => \n_0_samp_edge_cnt0_r[4]_i_2\,
      S(2) => \n_0_samp_edge_cnt0_r[4]_i_3\,
      S(1) => \n_0_samp_edge_cnt0_r[4]_i_4\,
      S(0) => \n_0_samp_edge_cnt0_r[4]_i_5\
    );
\samp_edge_cnt0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_6_samp_edge_cnt0_r_reg[4]_i_1\,
      Q => samp_edge_cnt0_r_reg(5),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_5_samp_edge_cnt0_r_reg[4]_i_1\,
      Q => samp_edge_cnt0_r_reg(6),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_4_samp_edge_cnt0_r_reg[4]_i_1\,
      Q => samp_edge_cnt0_r_reg(7),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_7_samp_edge_cnt0_r_reg[8]_i_1\,
      Q => samp_edge_cnt0_r_reg(8),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt0_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_samp_edge_cnt0_r_reg[4]_i_1\,
      CO(3) => \NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_samp_edge_cnt0_r_reg[8]_i_1\,
      CO(1) => \n_2_samp_edge_cnt0_r_reg[8]_i_1\,
      CO(0) => \n_3_samp_edge_cnt0_r_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_samp_edge_cnt0_r_reg[8]_i_1\,
      O(2) => \n_5_samp_edge_cnt0_r_reg[8]_i_1\,
      O(1) => \n_6_samp_edge_cnt0_r_reg[8]_i_1\,
      O(0) => \n_7_samp_edge_cnt0_r_reg[8]_i_1\,
      S(3) => \n_0_samp_edge_cnt0_r[8]_i_2\,
      S(2) => \n_0_samp_edge_cnt0_r[8]_i_3\,
      S(1) => \n_0_samp_edge_cnt0_r[8]_i_4\,
      S(0) => \n_0_samp_edge_cnt0_r[8]_i_5\
    );
\samp_edge_cnt0_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => sr_valid_r2,
      D => \n_6_samp_edge_cnt0_r_reg[8]_i_1\,
      Q => samp_edge_cnt0_r_reg(9),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
samp_edge_cnt1_en_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => n_0_samp_edge_cnt1_en_r_i_2,
      I1 => sr_valid_r2,
      I2 => n_0_samp_edge_cnt1_en_r_i_3,
      O => samp_edge_cnt1_en_r0
    );
samp_edge_cnt1_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(11),
      I1 => samp_edge_cnt0_r_reg(2),
      I2 => samp_edge_cnt0_r_reg(1),
      I3 => samp_edge_cnt0_r_reg(4),
      I4 => samp_edge_cnt0_r_reg(0),
      I5 => samp_edge_cnt0_r_reg(6),
      O => n_0_samp_edge_cnt1_en_r_i_2
    );
samp_edge_cnt1_en_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => samp_edge_cnt0_r_reg(9),
      I1 => samp_edge_cnt0_r_reg(7),
      I2 => samp_edge_cnt0_r_reg(8),
      I3 => samp_edge_cnt0_r_reg(3),
      I4 => samp_edge_cnt0_r_reg(10),
      I5 => samp_edge_cnt0_r_reg(5),
      O => n_0_samp_edge_cnt1_en_r_i_3
    );
samp_edge_cnt1_en_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => samp_edge_cnt1_en_r0,
      Q => samp_edge_cnt1_en_r,
      R => rst
    );
\samp_edge_cnt1_r[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(3),
      O => \n_0_samp_edge_cnt1_r[0]_i_2\
    );
\samp_edge_cnt1_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(2),
      O => \n_0_samp_edge_cnt1_r[0]_i_3\
    );
\samp_edge_cnt1_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(1),
      O => \n_0_samp_edge_cnt1_r[0]_i_4\
    );
\samp_edge_cnt1_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(0),
      O => \n_0_samp_edge_cnt1_r[0]_i_5\
    );
\samp_edge_cnt1_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(7),
      O => \n_0_samp_edge_cnt1_r[4]_i_2\
    );
\samp_edge_cnt1_r[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(6),
      O => \n_0_samp_edge_cnt1_r[4]_i_3\
    );
\samp_edge_cnt1_r[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(5),
      O => \n_0_samp_edge_cnt1_r[4]_i_4\
    );
\samp_edge_cnt1_r[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(4),
      O => \n_0_samp_edge_cnt1_r[4]_i_5\
    );
\samp_edge_cnt1_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(11),
      O => \n_0_samp_edge_cnt1_r[8]_i_2\
    );
\samp_edge_cnt1_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(10),
      O => \n_0_samp_edge_cnt1_r[8]_i_3\
    );
\samp_edge_cnt1_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(9),
      O => \n_0_samp_edge_cnt1_r[8]_i_4\
    );
\samp_edge_cnt1_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => samp_edge_cnt1_r_reg(8),
      O => \n_0_samp_edge_cnt1_r[8]_i_5\
    );
\samp_edge_cnt1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_7_samp_edge_cnt1_r_reg[0]_i_1\,
      Q => samp_edge_cnt1_r_reg(0),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_samp_edge_cnt1_r_reg[0]_i_1\,
      CO(2) => \n_1_samp_edge_cnt1_r_reg[0]_i_1\,
      CO(1) => \n_2_samp_edge_cnt1_r_reg[0]_i_1\,
      CO(0) => \n_3_samp_edge_cnt1_r_reg[0]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => '1',
      O(3) => \n_4_samp_edge_cnt1_r_reg[0]_i_1\,
      O(2) => \n_5_samp_edge_cnt1_r_reg[0]_i_1\,
      O(1) => \n_6_samp_edge_cnt1_r_reg[0]_i_1\,
      O(0) => \n_7_samp_edge_cnt1_r_reg[0]_i_1\,
      S(3) => \n_0_samp_edge_cnt1_r[0]_i_2\,
      S(2) => \n_0_samp_edge_cnt1_r[0]_i_3\,
      S(1) => \n_0_samp_edge_cnt1_r[0]_i_4\,
      S(0) => \n_0_samp_edge_cnt1_r[0]_i_5\
    );
\samp_edge_cnt1_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_5_samp_edge_cnt1_r_reg[8]_i_1\,
      Q => samp_edge_cnt1_r_reg(10),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_4_samp_edge_cnt1_r_reg[8]_i_1\,
      Q => samp_edge_cnt1_r_reg(11),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_6_samp_edge_cnt1_r_reg[0]_i_1\,
      Q => samp_edge_cnt1_r_reg(1),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_5_samp_edge_cnt1_r_reg[0]_i_1\,
      Q => samp_edge_cnt1_r_reg(2),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_4_samp_edge_cnt1_r_reg[0]_i_1\,
      Q => samp_edge_cnt1_r_reg(3),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_7_samp_edge_cnt1_r_reg[4]_i_1\,
      Q => samp_edge_cnt1_r_reg(4),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_samp_edge_cnt1_r_reg[0]_i_1\,
      CO(3) => \n_0_samp_edge_cnt1_r_reg[4]_i_1\,
      CO(2) => \n_1_samp_edge_cnt1_r_reg[4]_i_1\,
      CO(1) => \n_2_samp_edge_cnt1_r_reg[4]_i_1\,
      CO(0) => \n_3_samp_edge_cnt1_r_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_samp_edge_cnt1_r_reg[4]_i_1\,
      O(2) => \n_5_samp_edge_cnt1_r_reg[4]_i_1\,
      O(1) => \n_6_samp_edge_cnt1_r_reg[4]_i_1\,
      O(0) => \n_7_samp_edge_cnt1_r_reg[4]_i_1\,
      S(3) => \n_0_samp_edge_cnt1_r[4]_i_2\,
      S(2) => \n_0_samp_edge_cnt1_r[4]_i_3\,
      S(1) => \n_0_samp_edge_cnt1_r[4]_i_4\,
      S(0) => \n_0_samp_edge_cnt1_r[4]_i_5\
    );
\samp_edge_cnt1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_6_samp_edge_cnt1_r_reg[4]_i_1\,
      Q => samp_edge_cnt1_r_reg(5),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_5_samp_edge_cnt1_r_reg[4]_i_1\,
      Q => samp_edge_cnt1_r_reg(6),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_4_samp_edge_cnt1_r_reg[4]_i_1\,
      Q => samp_edge_cnt1_r_reg(7),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_7_samp_edge_cnt1_r_reg[8]_i_1\,
      Q => samp_edge_cnt1_r_reg(8),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\samp_edge_cnt1_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_samp_edge_cnt1_r_reg[4]_i_1\,
      CO(3) => \NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_samp_edge_cnt1_r_reg[8]_i_1\,
      CO(1) => \n_2_samp_edge_cnt1_r_reg[8]_i_1\,
      CO(0) => \n_3_samp_edge_cnt1_r_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_samp_edge_cnt1_r_reg[8]_i_1\,
      O(2) => \n_5_samp_edge_cnt1_r_reg[8]_i_1\,
      O(1) => \n_6_samp_edge_cnt1_r_reg[8]_i_1\,
      O(0) => \n_7_samp_edge_cnt1_r_reg[8]_i_1\,
      S(3) => \n_0_samp_edge_cnt1_r[8]_i_2\,
      S(2) => \n_0_samp_edge_cnt1_r[8]_i_3\,
      S(1) => \n_0_samp_edge_cnt1_r[8]_i_4\,
      S(0) => \n_0_samp_edge_cnt1_r[8]_i_5\
    );
\samp_edge_cnt1_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => samp_edge_cnt1_en_r,
      D => \n_6_samp_edge_cnt1_r_reg[8]_i_1\,
      Q => samp_edge_cnt1_r_reg(9),
      R => \n_0_samp_edge_cnt0_r[0]_i_1\
    );
\second_edge_taps_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[2]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I2 => \n_0_second_edge_taps_r[5]_i_2\,
      I3 => \n_0_second_edge_taps_r_reg[0]\,
      O => \n_0_second_edge_taps_r[0]_i_1\
    );
\second_edge_taps_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[1]\,
      O => \n_0_second_edge_taps_r[1]_i_1\
    );
\second_edge_taps_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[2]\,
      O => \n_0_second_edge_taps_r[2]_i_1\
    );
\second_edge_taps_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[3]\,
      O => \n_0_second_edge_taps_r[3]_i_1\
    );
\second_edge_taps_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I4 => \n_0_tap_cnt_cpt_r_reg[4]\,
      O => \n_0_second_edge_taps_r[4]_i_1\
    );
\second_edge_taps_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C0C0C0"
    )
    port map (
      I0 => \n_0_first_edge_taps_r[5]_i_3\,
      I1 => \n_0_cal1_state_r_reg[2]\,
      I2 => n_0_cal1_prech_req_r_i_1,
      I3 => n_0_found_first_edge_r_reg,
      I4 => found_stable_eye_last_r,
      O => \n_0_second_edge_taps_r[5]_i_1\
    );
\second_edge_taps_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => \n_0_first_edge_taps_r[5]_i_4\,
      I1 => found_stable_eye_last_r,
      I2 => n_0_found_first_edge_r_reg,
      I3 => n_0_cal1_prech_req_r_i_1,
      O => \n_0_second_edge_taps_r[5]_i_2\
    );
\second_edge_taps_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I4 => \n_0_tap_cnt_cpt_r_reg[4]\,
      I5 => \n_0_tap_cnt_cpt_r_reg[5]\,
      O => \n_0_second_edge_taps_r[5]_i_3\
    );
\second_edge_taps_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => \n_0_second_edge_taps_r[0]_i_1\,
      Q => \n_0_second_edge_taps_r_reg[0]\,
      R => \<const0>\
    );
\second_edge_taps_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_second_edge_taps_r[5]_i_2\,
      D => \n_0_second_edge_taps_r[1]_i_1\,
      Q => \n_0_second_edge_taps_r_reg[1]\,
      R => \n_0_second_edge_taps_r[5]_i_1\
    );
\second_edge_taps_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_second_edge_taps_r[5]_i_2\,
      D => \n_0_second_edge_taps_r[2]_i_1\,
      Q => \n_0_second_edge_taps_r_reg[2]\,
      R => \n_0_second_edge_taps_r[5]_i_1\
    );
\second_edge_taps_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_second_edge_taps_r[5]_i_2\,
      D => \n_0_second_edge_taps_r[3]_i_1\,
      Q => \n_0_second_edge_taps_r_reg[3]\,
      R => \n_0_second_edge_taps_r[5]_i_1\
    );
\second_edge_taps_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_second_edge_taps_r[5]_i_2\,
      D => \n_0_second_edge_taps_r[4]_i_1\,
      Q => \n_0_second_edge_taps_r_reg[4]\,
      R => \n_0_second_edge_taps_r[5]_i_1\
    );
\second_edge_taps_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_second_edge_taps_r[5]_i_2\,
      D => \n_0_second_edge_taps_r[5]_i_3\,
      Q => \n_0_second_edge_taps_r_reg[5]\,
      R => \n_0_second_edge_taps_r[5]_i_1\
    );
sr_valid_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_sr_valid_r_reg,
      Q => sr_valid_r1,
      R => \<const0>\
    );
sr_valid_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => sr_valid_r1,
      Q => sr_valid_r2,
      R => \<const0>\
    );
sr_valid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => n_0_sr_valid_r_i_2,
      I1 => rst,
      I2 => rdlvl_stg1_start,
      O => n_0_sr_valid_r_i_1
    );
sr_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => rdlvl_stg1_start,
      I1 => n_0_mux_rd_valid_r_reg,
      I2 => \n_0_cnt_shift_r_reg[2]\,
      I3 => \n_0_cnt_shift_r_reg[3]\,
      I4 => \n_0_cnt_shift_r_reg[0]\,
      I5 => \n_0_cnt_shift_r_reg[1]\,
      O => n_0_sr_valid_r_i_2
    );
sr_valid_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_sr_valid_r_i_1,
      Q => n_0_sr_valid_r_reg,
      R => \<const0>\
    );
store_sr_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => n_0_store_sr_r_reg,
      I1 => n_0_sr_valid_r_reg,
      I2 => store_sr_req_r,
      I3 => rst,
      O => n_0_store_sr_r_i_1
    );
store_sr_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_store_sr_r_i_1,
      Q => n_0_store_sr_r_reg,
      R => \<const0>\
    );
store_sr_req_pulsed_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_cal1_state_r_reg[5]\,
      I1 => \n_0_cal1_state_r_reg[0]\,
      I2 => \n_0_cal1_state_r_reg[4]\,
      I3 => \n_0_cal1_state_r_reg[1]\,
      I4 => \n_0_cal1_state_r_reg[3]\,
      I5 => \n_0_cal1_state_r_reg[2]\,
      O => n_0_store_sr_req_pulsed_r_i_1
    );
store_sr_req_pulsed_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_store_sr_req_pulsed_r_i_1,
      Q => store_sr_req_pulsed_r,
      R => rst
    );
store_sr_req_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200023002000200"
    )
    port map (
      I0 => n_0_store_sr_req_r_i_2,
      I1 => n_0_cal1_dlyinc_cpt_r_i_2,
      I2 => \n_0_cal1_state_r_reg[0]\,
      I3 => \n_0_cal1_state_r_reg[3]\,
      I4 => \n_0_cal1_state_r_reg[1]\,
      I5 => n_0_store_sr_req_r_i_3,
      O => n_0_store_sr_req_r_i_1
    );
store_sr_req_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4403"
    )
    port map (
      I0 => cal1_wait_r,
      I1 => \n_0_cal1_state_r_reg[1]\,
      I2 => store_sr_req_pulsed_r,
      I3 => \n_0_cal1_state_r_reg[4]\,
      O => n_0_store_sr_req_r_i_2
    );
store_sr_req_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020200FF02020000"
    )
    port map (
      I0 => detect_edge_done_r,
      I1 => tap_limit_cpt_r,
      I2 => n_0_found_stable_eye_r_reg,
      I3 => cal1_wait_r,
      I4 => \n_0_cal1_state_r_reg[4]\,
      I5 => n_0_mpr_dec_cpt_r_i_2,
      O => n_0_store_sr_req_r_i_3
    );
store_sr_req_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_store_sr_req_r_i_1,
      Q => store_sr_req_r,
      R => rst
    );
\tap_cnt_cpt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[0]\,
      O => tap_cnt_cpt_r0(0)
    );
\tap_cnt_cpt_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => n_0_cal1_dlyinc_cpt_r_reg,
      I1 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[1]\,
      O => \n_0_tap_cnt_cpt_r[1]_i_1\
    );
\tap_cnt_cpt_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CC9"
    )
    port map (
      I0 => n_0_cal1_dlyinc_cpt_r_reg,
      I1 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[1]\,
      O => p_0_in(2)
    );
\tap_cnt_cpt_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I4 => n_0_cal1_dlyinc_cpt_r_reg,
      O => p_0_in(3)
    );
\tap_cnt_cpt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[4]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I4 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I5 => n_0_cal1_dlyinc_cpt_r_reg,
      O => p_0_in(4)
    );
\tap_cnt_cpt_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_new_cnt_cpt_r_reg,
      I1 => rst,
      O => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => n_0_cal1_dlyce_cpt_r_reg,
      I1 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I2 => \n_0_tap_cnt_cpt_r[5]_i_4\,
      I3 => n_0_cal1_dlyinc_cpt_r_reg,
      O => \n_0_tap_cnt_cpt_r[5]_i_2\
    );
\tap_cnt_cpt_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"660F"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I1 => n_0_tap_limit_cpt_r_i_2,
      I2 => \n_0_tap_cnt_cpt_r[5]_i_5\,
      I3 => n_0_cal1_dlyinc_cpt_r_reg,
      O => p_0_in(5)
    );
\tap_cnt_cpt_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I4 => \n_0_tap_cnt_cpt_r_reg[4]\,
      O => \n_0_tap_cnt_cpt_r[5]_i_4\
    );
\tap_cnt_cpt_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[4]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I4 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I5 => \n_0_tap_cnt_cpt_r_reg[0]\,
      O => \n_0_tap_cnt_cpt_r[5]_i_5\
    );
\tap_cnt_cpt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => tap_cnt_cpt_r0(0),
      Q => \n_0_tap_cnt_cpt_r_reg[0]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => \n_0_tap_cnt_cpt_r[1]_i_1\,
      Q => \n_0_tap_cnt_cpt_r_reg[1]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => p_0_in(2),
      Q => \n_0_tap_cnt_cpt_r_reg[2]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => p_0_in(3),
      Q => \n_0_tap_cnt_cpt_r_reg[3]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => p_0_in(4),
      Q => \n_0_tap_cnt_cpt_r_reg[4]\,
      R => idelay_tap_limit_r0
    );
\tap_cnt_cpt_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => \n_0_tap_cnt_cpt_r[5]_i_2\,
      D => p_0_in(5),
      Q => \n_0_tap_cnt_cpt_r_reg[5]\,
      R => idelay_tap_limit_r0
    );
tap_limit_cpt_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
    port map (
      I0 => tap_limit_cpt_r,
      I1 => n_0_tap_limit_cpt_r_i_2,
      I2 => \n_0_tap_cnt_cpt_r_reg[5]\,
      I3 => rst,
      I4 => n_0_new_cnt_cpt_r_reg,
      I5 => n_0_tap_limit_cpt_r_i_3,
      O => n_0_tap_limit_cpt_r_i_1
    );
tap_limit_cpt_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_tap_cnt_cpt_r_reg[3]\,
      I1 => \n_0_tap_cnt_cpt_r_reg[0]\,
      I2 => \n_0_tap_cnt_cpt_r_reg[1]\,
      I3 => \n_0_tap_cnt_cpt_r_reg[2]\,
      I4 => \n_0_tap_cnt_cpt_r_reg[4]\,
      O => n_0_tap_limit_cpt_r_i_2
    );
tap_limit_cpt_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_cal1_state_r1_reg[4]\,
      I1 => \n_0_cal1_state_r1_reg[5]\,
      I2 => \n_0_cal1_state_r1_reg[0]\,
      I3 => \n_0_cal1_state_r1_reg[3]\,
      I4 => \n_0_cal1_state_r1_reg[2]\,
      I5 => \n_0_cal1_state_r1_reg[1]\,
      O => n_0_tap_limit_cpt_r_i_3
    );
tap_limit_cpt_r_reg: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => '1',
      D => n_0_tap_limit_cpt_r_i_1,
      Q => tap_limit_cpt_r,
      R => \<const0>\
    );
\wait_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_cnt_r_reg__0\(0),
      O => \wait_cnt_r0__0\(0)
    );
\wait_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_cnt_r_reg__0\(0),
      I1 => \wait_cnt_r_reg__0\(1),
      O => \n_0_wait_cnt_r[1]_i_1\
    );
\wait_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_cnt_r_reg__0\(2),
      I1 => \wait_cnt_r_reg__0\(1),
      I2 => \wait_cnt_r_reg__0\(0),
      O => \wait_cnt_r0__0\(2)
    );
\wait_cnt_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rst,
      I1 => pi_cnt_dec,
      O => \n_0_wait_cnt_r[3]_i_1\
    );
\wait_cnt_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => dqs_po_dec_done_r2,
      I1 => \wait_cnt_r_reg__0\(3),
      I2 => \wait_cnt_r_reg__0\(1),
      I3 => \wait_cnt_r_reg__0\(0),
      I4 => \wait_cnt_r_reg__0\(2),
      O => wait_cnt_r0
    );
\wait_cnt_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_cnt_r_reg__0\(3),
      I1 => \wait_cnt_r_reg__0\(2),
      I2 => \wait_cnt_r_reg__0\(0),
      I3 => \wait_cnt_r_reg__0\(1),
      O => \wait_cnt_r0__0\(3)
    );
\wait_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(0),
      Q => \wait_cnt_r_reg__0\(0),
      R => \n_0_wait_cnt_r[3]_i_1\
    );
\wait_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => wait_cnt_r0,
      D => \n_0_wait_cnt_r[1]_i_1\,
      Q => \wait_cnt_r_reg__0\(1),
      R => \n_0_wait_cnt_r[3]_i_1\
    );
\wait_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => clk,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(2),
      Q => \wait_cnt_r_reg__0\(2),
      R => \n_0_wait_cnt_r[3]_i_1\
    );
\wait_cnt_r_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => clk,
      CE => wait_cnt_r0,
      D => \wait_cnt_r0__0\(3),
      Q => \wait_cnt_r_reg__0\(3),
      S => \n_0_wait_cnt_r[3]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_phy_tempmon is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    calib_sel0 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I10 : in STD_LOGIC;
    tempmon_sample_en : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    I104 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_phy_tempmon : entity is "mig_7series_v2_0_ddr_phy_tempmon";
end migmig_7series_v2_0_ddr_phy_tempmon;

architecture STRUCTURE of migmig_7series_v2_0_ddr_phy_tempmon is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal device_temp_101 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_init : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal four_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal four_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal four_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal four_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \n_0_four_dec_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_four_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[4]_i_2\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[4]_i_3\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[4]_i_4\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[4]_i_5\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[8]_i_2\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[8]_i_3\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[8]_i_4\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit[8]_i_5\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_four_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[4]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[4]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[4]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[4]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[8]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[8]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[8]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_max_limit[8]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_neutral_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_neutral_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_neutral_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_neutral_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[4]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[4]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[4]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[4]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[8]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[8]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[8]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit[8]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_one_dec_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_one_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[4]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[4]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[4]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[4]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[8]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[8]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[8]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit[8]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_one_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_one_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal n_0_pi_f_dec_i_2 : STD_LOGIC;
  signal n_0_pi_f_dec_i_3 : STD_LOGIC;
  signal n_0_pi_f_dec_i_4 : STD_LOGIC;
  signal n_0_pi_f_dec_i_5 : STD_LOGIC;
  signal n_0_pi_f_dec_i_6 : STD_LOGIC;
  signal n_0_pi_f_inc_i_10 : STD_LOGIC;
  signal n_0_pi_f_inc_i_2 : STD_LOGIC;
  signal n_0_pi_f_inc_i_3 : STD_LOGIC;
  signal n_0_pi_f_inc_i_4 : STD_LOGIC;
  signal n_0_pi_f_inc_i_5 : STD_LOGIC;
  signal n_0_pi_f_inc_i_6 : STD_LOGIC;
  signal n_0_pi_f_inc_i_7 : STD_LOGIC;
  signal n_0_pi_f_inc_i_8 : STD_LOGIC;
  signal n_0_pi_f_inc_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_four_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_four_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_neutral_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_one_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_one_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_three_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_three_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_two_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_10 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_11 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_12 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_13 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_14 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_3 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_4 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_5 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_6 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_7 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_8 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_i_9 : STD_LOGIC;
  signal n_0_temp_cmp_two_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_0_tempmon_init_complete_i_2 : STD_LOGIC;
  signal n_0_tempmon_init_complete_i_3 : STD_LOGIC;
  signal \n_0_tempmon_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_tempmon_state[0]_i_4\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_1\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_10\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_11\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_12\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_13\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_14\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_15\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_3\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_4\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_5\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_6\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_7\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_8\ : STD_LOGIC;
  signal \n_0_tempmon_state[10]_i_9\ : STD_LOGIC;
  signal \n_0_tempmon_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[4]_i_3\ : STD_LOGIC;
  signal \n_0_tempmon_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[5]_i_3\ : STD_LOGIC;
  signal \n_0_tempmon_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[6]_i_3\ : STD_LOGIC;
  signal \n_0_tempmon_state[6]_i_4\ : STD_LOGIC;
  signal \n_0_tempmon_state[6]_i_5\ : STD_LOGIC;
  signal \n_0_tempmon_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_tempmon_state[8]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[8]_i_3\ : STD_LOGIC;
  signal \n_0_tempmon_state[8]_i_4\ : STD_LOGIC;
  signal \n_0_tempmon_state[9]_i_2\ : STD_LOGIC;
  signal \n_0_tempmon_state[9]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[0]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[10]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[11]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[1]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[2]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[3]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[4]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[4]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[4]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[4]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[4]_i_6\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[5]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[6]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[7]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[8]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[8]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[8]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[8]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[8]_i_6\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit[9]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_max_limit_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_three_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[4]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[4]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[4]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[4]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[8]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[8]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[8]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit[8]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_three_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_three_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[0]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[4]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[4]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[4]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[4]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[8]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[8]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[8]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit[8]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_two_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[11]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[4]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[4]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[4]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[4]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[8]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[8]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[8]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit[8]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_two_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[11]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[11]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[5]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[5]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[5]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[5]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[9]_i_2\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[9]_i_3\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[9]_i_4\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit[9]_i_5\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_two_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_four_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_four_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_four_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_four_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_neutral_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_one_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_one_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal n_1_temp_cmp_four_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_four_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_neutral_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_neutral_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_one_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_one_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_one_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_one_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_three_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_three_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_three_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_three_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_two_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_two_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_two_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_1_temp_cmp_two_inc_min_102_reg_i_2 : STD_LOGIC;
  signal \n_1_three_dec_max_limit_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_three_dec_max_limit_reg[8]_i_2\ : STD_LOGIC;
  signal \n_1_three_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_three_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_three_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_two_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_1_two_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_four_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_four_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_four_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_four_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_four_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_neutral_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_one_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_one_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal n_2_temp_cmp_four_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_four_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_neutral_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_neutral_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_one_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_one_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_one_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_one_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_three_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_three_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_three_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_three_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_two_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_two_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_two_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_2_temp_cmp_two_inc_min_102_reg_i_2 : STD_LOGIC;
  signal \n_2_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_three_dec_max_limit_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_three_dec_max_limit_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_three_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_three_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_three_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_two_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_2_two_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_four_dec_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_four_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_four_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_four_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_four_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_four_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_neutral_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_one_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_one_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal n_3_temp_cmp_four_dec_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_four_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_four_inc_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_four_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_neutral_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_neutral_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_neutral_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_neutral_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_one_dec_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_one_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_one_dec_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_one_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_one_inc_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_one_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_one_inc_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_one_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_three_dec_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_three_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_three_dec_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_three_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_three_inc_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_three_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_three_inc_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_three_inc_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_two_dec_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_two_dec_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_two_dec_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_two_dec_min_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_two_inc_max_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_two_inc_max_102_reg_i_2 : STD_LOGIC;
  signal n_3_temp_cmp_two_inc_min_102_reg_i_1 : STD_LOGIC;
  signal n_3_temp_cmp_two_inc_min_102_reg_i_2 : STD_LOGIC;
  signal \n_3_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_three_dec_max_limit_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_three_dec_max_limit_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_three_dec_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_three_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_three_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_three_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_two_dec_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_max_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_max_limit_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_max_limit_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_min_limit_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_min_limit_reg[5]_i_1\ : STD_LOGIC;
  signal \n_3_two_inc_min_limit_reg[9]_i_1\ : STD_LOGIC;
  signal \n_4_three_dec_max_limit_reg[4]_i_2\ : STD_LOGIC;
  signal \n_4_three_dec_max_limit_reg[8]_i_2\ : STD_LOGIC;
  signal \n_5_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_three_dec_max_limit_reg[4]_i_2\ : STD_LOGIC;
  signal \n_5_three_dec_max_limit_reg[8]_i_2\ : STD_LOGIC;
  signal \n_6_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_three_dec_max_limit_reg[4]_i_2\ : STD_LOGIC;
  signal \n_6_three_dec_max_limit_reg[8]_i_2\ : STD_LOGIC;
  signal \n_7_three_dec_max_limit_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_three_dec_max_limit_reg[4]_i_2\ : STD_LOGIC;
  signal \n_7_three_dec_max_limit_reg[8]_i_2\ : STD_LOGIC;
  signal neutral_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal neutral_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal neutral_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal neutral_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal one_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal one_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal one_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal one_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal one_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal one_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal one_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal one_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal p_0_in : STD_LOGIC;
  signal pi_f_dec_nxt : STD_LOGIC;
  signal pi_f_inc_nxt : STD_LOGIC;
  signal temp_cmp_four_dec_min_101 : STD_LOGIC;
  signal temp_cmp_four_dec_min_102 : STD_LOGIC;
  signal temp_cmp_four_inc_max_101 : STD_LOGIC;
  signal temp_cmp_four_inc_max_102 : STD_LOGIC;
  signal temp_cmp_neutral_max_101 : STD_LOGIC;
  signal temp_cmp_neutral_max_102 : STD_LOGIC;
  signal temp_cmp_neutral_min_101 : STD_LOGIC;
  signal temp_cmp_neutral_min_102 : STD_LOGIC;
  signal temp_cmp_one_dec_max_101 : STD_LOGIC;
  signal temp_cmp_one_dec_max_102 : STD_LOGIC;
  signal temp_cmp_one_dec_min_101 : STD_LOGIC;
  signal temp_cmp_one_dec_min_102 : STD_LOGIC;
  signal temp_cmp_one_inc_max_101 : STD_LOGIC;
  signal temp_cmp_one_inc_max_102 : STD_LOGIC;
  signal temp_cmp_one_inc_min_101 : STD_LOGIC;
  signal temp_cmp_one_inc_min_102 : STD_LOGIC;
  signal temp_cmp_three_dec_max_101 : STD_LOGIC;
  signal temp_cmp_three_dec_max_102 : STD_LOGIC;
  signal temp_cmp_three_dec_min_101 : STD_LOGIC;
  signal temp_cmp_three_dec_min_102 : STD_LOGIC;
  signal temp_cmp_three_inc_max_101 : STD_LOGIC;
  signal temp_cmp_three_inc_max_102 : STD_LOGIC;
  signal temp_cmp_three_inc_min_101 : STD_LOGIC;
  signal temp_cmp_three_inc_min_102 : STD_LOGIC;
  signal temp_cmp_two_dec_max_101 : STD_LOGIC;
  signal temp_cmp_two_dec_max_102 : STD_LOGIC;
  signal temp_cmp_two_dec_min_101 : STD_LOGIC;
  signal temp_cmp_two_dec_min_102 : STD_LOGIC;
  signal temp_cmp_two_inc_max_101 : STD_LOGIC;
  signal temp_cmp_two_inc_max_102 : STD_LOGIC;
  signal temp_cmp_two_inc_min_101 : STD_LOGIC;
  signal temp_cmp_two_inc_min_102 : STD_LOGIC;
  signal tempmon_init_complete : STD_LOGIC;
  signal tempmon_sample_en_101 : STD_LOGIC;
  signal tempmon_sample_en_102 : STD_LOGIC;
  signal tempmon_state : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tempmon_state_init : STD_LOGIC;
  signal tempmon_state_nxt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal three_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal three_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal three_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal three_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal three_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal three_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal three_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal two_dec_max_limit : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal two_dec_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal two_dec_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal two_dec_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal two_inc_max_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal two_inc_max_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal two_inc_min_limit : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal two_inc_min_limit_nxt : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal update_temp_101 : STD_LOGIC;
  signal update_temp_102 : STD_LOGIC;
  signal \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \calib_zero_ctrl[0]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \calib_zero_inputs[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of pi_f_dec_i_5 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of pi_f_dec_i_6 : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of pi_f_inc_i_10 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of pi_f_inc_i_6 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of pi_f_inc_i_7 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of pi_f_inc_i_9 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of tempmon_init_complete_i_3 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tempmon_state[0]_i_4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_12\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_14\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tempmon_state[10]_i_7\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tempmon_state[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tempmon_state[2]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tempmon_state[4]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tempmon_state[4]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tempmon_state[5]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tempmon_state[5]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tempmon_state[6]_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tempmon_state[6]_i_5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tempmon_state[7]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tempmon_state[7]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \tempmon_state[8]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tempmon_state[8]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \tempmon_state[9]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tempmon_state[9]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tempmon_state[9]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \three_dec_max_limit[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \three_dec_max_limit[10]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \three_dec_max_limit[11]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \three_dec_max_limit[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \three_dec_max_limit[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \three_dec_max_limit[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \three_dec_max_limit[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \three_dec_max_limit[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \three_dec_max_limit[6]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \three_dec_max_limit[7]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \three_dec_max_limit[8]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \three_dec_max_limit[9]_i_1\ : label is "soft_lutpair221";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\calib_zero_ctrl[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => I76,
      I1 => \^o1\,
      I2 => \^o2\,
      I3 => I1,
      O => calib_sel0
    );
\calib_zero_inputs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => \^o1\,
      O => O4
    );
\device_temp_101_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(0),
      Q => device_temp_101(0),
      R => I11(0)
    );
\device_temp_101_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(10),
      Q => device_temp_101(10),
      R => I11(0)
    );
\device_temp_101_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(11),
      Q => device_temp_101(11),
      R => I11(0)
    );
\device_temp_101_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(1),
      Q => device_temp_101(1),
      R => I11(0)
    );
\device_temp_101_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(2),
      Q => device_temp_101(2),
      R => I11(0)
    );
\device_temp_101_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(3),
      Q => device_temp_101(3),
      R => I11(0)
    );
\device_temp_101_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(4),
      Q => device_temp_101(4),
      R => I11(0)
    );
\device_temp_101_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(5),
      Q => device_temp_101(5),
      R => I11(0)
    );
\device_temp_101_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(6),
      Q => device_temp_101(6),
      R => I11(0)
    );
\device_temp_101_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(7),
      Q => device_temp_101(7),
      R => I11(0)
    );
\device_temp_101_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(8),
      Q => device_temp_101(8),
      R => I11(0)
    );
\device_temp_101_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I104(9),
      Q => device_temp_101(9),
      R => I11(0)
    );
\device_temp_init_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(0),
      Q => device_temp_init(0),
      R => I6
    );
\device_temp_init_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(10),
      Q => device_temp_init(10),
      R => I6
    );
\device_temp_init_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(11),
      Q => device_temp_init(11),
      R => I6
    );
\device_temp_init_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(1),
      Q => device_temp_init(1),
      R => I6
    );
\device_temp_init_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(2),
      Q => device_temp_init(2),
      R => I6
    );
\device_temp_init_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(3),
      Q => device_temp_init(3),
      R => I6
    );
\device_temp_init_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(4),
      Q => device_temp_init(4),
      R => I6
    );
\device_temp_init_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(5),
      Q => device_temp_init(5),
      R => I6
    );
\device_temp_init_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(6),
      Q => device_temp_init(6),
      R => I6
    );
\device_temp_init_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(7),
      Q => device_temp_init(7),
      R => I6
    );
\device_temp_init_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(8),
      Q => device_temp_init(8),
      R => I6
    );
\device_temp_init_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => device_temp_101(9),
      Q => device_temp_init(9),
      R => I6
    );
\four_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(11),
      O => \n_0_four_dec_min_limit[11]_i_2\
    );
\four_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(10),
      O => \n_0_four_dec_min_limit[11]_i_3\
    );
\four_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(5),
      O => \n_0_four_dec_min_limit[5]_i_2\
    );
\four_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(4),
      O => \n_0_four_dec_min_limit[5]_i_3\
    );
\four_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(3),
      O => \n_0_four_dec_min_limit[5]_i_4\
    );
\four_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => three_dec_max_limit(2),
      O => \n_0_four_dec_min_limit[5]_i_5\
    );
\four_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(9),
      O => \n_0_four_dec_min_limit[9]_i_2\
    );
\four_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(8),
      O => \n_0_four_dec_min_limit[9]_i_3\
    );
\four_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(7),
      O => \n_0_four_dec_min_limit[9]_i_4\
    );
\four_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_dec_max_limit(6),
      O => \n_0_four_dec_min_limit[9]_i_5\
    );
\four_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_max_limit(0),
      Q => four_dec_min_limit(0),
      R => I11(0)
    );
\four_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(10),
      Q => four_dec_min_limit(10),
      R => I11(0)
    );
\four_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(11),
      Q => four_dec_min_limit(11),
      R => I11(0)
    );
\four_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_four_dec_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_four_dec_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => three_dec_max_limit(10),
      O(3 downto 2) => \NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => four_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_four_dec_min_limit[11]_i_2\,
      S(0) => \n_0_four_dec_min_limit[11]_i_3\
    );
\four_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_max_limit(1),
      Q => four_dec_min_limit(1),
      R => I11(0)
    );
\four_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(2),
      Q => four_dec_min_limit(2),
      R => I11(0)
    );
\four_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(3),
      Q => four_dec_min_limit(3),
      R => I11(0)
    );
\four_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(4),
      Q => four_dec_min_limit(4),
      R => I11(0)
    );
\four_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(5),
      Q => four_dec_min_limit(5),
      R => I11(0)
    );
\four_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_four_dec_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_four_dec_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_four_dec_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_four_dec_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => three_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => four_dec_min_limit_nxt(5 downto 2),
      S(3) => \n_0_four_dec_min_limit[5]_i_2\,
      S(2) => \n_0_four_dec_min_limit[5]_i_3\,
      S(1) => \n_0_four_dec_min_limit[5]_i_4\,
      S(0) => \n_0_four_dec_min_limit[5]_i_5\
    );
\four_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(6),
      Q => four_dec_min_limit(6),
      R => I11(0)
    );
\four_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(7),
      Q => four_dec_min_limit(7),
      R => I11(0)
    );
\four_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(8),
      Q => four_dec_min_limit(8),
      R => I11(0)
    );
\four_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_dec_min_limit_nxt(9),
      Q => four_dec_min_limit(9),
      R => I11(0)
    );
\four_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_four_dec_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_four_dec_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_four_dec_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_four_dec_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_four_dec_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => three_dec_max_limit(9 downto 6),
      O(3 downto 0) => four_dec_min_limit_nxt(9 downto 6),
      S(3) => \n_0_four_dec_min_limit[9]_i_2\,
      S(2) => \n_0_four_dec_min_limit[9]_i_3\,
      S(1) => \n_0_four_dec_min_limit[9]_i_4\,
      S(0) => \n_0_four_dec_min_limit[9]_i_5\
    );
\four_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_four_inc_max_limit[11]_i_2\
    );
\four_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_four_inc_max_limit[11]_i_3\
    );
\four_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_four_inc_max_limit[11]_i_4\
    );
\four_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_four_inc_max_limit[4]_i_2\
    );
\four_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_four_inc_max_limit[4]_i_3\
    );
\four_inc_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_four_inc_max_limit[4]_i_4\
    );
\four_inc_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_four_inc_max_limit[4]_i_5\
    );
\four_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_four_inc_max_limit[8]_i_2\
    );
\four_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_four_inc_max_limit[8]_i_3\
    );
\four_inc_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_four_inc_max_limit[8]_i_4\
    );
\four_inc_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_four_inc_max_limit[8]_i_5\
    );
\four_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(10),
      Q => four_inc_max_limit(10),
      R => I8(0)
    );
\four_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(11),
      Q => four_inc_max_limit(11),
      R => I8(0)
    );
\four_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_four_inc_max_limit_reg[8]_i_1\,
      CO(3 downto 2) => \NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_four_inc_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_four_inc_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => device_temp_init(10),
      DI(0) => '0',
      O(3) => \NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => four_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \n_0_four_inc_max_limit[11]_i_2\,
      S(1) => \n_0_four_inc_max_limit[11]_i_3\,
      S(0) => \n_0_four_inc_max_limit[11]_i_4\
    );
\four_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(1),
      Q => four_inc_max_limit(1),
      R => I8(0)
    );
\four_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(2),
      Q => four_inc_max_limit(2),
      R => I8(0)
    );
\four_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(3),
      Q => four_inc_max_limit(3),
      R => I8(0)
    );
\four_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(4),
      Q => four_inc_max_limit(4),
      R => I8(0)
    );
\four_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_four_inc_max_limit_reg[4]_i_1\,
      CO(2) => \n_1_four_inc_max_limit_reg[4]_i_1\,
      CO(1) => \n_2_four_inc_max_limit_reg[4]_i_1\,
      CO(0) => \n_3_four_inc_max_limit_reg[4]_i_1\,
      CYINIT => device_temp_init(0),
      DI(3 downto 0) => device_temp_init(4 downto 1),
      O(3 downto 0) => four_inc_max_limit_nxt(4 downto 1),
      S(3) => \n_0_four_inc_max_limit[4]_i_2\,
      S(2) => \n_0_four_inc_max_limit[4]_i_3\,
      S(1) => \n_0_four_inc_max_limit[4]_i_4\,
      S(0) => \n_0_four_inc_max_limit[4]_i_5\
    );
\four_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(5),
      Q => four_inc_max_limit(5),
      R => I8(0)
    );
\four_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(6),
      Q => four_inc_max_limit(6),
      R => I8(0)
    );
\four_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(7),
      Q => four_inc_max_limit(7),
      R => I8(0)
    );
\four_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(8),
      Q => four_inc_max_limit(8),
      R => I8(0)
    );
\four_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_four_inc_max_limit_reg[4]_i_1\,
      CO(3) => \n_0_four_inc_max_limit_reg[8]_i_1\,
      CO(2) => \n_1_four_inc_max_limit_reg[8]_i_1\,
      CO(1) => \n_2_four_inc_max_limit_reg[8]_i_1\,
      CO(0) => \n_3_four_inc_max_limit_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(7),
      DI(1) => '0',
      DI(0) => device_temp_init(5),
      O(3 downto 0) => four_inc_max_limit_nxt(8 downto 5),
      S(3) => \n_0_four_inc_max_limit[8]_i_2\,
      S(2) => \n_0_four_inc_max_limit[8]_i_3\,
      S(1) => \n_0_four_inc_max_limit[8]_i_4\,
      S(0) => \n_0_four_inc_max_limit[8]_i_5\
    );
\four_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit_nxt(9),
      Q => four_inc_max_limit(9),
      R => I8(0)
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888880888"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => I4,
      I3 => I5,
      I4 => \^o1\,
      I5 => \^o2\,
      O => O3
    );
\neutral_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_neutral_max_limit[11]_i_2\
    );
\neutral_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_neutral_max_limit[11]_i_3\
    );
\neutral_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_neutral_max_limit[11]_i_4\
    );
\neutral_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_neutral_max_limit[4]_i_2\
    );
\neutral_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_neutral_max_limit[4]_i_3\
    );
\neutral_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_neutral_max_limit[4]_i_4\
    );
\neutral_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_neutral_max_limit[4]_i_5\
    );
\neutral_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_neutral_max_limit[8]_i_2\
    );
\neutral_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_neutral_max_limit[8]_i_3\
    );
\neutral_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_neutral_max_limit[8]_i_4\
    );
\neutral_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_neutral_max_limit[8]_i_5\
    );
\neutral_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(10),
      Q => neutral_max_limit(10),
      R => I10
    );
\neutral_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(11),
      Q => neutral_max_limit(11),
      R => I10
    );
\neutral_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_neutral_max_limit_reg[8]_i_1\,
      CO(3 downto 2) => \NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_neutral_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_neutral_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => neutral_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \n_0_neutral_max_limit[11]_i_2\,
      S(1) => \n_0_neutral_max_limit[11]_i_3\,
      S(0) => \n_0_neutral_max_limit[11]_i_4\
    );
\neutral_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(1),
      Q => neutral_max_limit(1),
      R => I10
    );
\neutral_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(2),
      Q => neutral_max_limit(2),
      R => I10
    );
\neutral_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(3),
      Q => neutral_max_limit(3),
      R => I10
    );
\neutral_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(4),
      Q => neutral_max_limit(4),
      R => I10
    );
\neutral_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_neutral_max_limit_reg[4]_i_1\,
      CO(2) => \n_1_neutral_max_limit_reg[4]_i_1\,
      CO(1) => \n_2_neutral_max_limit_reg[4]_i_1\,
      CO(0) => \n_3_neutral_max_limit_reg[4]_i_1\,
      CYINIT => device_temp_init(0),
      DI(3) => device_temp_init(4),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(2 downto 1),
      O(3 downto 0) => neutral_max_limit_nxt(4 downto 1),
      S(3) => \n_0_neutral_max_limit[4]_i_2\,
      S(2) => \n_0_neutral_max_limit[4]_i_3\,
      S(1) => \n_0_neutral_max_limit[4]_i_4\,
      S(0) => \n_0_neutral_max_limit[4]_i_5\
    );
\neutral_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(5),
      Q => neutral_max_limit(5),
      R => I10
    );
\neutral_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(6),
      Q => neutral_max_limit(6),
      R => I10
    );
\neutral_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(7),
      Q => neutral_max_limit(7),
      R => I10
    );
\neutral_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(8),
      Q => neutral_max_limit(8),
      R => I10
    );
\neutral_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_neutral_max_limit_reg[4]_i_1\,
      CO(3) => \n_0_neutral_max_limit_reg[8]_i_1\,
      CO(2) => \n_1_neutral_max_limit_reg[8]_i_1\,
      CO(1) => \n_2_neutral_max_limit_reg[8]_i_1\,
      CO(0) => \n_3_neutral_max_limit_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(6 downto 5),
      O(3 downto 0) => neutral_max_limit_nxt(8 downto 5),
      S(3) => \n_0_neutral_max_limit[8]_i_2\,
      S(2) => \n_0_neutral_max_limit[8]_i_3\,
      S(1) => \n_0_neutral_max_limit[8]_i_4\,
      S(0) => \n_0_neutral_max_limit[8]_i_5\
    );
\neutral_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit_nxt(9),
      Q => neutral_max_limit(9),
      R => I10
    );
\neutral_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(11),
      O => \n_0_neutral_min_limit[11]_i_2\
    );
\neutral_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(10),
      O => \n_0_neutral_min_limit[11]_i_3\
    );
\neutral_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(5),
      O => \n_0_neutral_min_limit[5]_i_2\
    );
\neutral_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(4),
      O => \n_0_neutral_min_limit[5]_i_3\
    );
\neutral_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(3),
      O => \n_0_neutral_min_limit[5]_i_4\
    );
\neutral_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => one_inc_max_limit(2),
      O => \n_0_neutral_min_limit[5]_i_5\
    );
\neutral_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(9),
      O => \n_0_neutral_min_limit[9]_i_2\
    );
\neutral_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(8),
      O => \n_0_neutral_min_limit[9]_i_3\
    );
\neutral_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(7),
      O => \n_0_neutral_min_limit[9]_i_4\
    );
\neutral_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_inc_max_limit(6),
      O => \n_0_neutral_min_limit[9]_i_5\
    );
\neutral_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(10),
      Q => neutral_min_limit(10),
      R => I9
    );
\neutral_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(11),
      Q => neutral_min_limit(11),
      R => I9
    );
\neutral_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_neutral_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_neutral_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => one_inc_max_limit(10),
      O(3 downto 2) => \NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => neutral_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_neutral_min_limit[11]_i_2\,
      S(0) => \n_0_neutral_min_limit[11]_i_3\
    );
\neutral_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit(1),
      Q => neutral_min_limit(1),
      R => I9
    );
\neutral_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(2),
      Q => neutral_min_limit(2),
      R => I9
    );
\neutral_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(3),
      Q => neutral_min_limit(3),
      R => I9
    );
\neutral_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(4),
      Q => neutral_min_limit(4),
      R => I9
    );
\neutral_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(5),
      Q => neutral_min_limit(5),
      R => I9
    );
\neutral_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_neutral_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_neutral_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_neutral_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_neutral_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => one_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => neutral_min_limit_nxt(5 downto 2),
      S(3) => \n_0_neutral_min_limit[5]_i_2\,
      S(2) => \n_0_neutral_min_limit[5]_i_3\,
      S(1) => \n_0_neutral_min_limit[5]_i_4\,
      S(0) => \n_0_neutral_min_limit[5]_i_5\
    );
\neutral_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(6),
      Q => neutral_min_limit(6),
      R => I9
    );
\neutral_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(7),
      Q => neutral_min_limit(7),
      R => I9
    );
\neutral_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(8),
      Q => neutral_min_limit(8),
      R => I9
    );
\neutral_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_min_limit_nxt(9),
      Q => neutral_min_limit(9),
      R => I9
    );
\neutral_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_neutral_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_neutral_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_neutral_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_neutral_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_neutral_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => one_inc_max_limit(9 downto 6),
      O(3 downto 0) => neutral_min_limit_nxt(9 downto 6),
      S(3) => \n_0_neutral_min_limit[9]_i_2\,
      S(2) => \n_0_neutral_min_limit[9]_i_3\,
      S(1) => \n_0_neutral_min_limit[9]_i_4\,
      S(0) => \n_0_neutral_min_limit[9]_i_5\
    );
\one_dec_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_one_dec_max_limit[11]_i_2\
    );
\one_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_one_dec_max_limit[11]_i_3\
    );
\one_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_one_dec_max_limit[11]_i_4\
    );
\one_dec_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_one_dec_max_limit[4]_i_2\
    );
\one_dec_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_one_dec_max_limit[4]_i_3\
    );
\one_dec_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_one_dec_max_limit[4]_i_4\
    );
\one_dec_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_one_dec_max_limit[4]_i_5\
    );
\one_dec_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_one_dec_max_limit[8]_i_2\
    );
\one_dec_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_one_dec_max_limit[8]_i_3\
    );
\one_dec_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_one_dec_max_limit[8]_i_4\
    );
\one_dec_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_one_dec_max_limit[8]_i_5\
    );
\one_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(10),
      Q => one_dec_max_limit(10),
      R => I10
    );
\one_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(11),
      Q => one_dec_max_limit(11),
      R => I10
    );
\one_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_dec_max_limit_reg[8]_i_1\,
      CO(3 downto 2) => \NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_one_dec_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_one_dec_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => one_dec_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \n_0_one_dec_max_limit[11]_i_2\,
      S(1) => \n_0_one_dec_max_limit[11]_i_3\,
      S(0) => \n_0_one_dec_max_limit[11]_i_4\
    );
\one_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(1),
      Q => one_dec_max_limit(1),
      R => I10
    );
\one_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(2),
      Q => one_dec_max_limit(2),
      R => I10
    );
\one_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(3),
      Q => one_dec_max_limit(3),
      R => I10
    );
\one_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(4),
      Q => one_dec_max_limit(4),
      R => I10
    );
\one_dec_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_one_dec_max_limit_reg[4]_i_1\,
      CO(2) => \n_1_one_dec_max_limit_reg[4]_i_1\,
      CO(1) => \n_2_one_dec_max_limit_reg[4]_i_1\,
      CO(0) => \n_3_one_dec_max_limit_reg[4]_i_1\,
      CYINIT => device_temp_init(0),
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => device_temp_init(2),
      DI(0) => '0',
      O(3 downto 0) => one_dec_max_limit_nxt(4 downto 1),
      S(3) => \n_0_one_dec_max_limit[4]_i_2\,
      S(2) => \n_0_one_dec_max_limit[4]_i_3\,
      S(1) => \n_0_one_dec_max_limit[4]_i_4\,
      S(0) => \n_0_one_dec_max_limit[4]_i_5\
    );
\one_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(5),
      Q => one_dec_max_limit(5),
      R => I10
    );
\one_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(6),
      Q => one_dec_max_limit(6),
      R => I10
    );
\one_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(7),
      Q => one_dec_max_limit(7),
      R => I10
    );
\one_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(8),
      Q => one_dec_max_limit(8),
      R => I10
    );
\one_dec_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_dec_max_limit_reg[4]_i_1\,
      CO(3) => \n_0_one_dec_max_limit_reg[8]_i_1\,
      CO(2) => \n_1_one_dec_max_limit_reg[8]_i_1\,
      CO(1) => \n_2_one_dec_max_limit_reg[8]_i_1\,
      CO(0) => \n_3_one_dec_max_limit_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => device_temp_init(8),
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(6 downto 5),
      O(3 downto 0) => one_dec_max_limit_nxt(8 downto 5),
      S(3) => \n_0_one_dec_max_limit[8]_i_2\,
      S(2) => \n_0_one_dec_max_limit[8]_i_3\,
      S(1) => \n_0_one_dec_max_limit[8]_i_4\,
      S(0) => \n_0_one_dec_max_limit[8]_i_5\
    );
\one_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit_nxt(9),
      Q => one_dec_max_limit(9),
      R => I10
    );
\one_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(11),
      O => \n_0_one_dec_min_limit[11]_i_2\
    );
\one_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(10),
      O => \n_0_one_dec_min_limit[11]_i_3\
    );
\one_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(5),
      O => \n_0_one_dec_min_limit[5]_i_2\
    );
\one_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(4),
      O => \n_0_one_dec_min_limit[5]_i_3\
    );
\one_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(3),
      O => \n_0_one_dec_min_limit[5]_i_4\
    );
\one_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => neutral_max_limit(2),
      O => \n_0_one_dec_min_limit[5]_i_5\
    );
\one_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(9),
      O => \n_0_one_dec_min_limit[9]_i_2\
    );
\one_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(8),
      O => \n_0_one_dec_min_limit[9]_i_3\
    );
\one_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(7),
      O => \n_0_one_dec_min_limit[9]_i_4\
    );
\one_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => neutral_max_limit(6),
      O => \n_0_one_dec_min_limit[9]_i_5\
    );
\one_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(10),
      Q => one_dec_min_limit(10),
      R => I9
    );
\one_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(11),
      Q => one_dec_min_limit(11),
      R => I9
    );
\one_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_dec_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_one_dec_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => neutral_max_limit(10),
      O(3 downto 2) => \NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_one_dec_min_limit[11]_i_2\,
      S(0) => \n_0_one_dec_min_limit[11]_i_3\
    );
\one_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => neutral_max_limit(1),
      Q => one_dec_min_limit(1),
      R => I9
    );
\one_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(2),
      Q => one_dec_min_limit(2),
      R => I9
    );
\one_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(3),
      Q => one_dec_min_limit(3),
      R => I9
    );
\one_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(4),
      Q => one_dec_min_limit(4),
      R => I9
    );
\one_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(5),
      Q => one_dec_min_limit(5),
      R => I9
    );
\one_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_one_dec_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_one_dec_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_one_dec_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_one_dec_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => neutral_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_dec_min_limit_nxt(5 downto 2),
      S(3) => \n_0_one_dec_min_limit[5]_i_2\,
      S(2) => \n_0_one_dec_min_limit[5]_i_3\,
      S(1) => \n_0_one_dec_min_limit[5]_i_4\,
      S(0) => \n_0_one_dec_min_limit[5]_i_5\
    );
\one_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(6),
      Q => one_dec_min_limit(6),
      R => I9
    );
\one_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(7),
      Q => one_dec_min_limit(7),
      R => I9
    );
\one_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(8),
      Q => one_dec_min_limit(8),
      R => I9
    );
\one_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_min_limit_nxt(9),
      Q => one_dec_min_limit(9),
      R => I9
    );
\one_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_dec_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_one_dec_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_one_dec_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_one_dec_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_one_dec_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => neutral_max_limit(9 downto 6),
      O(3 downto 0) => one_dec_min_limit_nxt(9 downto 6),
      S(3) => \n_0_one_dec_min_limit[9]_i_2\,
      S(2) => \n_0_one_dec_min_limit[9]_i_3\,
      S(1) => \n_0_one_dec_min_limit[9]_i_4\,
      S(0) => \n_0_one_dec_min_limit[9]_i_5\
    );
\one_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_one_inc_max_limit[11]_i_2\
    );
\one_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_one_inc_max_limit[11]_i_3\
    );
\one_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_one_inc_max_limit[11]_i_4\
    );
\one_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_one_inc_max_limit[4]_i_2\
    );
\one_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_one_inc_max_limit[4]_i_3\
    );
\one_inc_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_one_inc_max_limit[4]_i_4\
    );
\one_inc_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_one_inc_max_limit[4]_i_5\
    );
\one_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_one_inc_max_limit[8]_i_2\
    );
\one_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_one_inc_max_limit[8]_i_3\
    );
\one_inc_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_one_inc_max_limit[8]_i_4\
    );
\one_inc_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_one_inc_max_limit[8]_i_5\
    );
\one_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(10),
      Q => one_inc_max_limit(10),
      R => I10
    );
\one_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(11),
      Q => one_inc_max_limit(11),
      R => I10
    );
\one_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_inc_max_limit_reg[8]_i_1\,
      CO(3 downto 2) => \NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_one_inc_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_one_inc_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(10 downto 9),
      O(3) => \NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => one_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \n_0_one_inc_max_limit[11]_i_2\,
      S(1) => \n_0_one_inc_max_limit[11]_i_3\,
      S(0) => \n_0_one_inc_max_limit[11]_i_4\
    );
\one_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(1),
      Q => one_inc_max_limit(1),
      R => I10
    );
\one_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(2),
      Q => one_inc_max_limit(2),
      R => I10
    );
\one_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(3),
      Q => one_inc_max_limit(3),
      R => I10
    );
\one_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(4),
      Q => one_inc_max_limit(4),
      R => I10
    );
\one_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_one_inc_max_limit_reg[4]_i_1\,
      CO(2) => \n_1_one_inc_max_limit_reg[4]_i_1\,
      CO(1) => \n_2_one_inc_max_limit_reg[4]_i_1\,
      CO(0) => \n_3_one_inc_max_limit_reg[4]_i_1\,
      CYINIT => device_temp_init(0),
      DI(3) => '0',
      DI(2) => device_temp_init(3),
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => one_inc_max_limit_nxt(4 downto 1),
      S(3) => \n_0_one_inc_max_limit[4]_i_2\,
      S(2) => \n_0_one_inc_max_limit[4]_i_3\,
      S(1) => \n_0_one_inc_max_limit[4]_i_4\,
      S(0) => \n_0_one_inc_max_limit[4]_i_5\
    );
\one_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(5),
      Q => one_inc_max_limit(5),
      R => I10
    );
\one_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(6),
      Q => one_inc_max_limit(6),
      R => I10
    );
\one_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(7),
      Q => one_inc_max_limit(7),
      R => I10
    );
\one_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(8),
      Q => one_inc_max_limit(8),
      R => I10
    );
\one_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_inc_max_limit_reg[4]_i_1\,
      CO(3) => \n_0_one_inc_max_limit_reg[8]_i_1\,
      CO(2) => \n_1_one_inc_max_limit_reg[8]_i_1\,
      CO(1) => \n_2_one_inc_max_limit_reg[8]_i_1\,
      CO(0) => \n_3_one_inc_max_limit_reg[8]_i_1\,
      CYINIT => '0',
      DI(3 downto 2) => device_temp_init(8 downto 7),
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => one_inc_max_limit_nxt(8 downto 5),
      S(3) => \n_0_one_inc_max_limit[8]_i_2\,
      S(2) => \n_0_one_inc_max_limit[8]_i_3\,
      S(1) => \n_0_one_inc_max_limit[8]_i_4\,
      S(0) => \n_0_one_inc_max_limit[8]_i_5\
    );
\one_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_max_limit_nxt(9),
      Q => one_inc_max_limit(9),
      R => I10
    );
\one_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(11),
      O => \n_0_one_inc_min_limit[11]_i_2\
    );
\one_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(10),
      O => \n_0_one_inc_min_limit[11]_i_3\
    );
\one_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(5),
      O => \n_0_one_inc_min_limit[5]_i_2\
    );
\one_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(4),
      O => \n_0_one_inc_min_limit[5]_i_3\
    );
\one_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(3),
      O => \n_0_one_inc_min_limit[5]_i_4\
    );
\one_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => two_inc_max_limit(2),
      O => \n_0_one_inc_min_limit[5]_i_5\
    );
\one_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(9),
      O => \n_0_one_inc_min_limit[9]_i_2\
    );
\one_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(8),
      O => \n_0_one_inc_min_limit[9]_i_3\
    );
\one_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(7),
      O => \n_0_one_inc_min_limit[9]_i_4\
    );
\one_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_inc_max_limit(6),
      O => \n_0_one_inc_min_limit[9]_i_5\
    );
\one_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(10),
      Q => one_inc_min_limit(10),
      R => I6
    );
\one_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(11),
      Q => one_inc_min_limit(11),
      R => I6
    );
\one_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_inc_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_one_inc_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => two_inc_max_limit(10),
      O(3 downto 2) => \NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => one_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_one_inc_min_limit[11]_i_2\,
      S(0) => \n_0_one_inc_min_limit[11]_i_3\
    );
\one_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit(1),
      Q => one_inc_min_limit(1),
      R => I6
    );
\one_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(2),
      Q => one_inc_min_limit(2),
      R => I6
    );
\one_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(3),
      Q => one_inc_min_limit(3),
      R => I6
    );
\one_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(4),
      Q => one_inc_min_limit(4),
      R => I6
    );
\one_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(5),
      Q => one_inc_min_limit(5),
      R => I6
    );
\one_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_one_inc_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_one_inc_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_one_inc_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_one_inc_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => two_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => one_inc_min_limit_nxt(5 downto 2),
      S(3) => \n_0_one_inc_min_limit[5]_i_2\,
      S(2) => \n_0_one_inc_min_limit[5]_i_3\,
      S(1) => \n_0_one_inc_min_limit[5]_i_4\,
      S(0) => \n_0_one_inc_min_limit[5]_i_5\
    );
\one_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(6),
      Q => one_inc_min_limit(6),
      R => I6
    );
\one_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(7),
      Q => one_inc_min_limit(7),
      R => I6
    );
\one_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(8),
      Q => one_inc_min_limit(8),
      R => I6
    );
\one_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_inc_min_limit_nxt(9),
      Q => one_inc_min_limit(9),
      R => I6
    );
\one_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_one_inc_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_one_inc_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_one_inc_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_one_inc_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_one_inc_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => two_inc_max_limit(9 downto 6),
      O(3 downto 0) => one_inc_min_limit_nxt(9 downto 6),
      S(3) => \n_0_one_inc_min_limit[9]_i_2\,
      S(2) => \n_0_one_inc_min_limit[9]_i_3\,
      S(1) => \n_0_one_inc_min_limit[9]_i_4\,
      S(0) => \n_0_one_inc_min_limit[9]_i_5\
    );
pi_f_dec_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => n_0_pi_f_dec_i_2,
      I1 => n_0_pi_f_dec_i_3,
      I2 => n_0_pi_f_dec_i_4,
      I3 => \n_0_tempmon_state[5]_i_2\,
      I4 => n_0_pi_f_dec_i_5,
      O => pi_f_dec_nxt
    );
pi_f_dec_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => temp_cmp_three_inc_max_102,
      I1 => tempmon_state(3),
      I2 => tempmon_state(4),
      I3 => \n_0_tempmon_state[4]_i_2\,
      O => n_0_pi_f_dec_i_2
    );
pi_f_dec_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(10),
      I2 => update_temp_102,
      I3 => temp_cmp_four_inc_max_102,
      I4 => tempmon_state(2),
      I5 => \n_0_tempmon_state[9]_i_2\,
      O => n_0_pi_f_dec_i_3
    );
pi_f_dec_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF38000800"
    )
    port map (
      I0 => temp_cmp_one_dec_max_102,
      I1 => tempmon_state(7),
      I2 => tempmon_state(6),
      I3 => \n_0_tempmon_state[8]_i_3\,
      I4 => temp_cmp_neutral_max_102,
      I5 => n_0_pi_f_dec_i_6,
      O => n_0_pi_f_dec_i_4
    );
pi_f_dec_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_tempmon_state[6]_i_4\,
      I1 => update_temp_102,
      I2 => temp_cmp_one_inc_max_102,
      O => n_0_pi_f_dec_i_5
    );
pi_f_dec_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => temp_cmp_two_dec_max_102,
      I1 => \n_0_tempmon_state[7]_i_2\,
      I2 => temp_cmp_three_dec_max_102,
      I3 => update_temp_102,
      I4 => \n_0_tempmon_state[8]_i_2\,
      O => n_0_pi_f_dec_i_6
    );
pi_f_dec_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_f_dec_nxt,
      Q => \^o2\,
      R => I8(0)
    );
pi_f_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => n_0_pi_f_inc_i_2,
      I1 => n_0_pi_f_inc_i_3,
      I2 => n_0_pi_f_inc_i_4,
      I3 => n_0_pi_f_inc_i_5,
      O => pi_f_inc_nxt
    );
pi_f_inc_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => n_0_tempmon_init_complete_i_3,
      I1 => tempmon_state(9),
      I2 => tempmon_state(8),
      I3 => tempmon_state(1),
      O => n_0_pi_f_inc_i_10
    );
pi_f_inc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000004000000"
    )
    port map (
      I0 => temp_cmp_three_inc_max_102,
      I1 => temp_cmp_three_inc_min_102,
      I2 => tempmon_state(4),
      I3 => tempmon_state(3),
      I4 => \n_0_tempmon_state[4]_i_2\,
      I5 => n_0_pi_f_inc_i_6,
      O => n_0_pi_f_inc_i_2
    );
pi_f_inc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
    port map (
      I0 => \n_0_tempmon_state[8]_i_3\,
      I1 => temp_cmp_neutral_max_102,
      I2 => temp_cmp_neutral_min_102,
      I3 => tempmon_state(7),
      I4 => tempmon_state(6),
      I5 => n_0_pi_f_inc_i_7,
      O => n_0_pi_f_inc_i_3
    );
pi_f_inc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
    port map (
      I0 => n_0_pi_f_inc_i_8,
      I1 => \n_0_tempmon_state[8]_i_3\,
      I2 => temp_cmp_one_dec_max_102,
      I3 => temp_cmp_one_dec_min_102,
      I4 => tempmon_state(6),
      I5 => tempmon_state(7),
      O => n_0_pi_f_inc_i_4
    );
pi_f_inc_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200020002000"
    )
    port map (
      I0 => \n_0_tempmon_state[6]_i_4\,
      I1 => temp_cmp_one_inc_max_102,
      I2 => update_temp_102,
      I3 => temp_cmp_one_inc_min_102,
      I4 => \n_0_tempmon_state[7]_i_2\,
      I5 => n_0_pi_f_inc_i_9,
      O => n_0_pi_f_inc_i_5
    );
pi_f_inc_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => temp_cmp_two_inc_max_102,
      I1 => temp_cmp_two_inc_min_102,
      I2 => tempmon_state(3),
      I3 => tempmon_state(4),
      O => n_0_pi_f_inc_i_6
    );
pi_f_inc_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => n_0_tempmon_init_complete_i_2,
      I1 => temp_cmp_three_dec_max_102,
      I2 => update_temp_102,
      I3 => temp_cmp_three_dec_min_102,
      I4 => n_0_pi_f_inc_i_10,
      O => n_0_pi_f_inc_i_7
    );
pi_f_inc_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => update_temp_102,
      I1 => temp_cmp_four_dec_min_102,
      I2 => tempmon_state(2),
      I3 => tempmon_state(10),
      I4 => tempmon_state(0),
      I5 => \n_0_tempmon_state[9]_i_2\,
      O => n_0_pi_f_inc_i_8
    );
pi_f_inc_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => temp_cmp_two_dec_max_102,
      I1 => update_temp_102,
      I2 => temp_cmp_two_dec_min_102,
      O => n_0_pi_f_inc_i_9
    );
pi_f_inc_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pi_f_inc_nxt,
      Q => \^o1\,
      R => I10
    );
temp_cmp_four_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => four_dec_min_limit(1),
      O => n_0_temp_cmp_four_dec_min_102_i_10
    );
temp_cmp_four_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => four_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_four_dec_min_102_i_11
    );
temp_cmp_four_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => four_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_four_dec_min_102_i_12
    );
temp_cmp_four_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => four_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_four_dec_min_102_i_13
    );
temp_cmp_four_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => four_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_four_dec_min_102_i_14
    );
temp_cmp_four_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => four_dec_min_limit(11),
      O => n_0_temp_cmp_four_dec_min_102_i_3
    );
temp_cmp_four_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => four_dec_min_limit(9),
      O => n_0_temp_cmp_four_dec_min_102_i_4
    );
temp_cmp_four_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => four_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_four_dec_min_102_i_5
    );
temp_cmp_four_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => four_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => four_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_four_dec_min_102_i_6
    );
temp_cmp_four_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => four_dec_min_limit(7),
      O => n_0_temp_cmp_four_dec_min_102_i_7
    );
temp_cmp_four_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => four_dec_min_limit(5),
      O => n_0_temp_cmp_four_dec_min_102_i_8
    );
temp_cmp_four_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => four_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => four_dec_min_limit(3),
      O => n_0_temp_cmp_four_dec_min_102_i_9
    );
temp_cmp_four_dec_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_four_dec_min_101,
      Q => temp_cmp_four_dec_min_102,
      R => '0'
    );
temp_cmp_four_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_four_dec_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_dec_min_101,
      CO(0) => n_3_temp_cmp_four_dec_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_four_dec_min_102_i_3,
      DI(0) => n_0_temp_cmp_four_dec_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_four_dec_min_102_i_5,
      S(0) => n_0_temp_cmp_four_dec_min_102_i_6
    );
temp_cmp_four_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_four_dec_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_four_dec_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_four_dec_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_four_dec_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_four_dec_min_102_i_7,
      DI(2) => n_0_temp_cmp_four_dec_min_102_i_8,
      DI(1) => n_0_temp_cmp_four_dec_min_102_i_9,
      DI(0) => n_0_temp_cmp_four_dec_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_four_dec_min_102_i_11,
      S(2) => n_0_temp_cmp_four_dec_min_102_i_12,
      S(1) => n_0_temp_cmp_four_dec_min_102_i_13,
      S(0) => n_0_temp_cmp_four_dec_min_102_i_14
    );
temp_cmp_four_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => four_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_four_inc_max_102_i_10
    );
temp_cmp_four_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => four_inc_max_limit(7),
      O => n_0_temp_cmp_four_inc_max_102_i_11
    );
temp_cmp_four_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => four_inc_max_limit(5),
      O => n_0_temp_cmp_four_inc_max_102_i_12
    );
temp_cmp_four_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => four_inc_max_limit(3),
      O => n_0_temp_cmp_four_inc_max_102_i_13
    );
temp_cmp_four_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => four_inc_max_limit(1),
      O => n_0_temp_cmp_four_inc_max_102_i_14
    );
temp_cmp_four_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => four_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_four_inc_max_102_i_3
    );
temp_cmp_four_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => four_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_four_inc_max_102_i_4
    );
temp_cmp_four_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => four_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => four_inc_max_limit(11),
      O => n_0_temp_cmp_four_inc_max_102_i_5
    );
temp_cmp_four_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => four_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => four_inc_max_limit(9),
      O => n_0_temp_cmp_four_inc_max_102_i_6
    );
temp_cmp_four_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => four_inc_max_limit(6),
      I2 => four_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_four_inc_max_102_i_7
    );
temp_cmp_four_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => four_inc_max_limit(4),
      I2 => four_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_four_inc_max_102_i_8
    );
temp_cmp_four_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => four_inc_max_limit(2),
      I2 => four_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_four_inc_max_102_i_9
    );
temp_cmp_four_inc_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_four_inc_max_101,
      Q => temp_cmp_four_inc_max_102,
      R => '0'
    );
temp_cmp_four_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_four_inc_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_four_inc_max_101,
      CO(0) => n_3_temp_cmp_four_inc_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_four_inc_max_102_i_3,
      DI(0) => n_0_temp_cmp_four_inc_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_four_inc_max_102_i_5,
      S(0) => n_0_temp_cmp_four_inc_max_102_i_6
    );
temp_cmp_four_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_four_inc_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_four_inc_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_four_inc_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_four_inc_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_four_inc_max_102_i_7,
      DI(2) => n_0_temp_cmp_four_inc_max_102_i_8,
      DI(1) => n_0_temp_cmp_four_inc_max_102_i_9,
      DI(0) => n_0_temp_cmp_four_inc_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_four_inc_max_102_i_11,
      S(2) => n_0_temp_cmp_four_inc_max_102_i_12,
      S(1) => n_0_temp_cmp_four_inc_max_102_i_13,
      S(0) => n_0_temp_cmp_four_inc_max_102_i_14
    );
temp_cmp_neutral_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => neutral_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_neutral_max_102_i_10
    );
temp_cmp_neutral_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => device_temp_101(7),
      I3 => neutral_max_limit(7),
      O => n_0_temp_cmp_neutral_max_102_i_11
    );
temp_cmp_neutral_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => device_temp_101(5),
      I3 => neutral_max_limit(5),
      O => n_0_temp_cmp_neutral_max_102_i_12
    );
temp_cmp_neutral_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => device_temp_101(3),
      I3 => neutral_max_limit(3),
      O => n_0_temp_cmp_neutral_max_102_i_13
    );
temp_cmp_neutral_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => neutral_max_limit(1),
      O => n_0_temp_cmp_neutral_max_102_i_14
    );
temp_cmp_neutral_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => neutral_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_neutral_max_102_i_3
    );
temp_cmp_neutral_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => neutral_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_neutral_max_102_i_4
    );
temp_cmp_neutral_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => neutral_max_limit(10),
      I2 => device_temp_101(11),
      I3 => neutral_max_limit(11),
      O => n_0_temp_cmp_neutral_max_102_i_5
    );
temp_cmp_neutral_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => neutral_max_limit(8),
      I2 => device_temp_101(9),
      I3 => neutral_max_limit(9),
      O => n_0_temp_cmp_neutral_max_102_i_6
    );
temp_cmp_neutral_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => neutral_max_limit(6),
      I2 => neutral_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_neutral_max_102_i_7
    );
temp_cmp_neutral_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => neutral_max_limit(4),
      I2 => neutral_max_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_neutral_max_102_i_8
    );
temp_cmp_neutral_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => neutral_max_limit(2),
      I2 => neutral_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_neutral_max_102_i_9
    );
temp_cmp_neutral_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_neutral_max_101,
      Q => temp_cmp_neutral_max_102,
      R => '0'
    );
temp_cmp_neutral_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_neutral_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_max_101,
      CO(0) => n_3_temp_cmp_neutral_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_neutral_max_102_i_3,
      DI(0) => n_0_temp_cmp_neutral_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_neutral_max_102_i_5,
      S(0) => n_0_temp_cmp_neutral_max_102_i_6
    );
temp_cmp_neutral_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_neutral_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_neutral_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_neutral_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_neutral_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_neutral_max_102_i_7,
      DI(2) => n_0_temp_cmp_neutral_max_102_i_8,
      DI(1) => n_0_temp_cmp_neutral_max_102_i_9,
      DI(0) => n_0_temp_cmp_neutral_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_neutral_max_102_i_11,
      S(2) => n_0_temp_cmp_neutral_max_102_i_12,
      S(1) => n_0_temp_cmp_neutral_max_102_i_13,
      S(0) => n_0_temp_cmp_neutral_max_102_i_14
    );
temp_cmp_neutral_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => neutral_min_limit(1),
      O => n_0_temp_cmp_neutral_min_102_i_10
    );
temp_cmp_neutral_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => neutral_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_neutral_min_102_i_11
    );
temp_cmp_neutral_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => neutral_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_neutral_min_102_i_12
    );
temp_cmp_neutral_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => neutral_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_neutral_min_102_i_13
    );
temp_cmp_neutral_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => neutral_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_neutral_min_102_i_14
    );
temp_cmp_neutral_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => neutral_min_limit(11),
      O => n_0_temp_cmp_neutral_min_102_i_3
    );
temp_cmp_neutral_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => neutral_min_limit(9),
      O => n_0_temp_cmp_neutral_min_102_i_4
    );
temp_cmp_neutral_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(10),
      I1 => device_temp_101(10),
      I2 => neutral_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_neutral_min_102_i_5
    );
temp_cmp_neutral_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => neutral_min_limit(8),
      I1 => device_temp_101(8),
      I2 => neutral_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_neutral_min_102_i_6
    );
temp_cmp_neutral_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => neutral_min_limit(7),
      O => n_0_temp_cmp_neutral_min_102_i_7
    );
temp_cmp_neutral_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => neutral_min_limit(5),
      O => n_0_temp_cmp_neutral_min_102_i_8
    );
temp_cmp_neutral_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => neutral_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => neutral_min_limit(3),
      O => n_0_temp_cmp_neutral_min_102_i_9
    );
temp_cmp_neutral_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_neutral_min_101,
      Q => temp_cmp_neutral_min_102,
      R => '0'
    );
temp_cmp_neutral_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_neutral_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_neutral_min_101,
      CO(0) => n_3_temp_cmp_neutral_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_neutral_min_102_i_3,
      DI(0) => n_0_temp_cmp_neutral_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_neutral_min_102_i_5,
      S(0) => n_0_temp_cmp_neutral_min_102_i_6
    );
temp_cmp_neutral_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_neutral_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_neutral_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_neutral_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_neutral_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_neutral_min_102_i_7,
      DI(2) => n_0_temp_cmp_neutral_min_102_i_8,
      DI(1) => n_0_temp_cmp_neutral_min_102_i_9,
      DI(0) => n_0_temp_cmp_neutral_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_neutral_min_102_i_11,
      S(2) => n_0_temp_cmp_neutral_min_102_i_12,
      S(1) => n_0_temp_cmp_neutral_min_102_i_13,
      S(0) => n_0_temp_cmp_neutral_min_102_i_14
    );
temp_cmp_one_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => one_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_one_dec_max_102_i_10
    );
temp_cmp_one_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_dec_max_limit(7),
      O => n_0_temp_cmp_one_dec_max_102_i_11
    );
temp_cmp_one_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_dec_max_limit(5),
      O => n_0_temp_cmp_one_dec_max_102_i_12
    );
temp_cmp_one_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_dec_max_limit(3),
      O => n_0_temp_cmp_one_dec_max_102_i_13
    );
temp_cmp_one_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_dec_max_limit(1),
      O => n_0_temp_cmp_one_dec_max_102_i_14
    );
temp_cmp_one_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => one_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_one_dec_max_102_i_3
    );
temp_cmp_one_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => one_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_one_dec_max_102_i_4
    );
temp_cmp_one_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => one_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_dec_max_limit(11),
      O => n_0_temp_cmp_one_dec_max_102_i_5
    );
temp_cmp_one_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => one_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_dec_max_limit(9),
      O => n_0_temp_cmp_one_dec_max_102_i_6
    );
temp_cmp_one_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => one_dec_max_limit(6),
      I2 => one_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_one_dec_max_102_i_7
    );
temp_cmp_one_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => one_dec_max_limit(4),
      I2 => one_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_one_dec_max_102_i_8
    );
temp_cmp_one_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => one_dec_max_limit(2),
      I2 => one_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_one_dec_max_102_i_9
    );
temp_cmp_one_dec_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_dec_max_101,
      Q => temp_cmp_one_dec_max_102,
      R => '0'
    );
temp_cmp_one_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_one_dec_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_max_101,
      CO(0) => n_3_temp_cmp_one_dec_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_one_dec_max_102_i_3,
      DI(0) => n_0_temp_cmp_one_dec_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_one_dec_max_102_i_5,
      S(0) => n_0_temp_cmp_one_dec_max_102_i_6
    );
temp_cmp_one_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_one_dec_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_one_dec_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_one_dec_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_one_dec_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_one_dec_max_102_i_7,
      DI(2) => n_0_temp_cmp_one_dec_max_102_i_8,
      DI(1) => n_0_temp_cmp_one_dec_max_102_i_9,
      DI(0) => n_0_temp_cmp_one_dec_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_one_dec_max_102_i_11,
      S(2) => n_0_temp_cmp_one_dec_max_102_i_12,
      S(1) => n_0_temp_cmp_one_dec_max_102_i_13,
      S(0) => n_0_temp_cmp_one_dec_max_102_i_14
    );
temp_cmp_one_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => one_dec_min_limit(1),
      O => n_0_temp_cmp_one_dec_min_102_i_10
    );
temp_cmp_one_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_one_dec_min_102_i_11
    );
temp_cmp_one_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_one_dec_min_102_i_12
    );
temp_cmp_one_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_one_dec_min_102_i_13
    );
temp_cmp_one_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => one_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_one_dec_min_102_i_14
    );
temp_cmp_one_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_dec_min_limit(11),
      O => n_0_temp_cmp_one_dec_min_102_i_3
    );
temp_cmp_one_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_dec_min_limit(9),
      O => n_0_temp_cmp_one_dec_min_102_i_4
    );
temp_cmp_one_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_one_dec_min_102_i_5
    );
temp_cmp_one_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_one_dec_min_102_i_6
    );
temp_cmp_one_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_dec_min_limit(7),
      O => n_0_temp_cmp_one_dec_min_102_i_7
    );
temp_cmp_one_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => one_dec_min_limit(5),
      O => n_0_temp_cmp_one_dec_min_102_i_8
    );
temp_cmp_one_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_dec_min_limit(3),
      O => n_0_temp_cmp_one_dec_min_102_i_9
    );
temp_cmp_one_dec_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_dec_min_101,
      Q => temp_cmp_one_dec_min_102,
      R => '0'
    );
temp_cmp_one_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_one_dec_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_dec_min_101,
      CO(0) => n_3_temp_cmp_one_dec_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_one_dec_min_102_i_3,
      DI(0) => n_0_temp_cmp_one_dec_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_one_dec_min_102_i_5,
      S(0) => n_0_temp_cmp_one_dec_min_102_i_6
    );
temp_cmp_one_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_one_dec_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_one_dec_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_one_dec_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_one_dec_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_one_dec_min_102_i_7,
      DI(2) => n_0_temp_cmp_one_dec_min_102_i_8,
      DI(1) => n_0_temp_cmp_one_dec_min_102_i_9,
      DI(0) => n_0_temp_cmp_one_dec_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_one_dec_min_102_i_11,
      S(2) => n_0_temp_cmp_one_dec_min_102_i_12,
      S(1) => n_0_temp_cmp_one_dec_min_102_i_13,
      S(0) => n_0_temp_cmp_one_dec_min_102_i_14
    );
temp_cmp_one_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => one_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_one_inc_max_102_i_10
    );
temp_cmp_one_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => one_inc_max_limit(7),
      O => n_0_temp_cmp_one_inc_max_102_i_11
    );
temp_cmp_one_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => one_inc_max_limit(5),
      O => n_0_temp_cmp_one_inc_max_102_i_12
    );
temp_cmp_one_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => one_inc_max_limit(3),
      O => n_0_temp_cmp_one_inc_max_102_i_13
    );
temp_cmp_one_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => one_inc_max_limit(1),
      O => n_0_temp_cmp_one_inc_max_102_i_14
    );
temp_cmp_one_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => one_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_one_inc_max_102_i_3
    );
temp_cmp_one_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => one_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_one_inc_max_102_i_4
    );
temp_cmp_one_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => one_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => one_inc_max_limit(11),
      O => n_0_temp_cmp_one_inc_max_102_i_5
    );
temp_cmp_one_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => one_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => one_inc_max_limit(9),
      O => n_0_temp_cmp_one_inc_max_102_i_6
    );
temp_cmp_one_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => one_inc_max_limit(6),
      I2 => one_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_one_inc_max_102_i_7
    );
temp_cmp_one_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => one_inc_max_limit(4),
      I2 => one_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_one_inc_max_102_i_8
    );
temp_cmp_one_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => one_inc_max_limit(2),
      I2 => one_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_one_inc_max_102_i_9
    );
temp_cmp_one_inc_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_inc_max_101,
      Q => temp_cmp_one_inc_max_102,
      R => '0'
    );
temp_cmp_one_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_one_inc_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_max_101,
      CO(0) => n_3_temp_cmp_one_inc_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_one_inc_max_102_i_3,
      DI(0) => n_0_temp_cmp_one_inc_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_one_inc_max_102_i_5,
      S(0) => n_0_temp_cmp_one_inc_max_102_i_6
    );
temp_cmp_one_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_one_inc_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_one_inc_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_one_inc_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_one_inc_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_one_inc_max_102_i_7,
      DI(2) => n_0_temp_cmp_one_inc_max_102_i_8,
      DI(1) => n_0_temp_cmp_one_inc_max_102_i_9,
      DI(0) => n_0_temp_cmp_one_inc_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_one_inc_max_102_i_11,
      S(2) => n_0_temp_cmp_one_inc_max_102_i_12,
      S(1) => n_0_temp_cmp_one_inc_max_102_i_13,
      S(0) => n_0_temp_cmp_one_inc_max_102_i_14
    );
temp_cmp_one_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => one_inc_min_limit(1),
      O => n_0_temp_cmp_one_inc_min_102_i_10
    );
temp_cmp_one_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => one_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_one_inc_min_102_i_11
    );
temp_cmp_one_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => one_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_one_inc_min_102_i_12
    );
temp_cmp_one_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => one_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_one_inc_min_102_i_13
    );
temp_cmp_one_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => one_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_one_inc_min_102_i_14
    );
temp_cmp_one_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => one_inc_min_limit(11),
      O => n_0_temp_cmp_one_inc_min_102_i_3
    );
temp_cmp_one_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => one_inc_min_limit(9),
      O => n_0_temp_cmp_one_inc_min_102_i_4
    );
temp_cmp_one_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => one_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_one_inc_min_102_i_5
    );
temp_cmp_one_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => one_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => one_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_one_inc_min_102_i_6
    );
temp_cmp_one_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => one_inc_min_limit(7),
      O => n_0_temp_cmp_one_inc_min_102_i_7
    );
temp_cmp_one_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => one_inc_min_limit(5),
      O => n_0_temp_cmp_one_inc_min_102_i_8
    );
temp_cmp_one_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => one_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => one_inc_min_limit(3),
      O => n_0_temp_cmp_one_inc_min_102_i_9
    );
temp_cmp_one_inc_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_one_inc_min_101,
      Q => temp_cmp_one_inc_min_102,
      R => '0'
    );
temp_cmp_one_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_one_inc_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_one_inc_min_101,
      CO(0) => n_3_temp_cmp_one_inc_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_one_inc_min_102_i_3,
      DI(0) => n_0_temp_cmp_one_inc_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_one_inc_min_102_i_5,
      S(0) => n_0_temp_cmp_one_inc_min_102_i_6
    );
temp_cmp_one_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_one_inc_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_one_inc_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_one_inc_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_one_inc_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_one_inc_min_102_i_7,
      DI(2) => n_0_temp_cmp_one_inc_min_102_i_8,
      DI(1) => n_0_temp_cmp_one_inc_min_102_i_9,
      DI(0) => n_0_temp_cmp_one_inc_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_one_inc_min_102_i_11,
      S(2) => n_0_temp_cmp_one_inc_min_102_i_12,
      S(1) => n_0_temp_cmp_one_inc_min_102_i_13,
      S(0) => n_0_temp_cmp_one_inc_min_102_i_14
    );
temp_cmp_three_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => three_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_three_dec_max_102_i_10
    );
temp_cmp_three_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_dec_max_limit(7),
      O => n_0_temp_cmp_three_dec_max_102_i_11
    );
temp_cmp_three_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_dec_max_limit(5),
      O => n_0_temp_cmp_three_dec_max_102_i_12
    );
temp_cmp_three_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_dec_max_limit(3),
      O => n_0_temp_cmp_three_dec_max_102_i_13
    );
temp_cmp_three_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => three_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_dec_max_limit(1),
      O => n_0_temp_cmp_three_dec_max_102_i_14
    );
temp_cmp_three_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => three_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_three_dec_max_102_i_3
    );
temp_cmp_three_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => three_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_three_dec_max_102_i_4
    );
temp_cmp_three_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => three_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_dec_max_limit(11),
      O => n_0_temp_cmp_three_dec_max_102_i_5
    );
temp_cmp_three_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => three_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_dec_max_limit(9),
      O => n_0_temp_cmp_three_dec_max_102_i_6
    );
temp_cmp_three_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => three_dec_max_limit(6),
      I2 => three_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_three_dec_max_102_i_7
    );
temp_cmp_three_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => three_dec_max_limit(4),
      I2 => three_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_three_dec_max_102_i_8
    );
temp_cmp_three_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => three_dec_max_limit(2),
      I2 => three_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_three_dec_max_102_i_9
    );
temp_cmp_three_dec_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_dec_max_101,
      Q => temp_cmp_three_dec_max_102,
      R => '0'
    );
temp_cmp_three_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_three_dec_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_max_101,
      CO(0) => n_3_temp_cmp_three_dec_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_three_dec_max_102_i_3,
      DI(0) => n_0_temp_cmp_three_dec_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_three_dec_max_102_i_5,
      S(0) => n_0_temp_cmp_three_dec_max_102_i_6
    );
temp_cmp_three_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_three_dec_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_three_dec_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_three_dec_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_three_dec_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_three_dec_max_102_i_7,
      DI(2) => n_0_temp_cmp_three_dec_max_102_i_8,
      DI(1) => n_0_temp_cmp_three_dec_max_102_i_9,
      DI(0) => n_0_temp_cmp_three_dec_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_three_dec_max_102_i_11,
      S(2) => n_0_temp_cmp_three_dec_max_102_i_12,
      S(1) => n_0_temp_cmp_three_dec_max_102_i_13,
      S(0) => n_0_temp_cmp_three_dec_max_102_i_14
    );
temp_cmp_three_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_dec_min_limit(1),
      O => n_0_temp_cmp_three_dec_min_102_i_10
    );
temp_cmp_three_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_three_dec_min_102_i_11
    );
temp_cmp_three_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_three_dec_min_102_i_12
    );
temp_cmp_three_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_three_dec_min_102_i_13
    );
temp_cmp_three_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_three_dec_min_102_i_14
    );
temp_cmp_three_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_dec_min_limit(11),
      O => n_0_temp_cmp_three_dec_min_102_i_3
    );
temp_cmp_three_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_dec_min_limit(9),
      O => n_0_temp_cmp_three_dec_min_102_i_4
    );
temp_cmp_three_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_three_dec_min_102_i_5
    );
temp_cmp_three_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_three_dec_min_102_i_6
    );
temp_cmp_three_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_dec_min_limit(7),
      O => n_0_temp_cmp_three_dec_min_102_i_7
    );
temp_cmp_three_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => three_dec_min_limit(5),
      O => n_0_temp_cmp_three_dec_min_102_i_8
    );
temp_cmp_three_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_dec_min_limit(3),
      O => n_0_temp_cmp_three_dec_min_102_i_9
    );
temp_cmp_three_dec_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_dec_min_101,
      Q => temp_cmp_three_dec_min_102,
      R => '0'
    );
temp_cmp_three_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_three_dec_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_dec_min_101,
      CO(0) => n_3_temp_cmp_three_dec_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_three_dec_min_102_i_3,
      DI(0) => n_0_temp_cmp_three_dec_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_three_dec_min_102_i_5,
      S(0) => n_0_temp_cmp_three_dec_min_102_i_6
    );
temp_cmp_three_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_three_dec_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_three_dec_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_three_dec_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_three_dec_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_three_dec_min_102_i_7,
      DI(2) => n_0_temp_cmp_three_dec_min_102_i_8,
      DI(1) => n_0_temp_cmp_three_dec_min_102_i_9,
      DI(0) => n_0_temp_cmp_three_dec_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_three_dec_min_102_i_11,
      S(2) => n_0_temp_cmp_three_dec_min_102_i_12,
      S(1) => n_0_temp_cmp_three_dec_min_102_i_13,
      S(0) => n_0_temp_cmp_three_dec_min_102_i_14
    );
temp_cmp_three_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => three_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_three_inc_max_102_i_10
    );
temp_cmp_three_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => three_inc_max_limit(7),
      O => n_0_temp_cmp_three_inc_max_102_i_11
    );
temp_cmp_three_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => three_inc_max_limit(5),
      O => n_0_temp_cmp_three_inc_max_102_i_12
    );
temp_cmp_three_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => three_inc_max_limit(3),
      O => n_0_temp_cmp_three_inc_max_102_i_13
    );
temp_cmp_three_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => three_inc_max_limit(1),
      O => n_0_temp_cmp_three_inc_max_102_i_14
    );
temp_cmp_three_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => three_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_three_inc_max_102_i_3
    );
temp_cmp_three_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => three_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_three_inc_max_102_i_4
    );
temp_cmp_three_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => three_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => three_inc_max_limit(11),
      O => n_0_temp_cmp_three_inc_max_102_i_5
    );
temp_cmp_three_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => three_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => three_inc_max_limit(9),
      O => n_0_temp_cmp_three_inc_max_102_i_6
    );
temp_cmp_three_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => three_inc_max_limit(6),
      I2 => three_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_three_inc_max_102_i_7
    );
temp_cmp_three_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => three_inc_max_limit(4),
      I2 => three_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_three_inc_max_102_i_8
    );
temp_cmp_three_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => three_inc_max_limit(2),
      I2 => three_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_three_inc_max_102_i_9
    );
temp_cmp_three_inc_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_inc_max_101,
      Q => temp_cmp_three_inc_max_102,
      R => '0'
    );
temp_cmp_three_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_three_inc_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_max_101,
      CO(0) => n_3_temp_cmp_three_inc_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_three_inc_max_102_i_3,
      DI(0) => n_0_temp_cmp_three_inc_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_three_inc_max_102_i_5,
      S(0) => n_0_temp_cmp_three_inc_max_102_i_6
    );
temp_cmp_three_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_three_inc_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_three_inc_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_three_inc_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_three_inc_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_three_inc_max_102_i_7,
      DI(2) => n_0_temp_cmp_three_inc_max_102_i_8,
      DI(1) => n_0_temp_cmp_three_inc_max_102_i_9,
      DI(0) => n_0_temp_cmp_three_inc_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_three_inc_max_102_i_11,
      S(2) => n_0_temp_cmp_three_inc_max_102_i_12,
      S(1) => n_0_temp_cmp_three_inc_max_102_i_13,
      S(0) => n_0_temp_cmp_three_inc_max_102_i_14
    );
temp_cmp_three_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => three_inc_min_limit(1),
      O => n_0_temp_cmp_three_inc_min_102_i_10
    );
temp_cmp_three_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => three_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_three_inc_min_102_i_11
    );
temp_cmp_three_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => three_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_three_inc_min_102_i_12
    );
temp_cmp_three_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => three_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_three_inc_min_102_i_13
    );
temp_cmp_three_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => three_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_three_inc_min_102_i_14
    );
temp_cmp_three_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => three_inc_min_limit(11),
      O => n_0_temp_cmp_three_inc_min_102_i_3
    );
temp_cmp_three_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => three_inc_min_limit(9),
      O => n_0_temp_cmp_three_inc_min_102_i_4
    );
temp_cmp_three_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => three_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_three_inc_min_102_i_5
    );
temp_cmp_three_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => three_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_three_inc_min_102_i_6
    );
temp_cmp_three_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => three_inc_min_limit(7),
      O => n_0_temp_cmp_three_inc_min_102_i_7
    );
temp_cmp_three_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => three_inc_min_limit(5),
      O => n_0_temp_cmp_three_inc_min_102_i_8
    );
temp_cmp_three_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => three_inc_min_limit(3),
      O => n_0_temp_cmp_three_inc_min_102_i_9
    );
temp_cmp_three_inc_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_three_inc_min_101,
      Q => temp_cmp_three_inc_min_102,
      R => '0'
    );
temp_cmp_three_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_three_inc_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_three_inc_min_101,
      CO(0) => n_3_temp_cmp_three_inc_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_three_inc_min_102_i_3,
      DI(0) => n_0_temp_cmp_three_inc_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_three_inc_min_102_i_5,
      S(0) => n_0_temp_cmp_three_inc_min_102_i_6
    );
temp_cmp_three_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_three_inc_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_three_inc_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_three_inc_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_three_inc_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_three_inc_min_102_i_7,
      DI(2) => n_0_temp_cmp_three_inc_min_102_i_8,
      DI(1) => n_0_temp_cmp_three_inc_min_102_i_9,
      DI(0) => n_0_temp_cmp_three_inc_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_three_inc_min_102_i_11,
      S(2) => n_0_temp_cmp_three_inc_min_102_i_12,
      S(1) => n_0_temp_cmp_three_inc_min_102_i_13,
      S(0) => n_0_temp_cmp_three_inc_min_102_i_14
    );
temp_cmp_two_dec_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => two_dec_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_two_dec_max_102_i_10
    );
temp_cmp_two_dec_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_dec_max_limit(7),
      O => n_0_temp_cmp_two_dec_max_102_i_11
    );
temp_cmp_two_dec_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_dec_max_limit(5),
      O => n_0_temp_cmp_two_dec_max_102_i_12
    );
temp_cmp_two_dec_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_dec_max_limit(3),
      O => n_0_temp_cmp_two_dec_max_102_i_13
    );
temp_cmp_two_dec_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_dec_max_limit(1),
      O => n_0_temp_cmp_two_dec_max_102_i_14
    );
temp_cmp_two_dec_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => two_dec_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_two_dec_max_102_i_3
    );
temp_cmp_two_dec_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => two_dec_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_two_dec_max_102_i_4
    );
temp_cmp_two_dec_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => two_dec_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_dec_max_limit(11),
      O => n_0_temp_cmp_two_dec_max_102_i_5
    );
temp_cmp_two_dec_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => two_dec_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_dec_max_limit(9),
      O => n_0_temp_cmp_two_dec_max_102_i_6
    );
temp_cmp_two_dec_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => two_dec_max_limit(6),
      I2 => two_dec_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_two_dec_max_102_i_7
    );
temp_cmp_two_dec_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => two_dec_max_limit(4),
      I2 => two_dec_max_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_two_dec_max_102_i_8
    );
temp_cmp_two_dec_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => two_dec_max_limit(2),
      I2 => two_dec_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_two_dec_max_102_i_9
    );
temp_cmp_two_dec_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_dec_max_101,
      Q => temp_cmp_two_dec_max_102,
      R => '0'
    );
temp_cmp_two_dec_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_two_dec_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_max_101,
      CO(0) => n_3_temp_cmp_two_dec_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_two_dec_max_102_i_3,
      DI(0) => n_0_temp_cmp_two_dec_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_two_dec_max_102_i_5,
      S(0) => n_0_temp_cmp_two_dec_max_102_i_6
    );
temp_cmp_two_dec_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_two_dec_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_two_dec_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_two_dec_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_two_dec_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_two_dec_max_102_i_7,
      DI(2) => n_0_temp_cmp_two_dec_max_102_i_8,
      DI(1) => n_0_temp_cmp_two_dec_max_102_i_9,
      DI(0) => n_0_temp_cmp_two_dec_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_two_dec_max_102_i_11,
      S(2) => n_0_temp_cmp_two_dec_max_102_i_12,
      S(1) => n_0_temp_cmp_two_dec_max_102_i_13,
      S(0) => n_0_temp_cmp_two_dec_max_102_i_14
    );
temp_cmp_two_dec_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_dec_min_limit(1),
      O => n_0_temp_cmp_two_dec_min_102_i_10
    );
temp_cmp_two_dec_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_dec_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_two_dec_min_102_i_11
    );
temp_cmp_two_dec_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_dec_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_two_dec_min_102_i_12
    );
temp_cmp_two_dec_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_dec_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_two_dec_min_102_i_13
    );
temp_cmp_two_dec_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_dec_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_two_dec_min_102_i_14
    );
temp_cmp_two_dec_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_dec_min_limit(11),
      O => n_0_temp_cmp_two_dec_min_102_i_3
    );
temp_cmp_two_dec_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_dec_min_limit(9),
      O => n_0_temp_cmp_two_dec_min_102_i_4
    );
temp_cmp_two_dec_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_dec_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_two_dec_min_102_i_5
    );
temp_cmp_two_dec_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_dec_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_dec_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_two_dec_min_102_i_6
    );
temp_cmp_two_dec_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_dec_min_limit(7),
      O => n_0_temp_cmp_two_dec_min_102_i_7
    );
temp_cmp_two_dec_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => two_dec_min_limit(5),
      O => n_0_temp_cmp_two_dec_min_102_i_8
    );
temp_cmp_two_dec_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_dec_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_dec_min_limit(3),
      O => n_0_temp_cmp_two_dec_min_102_i_9
    );
temp_cmp_two_dec_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_dec_min_101,
      Q => temp_cmp_two_dec_min_102,
      R => '0'
    );
temp_cmp_two_dec_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_two_dec_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_dec_min_101,
      CO(0) => n_3_temp_cmp_two_dec_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_two_dec_min_102_i_3,
      DI(0) => n_0_temp_cmp_two_dec_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_two_dec_min_102_i_5,
      S(0) => n_0_temp_cmp_two_dec_min_102_i_6
    );
temp_cmp_two_dec_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_two_dec_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_two_dec_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_two_dec_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_two_dec_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_two_dec_min_102_i_7,
      DI(2) => n_0_temp_cmp_two_dec_min_102_i_8,
      DI(1) => n_0_temp_cmp_two_dec_min_102_i_9,
      DI(0) => n_0_temp_cmp_two_dec_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_two_dec_min_102_i_11,
      S(2) => n_0_temp_cmp_two_dec_min_102_i_12,
      S(1) => n_0_temp_cmp_two_dec_min_102_i_13,
      S(0) => n_0_temp_cmp_two_dec_min_102_i_14
    );
temp_cmp_two_inc_max_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => two_inc_max_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_two_inc_max_102_i_10
    );
temp_cmp_two_inc_max_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => device_temp_101(7),
      I3 => two_inc_max_limit(7),
      O => n_0_temp_cmp_two_inc_max_102_i_11
    );
temp_cmp_two_inc_max_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => device_temp_101(5),
      I3 => two_inc_max_limit(5),
      O => n_0_temp_cmp_two_inc_max_102_i_12
    );
temp_cmp_two_inc_max_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => device_temp_101(3),
      I3 => two_inc_max_limit(3),
      O => n_0_temp_cmp_two_inc_max_102_i_13
    );
temp_cmp_two_inc_max_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(0),
      I1 => two_dec_max_limit(0),
      I2 => device_temp_101(1),
      I3 => two_inc_max_limit(1),
      O => n_0_temp_cmp_two_inc_max_102_i_14
    );
temp_cmp_two_inc_max_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => two_inc_max_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_two_inc_max_102_i_3
    );
temp_cmp_two_inc_max_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => two_inc_max_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_two_inc_max_102_i_4
    );
temp_cmp_two_inc_max_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(10),
      I1 => two_inc_max_limit(10),
      I2 => device_temp_101(11),
      I3 => two_inc_max_limit(11),
      O => n_0_temp_cmp_two_inc_max_102_i_5
    );
temp_cmp_two_inc_max_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => device_temp_101(8),
      I1 => two_inc_max_limit(8),
      I2 => device_temp_101(9),
      I3 => two_inc_max_limit(9),
      O => n_0_temp_cmp_two_inc_max_102_i_6
    );
temp_cmp_two_inc_max_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(6),
      I1 => two_inc_max_limit(6),
      I2 => two_inc_max_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_two_inc_max_102_i_7
    );
temp_cmp_two_inc_max_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(4),
      I1 => two_inc_max_limit(4),
      I2 => two_inc_max_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_two_inc_max_102_i_8
    );
temp_cmp_two_inc_max_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => device_temp_101(2),
      I1 => two_inc_max_limit(2),
      I2 => two_inc_max_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_two_inc_max_102_i_9
    );
temp_cmp_two_inc_max_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_inc_max_101,
      Q => temp_cmp_two_inc_max_102,
      R => '0'
    );
temp_cmp_two_inc_max_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_two_inc_max_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_max_101,
      CO(0) => n_3_temp_cmp_two_inc_max_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_two_inc_max_102_i_3,
      DI(0) => n_0_temp_cmp_two_inc_max_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_two_inc_max_102_i_5,
      S(0) => n_0_temp_cmp_two_inc_max_102_i_6
    );
temp_cmp_two_inc_max_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_two_inc_max_102_reg_i_2,
      CO(2) => n_1_temp_cmp_two_inc_max_102_reg_i_2,
      CO(1) => n_2_temp_cmp_two_inc_max_102_reg_i_2,
      CO(0) => n_3_temp_cmp_two_inc_max_102_reg_i_2,
      CYINIT => '1',
      DI(3) => n_0_temp_cmp_two_inc_max_102_i_7,
      DI(2) => n_0_temp_cmp_two_inc_max_102_i_8,
      DI(1) => n_0_temp_cmp_two_inc_max_102_i_9,
      DI(0) => n_0_temp_cmp_two_inc_max_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_two_inc_max_102_i_11,
      S(2) => n_0_temp_cmp_two_inc_max_102_i_12,
      S(1) => n_0_temp_cmp_two_inc_max_102_i_13,
      S(0) => n_0_temp_cmp_two_inc_max_102_i_14
    );
temp_cmp_two_inc_min_102_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => device_temp_101(1),
      I3 => two_inc_min_limit(1),
      O => n_0_temp_cmp_two_inc_min_102_i_10
    );
temp_cmp_two_inc_min_102_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => two_inc_min_limit(7),
      I3 => device_temp_101(7),
      O => n_0_temp_cmp_two_inc_min_102_i_11
    );
temp_cmp_two_inc_min_102_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => two_inc_min_limit(5),
      I3 => device_temp_101(5),
      O => n_0_temp_cmp_two_inc_min_102_i_12
    );
temp_cmp_two_inc_min_102_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => two_inc_min_limit(3),
      I3 => device_temp_101(3),
      O => n_0_temp_cmp_two_inc_min_102_i_13
    );
temp_cmp_two_inc_min_102_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => three_dec_min_limit(0),
      I1 => device_temp_101(0),
      I2 => two_inc_min_limit(1),
      I3 => device_temp_101(1),
      O => n_0_temp_cmp_two_inc_min_102_i_14
    );
temp_cmp_two_inc_min_102_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => device_temp_101(11),
      I3 => two_inc_min_limit(11),
      O => n_0_temp_cmp_two_inc_min_102_i_3
    );
temp_cmp_two_inc_min_102_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => device_temp_101(9),
      I3 => two_inc_min_limit(9),
      O => n_0_temp_cmp_two_inc_min_102_i_4
    );
temp_cmp_two_inc_min_102_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(10),
      I1 => device_temp_101(10),
      I2 => two_inc_min_limit(11),
      I3 => device_temp_101(11),
      O => n_0_temp_cmp_two_inc_min_102_i_5
    );
temp_cmp_two_inc_min_102_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => two_inc_min_limit(8),
      I1 => device_temp_101(8),
      I2 => two_inc_min_limit(9),
      I3 => device_temp_101(9),
      O => n_0_temp_cmp_two_inc_min_102_i_6
    );
temp_cmp_two_inc_min_102_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(6),
      I1 => device_temp_101(6),
      I2 => device_temp_101(7),
      I3 => two_inc_min_limit(7),
      O => n_0_temp_cmp_two_inc_min_102_i_7
    );
temp_cmp_two_inc_min_102_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(4),
      I1 => device_temp_101(4),
      I2 => device_temp_101(5),
      I3 => two_inc_min_limit(5),
      O => n_0_temp_cmp_two_inc_min_102_i_8
    );
temp_cmp_two_inc_min_102_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
    port map (
      I0 => two_inc_min_limit(2),
      I1 => device_temp_101(2),
      I2 => device_temp_101(3),
      I3 => two_inc_min_limit(3),
      O => n_0_temp_cmp_two_inc_min_102_i_9
    );
temp_cmp_two_inc_min_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => temp_cmp_two_inc_min_101,
      Q => temp_cmp_two_inc_min_102,
      R => '0'
    );
temp_cmp_two_inc_min_102_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_temp_cmp_two_inc_min_102_reg_i_2,
      CO(3 downto 2) => NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => temp_cmp_two_inc_min_101,
      CO(0) => n_3_temp_cmp_two_inc_min_102_reg_i_1,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => n_0_temp_cmp_two_inc_min_102_i_3,
      DI(0) => n_0_temp_cmp_two_inc_min_102_i_4,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_temp_cmp_two_inc_min_102_i_5,
      S(0) => n_0_temp_cmp_two_inc_min_102_i_6
    );
temp_cmp_two_inc_min_102_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_temp_cmp_two_inc_min_102_reg_i_2,
      CO(2) => n_1_temp_cmp_two_inc_min_102_reg_i_2,
      CO(1) => n_2_temp_cmp_two_inc_min_102_reg_i_2,
      CO(0) => n_3_temp_cmp_two_inc_min_102_reg_i_2,
      CYINIT => '0',
      DI(3) => n_0_temp_cmp_two_inc_min_102_i_7,
      DI(2) => n_0_temp_cmp_two_inc_min_102_i_8,
      DI(1) => n_0_temp_cmp_two_inc_min_102_i_9,
      DI(0) => n_0_temp_cmp_two_inc_min_102_i_10,
      O(3 downto 0) => NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_temp_cmp_two_inc_min_102_i_11,
      S(2) => n_0_temp_cmp_two_inc_min_102_i_12,
      S(1) => n_0_temp_cmp_two_inc_min_102_i_13,
      S(0) => n_0_temp_cmp_two_inc_min_102_i_14
    );
tempmon_init_complete_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => tempmon_state(8),
      I1 => tempmon_state(9),
      I2 => tempmon_state(1),
      I3 => n_0_tempmon_init_complete_i_2,
      I4 => n_0_tempmon_init_complete_i_3,
      O => tempmon_state_init
    );
tempmon_init_complete_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(2),
      I2 => tempmon_state(0),
      I3 => tempmon_state(10),
      O => n_0_tempmon_init_complete_i_2
    );
tempmon_init_complete_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => tempmon_state(4),
      I1 => tempmon_state(3),
      I2 => tempmon_state(7),
      I3 => tempmon_state(6),
      O => n_0_tempmon_init_complete_i_3
    );
tempmon_init_complete_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => tempmon_state_init,
      D => tempmon_state_init,
      Q => tempmon_init_complete,
      R => I11(0)
    );
tempmon_sample_en_101_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => tempmon_sample_en,
      Q => tempmon_sample_en_101,
      R => I10
    );
tempmon_sample_en_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => tempmon_sample_en_101,
      Q => tempmon_sample_en_102,
      R => I10
    );
\tempmon_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEF"
    )
    port map (
      I0 => \n_0_tempmon_state[0]_i_2\,
      I1 => \n_0_tempmon_state[0]_i_3\,
      I2 => tempmon_state(1),
      I3 => \n_0_tempmon_state[10]_i_4\,
      I4 => n_0_tempmon_init_complete_i_2,
      I5 => n_0_tempmon_init_complete_i_3,
      O => tempmon_state_nxt(0)
    );
\tempmon_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAA8FAA8FAA8"
    )
    port map (
      I0 => tempmon_state(5),
      I1 => tempmon_state(2),
      I2 => tempmon_state(0),
      I3 => tempmon_state(10),
      I4 => tempmon_state(8),
      I5 => tempmon_state(9),
      O => \n_0_tempmon_state[0]_i_2\
    );
\tempmon_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8F888"
    )
    port map (
      I0 => \n_0_tempmon_state[0]_i_4\,
      I1 => tempmon_state(2),
      I2 => tempmon_state(4),
      I3 => tempmon_state(3),
      I4 => tempmon_state(7),
      I5 => tempmon_state(6),
      O => \n_0_tempmon_state[0]_i_3\
    );
\tempmon_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(10),
      O => \n_0_tempmon_state[0]_i_4\
    );
\tempmon_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFB"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_3\,
      I1 => \n_0_tempmon_state[10]_i_4\,
      I2 => \n_0_tempmon_state[10]_i_5\,
      I3 => \n_0_tempmon_state[10]_i_6\,
      I4 => n_0_tempmon_init_complete_i_3,
      I5 => n_0_tempmon_init_complete_i_2,
      O => \n_0_tempmon_state[10]_i_1\
    );
\tempmon_state[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C000EA00C000"
    )
    port map (
      I0 => temp_cmp_neutral_min_102,
      I1 => temp_cmp_one_dec_min_102,
      I2 => tempmon_state(7),
      I3 => update_temp_102,
      I4 => tempmon_state(6),
      I5 => temp_cmp_neutral_max_102,
      O => \n_0_tempmon_state[10]_i_10\
    );
\tempmon_state[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0808080"
    )
    port map (
      I0 => temp_cmp_three_dec_min_102,
      I1 => tempmon_state(9),
      I2 => update_temp_102,
      I3 => tempmon_state(3),
      I4 => temp_cmp_three_inc_max_102,
      I5 => \n_0_tempmon_state[10]_i_15\,
      O => \n_0_tempmon_state[10]_i_11\
    );
\tempmon_state[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
    port map (
      I0 => temp_cmp_two_inc_max_102,
      I1 => tempmon_state(4),
      I2 => tempmon_state(3),
      I3 => update_temp_102,
      I4 => temp_cmp_three_inc_min_102,
      O => \n_0_tempmon_state[10]_i_12\
    );
\tempmon_state[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8A8A8"
    )
    port map (
      I0 => \n_0_tempmon_state[2]_i_2\,
      I1 => tempmon_state(3),
      I2 => tempmon_state(4),
      I3 => tempmon_state(2),
      I4 => tempmon_state(0),
      I5 => tempmon_state(10),
      O => \n_0_tempmon_state[10]_i_13\
    );
\tempmon_state[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => tempmon_state(2),
      I1 => tempmon_state(0),
      I2 => tempmon_state(10),
      I3 => tempmon_state(9),
      I4 => tempmon_state(8),
      O => \n_0_tempmon_state[10]_i_14\
    );
\tempmon_state[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F0F0F0F0"
    )
    port map (
      I0 => temp_cmp_three_dec_max_102,
      I1 => tempmon_state(9),
      I2 => tempmon_state(1),
      I3 => temp_cmp_two_inc_min_102,
      I4 => tempmon_state(4),
      I5 => update_temp_102,
      O => \n_0_tempmon_state[10]_i_15\
    );
\tempmon_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => n_0_tempmon_init_complete_i_2,
      I1 => n_0_tempmon_init_complete_i_3,
      I2 => tempmon_state(9),
      I3 => tempmon_state(8),
      I4 => tempmon_state(1),
      I5 => \n_0_tempmon_state[10]_i_7\,
      O => tempmon_state_nxt(10)
    );
\tempmon_state[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_8\,
      I1 => \n_0_tempmon_state[10]_i_9\,
      I2 => \n_0_tempmon_state[10]_i_10\,
      I3 => \n_0_tempmon_state[10]_i_11\,
      I4 => \n_0_tempmon_state[10]_i_12\,
      O => \n_0_tempmon_state[10]_i_3\
    );
\tempmon_state[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tempmon_state(8),
      I1 => tempmon_state(9),
      O => \n_0_tempmon_state[10]_i_4\
    );
\tempmon_state[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => tempmon_state(0),
      I1 => I1,
      I2 => tempmon_state(6),
      I3 => tempmon_state(7),
      I4 => tempmon_state(3),
      I5 => tempmon_state(4),
      O => \n_0_tempmon_state[10]_i_5\
    );
\tempmon_state[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEAAEAAA"
    )
    port map (
      I0 => \n_0_tempmon_state[10]_i_13\,
      I1 => \n_0_tempmon_state[10]_i_14\,
      I2 => temp_cmp_one_inc_max_102,
      I3 => update_temp_102,
      I4 => temp_cmp_one_inc_min_102,
      I5 => n_0_tempmon_init_complete_i_3,
      O => \n_0_tempmon_state[10]_i_6\
    );
\tempmon_state[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => temp_cmp_three_dec_max_102,
      I1 => update_temp_102,
      O => \n_0_tempmon_state[10]_i_7\
    );
\tempmon_state[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEAAAEAAAEAAA"
    )
    port map (
      I0 => \n_0_tempmon_state[0]_i_2\,
      I1 => tempmon_state(7),
      I2 => update_temp_102,
      I3 => temp_cmp_one_dec_max_102,
      I4 => temp_cmp_four_inc_max_102,
      I5 => tempmon_state(2),
      O => \n_0_tempmon_state[10]_i_8\
    );
\tempmon_state[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C000EA00C000"
    )
    port map (
      I0 => temp_cmp_two_dec_min_102,
      I1 => temp_cmp_four_dec_min_102,
      I2 => tempmon_state(10),
      I3 => update_temp_102,
      I4 => tempmon_state(8),
      I5 => temp_cmp_two_dec_max_102,
      O => \n_0_tempmon_state[10]_i_9\
    );
\tempmon_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => tempmon_state(0),
      I1 => tempmon_state(2),
      I2 => tempmon_state(10),
      I3 => \n_0_tempmon_state[9]_i_2\,
      O => tempmon_state_nxt(1)
    );
\tempmon_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000222"
    )
    port map (
      I0 => tempmon_state(3),
      I1 => tempmon_state(4),
      I2 => update_temp_102,
      I3 => temp_cmp_three_inc_max_102,
      I4 => \n_0_tempmon_state[2]_i_2\,
      I5 => \n_0_tempmon_state[6]_i_3\,
      O => tempmon_state_nxt(2)
    );
\tempmon_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tempmon_state(6),
      I1 => tempmon_state(7),
      O => \n_0_tempmon_state[2]_i_2\
    );
\tempmon_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
    port map (
      I0 => \n_0_tempmon_state[9]_i_2\,
      I1 => tempmon_state(2),
      I2 => tempmon_state(10),
      I3 => tempmon_state(0),
      I4 => \n_0_tempmon_state[6]_i_3\,
      I5 => \n_0_tempmon_state[3]_i_2\,
      O => tempmon_state_nxt(3)
    );
\tempmon_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011100000000"
    )
    port map (
      I0 => tempmon_state(6),
      I1 => tempmon_state(7),
      I2 => temp_cmp_two_inc_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(3),
      I5 => tempmon_state(4),
      O => \n_0_tempmon_state[3]_i_2\
    );
\tempmon_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70707070707070"
    )
    port map (
      I0 => temp_cmp_one_inc_max_102,
      I1 => update_temp_102,
      I2 => \n_0_tempmon_state[6]_i_4\,
      I3 => \n_0_tempmon_state[4]_i_2\,
      I4 => \n_0_tempmon_state[4]_i_3\,
      I5 => temp_cmp_three_inc_max_102,
      O => tempmon_state_nxt(4)
    );
\tempmon_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_tempmon_state[6]_i_3\,
      I1 => update_temp_102,
      I2 => tempmon_state(7),
      I3 => tempmon_state(6),
      O => \n_0_tempmon_state[4]_i_2\
    );
\tempmon_state[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tempmon_state(3),
      I1 => tempmon_state(4),
      O => \n_0_tempmon_state[4]_i_3\
    );
\tempmon_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAAAAAAAA"
    )
    port map (
      I0 => \n_0_tempmon_state[5]_i_2\,
      I1 => \n_0_tempmon_state[6]_i_3\,
      I2 => \n_0_tempmon_state[5]_i_3\,
      I3 => temp_cmp_neutral_max_102,
      I4 => update_temp_102,
      I5 => \n_0_tempmon_state[7]_i_3\,
      O => tempmon_state_nxt(5)
    );
\tempmon_state[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => temp_cmp_two_inc_max_102,
      I1 => tempmon_state(4),
      I2 => tempmon_state(3),
      I3 => \n_0_tempmon_state[4]_i_2\,
      O => \n_0_tempmon_state[5]_i_2\
    );
\tempmon_state[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tempmon_state(3),
      I1 => tempmon_state(4),
      O => \n_0_tempmon_state[5]_i_3\
    );
\tempmon_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
    port map (
      I0 => tempmon_state_init,
      I1 => \n_0_tempmon_state[6]_i_2\,
      I2 => \n_0_tempmon_state[6]_i_3\,
      I3 => \n_0_tempmon_state[6]_i_4\,
      I4 => update_temp_102,
      I5 => temp_cmp_one_inc_max_102,
      O => tempmon_state_nxt(6)
    );
\tempmon_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011100000000"
    )
    port map (
      I0 => tempmon_state(3),
      I1 => tempmon_state(4),
      I2 => temp_cmp_one_dec_max_102,
      I3 => update_temp_102,
      I4 => tempmon_state(6),
      I5 => tempmon_state(7),
      O => \n_0_tempmon_state[6]_i_2\
    );
\tempmon_state[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => tempmon_state(1),
      I1 => tempmon_state(8),
      I2 => tempmon_state(9),
      I3 => n_0_tempmon_init_complete_i_2,
      O => \n_0_tempmon_state[6]_i_3\
    );
\tempmon_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => tempmon_state(10),
      I1 => tempmon_state(0),
      I2 => tempmon_state(2),
      I3 => tempmon_state(5),
      I4 => \n_0_tempmon_state[6]_i_5\,
      I5 => n_0_tempmon_init_complete_i_3,
      O => \n_0_tempmon_state[6]_i_4\
    );
\tempmon_state[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => tempmon_state(9),
      I1 => tempmon_state(8),
      I2 => tempmon_state(1),
      O => \n_0_tempmon_state[6]_i_5\
    );
\tempmon_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70707070707070"
    )
    port map (
      I0 => temp_cmp_two_dec_max_102,
      I1 => update_temp_102,
      I2 => \n_0_tempmon_state[7]_i_2\,
      I3 => \n_0_tempmon_state[8]_i_3\,
      I4 => \n_0_tempmon_state[7]_i_3\,
      I5 => temp_cmp_neutral_max_102,
      O => tempmon_state_nxt(7)
    );
\tempmon_state[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => tempmon_state(1),
      I1 => tempmon_state(9),
      I2 => tempmon_state(8),
      I3 => n_0_tempmon_init_complete_i_3,
      I4 => n_0_tempmon_init_complete_i_2,
      O => \n_0_tempmon_state[7]_i_2\
    );
\tempmon_state[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tempmon_state(6),
      I1 => tempmon_state(7),
      O => \n_0_tempmon_state[7]_i_3\
    );
\tempmon_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF70707070707070"
    )
    port map (
      I0 => temp_cmp_three_dec_max_102,
      I1 => update_temp_102,
      I2 => \n_0_tempmon_state[8]_i_2\,
      I3 => \n_0_tempmon_state[8]_i_3\,
      I4 => \n_0_tempmon_state[8]_i_4\,
      I5 => temp_cmp_one_dec_max_102,
      O => tempmon_state_nxt(8)
    );
\tempmon_state[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => tempmon_state(1),
      I1 => tempmon_state(8),
      I2 => tempmon_state(9),
      I3 => n_0_tempmon_init_complete_i_3,
      I4 => n_0_tempmon_init_complete_i_2,
      O => \n_0_tempmon_state[8]_i_2\
    );
\tempmon_state[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_tempmon_state[6]_i_3\,
      I1 => update_temp_102,
      I2 => tempmon_state(4),
      I3 => tempmon_state(3),
      O => \n_0_tempmon_state[8]_i_3\
    );
\tempmon_state[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => tempmon_state(7),
      I1 => tempmon_state(6),
      O => \n_0_tempmon_state[8]_i_4\
    );
\tempmon_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
    port map (
      I0 => \n_0_tempmon_state[9]_i_2\,
      I1 => tempmon_state(2),
      I2 => tempmon_state(10),
      I3 => tempmon_state(0),
      I4 => \n_0_tempmon_state[9]_i_3\,
      O => tempmon_state_nxt(9)
    );
\tempmon_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => tempmon_state(9),
      I1 => tempmon_state(8),
      I2 => tempmon_state(1),
      I3 => n_0_tempmon_init_complete_i_3,
      I4 => tempmon_state(5),
      O => \n_0_tempmon_state[9]_i_2\
    );
\tempmon_state[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_tempmon_state[7]_i_2\,
      I1 => update_temp_102,
      I2 => temp_cmp_two_dec_max_102,
      O => \n_0_tempmon_state[9]_i_3\
    );
\tempmon_state_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(0),
      Q => tempmon_state(0),
      S => I11(0)
    );
\tempmon_state_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(10),
      Q => tempmon_state(10),
      R => I11(0)
    );
\tempmon_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(1),
      Q => tempmon_state(1),
      R => I11(0)
    );
\tempmon_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(2),
      Q => tempmon_state(2),
      R => I11(0)
    );
\tempmon_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(3),
      Q => tempmon_state(3),
      R => I11(0)
    );
\tempmon_state_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(4),
      Q => tempmon_state(4),
      R => I11(0)
    );
\tempmon_state_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(5),
      Q => tempmon_state(5),
      R => I11(0)
    );
\tempmon_state_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(6),
      Q => tempmon_state(6),
      R => I11(0)
    );
\tempmon_state_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(7),
      Q => tempmon_state(7),
      R => I11(0)
    );
\tempmon_state_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(8),
      Q => tempmon_state(8),
      R => I11(0)
    );
\tempmon_state_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_tempmon_state[10]_i_1\,
      D => tempmon_state_nxt(9),
      Q => tempmon_state(9),
      R => I11(0)
    );
\three_dec_max_limit[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => p_0_in,
      I1 => device_temp_init(0),
      O => \n_0_three_dec_max_limit[0]_i_1\
    );
\three_dec_max_limit[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_6_three_dec_max_limit_reg[11]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[10]_i_1\
    );
\three_dec_max_limit[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_5_three_dec_max_limit_reg[11]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[11]_i_1\
    );
\three_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_three_dec_max_limit[11]_i_3\
    );
\three_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_three_dec_max_limit[11]_i_4\
    );
\three_dec_max_limit[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_three_dec_max_limit[11]_i_5\
    );
\three_dec_max_limit[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_7_three_dec_max_limit_reg[4]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[1]_i_1\
    );
\three_dec_max_limit[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_6_three_dec_max_limit_reg[4]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[2]_i_1\
    );
\three_dec_max_limit[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_5_three_dec_max_limit_reg[4]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[3]_i_1\
    );
\three_dec_max_limit[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_4_three_dec_max_limit_reg[4]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[4]_i_1\
    );
\three_dec_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_three_dec_max_limit[4]_i_3\
    );
\three_dec_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_three_dec_max_limit[4]_i_4\
    );
\three_dec_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_three_dec_max_limit[4]_i_5\
    );
\three_dec_max_limit[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_three_dec_max_limit[4]_i_6\
    );
\three_dec_max_limit[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_7_three_dec_max_limit_reg[8]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[5]_i_1\
    );
\three_dec_max_limit[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_6_three_dec_max_limit_reg[8]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[6]_i_1\
    );
\three_dec_max_limit[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_5_three_dec_max_limit_reg[8]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[7]_i_1\
    );
\three_dec_max_limit[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_4_three_dec_max_limit_reg[8]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[8]_i_1\
    );
\three_dec_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_three_dec_max_limit[8]_i_3\
    );
\three_dec_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_three_dec_max_limit[8]_i_4\
    );
\three_dec_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_three_dec_max_limit[8]_i_5\
    );
\three_dec_max_limit[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_three_dec_max_limit[8]_i_6\
    );
\three_dec_max_limit[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_7_three_dec_max_limit_reg[11]_i_2\,
      I1 => p_0_in,
      O => \n_0_three_dec_max_limit[9]_i_1\
    );
\three_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[0]_i_1\,
      Q => three_dec_max_limit(0),
      R => I11(0)
    );
\three_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[10]_i_1\,
      Q => three_dec_max_limit(10),
      R => I11(0)
    );
\three_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[11]_i_1\,
      Q => three_dec_max_limit(11),
      R => I11(0)
    );
\three_dec_max_limit_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_dec_max_limit_reg[8]_i_2\,
      CO(3) => p_0_in,
      CO(2) => \NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \n_2_three_dec_max_limit_reg[11]_i_2\,
      CO(0) => \n_3_three_dec_max_limit_reg[11]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(9),
      O(3) => \NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2) => \n_5_three_dec_max_limit_reg[11]_i_2\,
      O(1) => \n_6_three_dec_max_limit_reg[11]_i_2\,
      O(0) => \n_7_three_dec_max_limit_reg[11]_i_2\,
      S(3) => '1',
      S(2) => \n_0_three_dec_max_limit[11]_i_3\,
      S(1) => \n_0_three_dec_max_limit[11]_i_4\,
      S(0) => \n_0_three_dec_max_limit[11]_i_5\
    );
\three_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[1]_i_1\,
      Q => three_dec_max_limit(1),
      R => I11(0)
    );
\three_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[2]_i_1\,
      Q => three_dec_max_limit(2),
      R => I11(0)
    );
\three_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[3]_i_1\,
      Q => three_dec_max_limit(3),
      R => I11(0)
    );
\three_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[4]_i_1\,
      Q => three_dec_max_limit(4),
      R => I11(0)
    );
\three_dec_max_limit_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_three_dec_max_limit_reg[4]_i_2\,
      CO(2) => \n_1_three_dec_max_limit_reg[4]_i_2\,
      CO(1) => \n_2_three_dec_max_limit_reg[4]_i_2\,
      CO(0) => \n_3_three_dec_max_limit_reg[4]_i_2\,
      CYINIT => device_temp_init(0),
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_three_dec_max_limit_reg[4]_i_2\,
      O(2) => \n_5_three_dec_max_limit_reg[4]_i_2\,
      O(1) => \n_6_three_dec_max_limit_reg[4]_i_2\,
      O(0) => \n_7_three_dec_max_limit_reg[4]_i_2\,
      S(3) => \n_0_three_dec_max_limit[4]_i_3\,
      S(2) => \n_0_three_dec_max_limit[4]_i_4\,
      S(1) => \n_0_three_dec_max_limit[4]_i_5\,
      S(0) => \n_0_three_dec_max_limit[4]_i_6\
    );
\three_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[5]_i_1\,
      Q => three_dec_max_limit(5),
      R => I11(0)
    );
\three_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[6]_i_1\,
      Q => three_dec_max_limit(6),
      R => I11(0)
    );
\three_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[7]_i_1\,
      Q => three_dec_max_limit(7),
      R => I11(0)
    );
\three_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[8]_i_1\,
      Q => three_dec_max_limit(8),
      R => I11(0)
    );
\three_dec_max_limit_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_dec_max_limit_reg[4]_i_2\,
      CO(3) => \n_0_three_dec_max_limit_reg[8]_i_2\,
      CO(2) => \n_1_three_dec_max_limit_reg[8]_i_2\,
      CO(1) => \n_2_three_dec_max_limit_reg[8]_i_2\,
      CO(0) => \n_3_three_dec_max_limit_reg[8]_i_2\,
      CYINIT => '0',
      DI(3) => device_temp_init(8),
      DI(2) => '0',
      DI(1) => device_temp_init(6),
      DI(0) => '0',
      O(3) => \n_4_three_dec_max_limit_reg[8]_i_2\,
      O(2) => \n_5_three_dec_max_limit_reg[8]_i_2\,
      O(1) => \n_6_three_dec_max_limit_reg[8]_i_2\,
      O(0) => \n_7_three_dec_max_limit_reg[8]_i_2\,
      S(3) => \n_0_three_dec_max_limit[8]_i_3\,
      S(2) => \n_0_three_dec_max_limit[8]_i_4\,
      S(1) => \n_0_three_dec_max_limit[8]_i_5\,
      S(0) => \n_0_three_dec_max_limit[8]_i_6\
    );
\three_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_three_dec_max_limit[9]_i_1\,
      Q => three_dec_max_limit(9),
      R => I11(0)
    );
\three_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(11),
      O => \n_0_three_dec_min_limit[11]_i_2\
    );
\three_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(10),
      O => \n_0_three_dec_min_limit[11]_i_3\
    );
\three_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(5),
      O => \n_0_three_dec_min_limit[5]_i_2\
    );
\three_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(4),
      O => \n_0_three_dec_min_limit[5]_i_3\
    );
\three_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(3),
      O => \n_0_three_dec_min_limit[5]_i_4\
    );
\three_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => two_dec_max_limit(2),
      O => \n_0_three_dec_min_limit[5]_i_5\
    );
\three_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(9),
      O => \n_0_three_dec_min_limit[9]_i_2\
    );
\three_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(8),
      O => \n_0_three_dec_min_limit[9]_i_3\
    );
\three_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(7),
      O => \n_0_three_dec_min_limit[9]_i_4\
    );
\three_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => two_dec_max_limit(6),
      O => \n_0_three_dec_min_limit[9]_i_5\
    );
\three_dec_min_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit(0),
      Q => three_dec_min_limit(0),
      R => I9
    );
\three_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(10),
      Q => three_dec_min_limit(10),
      R => I9
    );
\three_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(11),
      Q => three_dec_min_limit(11),
      R => I9
    );
\three_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_dec_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_three_dec_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => two_dec_max_limit(10),
      O(3 downto 2) => \NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_three_dec_min_limit[11]_i_2\,
      S(0) => \n_0_three_dec_min_limit[11]_i_3\
    );
\three_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit(1),
      Q => three_dec_min_limit(1),
      R => I9
    );
\three_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(2),
      Q => three_dec_min_limit(2),
      R => I9
    );
\three_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(3),
      Q => three_dec_min_limit(3),
      R => I9
    );
\three_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(4),
      Q => three_dec_min_limit(4),
      R => I9
    );
\three_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(5),
      Q => three_dec_min_limit(5),
      R => I9
    );
\three_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_three_dec_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_three_dec_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_three_dec_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_three_dec_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => two_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_dec_min_limit_nxt(5 downto 2),
      S(3) => \n_0_three_dec_min_limit[5]_i_2\,
      S(2) => \n_0_three_dec_min_limit[5]_i_3\,
      S(1) => \n_0_three_dec_min_limit[5]_i_4\,
      S(0) => \n_0_three_dec_min_limit[5]_i_5\
    );
\three_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(6),
      Q => three_dec_min_limit(6),
      R => I9
    );
\three_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(7),
      Q => three_dec_min_limit(7),
      R => I9
    );
\three_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(8),
      Q => three_dec_min_limit(8),
      R => I9
    );
\three_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_dec_min_limit_nxt(9),
      Q => three_dec_min_limit(9),
      R => I9
    );
\three_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_dec_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_three_dec_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_three_dec_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_three_dec_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_three_dec_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => two_dec_max_limit(9 downto 6),
      O(3 downto 0) => three_dec_min_limit_nxt(9 downto 6),
      S(3) => \n_0_three_dec_min_limit[9]_i_2\,
      S(2) => \n_0_three_dec_min_limit[9]_i_3\,
      S(1) => \n_0_three_dec_min_limit[9]_i_4\,
      S(0) => \n_0_three_dec_min_limit[9]_i_5\
    );
\three_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_three_inc_max_limit[11]_i_2\
    );
\three_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_three_inc_max_limit[11]_i_3\
    );
\three_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_three_inc_max_limit[11]_i_4\
    );
\three_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_three_inc_max_limit[4]_i_2\
    );
\three_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_three_inc_max_limit[4]_i_3\
    );
\three_inc_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_three_inc_max_limit[4]_i_4\
    );
\three_inc_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_three_inc_max_limit[4]_i_5\
    );
\three_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_three_inc_max_limit[8]_i_2\
    );
\three_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_three_inc_max_limit[8]_i_3\
    );
\three_inc_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_three_inc_max_limit[8]_i_4\
    );
\three_inc_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_three_inc_max_limit[8]_i_5\
    );
\three_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(10),
      Q => three_inc_max_limit(10),
      R => I8(0)
    );
\three_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(11),
      Q => three_inc_max_limit(11),
      R => I8(0)
    );
\three_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_inc_max_limit_reg[8]_i_1\,
      CO(3 downto 2) => \NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_three_inc_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_three_inc_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => device_temp_init(10),
      DI(0) => '0',
      O(3) => \NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => three_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \n_0_three_inc_max_limit[11]_i_2\,
      S(1) => \n_0_three_inc_max_limit[11]_i_3\,
      S(0) => \n_0_three_inc_max_limit[11]_i_4\
    );
\three_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(1),
      Q => three_inc_max_limit(1),
      R => I8(0)
    );
\three_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(2),
      Q => three_inc_max_limit(2),
      R => I8(0)
    );
\three_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(3),
      Q => three_inc_max_limit(3),
      R => I8(0)
    );
\three_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(4),
      Q => three_inc_max_limit(4),
      R => I8(0)
    );
\three_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_three_inc_max_limit_reg[4]_i_1\,
      CO(2) => \n_1_three_inc_max_limit_reg[4]_i_1\,
      CO(1) => \n_2_three_inc_max_limit_reg[4]_i_1\,
      CO(0) => \n_3_three_inc_max_limit_reg[4]_i_1\,
      CYINIT => device_temp_init(0),
      DI(3) => '0',
      DI(2 downto 1) => device_temp_init(3 downto 2),
      DI(0) => '0',
      O(3 downto 0) => three_inc_max_limit_nxt(4 downto 1),
      S(3) => \n_0_three_inc_max_limit[4]_i_2\,
      S(2) => \n_0_three_inc_max_limit[4]_i_3\,
      S(1) => \n_0_three_inc_max_limit[4]_i_4\,
      S(0) => \n_0_three_inc_max_limit[4]_i_5\
    );
\three_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(5),
      Q => three_inc_max_limit(5),
      R => I8(0)
    );
\three_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(6),
      Q => three_inc_max_limit(6),
      R => I8(0)
    );
\three_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(7),
      Q => three_inc_max_limit(7),
      R => I8(0)
    );
\three_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(8),
      Q => three_inc_max_limit(8),
      R => I8(0)
    );
\three_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_inc_max_limit_reg[4]_i_1\,
      CO(3) => \n_0_three_inc_max_limit_reg[8]_i_1\,
      CO(2) => \n_1_three_inc_max_limit_reg[8]_i_1\,
      CO(1) => \n_2_three_inc_max_limit_reg[8]_i_1\,
      CO(0) => \n_3_three_inc_max_limit_reg[8]_i_1\,
      CYINIT => '0',
      DI(3 downto 2) => device_temp_init(8 downto 7),
      DI(1) => '0',
      DI(0) => device_temp_init(5),
      O(3 downto 0) => three_inc_max_limit_nxt(8 downto 5),
      S(3) => \n_0_three_inc_max_limit[8]_i_2\,
      S(2) => \n_0_three_inc_max_limit[8]_i_3\,
      S(1) => \n_0_three_inc_max_limit[8]_i_4\,
      S(0) => \n_0_three_inc_max_limit[8]_i_5\
    );
\three_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit_nxt(9),
      Q => three_inc_max_limit(9),
      R => I8(0)
    );
\three_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(11),
      O => \n_0_three_inc_min_limit[11]_i_2\
    );
\three_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(10),
      O => \n_0_three_inc_min_limit[11]_i_3\
    );
\three_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(5),
      O => \n_0_three_inc_min_limit[5]_i_2\
    );
\three_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(4),
      O => \n_0_three_inc_min_limit[5]_i_3\
    );
\three_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(3),
      O => \n_0_three_inc_min_limit[5]_i_4\
    );
\three_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => four_inc_max_limit(2),
      O => \n_0_three_inc_min_limit[5]_i_5\
    );
\three_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(9),
      O => \n_0_three_inc_min_limit[9]_i_2\
    );
\three_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(8),
      O => \n_0_three_inc_min_limit[9]_i_3\
    );
\three_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(7),
      O => \n_0_three_inc_min_limit[9]_i_4\
    );
\three_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => four_inc_max_limit(6),
      O => \n_0_three_inc_min_limit[9]_i_5\
    );
\three_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(10),
      Q => three_inc_min_limit(10),
      R => I6
    );
\three_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(11),
      Q => three_inc_min_limit(11),
      R => I6
    );
\three_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_inc_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_three_inc_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => four_inc_max_limit(10),
      O(3 downto 2) => \NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => three_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_three_inc_min_limit[11]_i_2\,
      S(0) => \n_0_three_inc_min_limit[11]_i_3\
    );
\three_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => four_inc_max_limit(1),
      Q => three_inc_min_limit(1),
      R => I6
    );
\three_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(2),
      Q => three_inc_min_limit(2),
      R => I6
    );
\three_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(3),
      Q => three_inc_min_limit(3),
      R => I6
    );
\three_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(4),
      Q => three_inc_min_limit(4),
      R => I6
    );
\three_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(5),
      Q => three_inc_min_limit(5),
      R => I6
    );
\three_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_three_inc_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_three_inc_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_three_inc_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_three_inc_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => four_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => three_inc_min_limit_nxt(5 downto 2),
      S(3) => \n_0_three_inc_min_limit[5]_i_2\,
      S(2) => \n_0_three_inc_min_limit[5]_i_3\,
      S(1) => \n_0_three_inc_min_limit[5]_i_4\,
      S(0) => \n_0_three_inc_min_limit[5]_i_5\
    );
\three_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(6),
      Q => three_inc_min_limit(6),
      R => I6
    );
\three_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(7),
      Q => three_inc_min_limit(7),
      R => I6
    );
\three_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(8),
      Q => three_inc_min_limit(8),
      R => I6
    );
\three_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_min_limit_nxt(9),
      Q => three_inc_min_limit(9),
      R => I6
    );
\three_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_three_inc_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_three_inc_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_three_inc_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_three_inc_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_three_inc_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => four_inc_max_limit(9 downto 6),
      O(3 downto 0) => three_inc_min_limit_nxt(9 downto 6),
      S(3) => \n_0_three_inc_min_limit[9]_i_2\,
      S(2) => \n_0_three_inc_min_limit[9]_i_3\,
      S(1) => \n_0_three_inc_min_limit[9]_i_4\,
      S(0) => \n_0_three_inc_min_limit[9]_i_5\
    );
\two_dec_max_limit[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(0),
      O => \n_0_two_dec_max_limit[0]_i_1\
    );
\two_dec_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_two_dec_max_limit[11]_i_2\
    );
\two_dec_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_two_dec_max_limit[11]_i_3\
    );
\two_dec_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_two_dec_max_limit[11]_i_4\
    );
\two_dec_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_two_dec_max_limit[4]_i_2\
    );
\two_dec_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_two_dec_max_limit[4]_i_3\
    );
\two_dec_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_two_dec_max_limit[4]_i_4\
    );
\two_dec_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_two_dec_max_limit[4]_i_5\
    );
\two_dec_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_two_dec_max_limit[8]_i_2\
    );
\two_dec_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_two_dec_max_limit[8]_i_3\
    );
\two_dec_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_two_dec_max_limit[8]_i_4\
    );
\two_dec_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_two_dec_max_limit[8]_i_5\
    );
\two_dec_max_limit_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_two_dec_max_limit[0]_i_1\,
      Q => two_dec_max_limit(0),
      R => I10
    );
\two_dec_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(10),
      Q => two_dec_max_limit(10),
      R => I10
    );
\two_dec_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(11),
      Q => two_dec_max_limit(11),
      R => I10
    );
\two_dec_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_dec_max_limit_reg[8]_i_1\,
      CO(3 downto 2) => \NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_two_dec_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_two_dec_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(9),
      O(3) => \NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => two_dec_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \n_0_two_dec_max_limit[11]_i_2\,
      S(1) => \n_0_two_dec_max_limit[11]_i_3\,
      S(0) => \n_0_two_dec_max_limit[11]_i_4\
    );
\two_dec_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(1),
      Q => two_dec_max_limit(1),
      R => I10
    );
\two_dec_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(2),
      Q => two_dec_max_limit(2),
      R => I10
    );
\two_dec_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(3),
      Q => two_dec_max_limit(3),
      R => I10
    );
\two_dec_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(4),
      Q => two_dec_max_limit(4),
      R => I10
    );
\two_dec_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_two_dec_max_limit_reg[4]_i_1\,
      CO(2) => \n_1_two_dec_max_limit_reg[4]_i_1\,
      CO(1) => \n_2_two_dec_max_limit_reg[4]_i_1\,
      CO(0) => \n_3_two_dec_max_limit_reg[4]_i_1\,
      CYINIT => device_temp_init(0),
      DI(3) => device_temp_init(4),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => device_temp_init(1),
      O(3 downto 0) => two_dec_max_limit_nxt(4 downto 1),
      S(3) => \n_0_two_dec_max_limit[4]_i_2\,
      S(2) => \n_0_two_dec_max_limit[4]_i_3\,
      S(1) => \n_0_two_dec_max_limit[4]_i_4\,
      S(0) => \n_0_two_dec_max_limit[4]_i_5\
    );
\two_dec_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(5),
      Q => two_dec_max_limit(5),
      R => I10
    );
\two_dec_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(6),
      Q => two_dec_max_limit(6),
      R => I10
    );
\two_dec_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(7),
      Q => two_dec_max_limit(7),
      R => I10
    );
\two_dec_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(8),
      Q => two_dec_max_limit(8),
      R => I10
    );
\two_dec_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_dec_max_limit_reg[4]_i_1\,
      CO(3) => \n_0_two_dec_max_limit_reg[8]_i_1\,
      CO(2) => \n_1_two_dec_max_limit_reg[8]_i_1\,
      CO(1) => \n_2_two_dec_max_limit_reg[8]_i_1\,
      CO(0) => \n_3_two_dec_max_limit_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => device_temp_init(6),
      DI(0) => '0',
      O(3 downto 0) => two_dec_max_limit_nxt(8 downto 5),
      S(3) => \n_0_two_dec_max_limit[8]_i_2\,
      S(2) => \n_0_two_dec_max_limit[8]_i_3\,
      S(1) => \n_0_two_dec_max_limit[8]_i_4\,
      S(0) => \n_0_two_dec_max_limit[8]_i_5\
    );
\two_dec_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_max_limit_nxt(9),
      Q => two_dec_max_limit(9),
      R => I10
    );
\two_dec_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(11),
      O => \n_0_two_dec_min_limit[11]_i_2\
    );
\two_dec_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(10),
      O => \n_0_two_dec_min_limit[11]_i_3\
    );
\two_dec_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(5),
      O => \n_0_two_dec_min_limit[5]_i_2\
    );
\two_dec_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(4),
      O => \n_0_two_dec_min_limit[5]_i_3\
    );
\two_dec_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(3),
      O => \n_0_two_dec_min_limit[5]_i_4\
    );
\two_dec_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => one_dec_max_limit(2),
      O => \n_0_two_dec_min_limit[5]_i_5\
    );
\two_dec_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(9),
      O => \n_0_two_dec_min_limit[9]_i_2\
    );
\two_dec_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(8),
      O => \n_0_two_dec_min_limit[9]_i_3\
    );
\two_dec_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(7),
      O => \n_0_two_dec_min_limit[9]_i_4\
    );
\two_dec_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => one_dec_max_limit(6),
      O => \n_0_two_dec_min_limit[9]_i_5\
    );
\two_dec_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(10),
      Q => two_dec_min_limit(10),
      R => I9
    );
\two_dec_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(11),
      Q => two_dec_min_limit(11),
      R => I9
    );
\two_dec_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_dec_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_two_dec_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => one_dec_max_limit(10),
      O(3 downto 2) => \NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_dec_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_two_dec_min_limit[11]_i_2\,
      S(0) => \n_0_two_dec_min_limit[11]_i_3\
    );
\two_dec_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => one_dec_max_limit(1),
      Q => two_dec_min_limit(1),
      R => I9
    );
\two_dec_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(2),
      Q => two_dec_min_limit(2),
      R => I9
    );
\two_dec_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(3),
      Q => two_dec_min_limit(3),
      R => I9
    );
\two_dec_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(4),
      Q => two_dec_min_limit(4),
      R => I9
    );
\two_dec_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(5),
      Q => two_dec_min_limit(5),
      R => I9
    );
\two_dec_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_two_dec_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_two_dec_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_two_dec_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_two_dec_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => one_dec_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_dec_min_limit_nxt(5 downto 2),
      S(3) => \n_0_two_dec_min_limit[5]_i_2\,
      S(2) => \n_0_two_dec_min_limit[5]_i_3\,
      S(1) => \n_0_two_dec_min_limit[5]_i_4\,
      S(0) => \n_0_two_dec_min_limit[5]_i_5\
    );
\two_dec_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(6),
      Q => two_dec_min_limit(6),
      R => I9
    );
\two_dec_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(7),
      Q => two_dec_min_limit(7),
      R => I9
    );
\two_dec_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(8),
      Q => two_dec_min_limit(8),
      R => I9
    );
\two_dec_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_dec_min_limit_nxt(9),
      Q => two_dec_min_limit(9),
      R => I9
    );
\two_dec_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_dec_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_two_dec_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_two_dec_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_two_dec_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_two_dec_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => one_dec_max_limit(9 downto 6),
      O(3 downto 0) => two_dec_min_limit_nxt(9 downto 6),
      S(3) => \n_0_two_dec_min_limit[9]_i_2\,
      S(2) => \n_0_two_dec_min_limit[9]_i_3\,
      S(1) => \n_0_two_dec_min_limit[9]_i_4\,
      S(0) => \n_0_two_dec_min_limit[9]_i_5\
    );
\two_inc_max_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(11),
      O => \n_0_two_inc_max_limit[11]_i_2\
    );
\two_inc_max_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(10),
      O => \n_0_two_inc_max_limit[11]_i_3\
    );
\two_inc_max_limit[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(9),
      O => \n_0_two_inc_max_limit[11]_i_4\
    );
\two_inc_max_limit[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(4),
      O => \n_0_two_inc_max_limit[4]_i_2\
    );
\two_inc_max_limit[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(3),
      O => \n_0_two_inc_max_limit[4]_i_3\
    );
\two_inc_max_limit[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(2),
      O => \n_0_two_inc_max_limit[4]_i_4\
    );
\two_inc_max_limit[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(1),
      O => \n_0_two_inc_max_limit[4]_i_5\
    );
\two_inc_max_limit[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(8),
      O => \n_0_two_inc_max_limit[8]_i_2\
    );
\two_inc_max_limit[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_init(7),
      O => \n_0_two_inc_max_limit[8]_i_3\
    );
\two_inc_max_limit[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(6),
      O => \n_0_two_inc_max_limit[8]_i_4\
    );
\two_inc_max_limit[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => device_temp_init(5),
      O => \n_0_two_inc_max_limit[8]_i_5\
    );
\two_inc_max_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(10),
      Q => two_inc_max_limit(10),
      R => I8(0)
    );
\two_inc_max_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(11),
      Q => two_inc_max_limit(11),
      R => I8(0)
    );
\two_inc_max_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_inc_max_limit_reg[8]_i_1\,
      CO(3 downto 2) => \NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_two_inc_max_limit_reg[11]_i_1\,
      CO(0) => \n_3_two_inc_max_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1 downto 0) => device_temp_init(10 downto 9),
      O(3) => \NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => two_inc_max_limit_nxt(11 downto 9),
      S(3) => '0',
      S(2) => \n_0_two_inc_max_limit[11]_i_2\,
      S(1) => \n_0_two_inc_max_limit[11]_i_3\,
      S(0) => \n_0_two_inc_max_limit[11]_i_4\
    );
\two_inc_max_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(1),
      Q => two_inc_max_limit(1),
      R => I8(0)
    );
\two_inc_max_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(2),
      Q => two_inc_max_limit(2),
      R => I8(0)
    );
\two_inc_max_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(3),
      Q => two_inc_max_limit(3),
      R => I8(0)
    );
\two_inc_max_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(4),
      Q => two_inc_max_limit(4),
      R => I8(0)
    );
\two_inc_max_limit_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_two_inc_max_limit_reg[4]_i_1\,
      CO(2) => \n_1_two_inc_max_limit_reg[4]_i_1\,
      CO(1) => \n_2_two_inc_max_limit_reg[4]_i_1\,
      CO(0) => \n_3_two_inc_max_limit_reg[4]_i_1\,
      CYINIT => device_temp_init(0),
      DI(3 downto 2) => device_temp_init(4 downto 3),
      DI(1) => '0',
      DI(0) => device_temp_init(1),
      O(3 downto 0) => two_inc_max_limit_nxt(4 downto 1),
      S(3) => \n_0_two_inc_max_limit[4]_i_2\,
      S(2) => \n_0_two_inc_max_limit[4]_i_3\,
      S(1) => \n_0_two_inc_max_limit[4]_i_4\,
      S(0) => \n_0_two_inc_max_limit[4]_i_5\
    );
\two_inc_max_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(5),
      Q => two_inc_max_limit(5),
      R => I8(0)
    );
\two_inc_max_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(6),
      Q => two_inc_max_limit(6),
      R => I8(0)
    );
\two_inc_max_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(7),
      Q => two_inc_max_limit(7),
      R => I8(0)
    );
\two_inc_max_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(8),
      Q => two_inc_max_limit(8),
      R => I8(0)
    );
\two_inc_max_limit_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_inc_max_limit_reg[4]_i_1\,
      CO(3) => \n_0_two_inc_max_limit_reg[8]_i_1\,
      CO(2) => \n_1_two_inc_max_limit_reg[8]_i_1\,
      CO(1) => \n_2_two_inc_max_limit_reg[8]_i_1\,
      CO(0) => \n_3_two_inc_max_limit_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => device_temp_init(7),
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => two_inc_max_limit_nxt(8 downto 5),
      S(3) => \n_0_two_inc_max_limit[8]_i_2\,
      S(2) => \n_0_two_inc_max_limit[8]_i_3\,
      S(1) => \n_0_two_inc_max_limit[8]_i_4\,
      S(0) => \n_0_two_inc_max_limit[8]_i_5\
    );
\two_inc_max_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_max_limit_nxt(9),
      Q => two_inc_max_limit(9),
      R => I8(0)
    );
\two_inc_min_limit[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(11),
      O => \n_0_two_inc_min_limit[11]_i_2\
    );
\two_inc_min_limit[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(10),
      O => \n_0_two_inc_min_limit[11]_i_3\
    );
\two_inc_min_limit[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(5),
      O => \n_0_two_inc_min_limit[5]_i_2\
    );
\two_inc_min_limit[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(4),
      O => \n_0_two_inc_min_limit[5]_i_3\
    );
\two_inc_min_limit[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(3),
      O => \n_0_two_inc_min_limit[5]_i_4\
    );
\two_inc_min_limit[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => three_inc_max_limit(2),
      O => \n_0_two_inc_min_limit[5]_i_5\
    );
\two_inc_min_limit[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(9),
      O => \n_0_two_inc_min_limit[9]_i_2\
    );
\two_inc_min_limit[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(8),
      O => \n_0_two_inc_min_limit[9]_i_3\
    );
\two_inc_min_limit[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(7),
      O => \n_0_two_inc_min_limit[9]_i_4\
    );
\two_inc_min_limit[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => three_inc_max_limit(6),
      O => \n_0_two_inc_min_limit[9]_i_5\
    );
\two_inc_min_limit_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(10),
      Q => two_inc_min_limit(10),
      R => I6
    );
\two_inc_min_limit_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(11),
      Q => two_inc_min_limit(11),
      R => I6
    );
\two_inc_min_limit_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_inc_min_limit_reg[9]_i_1\,
      CO(3 downto 1) => \NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_two_inc_min_limit_reg[11]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => three_inc_max_limit(10),
      O(3 downto 2) => \NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => two_inc_min_limit_nxt(11 downto 10),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_two_inc_min_limit[11]_i_2\,
      S(0) => \n_0_two_inc_min_limit[11]_i_3\
    );
\two_inc_min_limit_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => three_inc_max_limit(1),
      Q => two_inc_min_limit(1),
      R => I6
    );
\two_inc_min_limit_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(2),
      Q => two_inc_min_limit(2),
      R => I6
    );
\two_inc_min_limit_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(3),
      Q => two_inc_min_limit(3),
      R => I6
    );
\two_inc_min_limit_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(4),
      Q => two_inc_min_limit(4),
      R => I6
    );
\two_inc_min_limit_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(5),
      Q => two_inc_min_limit(5),
      R => I6
    );
\two_inc_min_limit_reg[5]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_two_inc_min_limit_reg[5]_i_1\,
      CO(2) => \n_1_two_inc_min_limit_reg[5]_i_1\,
      CO(1) => \n_2_two_inc_min_limit_reg[5]_i_1\,
      CO(0) => \n_3_two_inc_min_limit_reg[5]_i_1\,
      CYINIT => '0',
      DI(3 downto 1) => three_inc_max_limit(5 downto 3),
      DI(0) => '0',
      O(3 downto 0) => two_inc_min_limit_nxt(5 downto 2),
      S(3) => \n_0_two_inc_min_limit[5]_i_2\,
      S(2) => \n_0_two_inc_min_limit[5]_i_3\,
      S(1) => \n_0_two_inc_min_limit[5]_i_4\,
      S(0) => \n_0_two_inc_min_limit[5]_i_5\
    );
\two_inc_min_limit_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(6),
      Q => two_inc_min_limit(6),
      R => I6
    );
\two_inc_min_limit_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(7),
      Q => two_inc_min_limit(7),
      R => I6
    );
\two_inc_min_limit_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(8),
      Q => two_inc_min_limit(8),
      R => I6
    );
\two_inc_min_limit_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => two_inc_min_limit_nxt(9),
      Q => two_inc_min_limit(9),
      R => I6
    );
\two_inc_min_limit_reg[9]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_two_inc_min_limit_reg[5]_i_1\,
      CO(3) => \n_0_two_inc_min_limit_reg[9]_i_1\,
      CO(2) => \n_1_two_inc_min_limit_reg[9]_i_1\,
      CO(1) => \n_2_two_inc_min_limit_reg[9]_i_1\,
      CO(0) => \n_3_two_inc_min_limit_reg[9]_i_1\,
      CYINIT => '0',
      DI(3 downto 0) => three_inc_max_limit(9 downto 6),
      O(3 downto 0) => two_inc_min_limit_nxt(9 downto 6),
      S(3) => \n_0_two_inc_min_limit[9]_i_2\,
      S(2) => \n_0_two_inc_min_limit[9]_i_3\,
      S(1) => \n_0_two_inc_min_limit[9]_i_4\,
      S(0) => \n_0_two_inc_min_limit[9]_i_5\
    );
update_temp_102_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => tempmon_sample_en_102,
      I1 => tempmon_init_complete,
      I2 => tempmon_sample_en_101,
      O => update_temp_101
    );
update_temp_102_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => update_temp_101,
      Q => update_temp_102,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_phy_wrcal is
  port (
    wrcal_prech_req : out STD_LOGIC;
    wrlvl_byte_redo : out STD_LOGIC;
    idelay_ld : out STD_LOGIC;
    phy_if_reset_w : out STD_LOGIC;
    prech_req : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    phy_rddata_en : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    rdlvl_prech_req : in STD_LOGIC;
    dqs_found_prech_req : in STD_LOGIC;
    I5 : in STD_LOGIC;
    prech_req_posedge_r : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    idelay_ld_rst : in STD_LOGIC;
    pi_stg2_rdlvl_cnt : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I10 : in STD_LOGIC;
    O50 : in STD_LOGIC;
    O51 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    wrcal_rd_wait : in STD_LOGIC;
    prech_done : in STD_LOGIC;
    I11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_phy_wrcal : entity is "mig_7series_v2_0_ddr_phy_wrcal";
end migmig_7series_v2_0_ddr_phy_wrcal;

architecture STRUCTURE of migmig_7series_v2_0_ddr_phy_wrcal is
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cal2_done_r : STD_LOGIC;
  signal cal2_prech_req_r : STD_LOGIC;
  signal early1_data_match_r : STD_LOGIC;
  signal early1_data_match_r0 : STD_LOGIC;
  signal early1_match_fall0_and_r : STD_LOGIC;
  signal early1_match_fall0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_fall1_and_r : STD_LOGIC;
  signal early1_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal early1_match_fall2_and_r : STD_LOGIC;
  signal early1_match_fall2_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal early1_match_fall3_and_r : STD_LOGIC;
  signal early1_match_fall3_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_rise0_and_r : STD_LOGIC;
  signal early1_match_rise0_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal early1_match_rise1_and_r : STD_LOGIC;
  signal early1_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal early1_match_rise2_and_r : STD_LOGIC;
  signal early1_match_rise2_r : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal early1_match_rise3_and_r : STD_LOGIC;
  signal early1_match_rise3_r : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal early2_data_match_r : STD_LOGIC;
  signal early2_data_match_r0 : STD_LOGIC;
  signal early2_match_fall0_and_r : STD_LOGIC;
  signal early2_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal early2_match_fall1_and_r : STD_LOGIC;
  signal early2_match_fall2_and_r : STD_LOGIC;
  signal early2_match_fall2_r : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal early2_match_fall3_and_r : STD_LOGIC;
  signal early2_match_rise0_and_r : STD_LOGIC;
  signal early2_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal early2_match_rise1_and_r : STD_LOGIC;
  signal early2_match_rise2_and_r : STD_LOGIC;
  signal early2_match_rise2_r : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal early2_match_rise3_and_r : STD_LOGIC;
  signal early2_match_rise3_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_18\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_54\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_32\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_10\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_46\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_2\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_40\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_19\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_55\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_33\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_11\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_47\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_3\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_26\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_41\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_20\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_56\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_34\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_12\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_48\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_4\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_27\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_42\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_21\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_57\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_35\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_13\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_49\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_5\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_28\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_22\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_58\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_36\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_14\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_50\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_6\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_43\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_23\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_59\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_37\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_15\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_51\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_7\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_29\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_44\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_24\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_60\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_38\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_16\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_52\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_8\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_30\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_45\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_25\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_61\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_39\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_17\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_53\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_9\ : STD_LOGIC;
  signal \gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_31\ : STD_LOGIC;
  signal \^idelay_ld\ : STD_LOGIC;
  signal n_0_cal2_done_r_i_1 : STD_LOGIC;
  signal n_0_cal2_if_reset_i_1 : STD_LOGIC;
  signal n_0_cal2_if_reset_i_2 : STD_LOGIC;
  signal n_0_cal2_if_reset_i_3 : STD_LOGIC;
  signal n_0_cal2_if_reset_i_4 : STD_LOGIC;
  signal n_0_cal2_prech_req_r_i_1 : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_cal2_state_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_cal2_state_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_cal2_state_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_cal2_state_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_cal2_state_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_cal2_state_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_cal2_state_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_cal2_state_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_4\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_6\ : STD_LOGIC;
  signal \n_0_cal2_state_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_cal2_state_r_reg[0]\ : STD_LOGIC;
  signal \n_0_cal2_state_r_reg[1]\ : STD_LOGIC;
  signal \n_0_cal2_state_r_reg[2]\ : STD_LOGIC;
  signal \n_0_cal2_state_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7]\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_data_match_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_data_match_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_data_match_r_i_2\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_match_fall0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_match_fall1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_match_fall2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_match_fall3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_match_rise0_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_match_rise1_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_match_rise2_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_pat_match_div4.pat_match_rise3_and_r_i_1\ : STD_LOGIC;
  signal \n_0_gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2\ : STD_LOGIC;
  signal \n_0_gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2\ : STD_LOGIC;
  signal \n_0_gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2\ : STD_LOGIC;
  signal \n_0_gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2\ : STD_LOGIC;
  signal n_0_idelay_ld_done_i_1 : STD_LOGIC;
  signal n_0_idelay_ld_done_i_2 : STD_LOGIC;
  signal n_0_idelay_ld_done_reg : STD_LOGIC;
  signal n_0_idelay_ld_i_1 : STD_LOGIC;
  signal n_0_idelay_ld_i_2 : STD_LOGIC;
  signal \n_0_not_empty_wait_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_not_empty_wait_cnt[4]_i_1\ : STD_LOGIC;
  signal n_0_rd_active_r3_reg_srl2 : STD_LOGIC;
  signal \n_0_tap_inc_wait_cnt[3]_i_1\ : STD_LOGIC;
  signal n_0_wrcal_done_i_1 : STD_LOGIC;
  signal \n_0_wrcal_dqs_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_dqs_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_wrcal_dqs_cnt_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_wrcal_dqs_cnt_r[1]_i_3\ : STD_LOGIC;
  signal n_0_wrlvl_byte_redo_i_1 : STD_LOGIC;
  signal n_0_wrlvl_byte_redo_i_2 : STD_LOGIC;
  signal n_0_wrlvl_byte_redo_i_3 : STD_LOGIC;
  signal \not_empty_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal pat_data_match_r : STD_LOGIC;
  signal pat_data_match_r0 : STD_LOGIC;
  signal pat_data_match_valid_r : STD_LOGIC;
  signal pat_match_fall0_and_r : STD_LOGIC;
  signal pat_match_fall0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat_match_fall1_and_r : STD_LOGIC;
  signal pat_match_fall1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat_match_fall2_and_r : STD_LOGIC;
  signal pat_match_fall2_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat_match_fall3_and_r : STD_LOGIC;
  signal pat_match_fall3_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat_match_rise0_and_r : STD_LOGIC;
  signal pat_match_rise0_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat_match_rise1_and_r : STD_LOGIC;
  signal pat_match_rise1_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat_match_rise2_and_r : STD_LOGIC;
  signal pat_match_rise2_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pat_match_rise3_and_r : STD_LOGIC;
  signal pat_match_rise3_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^phy_if_reset_w\ : STD_LOGIC;
  signal rd_active_r : STD_LOGIC;
  signal rd_active_r1 : STD_LOGIC;
  signal \tap_inc_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrcal_dqs_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wrcal_prech_req\ : STD_LOGIC;
  signal \^wrlvl_byte_redo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal2_done_r_i_1 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of cal2_if_reset_i_3 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of cal2_prech_req_r_i_1 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \cal2_state_r[0]_i_3\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \cal2_state_r[0]_i_4\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \cal2_state_r[1]_i_3\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \cal2_state_r[1]_i_4\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \cal2_state_r[3]_i_6\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \gen_byte_sel_div2.calib_in_common_i_2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.early1_match_fall1_and_r_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.early1_match_rise1_and_r_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.early1_match_rise2_and_r_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.early2_match_fall0_and_r_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.early2_match_fall1_and_r_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.early2_match_rise0_and_r_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.early2_match_rise1_and_r_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.early2_match_rise2_and_r_i_2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.pat_match_fall0_and_r_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \gen_pat_match_div4.pat_match_rise0_and_r_i_1\ : label is "soft_lutpair367";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2 ";
  attribute srl_bus_name of \gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3] ";
  attribute srl_name of \gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2 ";
  attribute srl_bus_name of \gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4] ";
  attribute srl_name of \gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2 ";
  attribute srl_bus_name of \gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7] ";
  attribute srl_name of \gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2 ";
  attribute SOFT_HLUTNM of \init_state_r[5]_i_14\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \input_[0].iserdes_dq_.idelaye2_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \input_[1].iserdes_dq_.idelaye2_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[1]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[2]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[3]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \not_empty_wait_cnt[4]_i_2\ : label is "soft_lutpair363";
  attribute counter : integer;
  attribute counter of \not_empty_wait_cnt_reg[0]\ : label is 66;
  attribute counter of \not_empty_wait_cnt_reg[1]\ : label is 66;
  attribute counter of \not_empty_wait_cnt_reg[2]\ : label is 66;
  attribute counter of \not_empty_wait_cnt_reg[3]\ : label is 66;
  attribute counter of \not_empty_wait_cnt_reg[4]\ : label is 66;
  attribute srl_name of rd_active_r3_reg_srl2 : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r3_reg_srl2 ";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \tap_inc_wait_cnt[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[2]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \tap_inc_wait_cnt[3]_i_2\ : label is "soft_lutpair369";
  attribute counter of \tap_inc_wait_cnt_reg[0]\ : label is 65;
  attribute counter of \tap_inc_wait_cnt_reg[1]\ : label is 65;
  attribute counter of \tap_inc_wait_cnt_reg[2]\ : label is 65;
  attribute counter of \tap_inc_wait_cnt_reg[3]\ : label is 65;
  attribute SOFT_HLUTNM of wrcal_done_i_1 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \wrcal_dqs_cnt_r[0]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \wrcal_dqs_cnt_r[1]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of wrlvl_byte_redo_i_2 : label is "soft_lutpair373";
begin
  O2 <= \^o2\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  idelay_ld <= \^idelay_ld\;
  phy_if_reset_w <= \^phy_if_reset_w\;
  wrcal_prech_req <= \^wrcal_prech_req\;
  wrlvl_byte_redo <= \^wrlvl_byte_redo\;
cal2_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[3]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \n_0_cal2_state_r_reg[1]\,
      I3 => \n_0_cal2_state_r_reg[2]\,
      I4 => cal2_done_r,
      O => n_0_cal2_done_r_i_1
    );
cal2_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cal2_done_r_i_1,
      Q => cal2_done_r,
      R => I7
    );
cal2_if_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
    port map (
      I0 => n_0_cal2_if_reset_i_2,
      I1 => n_0_cal2_if_reset_i_3,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => n_0_cal2_if_reset_i_4,
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => \^phy_if_reset_w\,
      O => n_0_cal2_if_reset_i_1
    );
cal2_if_reset_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00408888"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => rd_active_r1,
      I3 => rd_active_r,
      I4 => \n_0_cal2_state_r_reg[1]\,
      O => n_0_cal2_if_reset_i_2
    );
cal2_if_reset_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4F0F00"
    )
    port map (
      I0 => rd_active_r,
      I1 => rd_active_r1,
      I2 => \n_0_cal2_state_r_reg[1]\,
      I3 => I11,
      I4 => \n_0_cal2_state_r_reg[0]\,
      O => n_0_cal2_if_reset_i_3
    );
cal2_if_reset_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3222222622222222"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \tap_inc_wait_cnt_reg__0\(0),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      I4 => \tap_inc_wait_cnt_reg__0\(1),
      I5 => \tap_inc_wait_cnt_reg__0\(2),
      O => n_0_cal2_if_reset_i_4
    );
cal2_if_reset_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cal2_if_reset_i_1,
      Q => \^phy_if_reset_w\,
      R => I7
    );
cal2_prech_req_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => \n_0_cal2_state_r_reg[3]\,
      O => n_0_cal2_prech_req_r_i_1
    );
cal2_prech_req_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cal2_prech_req_r_i_1,
      Q => cal2_prech_req_r,
      R => I7
    );
\cal2_state_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_cal2_state_r[0]_i_2\,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r[0]_i_3\,
      I3 => \n_0_cal2_state_r_reg[2]\,
      I4 => \n_0_cal2_state_r[0]_i_4\,
      I5 => \n_0_cal2_state_r_reg[3]\,
      O => \n_0_cal2_state_r[0]_i_1\
    );
\cal2_state_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550000FFFFFFFF"
    )
    port map (
      I0 => pat_data_match_r,
      I1 => early1_data_match_r,
      I2 => early2_data_match_r,
      I3 => n_0_idelay_ld_done_reg,
      I4 => pat_data_match_valid_r,
      I5 => \n_0_cal2_state_r_reg[0]\,
      O => \n_0_cal2_state_r[0]_i_2\
    );
\cal2_state_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
    port map (
      I0 => prech_done,
      I1 => wrcal_dqs_cnt_r(1),
      I2 => wrcal_dqs_cnt_r(0),
      I3 => \n_0_cal2_state_r_reg[0]\,
      O => \n_0_cal2_state_r[0]_i_3\
    );
\cal2_state_r[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E0"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \n_0_cal2_state_r_reg[0]\,
      I3 => n_0_idelay_ld_done_reg,
      O => \n_0_cal2_state_r[0]_i_4\
    );
\cal2_state_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => \n_0_cal2_state_r[1]_i_2\,
      I1 => \n_0_cal2_state_r_reg[2]\,
      I2 => \n_0_cal2_state_r_reg[1]\,
      I3 => \tap_inc_wait_cnt_reg__0\(1),
      I4 => \n_0_cal2_state_r_reg[0]\,
      I5 => \n_0_cal2_state_r_reg[3]\,
      O => \n_0_cal2_state_r[1]_i_1\
    );
\cal2_state_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
    port map (
      I0 => \n_0_cal2_state_r[1]_i_3\,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r[1]_i_4\,
      I3 => pat_data_match_r,
      I4 => pat_data_match_valid_r,
      I5 => \n_0_cal2_state_r_reg[0]\,
      O => \n_0_cal2_state_r[1]_i_2\
    );
\cal2_state_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => wrcal_dqs_cnt_r(1),
      I1 => wrcal_dqs_cnt_r(0),
      I2 => prech_done,
      O => \n_0_cal2_state_r[1]_i_3\
    );
\cal2_state_r[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => early1_data_match_r,
      I1 => early2_data_match_r,
      I2 => pat_data_match_valid_r,
      O => \n_0_cal2_state_r[1]_i_4\
    );
\cal2_state_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
    port map (
      I0 => \n_0_cal2_state_r[2]_i_2\,
      I1 => \n_0_cal2_state_r_reg[2]\,
      I2 => \n_0_cal2_state_r_reg[1]\,
      I3 => \tap_inc_wait_cnt_reg__0\(2),
      I4 => \n_0_cal2_state_r_reg[0]\,
      I5 => \n_0_cal2_state_r_reg[3]\,
      O => \n_0_cal2_state_r[2]_i_1\
    );
\cal2_state_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D0000"
    )
    port map (
      I0 => prech_done,
      I1 => wrcal_dqs_cnt_r(0),
      I2 => wrcal_dqs_cnt_r(1),
      I3 => \n_0_cal2_state_r_reg[0]\,
      I4 => \n_0_cal2_state_r_reg[1]\,
      I5 => \n_0_cal2_state_r[2]_i_3\,
      O => \n_0_cal2_state_r[2]_i_2\
    );
\cal2_state_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => pat_data_match_r,
      I1 => pat_data_match_valid_r,
      I2 => early1_data_match_r,
      I3 => early2_data_match_r,
      I4 => n_0_idelay_ld_done_reg,
      I5 => \n_0_cal2_state_r_reg[0]\,
      O => \n_0_cal2_state_r[2]_i_3\
    );
\cal2_state_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F001F1F0F001010"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \n_0_cal2_state_r_reg[3]\,
      I3 => \n_0_cal2_state_r[3]_i_3\,
      I4 => \n_0_cal2_state_r_reg[2]\,
      I5 => \n_0_cal2_state_r[3]_i_4\,
      O => \n_0_cal2_state_r[3]_i_1\
    );
\cal2_state_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54040404"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => \n_0_cal2_state_r[3]_i_5\,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      I4 => \n_0_cal2_state_r_reg[0]\,
      I5 => \n_0_cal2_state_r_reg[3]\,
      O => \n_0_cal2_state_r[3]_i_2\
    );
\cal2_state_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000400000000"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[1]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \tap_inc_wait_cnt_reg__0\(0),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      I4 => \tap_inc_wait_cnt_reg__0\(1),
      I5 => \tap_inc_wait_cnt_reg__0\(2),
      O => \n_0_cal2_state_r[3]_i_3\
    );
\cal2_state_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_cal2_state_r[3]_i_6\,
      I1 => prech_done,
      I2 => \n_0_cal2_state_r_reg[1]\,
      I3 => \n_0_cal2_state_r[3]_i_7\,
      I4 => \n_0_cal2_state_r_reg[0]\,
      I5 => I11,
      O => \n_0_cal2_state_r[3]_i_4\
    );
\cal2_state_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555D00000000"
    )
    port map (
      I0 => pat_data_match_valid_r,
      I1 => n_0_idelay_ld_done_reg,
      I2 => early1_data_match_r,
      I3 => early2_data_match_r,
      I4 => pat_data_match_r,
      I5 => \n_0_cal2_state_r_reg[0]\,
      O => \n_0_cal2_state_r[3]_i_5\
    );
\cal2_state_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_active_r1,
      I1 => rd_active_r,
      O => \n_0_cal2_state_r[3]_i_6\
    );
\cal2_state_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
    port map (
      I0 => \not_empty_wait_cnt_reg__0\(4),
      I1 => \not_empty_wait_cnt_reg__0\(2),
      I2 => \not_empty_wait_cnt_reg__0\(0),
      I3 => \not_empty_wait_cnt_reg__0\(1),
      I4 => \not_empty_wait_cnt_reg__0\(3),
      I5 => pat_data_match_valid_r,
      O => \n_0_cal2_state_r[3]_i_7\
    );
\cal2_state_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cal2_state_r[3]_i_1\,
      D => \n_0_cal2_state_r[0]_i_1\,
      Q => \n_0_cal2_state_r_reg[0]\,
      R => I7
    );
\cal2_state_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cal2_state_r[3]_i_1\,
      D => \n_0_cal2_state_r[1]_i_1\,
      Q => \n_0_cal2_state_r_reg[1]\,
      R => I7
    );
\cal2_state_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cal2_state_r[3]_i_1\,
      D => \n_0_cal2_state_r[2]_i_1\,
      Q => \n_0_cal2_state_r_reg[2]\,
      R => I7
    );
\cal2_state_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_cal2_state_r[3]_i_1\,
      D => \n_0_cal2_state_r[3]_i_2\,
      Q => \n_0_cal2_state_r_reg[3]\,
      R => I7
    );
\gen_byte_sel_div2.byte_sel_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^o2\,
      I2 => I6,
      I3 => pi_stg2_rdlvl_cnt(0),
      I4 => I10,
      I5 => O51,
      O => O5
    );
\gen_byte_sel_div2.byte_sel_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^o2\,
      I2 => I6,
      I3 => pi_stg2_rdlvl_cnt(1),
      I4 => I10,
      I5 => O50,
      O => O4
    );
\gen_byte_sel_div2.calib_in_common_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => I6,
      I1 => \^o2\,
      O => O53
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I31,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I67,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I45,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I23,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I59,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I15,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I53,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I32,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I68,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I46,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I24,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I60,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I16,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I39,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I54,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I33,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I69,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I47,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I25,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I61,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I17,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I40,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I55,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I34,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I70,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I48,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I26,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I62,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I18,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I41,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I35,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I71,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I49,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I27,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I63,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I19,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I56,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I36,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I72,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I50,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I28,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I64,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I20,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I42,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I57,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I37,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I73,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I51,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I29,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I65,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I21,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I43,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I58,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I38,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I74,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I52,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I30,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I66,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I22,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      R => '0'
    );
\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I44,
      Q => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7]\,
      R => '0'
    );
\gen_pat_match_div4.early1_data_match_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early1_data_match_r_i_2\,
      I1 => early1_match_fall1_and_r,
      I2 => early1_match_rise1_and_r,
      O => early1_data_match_r0
    );
\gen_pat_match_div4.early1_data_match_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => early1_match_rise3_and_r,
      I1 => early1_match_rise2_and_r,
      I2 => early1_match_rise0_and_r,
      I3 => early1_match_fall3_and_r,
      I4 => early1_match_fall0_and_r,
      I5 => early1_match_fall2_and_r,
      O => \n_0_gen_pat_match_div4.early1_data_match_r_i_2\
    );
\gen_pat_match_div4.early1_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early1_data_match_r0,
      Q => early1_data_match_r,
      R => '0'
    );
\gen_pat_match_div4.early1_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => early1_match_fall0_r(6),
      I1 => early1_match_fall0_r(4),
      I2 => early1_match_fall0_r(2),
      I3 => early1_match_fall0_r(0),
      I4 => \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_1\
    );
\gen_pat_match_div4.early1_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => pat_match_fall0_r(1),
      I1 => pat_match_fall0_r(3),
      I2 => pat_match_fall0_r(5),
      I3 => pat_match_fall0_r(7),
      O => \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_2\
    );
\gen_pat_match_div4.early1_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_1\,
      Q => early1_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div4.early1_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_2\,
      I1 => early1_match_fall1_r(6),
      I2 => early1_match_fall1_r(7),
      I3 => early1_match_fall1_r(3),
      I4 => early1_match_fall1_r(2),
      O => \n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_1\
    );
\gen_pat_match_div4.early1_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => early1_match_fall1_r(0),
      I1 => early1_match_fall1_r(1),
      I2 => early1_match_fall1_r(4),
      I3 => early1_match_fall1_r(5),
      O => \n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_2\
    );
\gen_pat_match_div4.early1_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_1\,
      Q => early1_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div4.early1_match_fall2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_2\,
      I1 => early1_match_fall2_r(7),
      I2 => early1_match_fall2_r(2),
      I3 => early1_match_fall2_r(3),
      I4 => early1_match_fall2_r(6),
      O => \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_1\
    );
\gen_pat_match_div4.early1_match_fall2_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_match_fall2_r(0),
      I1 => pat_match_fall2_r(1),
      I2 => pat_match_fall2_r(4),
      I3 => pat_match_fall2_r(5),
      O => \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_2\
    );
\gen_pat_match_div4.early1_match_fall2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_1\,
      Q => early1_match_fall2_and_r,
      R => '0'
    );
\gen_pat_match_div4.early1_match_fall3_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => early1_match_fall3_r(5),
      I1 => early1_match_fall3_r(4),
      I2 => \n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_1\
    );
\gen_pat_match_div4.early1_match_fall3_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat_match_fall3_r(3),
      I1 => early1_match_fall3_r(0),
      I2 => early1_match_fall3_r(6),
      I3 => early1_match_fall3_r(2),
      I4 => pat_match_fall3_r(7),
      I5 => early1_match_fall3_r(1),
      O => \n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_2\
    );
\gen_pat_match_div4.early1_match_fall3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_1\,
      Q => early1_match_fall3_and_r,
      R => '0'
    );
\gen_pat_match_div4.early1_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => early1_match_rise0_r(6),
      I1 => early1_match_rise0_r(4),
      I2 => early1_match_rise0_r(2),
      I3 => early1_match_rise0_r(0),
      I4 => \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_1\
    );
\gen_pat_match_div4.early1_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => pat_match_rise0_r(1),
      I1 => pat_match_rise0_r(3),
      I2 => pat_match_rise0_r(5),
      I3 => pat_match_rise0_r(7),
      O => \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_2\
    );
\gen_pat_match_div4.early1_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_1\,
      Q => early1_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div4.early1_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_2\,
      I1 => early1_match_rise1_r(6),
      I2 => early1_match_rise1_r(7),
      I3 => early1_match_rise1_r(3),
      I4 => early1_match_rise1_r(2),
      O => \n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_1\
    );
\gen_pat_match_div4.early1_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => early1_match_rise1_r(0),
      I1 => early1_match_rise1_r(1),
      I2 => early1_match_rise1_r(4),
      I3 => early1_match_rise1_r(5),
      O => \n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_2\
    );
\gen_pat_match_div4.early1_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_1\,
      Q => early1_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div4.early1_match_rise2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => early1_match_rise2_r(3),
      I1 => early1_match_rise2_r(2),
      I2 => early1_match_rise2_r(6),
      I3 => early1_match_rise2_r(7),
      I4 => \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_1\
    );
\gen_pat_match_div4.early1_match_rise2_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_match_rise2_r(4),
      I1 => pat_match_rise2_r(0),
      I2 => pat_match_rise2_r(5),
      I3 => pat_match_rise2_r(1),
      O => \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_2\
    );
\gen_pat_match_div4.early1_match_rise2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_1\,
      Q => early1_match_rise2_and_r,
      R => '0'
    );
\gen_pat_match_div4.early1_match_rise3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_2\,
      I1 => early1_match_rise3_r(5),
      I2 => early1_match_rise3_r(1),
      I3 => pat_match_rise3_r(0),
      I4 => pat_match_rise3_r(4),
      O => \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_1\
    );
\gen_pat_match_div4.early1_match_rise3_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_match_rise3_r(2),
      I1 => pat_match_rise3_r(3),
      I2 => pat_match_rise3_r(7),
      I3 => pat_match_rise3_r(6),
      O => \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_2\
    );
\gen_pat_match_div4.early1_match_rise3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_1\,
      Q => early1_match_rise3_and_r,
      R => '0'
    );
\gen_pat_match_div4.early2_data_match_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early2_data_match_r_i_2\,
      I1 => early2_match_fall3_and_r,
      I2 => early2_match_rise1_and_r,
      O => early2_data_match_r0
    );
\gen_pat_match_div4.early2_data_match_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => early2_match_rise2_and_r,
      I1 => early2_match_fall0_and_r,
      I2 => early2_match_rise3_and_r,
      I3 => early2_match_fall2_and_r,
      I4 => early2_match_fall1_and_r,
      I5 => early2_match_rise0_and_r,
      O => \n_0_gen_pat_match_div4.early2_data_match_r_i_2\
    );
\gen_pat_match_div4.early2_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => early2_data_match_r0,
      Q => early2_data_match_r,
      R => '0'
    );
\gen_pat_match_div4.early2_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_2\,
      I1 => early2_match_fall0_r(7),
      I2 => early2_match_fall0_r(5),
      I3 => early2_match_fall0_r(3),
      I4 => early2_match_fall0_r(1),
      O => \n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_1\
    );
\gen_pat_match_div4.early2_match_fall0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_match_fall0_r(4),
      I1 => pat_match_fall0_r(6),
      I2 => pat_match_fall0_r(0),
      I3 => pat_match_fall0_r(2),
      O => \n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_2\
    );
\gen_pat_match_div4.early2_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_1\,
      Q => early2_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div4.early2_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => early1_match_fall1_r(5),
      I1 => early1_match_fall1_r(4),
      I2 => early1_match_fall1_r(1),
      I3 => early1_match_fall1_r(0),
      I4 => \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_1\
    );
\gen_pat_match_div4.early2_match_fall1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_match_fall1_r(2),
      I1 => pat_match_fall1_r(3),
      I2 => pat_match_fall1_r(7),
      I3 => pat_match_fall1_r(6),
      O => \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_2\
    );
\gen_pat_match_div4.early2_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_1\,
      Q => early2_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div4.early2_match_fall2_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => pat_match_fall2_r(2),
      I1 => early1_match_fall2_r(3),
      I2 => \n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_1\
    );
\gen_pat_match_div4.early2_match_fall2_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => early2_match_fall2_r(0),
      I1 => early2_match_fall2_r(4),
      I2 => early2_match_fall2_r(1),
      I3 => early2_match_fall2_r(5),
      I4 => early1_match_fall2_r(7),
      I5 => pat_match_fall2_r(6),
      O => \n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_2\
    );
\gen_pat_match_div4.early2_match_fall2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_1\,
      Q => early2_match_fall2_and_r,
      R => '0'
    );
\gen_pat_match_div4.early2_match_fall3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_2\,
      I1 => early1_match_fall3_r(1),
      I2 => early1_match_fall3_r(5),
      I3 => pat_match_fall3_r(0),
      I4 => pat_match_fall3_r(4),
      O => \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_1\
    );
\gen_pat_match_div4.early2_match_fall3_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_match_fall3_r(2),
      I1 => pat_match_fall3_r(3),
      I2 => pat_match_fall3_r(7),
      I3 => pat_match_fall3_r(6),
      O => \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_2\
    );
\gen_pat_match_div4.early2_match_fall3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_1\,
      Q => early2_match_fall3_and_r,
      R => '0'
    );
\gen_pat_match_div4.early2_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_2\,
      I1 => early2_match_rise0_r(7),
      I2 => early2_match_rise0_r(5),
      I3 => early2_match_rise0_r(3),
      I4 => early2_match_rise0_r(1),
      O => \n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_1\
    );
\gen_pat_match_div4.early2_match_rise0_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_match_rise0_r(4),
      I1 => pat_match_rise0_r(6),
      I2 => pat_match_rise0_r(0),
      I3 => pat_match_rise0_r(2),
      O => \n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_2\
    );
\gen_pat_match_div4.early2_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_1\,
      Q => early2_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div4.early2_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => early1_match_rise1_r(5),
      I1 => early1_match_rise1_r(4),
      I2 => early1_match_rise1_r(1),
      I3 => early1_match_rise1_r(0),
      I4 => \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_1\
    );
\gen_pat_match_div4.early2_match_rise1_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => pat_match_rise1_r(2),
      I1 => pat_match_rise1_r(3),
      I2 => pat_match_rise1_r(7),
      I3 => pat_match_rise1_r(6),
      O => \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_2\
    );
\gen_pat_match_div4.early2_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_1\,
      Q => early2_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div4.early2_match_rise2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_2\,
      I1 => pat_match_rise2_r(0),
      I2 => pat_match_rise2_r(4),
      I3 => early2_match_rise2_r(1),
      I4 => early2_match_rise2_r(5),
      O => \n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_1\
    );
\gen_pat_match_div4.early2_match_rise2_and_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => early1_match_rise2_r(7),
      I1 => early1_match_rise2_r(6),
      I2 => early1_match_rise2_r(2),
      I3 => early1_match_rise2_r(3),
      O => \n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_2\
    );
\gen_pat_match_div4.early2_match_rise2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_1\,
      Q => early2_match_rise2_and_r,
      R => '0'
    );
\gen_pat_match_div4.early2_match_rise3_and_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => early2_match_rise3_r(2),
      I1 => pat_match_rise3_r(3),
      I2 => \n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_1\
    );
\gen_pat_match_div4.early2_match_rise3_and_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => early1_match_rise3_r(5),
      I1 => early1_match_rise3_r(1),
      I2 => early2_match_rise3_r(0),
      I3 => early2_match_rise3_r(4),
      I4 => pat_match_rise3_r(7),
      I5 => early2_match_rise3_r(6),
      O => \n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_2\
    );
\gen_pat_match_div4.early2_match_rise3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_1\,
      Q => early2_match_rise3_and_r,
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].early1_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_18\,
      Q => early1_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_54\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1\,
      Q => early1_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].early1_match_fall3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_10\,
      Q => early1_match_fall3_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_46\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1\,
      Q => early1_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_2\,
      Q => early1_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].early2_match_fall2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_32\,
      Q => early2_match_fall2_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_40\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1\,
      Q => early2_match_rise3_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_18\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1\,
      Q => pat_match_fall0_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_54\,
      Q => pat_match_fall1_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_32\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1\,
      Q => pat_match_fall2_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_10\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1\,
      Q => pat_match_fall3_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_46\,
      Q => pat_match_rise0_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_2\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1\,
      Q => pat_match_rise1_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2\,
      Q => pat_match_rise2_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_40\,
      Q => pat_match_rise3_r(0),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_55\,
      Q => early1_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_11\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1\,
      Q => early1_match_fall3_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_3\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1\,
      Q => early1_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_41\,
      Q => early1_match_rise3_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].early2_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_19\,
      Q => early2_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_33\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1\,
      Q => early2_match_fall2_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_47\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1\,
      Q => early2_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].early2_match_rise2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_26\,
      Q => early2_match_rise2_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_19\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1\,
      Q => pat_match_fall0_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_55\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1\,
      Q => pat_match_fall1_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_33\,
      Q => pat_match_fall2_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_fall3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_11\,
      Q => pat_match_fall3_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_47\,
      Q => pat_match_rise0_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_3\,
      Q => pat_match_rise1_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_26\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1\,
      Q => pat_match_rise2_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_41\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1\,
      Q => pat_match_rise3_r(1),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_20\,
      Q => early1_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_56\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1\,
      Q => early1_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_fall2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_34\,
      Q => early1_match_fall2_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_12\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1\,
      Q => early1_match_fall3_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_48\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1\,
      Q => early1_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_4\,
      Q => early1_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_27\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1\,
      Q => early1_match_rise2_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].early2_match_rise3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_42\,
      Q => early2_match_rise3_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_20\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1\,
      Q => pat_match_fall0_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_56\,
      Q => pat_match_fall1_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_34\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1\,
      Q => pat_match_fall2_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_12\,
      Q => pat_match_fall3_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_48\,
      Q => pat_match_rise0_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_4\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1\,
      Q => pat_match_rise1_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_rise2_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_27\,
      Q => pat_match_rise2_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_42\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1\,
      Q => pat_match_rise3_r(2),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].early1_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_57\,
      Q => early1_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_35\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1\,
      Q => early1_match_fall2_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_5\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1\,
      Q => early1_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_28\,
      Q => early1_match_rise2_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].early2_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_21\,
      Q => early2_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_49\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1\,
      Q => early2_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_21\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1\,
      Q => pat_match_fall0_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_57\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1\,
      Q => pat_match_fall1_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_fall2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_35\,
      Q => pat_match_fall2_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_13\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1\,
      Q => pat_match_fall3_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_49\,
      Q => pat_match_rise0_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_5\,
      Q => pat_match_rise1_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_28\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1\,
      Q => pat_match_rise2_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2\,
      Q => pat_match_rise3_r(3),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].early1_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_22\,
      Q => early1_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_58\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1\,
      Q => early1_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_14\,
      Q => early1_match_fall3_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_50\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1\,
      Q => early1_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_6\,
      Q => early1_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].early2_match_fall2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_36\,
      Q => early2_match_fall2_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_43\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1\,
      Q => early2_match_rise3_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_22\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1\,
      Q => pat_match_fall0_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_fall1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_58\,
      Q => pat_match_fall1_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_36\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1\,
      Q => pat_match_fall2_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_14\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1\,
      Q => pat_match_fall3_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_50\,
      Q => pat_match_rise0_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_6\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1\,
      Q => pat_match_rise1_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2\,
      Q => pat_match_rise2_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_43\,
      Q => pat_match_rise3_r(4),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_59\,
      Q => early1_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_15\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1\,
      Q => early1_match_fall3_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_7\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1\,
      Q => early1_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_44\,
      Q => early1_match_rise3_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].early2_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_23\,
      Q => early2_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_37\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1\,
      Q => early2_match_fall2_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_51\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1\,
      Q => early2_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].early2_match_rise2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_29\,
      Q => early2_match_rise2_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_23\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1\,
      Q => pat_match_fall0_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_59\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1\,
      Q => pat_match_fall1_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_37\,
      Q => pat_match_fall2_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_fall3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_15\,
      Q => pat_match_fall3_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_51\,
      Q => pat_match_rise0_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_7\,
      Q => pat_match_rise1_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_29\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1\,
      Q => pat_match_rise2_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_44\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1\,
      Q => pat_match_rise3_r(5),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_24\,
      Q => early1_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_60\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1\,
      Q => early1_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_fall2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_38\,
      Q => early1_match_fall2_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_16\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1\,
      Q => early1_match_fall3_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_52\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1\,
      Q => early1_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_8\,
      Q => early1_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_30\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1\,
      Q => early1_match_rise2_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].early2_match_rise3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_45\,
      Q => early2_match_rise3_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_24\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1\,
      Q => pat_match_fall0_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_60\,
      Q => pat_match_fall1_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_38\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1\,
      Q => pat_match_fall2_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_16\,
      Q => pat_match_fall3_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_52\,
      Q => pat_match_rise0_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_8\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1\,
      Q => pat_match_rise1_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_rise2_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_30\,
      Q => pat_match_rise2_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_45\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1\,
      Q => pat_match_rise3_r(6),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].early1_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_61\,
      Q => early1_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_39\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1\,
      Q => early1_match_fall2_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_9\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1\,
      Q => early1_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_31\,
      Q => early1_match_rise2_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].early2_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_25\,
      Q => early2_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_53\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1\,
      Q => early2_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_25\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1\,
      Q => pat_match_fall0_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_61\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1\,
      Q => pat_match_fall1_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_fall2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_39\,
      Q => pat_match_fall2_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_17\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1\,
      Q => pat_match_fall3_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_53\,
      Q => pat_match_rise0_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_9\,
      Q => pat_match_rise1_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_31\,
      O => \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1\
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1\,
      Q => pat_match_rise2_r(7),
      R => '0'
    );
\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2\,
      Q => pat_match_rise3_r(7),
      R => '0'
    );
\gen_pat_match_div4.pat_data_match_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.pat_data_match_r_i_2\,
      I1 => pat_match_fall2_and_r,
      I2 => pat_match_fall3_and_r,
      O => pat_data_match_r0
    );
\gen_pat_match_div4.pat_data_match_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => pat_match_rise3_and_r,
      I1 => pat_match_rise0_and_r,
      I2 => pat_match_fall0_and_r,
      I3 => pat_match_rise2_and_r,
      I4 => pat_match_rise1_and_r,
      I5 => pat_match_fall1_and_r,
      O => \n_0_gen_pat_match_div4.pat_data_match_r_i_2\
    );
\gen_pat_match_div4.pat_data_match_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => pat_data_match_r0,
      Q => pat_data_match_r,
      R => '0'
    );
\gen_pat_match_div4.pat_data_match_valid_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_rd_active_r3_reg_srl2,
      Q => pat_data_match_valid_r,
      R => '0'
    );
\gen_pat_match_div4.pat_match_fall0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => pat_match_fall0_r(2),
      I1 => pat_match_fall0_r(0),
      I2 => pat_match_fall0_r(6),
      I3 => pat_match_fall0_r(4),
      I4 => \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.pat_match_fall0_and_r_i_1\
    );
\gen_pat_match_div4.pat_match_fall0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat_match_fall0_and_r_i_1\,
      Q => pat_match_fall0_and_r,
      R => '0'
    );
\gen_pat_match_div4.pat_match_fall1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_2\,
      I1 => pat_match_fall1_r(5),
      I2 => pat_match_fall1_r(4),
      I3 => pat_match_fall1_r(1),
      I4 => pat_match_fall1_r(0),
      O => \n_0_gen_pat_match_div4.pat_match_fall1_and_r_i_1\
    );
\gen_pat_match_div4.pat_match_fall1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat_match_fall1_and_r_i_1\,
      Q => pat_match_fall1_and_r,
      R => '0'
    );
\gen_pat_match_div4.pat_match_fall2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_2\,
      I1 => pat_match_fall2_r(6),
      I2 => pat_match_fall2_r(3),
      I3 => pat_match_fall2_r(2),
      I4 => pat_match_fall2_r(7),
      O => \n_0_gen_pat_match_div4.pat_match_fall2_and_r_i_1\
    );
\gen_pat_match_div4.pat_match_fall2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat_match_fall2_and_r_i_1\,
      Q => pat_match_fall2_and_r,
      R => '0'
    );
\gen_pat_match_div4.pat_match_fall3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_2\,
      I1 => pat_match_fall3_r(1),
      I2 => pat_match_fall3_r(5),
      I3 => pat_match_fall3_r(0),
      I4 => pat_match_fall3_r(4),
      O => \n_0_gen_pat_match_div4.pat_match_fall3_and_r_i_1\
    );
\gen_pat_match_div4.pat_match_fall3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat_match_fall3_and_r_i_1\,
      Q => pat_match_fall3_and_r,
      R => '0'
    );
\gen_pat_match_div4.pat_match_rise0_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => pat_match_rise0_r(2),
      I1 => pat_match_rise0_r(0),
      I2 => pat_match_rise0_r(6),
      I3 => pat_match_rise0_r(4),
      I4 => \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_2\,
      O => \n_0_gen_pat_match_div4.pat_match_rise0_and_r_i_1\
    );
\gen_pat_match_div4.pat_match_rise0_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat_match_rise0_and_r_i_1\,
      Q => pat_match_rise0_and_r,
      R => '0'
    );
\gen_pat_match_div4.pat_match_rise1_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_2\,
      I1 => pat_match_rise1_r(5),
      I2 => pat_match_rise1_r(4),
      I3 => pat_match_rise1_r(1),
      I4 => pat_match_rise1_r(0),
      O => \n_0_gen_pat_match_div4.pat_match_rise1_and_r_i_1\
    );
\gen_pat_match_div4.pat_match_rise1_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat_match_rise1_and_r_i_1\,
      Q => pat_match_rise1_and_r,
      R => '0'
    );
\gen_pat_match_div4.pat_match_rise2_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_2\,
      I1 => pat_match_rise2_r(6),
      I2 => pat_match_rise2_r(7),
      I3 => pat_match_rise2_r(3),
      I4 => pat_match_rise2_r(2),
      O => \n_0_gen_pat_match_div4.pat_match_rise2_and_r_i_1\
    );
\gen_pat_match_div4.pat_match_rise2_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat_match_rise2_and_r_i_1\,
      Q => pat_match_rise2_and_r,
      R => '0'
    );
\gen_pat_match_div4.pat_match_rise3_and_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_2\,
      I1 => pat_match_rise3_r(1),
      I2 => pat_match_rise3_r(5),
      I3 => pat_match_rise3_r(0),
      I4 => pat_match_rise3_r(4),
      O => \n_0_gen_pat_match_div4.pat_match_rise3_and_r_i_1\
    );
\gen_pat_match_div4.pat_match_rise3_and_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_pat_match_div4.pat_match_rise3_and_r_i_1\,
      Q => pat_match_rise3_and_r,
      R => '0'
    );
\gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_18\,
      R => '0'
    );
\gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_54\,
      R => '0'
    );
\gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_32\,
      R => '0'
    );
\gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_10\,
      R => '0'
    );
\gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_46\,
      R => '0'
    );
\gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_2\,
      R => '0'
    );
\gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => I1,
      Q => \n_0_gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2\
    );
\gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0]\,
      Q => \gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_40\,
      R => '0'
    );
\gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_19\,
      R => '0'
    );
\gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_55\,
      R => '0'
    );
\gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_33\,
      R => '0'
    );
\gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_11\,
      R => '0'
    );
\gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_47\,
      R => '0'
    );
\gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_3\,
      R => '0'
    );
\gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_26\,
      R => '0'
    );
\gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1]\,
      Q => \gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_41\,
      R => '0'
    );
\gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_20\,
      R => '0'
    );
\gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_56\,
      R => '0'
    );
\gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_34\,
      R => '0'
    );
\gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_12\,
      R => '0'
    );
\gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_48\,
      R => '0'
    );
\gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_4\,
      R => '0'
    );
\gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_27\,
      R => '0'
    );
\gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2]\,
      Q => \gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_42\,
      R => '0'
    );
\gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_21\,
      R => '0'
    );
\gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_57\,
      R => '0'
    );
\gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_35\,
      R => '0'
    );
\gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_13\,
      R => '0'
    );
\gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_49\,
      R => '0'
    );
\gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_5\,
      R => '0'
    );
\gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3]\,
      Q => \gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_28\,
      R => '0'
    );
\gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => I3,
      Q => \n_0_gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2\
    );
\gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_22\,
      R => '0'
    );
\gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_58\,
      R => '0'
    );
\gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_36\,
      R => '0'
    );
\gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_14\,
      R => '0'
    );
\gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_50\,
      R => '0'
    );
\gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_6\,
      R => '0'
    );
\gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => I2,
      Q => \n_0_gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2\
    );
\gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4]\,
      Q => \gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_43\,
      R => '0'
    );
\gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_23\,
      R => '0'
    );
\gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_59\,
      R => '0'
    );
\gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_37\,
      R => '0'
    );
\gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_15\,
      R => '0'
    );
\gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_51\,
      R => '0'
    );
\gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_7\,
      R => '0'
    );
\gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_29\,
      R => '0'
    );
\gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5]\,
      Q => \gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_44\,
      R => '0'
    );
\gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_24\,
      R => '0'
    );
\gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_60\,
      R => '0'
    );
\gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_38\,
      R => '0'
    );
\gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_16\,
      R => '0'
    );
\gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_52\,
      R => '0'
    );
\gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_8\,
      R => '0'
    );
\gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_30\,
      R => '0'
    );
\gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6]\,
      Q => \gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_45\,
      R => '0'
    );
\gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_25\,
      R => '0'
    );
\gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_61\,
      R => '0'
    );
\gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_39\,
      R => '0'
    );
\gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_17\,
      R => '0'
    );
\gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_53\,
      R => '0'
    );
\gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_9\,
      R => '0'
    );
\gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7][0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7]\,
      Q => \gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_31\,
      R => '0'
    );
\gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => I4,
      Q => \n_0_gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2\
    );
idelay_ld_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFB0000F000"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[0]\,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => n_0_idelay_ld_done_i_2,
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => n_0_idelay_ld_done_reg,
      O => n_0_idelay_ld_done_i_1
    );
idelay_ld_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[0]\,
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(3),
      I3 => \tap_inc_wait_cnt_reg__0\(1),
      I4 => \tap_inc_wait_cnt_reg__0\(2),
      I5 => \n_0_cal2_state_r_reg[1]\,
      O => n_0_idelay_ld_done_i_2
    );
idelay_ld_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_idelay_ld_done_i_1,
      Q => n_0_idelay_ld_done_reg,
      R => I7
    );
idelay_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0BFB00000808"
    )
    port map (
      I0 => pat_data_match_valid_r,
      I1 => n_0_idelay_ld_i_2,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => n_0_idelay_ld_done_i_2,
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => \^idelay_ld\,
      O => n_0_idelay_ld_i_1
    );
idelay_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[0]\,
      I1 => n_0_idelay_ld_done_reg,
      I2 => n_0_wrlvl_byte_redo_i_2,
      I3 => pat_data_match_valid_r,
      I4 => pat_data_match_r,
      I5 => \n_0_cal2_state_r_reg[1]\,
      O => n_0_idelay_ld_i_2
    );
idelay_ld_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_idelay_ld_i_1,
      Q => \^idelay_ld\,
      R => I7
    );
\init_state_r[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^wrlvl_byte_redo\,
      I1 => \^o2\,
      I2 => prech_req_posedge_r,
      O => O1
    );
\input_[0].iserdes_dq_.idelaye2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00E0"
    )
    port map (
      I0 => I8,
      I1 => I9,
      I2 => \^idelay_ld\,
      I3 => calib_zero_inputs,
      I4 => idelay_ld_rst,
      O => O23
    );
\input_[1].iserdes_dq_.idelaye2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00B0"
    )
    port map (
      I0 => I8,
      I1 => I9,
      I2 => \^idelay_ld\,
      I3 => calib_zero_inputs,
      I4 => idelay_ld_rst,
      O => O22
    );
\not_empty_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \not_empty_wait_cnt_reg__0\(0),
      O => \n_0_not_empty_wait_cnt[0]_i_1\
    );
\not_empty_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \not_empty_wait_cnt_reg__0\(1),
      I1 => \not_empty_wait_cnt_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\not_empty_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \not_empty_wait_cnt_reg__0\(2),
      I1 => \not_empty_wait_cnt_reg__0\(1),
      I2 => \not_empty_wait_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\not_empty_wait_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \not_empty_wait_cnt_reg__0\(3),
      I1 => \not_empty_wait_cnt_reg__0\(1),
      I2 => \not_empty_wait_cnt_reg__0\(0),
      I3 => \not_empty_wait_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\not_empty_wait_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => wrcal_rd_wait,
      I1 => \n_0_cal2_state_r_reg[2]\,
      I2 => \n_0_cal2_state_r_reg[1]\,
      I3 => \n_0_cal2_state_r_reg[0]\,
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => I75,
      O => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \not_empty_wait_cnt_reg__0\(4),
      I1 => \not_empty_wait_cnt_reg__0\(2),
      I2 => \not_empty_wait_cnt_reg__0\(0),
      I3 => \not_empty_wait_cnt_reg__0\(1),
      I4 => \not_empty_wait_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\not_empty_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_not_empty_wait_cnt[0]_i_1\,
      Q => \not_empty_wait_cnt_reg__0\(0),
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \not_empty_wait_cnt_reg__0\(1),
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \not_empty_wait_cnt_reg__0\(2),
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \not_empty_wait_cnt_reg__0\(3),
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\not_empty_wait_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \not_empty_wait_cnt_reg__0\(4),
      R => \n_0_not_empty_wait_cnt[4]_i_1\
    );
\po_stg2_wrcal_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wrcal_dqs_cnt_r(0),
      Q => \^q\(0),
      R => '0'
    );
\po_stg2_wrcal_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wrcal_dqs_cnt_r(1),
      Q => \^q\(1),
      R => '0'
    );
prech_req_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
    port map (
      I0 => \^wrcal_prech_req\,
      I1 => rdlvl_prech_req,
      I2 => dqs_found_prech_req,
      I3 => I5,
      O => prech_req
    );
rd_active_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rd_active_r,
      Q => rd_active_r1,
      R => '0'
    );
rd_active_r3_reg_srl2: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => rd_active_r1,
      Q => n_0_rd_active_r3_reg_srl2
    );
rd_active_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_rddata_en,
      Q => rd_active_r,
      R => '0'
    );
\tap_inc_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\tap_inc_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(0),
      I1 => \tap_inc_wait_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\tap_inc_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(2),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(1),
      O => p_0_in(2)
    );
\tap_inc_wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBAFF"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[3]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \n_0_cal2_state_r_reg[1]\,
      I3 => \n_0_cal2_state_r_reg[2]\,
      I4 => I75,
      O => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
\tap_inc_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \tap_inc_wait_cnt_reg__0\(1),
      I1 => \tap_inc_wait_cnt_reg__0\(0),
      I2 => \tap_inc_wait_cnt_reg__0\(2),
      I3 => \tap_inc_wait_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\tap_inc_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => \tap_inc_wait_cnt_reg__0\(0),
      R => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
\tap_inc_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \tap_inc_wait_cnt_reg__0\(1),
      R => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
\tap_inc_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => \tap_inc_wait_cnt_reg__0\(2),
      R => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
\tap_inc_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => \tap_inc_wait_cnt_reg__0\(3),
      R => \n_0_tap_inc_wait_cnt[3]_i_1\
    );
wrcal_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => cal2_done_r,
      I1 => \^o2\,
      O => n_0_wrcal_done_i_1
    );
wrcal_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrcal_done_i_1,
      Q => \^o2\,
      R => I7
    );
\wrcal_dqs_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => \n_0_wrcal_dqs_cnt_r[1]_i_2\,
      I2 => wrcal_dqs_cnt_r(0),
      O => \n_0_wrcal_dqs_cnt_r[0]_i_1\
    );
\wrcal_dqs_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F20"
    )
    port map (
      I0 => wrcal_dqs_cnt_r(0),
      I1 => \n_0_cal2_state_r_reg[2]\,
      I2 => \n_0_wrcal_dqs_cnt_r[1]_i_2\,
      I3 => wrcal_dqs_cnt_r(1),
      O => \n_0_wrcal_dqs_cnt_r[1]_i_1\
    );
\wrcal_dqs_cnt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[2]\,
      I1 => \n_0_cal2_state_r_reg[0]\,
      I2 => \n_0_wrcal_dqs_cnt_r[1]_i_3\,
      I3 => prech_done,
      I4 => \n_0_cal2_state_r_reg[1]\,
      I5 => \n_0_cal2_state_r_reg[3]\,
      O => \n_0_wrcal_dqs_cnt_r[1]_i_2\
    );
\wrcal_dqs_cnt_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wrcal_dqs_cnt_r(0),
      I1 => wrcal_dqs_cnt_r(1),
      O => \n_0_wrcal_dqs_cnt_r[1]_i_3\
    );
\wrcal_dqs_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrcal_dqs_cnt_r[0]_i_1\,
      Q => wrcal_dqs_cnt_r(0),
      R => I7
    );
\wrcal_dqs_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wrcal_dqs_cnt_r[1]_i_1\,
      Q => wrcal_dqs_cnt_r(1),
      R => I7
    );
wrcal_prech_req_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => cal2_prech_req_r,
      Q => \^wrcal_prech_req\,
      R => I7
    );
\wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o2\,
      I1 => I6,
      O => O3(0)
    );
wrlvl_byte_redo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FF00000100"
    )
    port map (
      I0 => n_0_wrlvl_byte_redo_i_2,
      I1 => \n_0_cal2_state_r_reg[1]\,
      I2 => \n_0_cal2_state_r_reg[2]\,
      I3 => n_0_wrlvl_byte_redo_i_3,
      I4 => \n_0_cal2_state_r_reg[3]\,
      I5 => \^wrlvl_byte_redo\,
      O => n_0_wrlvl_byte_redo_i_1
    );
wrlvl_byte_redo_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => early1_data_match_r,
      I1 => early2_data_match_r,
      O => n_0_wrlvl_byte_redo_i_2
    );
wrlvl_byte_redo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008880"
    )
    port map (
      I0 => \n_0_cal2_state_r_reg[0]\,
      I1 => pat_data_match_valid_r,
      I2 => early2_data_match_r,
      I3 => early1_data_match_r,
      I4 => pat_data_match_r,
      I5 => \n_0_cal2_state_r_reg[1]\,
      O => n_0_wrlvl_byte_redo_i_3
    );
wrlvl_byte_redo_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_wrlvl_byte_redo_i_1,
      Q => \^wrlvl_byte_redo\,
      R => I7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_phy_wrlvl_off_delay is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    cmd_po_en_stg2_f : out STD_LOGIC;
    B_po_coarse_enable92_out : out STD_LOGIC;
    C_po_coarse_enable118_out : out STD_LOGIC;
    A_po_coarse_enable58_out : out STD_LOGIC;
    O54 : out STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    calib_zero_inputs : in STD_LOGIC;
    calib_zero_ctrl : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    pi_calib_done : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_phy_wrlvl_off_delay : entity is "mig_7series_v2_0_ddr_phy_wrlvl_off_delay";
end migmig_7series_v2_0_ddr_phy_wrlvl_off_delay;

architecture STRUCTURE of migmig_7series_v2_0_ddr_phy_wrlvl_off_delay is
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal delay_cnt_r0 : STD_LOGIC;
  signal \delay_cnt_r0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \delay_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal delay_done : STD_LOGIC;
  signal lane_cnt_dqs_c_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lane_cnt_po_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal n_0_cmd_delay_start_r5_reg_srl5 : STD_LOGIC;
  signal \n_0_delay_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_delay_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_delay_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_delay_cnt_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_delay_cnt_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_delay_cnt_r[5]_i_3\ : STD_LOGIC;
  signal n_0_delay_done_i_1 : STD_LOGIC;
  signal n_0_delay_done_i_2 : STD_LOGIC;
  signal n_0_delay_done_r3_reg_srl3 : STD_LOGIC;
  signal \n_0_lane_cnt_dqs_c_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_lane_cnt_dqs_c_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_lane_cnt_po_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_lane_cnt_po_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_lane_cnt_po_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_po_delay_cnt_r[5]_i_3\ : STD_LOGIC;
  signal n_0_po_delay_done_i_1 : STD_LOGIC;
  signal n_0_po_delay_done_r3_reg_srl3 : STD_LOGIC;
  signal n_0_po_en_stg2_c_i_1 : STD_LOGIC;
  signal n_0_po_en_stg2_f_i_1 : STD_LOGIC;
  signal \^pi_fine_dly_dec_done_r\ : STD_LOGIC;
  signal po_delay_cnt_r0 : STD_LOGIC;
  signal \po_delay_cnt_r0__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \po_delay_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal po_delay_done : STD_LOGIC;
  signal po_en_stg2_c : STD_LOGIC;
  signal po_en_stg2_c0 : STD_LOGIC;
  signal po_en_stg2_f : STD_LOGIC;
  signal po_en_stg2_f0 : STD_LOGIC;
  signal po_enstg2_c : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_name : string;
  attribute srl_name of cmd_delay_start_r5_reg_srl5 : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 ";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \delay_cnt_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \delay_cnt_r[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \delay_cnt_r[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \delay_cnt_r[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \delay_cnt_r[4]_i_1\ : label is "soft_lutpair280";
  attribute counter : integer;
  attribute counter of \delay_cnt_r_reg[0]\ : label is 67;
  attribute counter of \delay_cnt_r_reg[1]\ : label is 67;
  attribute counter of \delay_cnt_r_reg[2]\ : label is 67;
  attribute counter of \delay_cnt_r_reg[3]\ : label is 67;
  attribute counter of \delay_cnt_r_reg[4]\ : label is 67;
  attribute counter of \delay_cnt_r_reg[5]\ : label is 67;
  attribute srl_name of delay_done_r3_reg_srl3 : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 ";
  attribute SOFT_HLUTNM of \lane_cnt_dqs_c_r[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \lane_cnt_dqs_c_r[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \lane_cnt_po_r[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \lane_cnt_po_r[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of phaser_out_i_1 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \phaser_out_i_1__0\ : label is "soft_lutpair283";
  attribute RETAIN_INVERTER of \po_delay_cnt_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \po_delay_cnt_r[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \po_delay_cnt_r[4]_i_1\ : label is "soft_lutpair279";
  attribute counter of \po_delay_cnt_r_reg[0]\ : label is 68;
  attribute counter of \po_delay_cnt_r_reg[1]\ : label is 68;
  attribute counter of \po_delay_cnt_r_reg[2]\ : label is 68;
  attribute counter of \po_delay_cnt_r_reg[3]\ : label is 68;
  attribute counter of \po_delay_cnt_r_reg[4]\ : label is 68;
  attribute counter of \po_delay_cnt_r_reg[5]\ : label is 68;
  attribute srl_name of po_delay_done_r3_reg_srl3 : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 ";
begin
  O2 <= \^o2\;
  O3 <= \^o3\;
  pi_fine_dly_dec_done_r <= \^pi_fine_dly_dec_done_r\;
cmd_delay_start_r5_reg_srl5: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => phy_mc_go,
      Q => n_0_cmd_delay_start_r5_reg_srl5
    );
cmd_delay_start_r6_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_cmd_delay_start_r5_reg_srl5,
      Q => \^o3\,
      R => '0'
    );
\delay_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(0),
      O => \delay_cnt_r0__0\(0)
    );
\delay_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(1),
      O => \n_0_delay_cnt_r[1]_i_1\
    );
\delay_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(1),
      I1 => \delay_cnt_r_reg__0\(0),
      I2 => \delay_cnt_r_reg__0\(2),
      O => \n_0_delay_cnt_r[2]_i_1\
    );
\delay_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(2),
      I2 => \delay_cnt_r_reg__0\(1),
      I3 => \delay_cnt_r_reg__0\(3),
      O => \n_0_delay_cnt_r[3]_i_1\
    );
\delay_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(0),
      I1 => \delay_cnt_r_reg__0\(1),
      I2 => \delay_cnt_r_reg__0\(2),
      I3 => \delay_cnt_r_reg__0\(3),
      I4 => \delay_cnt_r_reg__0\(4),
      O => \n_0_delay_cnt_r[4]_i_1\
    );
\delay_cnt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => \^pi_fine_dly_dec_done_r\,
      I1 => I75,
      I2 => po_en_stg2_c0,
      O => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => po_en_stg2_c,
      I1 => po_en_stg2_c0,
      O => delay_cnt_r0
    );
\delay_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(4),
      I1 => \delay_cnt_r_reg__0\(3),
      I2 => \delay_cnt_r_reg__0\(2),
      I3 => \delay_cnt_r_reg__0\(1),
      I4 => \delay_cnt_r_reg__0\(0),
      I5 => \delay_cnt_r_reg__0\(5),
      O => \n_0_delay_cnt_r[5]_i_3\
    );
\delay_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(1),
      I1 => \delay_cnt_r_reg__0\(2),
      I2 => \delay_cnt_r_reg__0\(3),
      I3 => \delay_cnt_r_reg__0\(4),
      I4 => \delay_cnt_r_reg__0\(5),
      I5 => \delay_cnt_r_reg__0\(0),
      O => po_en_stg2_c0
    );
\delay_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \delay_cnt_r0__0\(0),
      Q => \delay_cnt_r_reg__0\(0),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \n_0_delay_cnt_r[1]_i_1\,
      Q => \delay_cnt_r_reg__0\(1),
      S => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \n_0_delay_cnt_r[2]_i_1\,
      Q => \delay_cnt_r_reg__0\(2),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \n_0_delay_cnt_r[3]_i_1\,
      Q => \delay_cnt_r_reg__0\(3),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \n_0_delay_cnt_r[4]_i_1\,
      Q => \delay_cnt_r_reg__0\(4),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
\delay_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => delay_cnt_r0,
      D => \n_0_delay_cnt_r[5]_i_3\,
      Q => \delay_cnt_r_reg__0\(5),
      R => \n_0_delay_cnt_r[5]_i_1\
    );
delay_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
    port map (
      I0 => delay_done,
      I1 => lane_cnt_dqs_c_r(0),
      I2 => \delay_cnt_r_reg__0\(0),
      I3 => lane_cnt_dqs_c_r(1),
      I4 => n_0_delay_done_i_2,
      I5 => p_1_in,
      O => n_0_delay_done_i_1
    );
delay_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \delay_cnt_r_reg__0\(5),
      I1 => \delay_cnt_r_reg__0\(4),
      I2 => \delay_cnt_r_reg__0\(3),
      I3 => \delay_cnt_r_reg__0\(2),
      I4 => \delay_cnt_r_reg__0\(1),
      O => n_0_delay_done_i_2
    );
delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => delay_done,
      Q => n_0_delay_done_r3_reg_srl3
    );
delay_done_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_delay_done_r3_reg_srl3,
      Q => O1,
      R => '0'
    );
delay_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_delay_done_i_1,
      Q => delay_done,
      R => '0'
    );
\gen_byte_sel_div2.calib_in_common_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \^o2\,
      I1 => pi_calib_done,
      I2 => I1,
      O => O54
    );
\lane_cnt_dqs_c_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
    port map (
      I0 => n_0_delay_done_i_2,
      I1 => \delay_cnt_r_reg__0\(0),
      I2 => po_en_stg2_c,
      I3 => lane_cnt_dqs_c_r(0),
      O => \n_0_lane_cnt_dqs_c_r[0]_i_1\
    );
\lane_cnt_dqs_c_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
    port map (
      I0 => lane_cnt_dqs_c_r(0),
      I1 => po_en_stg2_c,
      I2 => \delay_cnt_r_reg__0\(0),
      I3 => n_0_delay_done_i_2,
      I4 => lane_cnt_dqs_c_r(1),
      O => \n_0_lane_cnt_dqs_c_r[1]_i_1\
    );
\lane_cnt_dqs_c_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_lane_cnt_dqs_c_r[0]_i_1\,
      Q => lane_cnt_dqs_c_r(0),
      R => I8(0)
    );
\lane_cnt_dqs_c_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_lane_cnt_dqs_c_r[1]_i_1\,
      Q => lane_cnt_dqs_c_r(1),
      R => I8(0)
    );
\lane_cnt_po_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
    port map (
      I0 => \n_0_lane_cnt_po_r[1]_i_2\,
      I1 => \po_delay_cnt_r_reg__0\(0),
      I2 => po_en_stg2_f,
      I3 => lane_cnt_po_r(0),
      O => \n_0_lane_cnt_po_r[0]_i_1\
    );
\lane_cnt_po_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
    port map (
      I0 => lane_cnt_po_r(0),
      I1 => po_en_stg2_f,
      I2 => \po_delay_cnt_r_reg__0\(0),
      I3 => \n_0_lane_cnt_po_r[1]_i_2\,
      I4 => lane_cnt_po_r(1),
      O => \n_0_lane_cnt_po_r[1]_i_1\
    );
\lane_cnt_po_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(5),
      I1 => \po_delay_cnt_r_reg__0\(4),
      I2 => \po_delay_cnt_r_reg__0\(3),
      I3 => \po_delay_cnt_r_reg__0\(2),
      I4 => \po_delay_cnt_r_reg__0\(1),
      O => \n_0_lane_cnt_po_r[1]_i_2\
    );
\lane_cnt_po_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_lane_cnt_po_r[0]_i_1\,
      Q => lane_cnt_po_r(0),
      R => I8(0)
    );
\lane_cnt_po_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_lane_cnt_po_r[1]_i_1\,
      Q => lane_cnt_po_r(1),
      R => I8(0)
    );
phaser_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => calib_zero_ctrl,
      I3 => I2,
      O => B_po_coarse_enable92_out
    );
\phaser_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => I3,
      I3 => I2,
      O => C_po_coarse_enable118_out
    );
\phaser_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => po_enstg2_c(0),
      I2 => I3,
      I3 => I2,
      O => A_po_coarse_enable58_out
    );
pi_fine_dly_dec_done_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^pi_fine_dly_dec_done_r\,
      R => '0'
    );
\po_delay_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      O => \po_delay_cnt_r0__0\(0)
    );
\po_delay_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(1),
      O => \n_0_po_delay_cnt_r[1]_i_1\
    );
\po_delay_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(1),
      I1 => \po_delay_cnt_r_reg__0\(0),
      I2 => \po_delay_cnt_r_reg__0\(2),
      O => \n_0_po_delay_cnt_r[2]_i_1\
    );
\po_delay_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(2),
      I2 => \po_delay_cnt_r_reg__0\(1),
      I3 => \po_delay_cnt_r_reg__0\(3),
      O => \n_0_po_delay_cnt_r[3]_i_1\
    );
\po_delay_cnt_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(0),
      I1 => \po_delay_cnt_r_reg__0\(1),
      I2 => \po_delay_cnt_r_reg__0\(2),
      I3 => \po_delay_cnt_r_reg__0\(3),
      I4 => \po_delay_cnt_r_reg__0\(4),
      O => \n_0_po_delay_cnt_r[4]_i_1\
    );
\po_delay_cnt_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => \^o3\,
      I1 => I75,
      I2 => po_en_stg2_f0,
      O => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => po_en_stg2_f,
      I1 => po_en_stg2_f0,
      O => po_delay_cnt_r0
    );
\po_delay_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(4),
      I1 => \po_delay_cnt_r_reg__0\(3),
      I2 => \po_delay_cnt_r_reg__0\(2),
      I3 => \po_delay_cnt_r_reg__0\(1),
      I4 => \po_delay_cnt_r_reg__0\(0),
      I5 => \po_delay_cnt_r_reg__0\(5),
      O => \n_0_po_delay_cnt_r[5]_i_3\
    );
\po_delay_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \po_delay_cnt_r_reg__0\(1),
      I1 => \po_delay_cnt_r_reg__0\(2),
      I2 => \po_delay_cnt_r_reg__0\(3),
      I3 => \po_delay_cnt_r_reg__0\(4),
      I4 => \po_delay_cnt_r_reg__0\(5),
      I5 => \po_delay_cnt_r_reg__0\(0),
      O => po_en_stg2_f0
    );
\po_delay_cnt_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \po_delay_cnt_r0__0\(0),
      Q => \po_delay_cnt_r_reg__0\(0),
      S => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \n_0_po_delay_cnt_r[1]_i_1\,
      Q => \po_delay_cnt_r_reg__0\(1),
      R => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \n_0_po_delay_cnt_r[2]_i_1\,
      Q => \po_delay_cnt_r_reg__0\(2),
      S => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \n_0_po_delay_cnt_r[3]_i_1\,
      Q => \po_delay_cnt_r_reg__0\(3),
      S => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \n_0_po_delay_cnt_r[4]_i_1\,
      Q => \po_delay_cnt_r_reg__0\(4),
      S => \n_0_po_delay_cnt_r[5]_i_1\
    );
\po_delay_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => po_delay_cnt_r0,
      D => \n_0_po_delay_cnt_r[5]_i_3\,
      Q => \po_delay_cnt_r_reg__0\(5),
      R => \n_0_po_delay_cnt_r[5]_i_1\
    );
po_delay_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAABA"
    )
    port map (
      I0 => po_delay_done,
      I1 => lane_cnt_po_r(0),
      I2 => \po_delay_cnt_r_reg__0\(0),
      I3 => lane_cnt_po_r(1),
      I4 => \n_0_lane_cnt_po_r[1]_i_2\,
      I5 => p_3_in,
      O => n_0_po_delay_done_i_1
    );
po_delay_done_r3_reg_srl3: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => po_delay_done,
      Q => n_0_po_delay_done_r3_reg_srl3
    );
po_delay_done_r4_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_po_delay_done_r3_reg_srl3,
      Q => \^o2\,
      R => '0'
    );
po_delay_done_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_po_delay_done_i_1,
      Q => po_delay_done,
      R => '0'
    );
po_en_s2_c_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => po_en_stg2_c,
      Q => po_enstg2_c(0),
      R => '0'
    );
po_en_s2_f_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => po_en_stg2_f,
      Q => cmd_po_en_stg2_f,
      R => '0'
    );
po_en_stg2_c_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
    port map (
      I0 => po_en_stg2_c,
      I1 => po_en_stg2_c0,
      I2 => delay_done,
      I3 => I75,
      I4 => \^pi_fine_dly_dec_done_r\,
      O => n_0_po_en_stg2_c_i_1
    );
po_en_stg2_c_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_po_en_stg2_c_i_1,
      Q => po_en_stg2_c,
      R => '0'
    );
po_en_stg2_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
    port map (
      I0 => po_en_stg2_f,
      I1 => po_en_stg2_f0,
      I2 => po_delay_done,
      I3 => I75,
      I4 => \^o3\,
      O => n_0_po_en_stg2_f_i_1
    );
po_en_stg2_f_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_po_en_stg2_f_i_1,
      Q => po_en_stg2_f,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_infrastructure is
  port (
    freq_refclk : out STD_LOGIC;
    mem_refclk : out STD_LOGIC;
    sync_pulse : out STD_LOGIC;
    pll_locked_i : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    pll_locked : out STD_LOGIC;
    CLK : in STD_LOGIC;
    sys_rst : in STD_LOGIC;
    I1 : in STD_LOGIC;
    iodelay_ctrl_rdy : in STD_LOGIC;
    ref_dll_lock : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    p_92_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_131_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    pi_fine_dly_dec_done_r : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_infrastructure : entity is "mig_7series_v2_0_infrastructure";
end migmig_7series_v2_0_infrastructure;

architecture STRUCTURE of migmig_7series_v2_0_infrastructure is
  signal \^o1\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auxout_clk_i : STD_LOGIC;
  signal clk_pll_i : STD_LOGIC;
  signal \n_0_gen_mmcm.mmcm_i_i_1\ : STD_LOGIC;
  signal \n_0_rstdiv0_sync_r[11]_i_1\ : STD_LOGIC;
  signal n_0_u_bufh_auxout_clk : STD_LOGIC;
  signal pll_clk3 : STD_LOGIC;
  signal pll_clk3_out : STD_LOGIC;
  signal pll_clkfbout : STD_LOGIC;
  signal \^pll_locked_i\ : STD_LOGIC;
  signal rstdiv0_sync_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_PSDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_plle2_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of delay_done_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \en_cnt_div4.enable_wrlvl_cnt[4]_i_2\ : label is "soft_lutpair4";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_mmcm.mmcm_i\ : label is "PRIMITIVE";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \gen_mmcm.mmcm_i_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \gen_mmcm.mmcm_i_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \grant_r[0]_i_10\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \grant_r[2]_i_9\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \grant_r[3]_i_18\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \maintenance_request.maint_srx_r_lcl_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of phy_control_i_i_1 : label is "soft_lutpair5";
  attribute BOX_TYPE of plle2_i : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufg_clkdiv0 : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_auxout_clk : label is "PRIMITIVE";
  attribute BOX_TYPE of u_bufh_pll_clk3 : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O2 <= \^o2\;
  SR(0) <= \^sr\(0);
  pll_locked_i <= \^pll_locked_i\;
delay_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o14\,
      I1 => pi_fine_dly_dec_done_r,
      O => p_1_in
    );
\en_cnt_div4.enable_wrlvl_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o14\,
      I1 => I2,
      O => O21
    );
\gen_mmcm.mmcm_i\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "HIGH",
      CLKFBOUT_MULT_F => 16.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 20.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 16.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.000000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
    port map (
      CLKFBIN => \^o1\,
      CLKFBOUT => clk_pll_i,
      CLKFBOUTB => \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => pll_clk3,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => \NLW_gen_mmcm.mmcm_i_CLKOUT0_UNCONNECTED\,
      CLKOUT0B => \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED\,
      CLKOUT1B => \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\,
      CLKOUT2B => \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => \NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => \^o2\,
      PSCLK => '0',
      PSDONE => \NLW_gen_mmcm.mmcm_i_PSDONE_UNCONNECTED\,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => \n_0_gen_mmcm.mmcm_i_i_1\
    );
\gen_mmcm.mmcm_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^pll_locked_i\,
      O => \n_0_gen_mmcm.mmcm_i_i_1\
    );
\grant_r[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o15\,
      I1 => p_92_out,
      O => O18
    );
\grant_r[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o15\,
      I1 => p_14_out,
      O => O17
    );
\grant_r[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o15\,
      I1 => p_53_out,
      O => O19
    );
\grant_r[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o15\,
      I1 => p_131_out,
      O => O20
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^sr\(0),
      O => ui_clk_sync_rst
    );
\maintenance_request.maint_srx_r_lcl_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o15\,
      I1 => I1,
      O => O16
    );
phy_control_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^pll_locked_i\,
      I1 => \^o2\,
      O => pll_locked
    );
plle2_i: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 4,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 5.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 64,
      CLKOUT2_DUTY_CYCLE => 0.062500,
      CLKOUT2_PHASE => 9.843750,
      CLKOUT3_DIVIDE => 16,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 168.750000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
    port map (
      CLKFBIN => pll_clkfbout,
      CLKFBOUT => pll_clkfbout,
      CLKIN1 => CLK,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => freq_refclk,
      CLKOUT1 => mem_refclk,
      CLKOUT2 => sync_pulse,
      CLKOUT3 => pll_clk3_out,
      CLKOUT4 => auxout_clk_i,
      CLKOUT5 => NLW_plle2_i_CLKOUT5_UNCONNECTED,
      DADDR(6) => '0',
      DADDR(5) => '0',
      DADDR(4) => '0',
      DADDR(3) => '0',
      DADDR(2) => '0',
      DADDR(1) => '0',
      DADDR(0) => '0',
      DCLK => '0',
      DEN => '0',
      DI(15) => '0',
      DI(14) => '0',
      DI(13) => '0',
      DI(12) => '0',
      DI(11) => '0',
      DI(10) => '0',
      DI(9) => '0',
      DI(8) => '0',
      DI(7) => '0',
      DI(6) => '0',
      DI(5) => '0',
      DI(4) => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      DO(15 downto 0) => NLW_plle2_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_plle2_i_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => \^pll_locked_i\,
      PWRDWN => '0',
      RST => sys_rst
    );
po_delay_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o14\,
      I1 => I3,
      O => p_3_in
    );
rstdiv0_sync_r1_reg: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => \^sr\(0)
    );
rstdiv0_sync_r1_reg_rep: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O3
    );
\rstdiv0_sync_r1_reg_rep__0\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O4
    );
\rstdiv0_sync_r1_reg_rep__1\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O5
    );
\rstdiv0_sync_r1_reg_rep__10\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => \^o14\
    );
\rstdiv0_sync_r1_reg_rep__11\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => \^o15\
    );
\rstdiv0_sync_r1_reg_rep__2\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O6(0)
    );
\rstdiv0_sync_r1_reg_rep__3\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O7
    );
\rstdiv0_sync_r1_reg_rep__4\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O8(0)
    );
\rstdiv0_sync_r1_reg_rep__5\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O9
    );
\rstdiv0_sync_r1_reg_rep__6\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O10
    );
\rstdiv0_sync_r1_reg_rep__7\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O11
    );
\rstdiv0_sync_r1_reg_rep__8\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O12
    );
\rstdiv0_sync_r1_reg_rep__9\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(11),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => O13
    );
\rstdiv0_sync_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => \^o2\,
      I1 => iodelay_ctrl_rdy,
      I2 => sys_rst,
      I3 => ref_dll_lock,
      O => \n_0_rstdiv0_sync_r[11]_i_1\
    );
\rstdiv0_sync_r_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => '0',
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(0)
    );
\rstdiv0_sync_r_reg[10]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(9),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(10)
    );
\rstdiv0_sync_r_reg[11]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(10),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(11)
    );
\rstdiv0_sync_r_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(0),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(1)
    );
\rstdiv0_sync_r_reg[2]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(1),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(2)
    );
\rstdiv0_sync_r_reg[3]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(2),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(3)
    );
\rstdiv0_sync_r_reg[4]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(3),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(4)
    );
\rstdiv0_sync_r_reg[5]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(4),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(5)
    );
\rstdiv0_sync_r_reg[6]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(5),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(6)
    );
\rstdiv0_sync_r_reg[7]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(6),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(7)
    );
\rstdiv0_sync_r_reg[8]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(7),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(8)
    );
\rstdiv0_sync_r_reg[9]\: unisim.vcomponents.FDPE
    port map (
      C => \^o1\,
      CE => '1',
      D => rstdiv0_sync_r(8),
      PRE => \n_0_rstdiv0_sync_r[11]_i_1\,
      Q => rstdiv0_sync_r(9)
    );
u_bufg_clkdiv0: unisim.vcomponents.BUFG
    port map (
      I => clk_pll_i,
      O => \^o1\
    );
u_bufh_auxout_clk: unisim.vcomponents.BUFH
    port map (
      I => auxout_clk_i,
      O => n_0_u_bufh_auxout_clk
    );
u_bufh_pll_clk3: unisim.vcomponents.BUFH
    port map (
      I => pll_clk3_out,
      O => pll_clk3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_iodelay_ctrl is
  port (
    iodelay_ctrl_rdy : out STD_LOGIC;
    CLK : in STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_iodelay_ctrl : entity is "mig_7series_v2_0_iodelay_ctrl";
end migmig_7series_v2_0_iodelay_ctrl;

architecture STRUCTURE of migmig_7series_v2_0_iodelay_ctrl is
  signal \n_0_rst_ref_sync_r_reg[0]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[10]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[11]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[12]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[13]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[1]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[2]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[3]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[4]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[5]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[6]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[7]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[8]\ : STD_LOGIC;
  signal \n_0_rst_ref_sync_r_reg[9]\ : STD_LOGIC;
  signal rst_ref : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of u_idelayctrl : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of u_idelayctrl : label is "MIG_IODELAY_MIG";
begin
\rst_ref_sync_r_reg[0]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[0]\
    );
\rst_ref_sync_r_reg[10]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[9]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[10]\
    );
\rst_ref_sync_r_reg[11]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[10]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[11]\
    );
\rst_ref_sync_r_reg[12]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[11]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[12]\
    );
\rst_ref_sync_r_reg[13]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[12]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[13]\
    );
\rst_ref_sync_r_reg[14]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[13]\,
      PRE => sys_rst,
      Q => rst_ref
    );
\rst_ref_sync_r_reg[1]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[0]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[1]\
    );
\rst_ref_sync_r_reg[2]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[1]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[2]\
    );
\rst_ref_sync_r_reg[3]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[2]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[3]\
    );
\rst_ref_sync_r_reg[4]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[3]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[4]\
    );
\rst_ref_sync_r_reg[5]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[4]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[5]\
    );
\rst_ref_sync_r_reg[6]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[5]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[6]\
    );
\rst_ref_sync_r_reg[7]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[6]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[7]\
    );
\rst_ref_sync_r_reg[8]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[7]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[8]\
    );
\rst_ref_sync_r_reg[9]\: unisim.vcomponents.FDPE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rst_ref_sync_r_reg[8]\,
      PRE => sys_rst,
      Q => \n_0_rst_ref_sync_r_reg[9]\
    );
u_idelayctrl: unisim.vcomponents.IDELAYCTRL
    port map (
      RDY => iodelay_ctrl_rdy,
      REFCLK => CLK,
      RST => rst_ref
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_rank_cntrl is
  port (
    read_this_rank_r : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    periodic_rd_request_r : out STD_LOGIC;
    periodic_rd_cntr1_r : out STD_LOGIC;
    refresh_bank_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    app_ref_ns : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    act_this_rank : in STD_LOGIC;
    CLK : in STD_LOGIC;
    read_this_rank : in STD_LOGIC;
    I5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    I4 : in STD_LOGIC;
    maint_ref_zq_wip : in STD_LOGIC;
    I6 : in STD_LOGIC;
    periodic_rd_grant_r : in STD_LOGIC;
    int_read_this_rank : in STD_LOGIC;
    app_ref_r : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    maint_prescaler_tick_r : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_rank_cntrl : entity is "mig_7series_v2_0_rank_cntrl";
end migmig_7series_v2_0_rank_cntrl;

architecture STRUCTURE of migmig_7series_v2_0_rank_cntrl is
  signal act_delayed : STD_LOGIC;
  signal faw_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_inhbt_act_faw.faw_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_inhbt_act_faw.faw_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_inhbt_act_faw.faw_cnt_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_inhbt_act_faw.inhbt_act_faw_r_i_1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_request_r_i_1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_request_r_i_2\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1\ : STD_LOGIC;
  signal \^periodic_rd_cntr1_r\ : STD_LOGIC;
  signal \^periodic_rd_request_r\ : STD_LOGIC;
  signal periodic_rd_timer_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^refresh_bank_r\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \inhbt_act_faw.SRLC32E0\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \inhbt_act_faw.SRLC32E0\ : label is "SRLC32E";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl ";
  attribute srl_name : string;
  attribute srl_name of \inhbt_act_faw.SRLC32E0\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[0]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \inhbt_act_faw.faw_cnt_r[1]_i_1\ : label is "soft_lutpair646";
begin
  periodic_rd_cntr1_r <= \^periodic_rd_cntr1_r\;
  periodic_rd_request_r <= \^periodic_rd_request_r\;
  refresh_bank_r <= \^refresh_bank_r\;
app_ref_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
    port map (
      I0 => \^refresh_bank_r\,
      I1 => app_ref_r,
      I2 => app_ref_req,
      I3 => I3,
      O => app_ref_ns
    );
\inhbt_act_faw.SRLC32E0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
    port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => act_this_rank,
      Q => act_delayed
    );
\inhbt_act_faw.faw_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4114"
    )
    port map (
      I0 => I4,
      I1 => act_delayed,
      I2 => act_this_rank,
      I3 => faw_cnt_r(0),
      O => \n_0_inhbt_act_faw.faw_cnt_r[0]_i_1\
    );
\inhbt_act_faw.faw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45511004"
    )
    port map (
      I0 => I4,
      I1 => act_delayed,
      I2 => act_this_rank,
      I3 => faw_cnt_r(0),
      I4 => faw_cnt_r(1),
      O => \n_0_inhbt_act_faw.faw_cnt_r[1]_i_1\
    );
\inhbt_act_faw.faw_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555110000004"
    )
    port map (
      I0 => I4,
      I1 => act_delayed,
      I2 => faw_cnt_r(0),
      I3 => act_this_rank,
      I4 => faw_cnt_r(1),
      I5 => faw_cnt_r(2),
      O => \n_0_inhbt_act_faw.faw_cnt_r[2]_i_1\
    );
\inhbt_act_faw.faw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_inhbt_act_faw.faw_cnt_r[0]_i_1\,
      Q => faw_cnt_r(0),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_inhbt_act_faw.faw_cnt_r[1]_i_1\,
      Q => faw_cnt_r(1),
      R => '0'
    );
\inhbt_act_faw.faw_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_inhbt_act_faw.faw_cnt_r[2]_i_1\,
      Q => faw_cnt_r(2),
      R => '0'
    );
\inhbt_act_faw.inhbt_act_faw_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004100010000010"
    )
    port map (
      I0 => I4,
      I1 => faw_cnt_r(1),
      I2 => faw_cnt_r(2),
      I3 => act_delayed,
      I4 => faw_cnt_r(0),
      I5 => act_this_rank,
      O => \n_0_inhbt_act_faw.inhbt_act_faw_r_i_1\
    );
\inhbt_act_faw.inhbt_act_faw_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_inhbt_act_faw.inhbt_act_faw_r_i_1\,
      Q => inhbt_act_faw_r,
      R => '0'
    );
maint_ref_zq_wip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF2000002020"
    )
    port map (
      I0 => I3,
      I1 => \^refresh_bank_r\,
      I2 => insert_maint_r1,
      I3 => maint_wip_r,
      I4 => I4,
      I5 => maint_ref_zq_wip,
      O => O1
    );
\periodic_rd_generation.periodic_rd_cntr1_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^periodic_rd_cntr1_r\,
      R => SR(0)
    );
\periodic_rd_generation.periodic_rd_request_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001555FFFFFFFF"
    )
    port map (
      I0 => \n_0_periodic_rd_generation.periodic_rd_request_r_i_2\,
      I1 => I6,
      I2 => periodic_rd_grant_r,
      I3 => \^periodic_rd_cntr1_r\,
      I4 => int_read_this_rank,
      I5 => I3,
      O => \n_0_periodic_rd_generation.periodic_rd_request_r_i_1\
    );
\periodic_rd_generation.periodic_rd_request_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDFF"
    )
    port map (
      I0 => periodic_rd_timer_r(0),
      I1 => periodic_rd_timer_r(1),
      I2 => periodic_rd_timer_r(2),
      I3 => maint_prescaler_tick_r,
      I4 => \^periodic_rd_request_r\,
      O => \n_0_periodic_rd_generation.periodic_rd_request_r_i_2\
    );
\periodic_rd_generation.periodic_rd_request_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_rd_generation.periodic_rd_request_r_i_1\,
      Q => \^periodic_rd_request_r\,
      R => I5
    );
\periodic_rd_generation.periodic_rd_timer_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEEBBEA00000000"
    )
    port map (
      I0 => int_read_this_rank,
      I1 => maint_prescaler_tick_r,
      I2 => periodic_rd_timer_r(2),
      I3 => periodic_rd_timer_r(0),
      I4 => periodic_rd_timer_r(1),
      I5 => I3,
      O => \n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1\
    );
\periodic_rd_generation.periodic_rd_timer_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000098AA0000"
    )
    port map (
      I0 => periodic_rd_timer_r(1),
      I1 => periodic_rd_timer_r(0),
      I2 => periodic_rd_timer_r(2),
      I3 => maint_prescaler_tick_r,
      I4 => I3,
      I5 => int_read_this_rank,
      O => \n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1\
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFABA00000000"
    )
    port map (
      I0 => int_read_this_rank,
      I1 => maint_prescaler_tick_r,
      I2 => periodic_rd_timer_r(2),
      I3 => periodic_rd_timer_r(0),
      I4 => periodic_rd_timer_r(1),
      I5 => I3,
      O => \n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1\
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1\,
      Q => periodic_rd_timer_r(0),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1\,
      Q => periodic_rd_timer_r(1),
      R => '0'
    );
\periodic_rd_generation.periodic_rd_timer_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1\,
      Q => periodic_rd_timer_r(2),
      R => '0'
    );
\periodic_rd_generation.read_this_rank_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => read_this_rank,
      Q => read_this_rank_r,
      R => '0'
    );
\refresh_generation.refresh_bank_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => \^refresh_bank_r\,
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I10(0),
      Q => Q(0),
      R => '0'
    );
\rtw_timer.rtw_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I10(1),
      Q => Q(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_round_robin_arb is
  port (
    O1 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I5 : in STD_LOGIC;
    upd_last_master_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    sre_request_r : in STD_LOGIC;
    refresh_bank_r : in STD_LOGIC;
    maint_sre_r : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    inhbt_srx : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_round_robin_arb : entity is "mig_7series_v2_0_round_robin_arb";
end migmig_7series_v2_0_round_robin_arb;

architecture STRUCTURE of migmig_7series_v2_0_round_robin_arb is
  signal \^o15\ : STD_LOGIC;
  signal last_master_r : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \n_0_grant_r[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_grant_r_reg[2]\ : STD_LOGIC;
  signal p_3_in5_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[2]_i_2__2\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__3\ : label is "soft_lutpair647";
begin
  O15 <= \^o15\;
\grant_r[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
    port map (
      I0 => I3,
      I1 => sre_request_r,
      I2 => \n_0_grant_r[2]_i_2__2\,
      I3 => refresh_bank_r,
      O => \n_0_grant_r[2]_i_1__3\
    );
\grant_r[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
    port map (
      I0 => I5,
      I1 => last_master_r(2),
      I2 => upd_last_master_r,
      I3 => \n_0_grant_r_reg[2]\,
      O => \n_0_grant_r[2]_i_2__2\
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1__3\,
      Q => \n_0_grant_r_reg[2]\,
      R => '0'
    );
\last_master_r[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => \n_0_grant_r_reg[2]\,
      I1 => upd_last_master_r,
      I2 => last_master_r(2),
      I3 => I5,
      O => p_3_in5_in
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_3_in5_in,
      Q => last_master_r(2),
      R => '0'
    );
\maintenance_request.maint_sre_r_lcl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B888"
    )
    port map (
      I0 => \n_0_grant_r_reg[2]\,
      I1 => upd_last_master_r,
      I2 => maint_sre_r,
      I3 => \^o15\,
      I4 => I5,
      O => O1
    );
\maintenance_request.maint_srx_r_lcl_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFEFEFE0EFE0EF"
    )
    port map (
      I0 => app_sr_req,
      I1 => inhbt_srx,
      I2 => maint_sre_r,
      I3 => I1,
      I4 => \n_0_grant_r_reg[2]\,
      I5 => upd_last_master_r,
      O => \^o15\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_round_robin_arb__parameterized1\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O11 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    rnk_config_strobe_ns : out STD_LOGIC;
    granted_col_ns : out STD_LOGIC;
    O20 : out STD_LOGIC;
    mc_address_ns : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_wr_data_buf_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_aux_out_r0 : out STD_LOGIC;
    O49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O22 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    I11 : in STD_LOGIC;
    rnk_config_valid_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_0 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I24 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I28 : in STD_LOGIC;
    rnk_config_strobe : in STD_LOGIC;
    \genblk3[1].rnk_config_strobe_r_reg\ : in STD_LOGIC;
    \genblk3[2].rnk_config_strobe_r_reg\ : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    demand_priority_r : in STD_LOGIC;
    demanded_prior_r : in STD_LOGIC;
    demand_priority_r_4 : in STD_LOGIC;
    demanded_prior_r_5 : in STD_LOGIC;
    demand_priority_r_6 : in STD_LOGIC;
    demanded_prior_r_7 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    demand_priority_r_8 : in STD_LOGIC;
    demanded_prior_r_9 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I34 : in STD_LOGIC;
    req_bank_rdy_ns_11 : in STD_LOGIC;
    req_bank_rdy_ns_10 : in STD_LOGIC;
    req_bank_rdy_ns_12 : in STD_LOGIC;
    req_bank_rdy_ns : in STD_LOGIC;
    I35 : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    p_93_out : in STD_LOGIC;
    auto_pre_r_13 : in STD_LOGIC;
    auto_pre_r_14 : in STD_LOGIC;
    I48 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_71_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I50 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mc_aux_out_r : in STD_LOGIC;
    I59 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr_r : in STD_LOGIC;
    req_bank_rdy_r : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    col_periodic_rd_r : in STD_LOGIC;
    req_bank_rdy_r_18 : in STD_LOGIC;
    req_bank_rdy_r_19 : in STD_LOGIC;
    req_bank_rdy_r_20 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_round_robin_arb__parameterized1\ : entity is "mig_7series_v2_0_round_robin_arb";
end \migmig_7series_v2_0_round_robin_arb__parameterized1\;

architecture STRUCTURE of \migmig_7series_v2_0_round_robin_arb__parameterized1\ is
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_cmd_pipe_plus.mc_address[0]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[10]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[1]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[2]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[3]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[4]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[5]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[6]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[7]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[8]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[9]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[0]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[1]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[2]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_we_n[0]_i_2\ : STD_LOGIC;
  signal \n_0_col_mux.col_periodic_rd_r_i_2\ : STD_LOGIC;
  signal \n_0_col_mux.col_rd_wr_r_i_2\ : STD_LOGIC;
  signal \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_grant_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[0]_i_4\ : STD_LOGIC;
  signal \n_0_grant_r[0]_i_8\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_5__1\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_6__1\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_8__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_6\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_10__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_15\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_19\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_20\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_24\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_27\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_8__1\ : STD_LOGIC;
  signal \n_0_periodic_rd_generation.read_this_rank_r_i_2\ : STD_LOGIC;
  signal \n_0_rtw_timer.rtw_cnt_r[1]_i_2\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_5_in9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_cmd[1]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[2]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_data_offset[5]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_odt[0]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \col_mux.col_rd_wr_r_i_2\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of demand_priority_r_i_4 : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__0\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \demand_priority_r_i_4__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \grant_r[3]_i_10__1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \grant_r[3]_i_14__0\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \grant_r[3]_i_3__1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1__2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \last_master_r[1]_i_1__2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__2\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \last_master_r[3]_i_1__2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \mc_aux_out_r[0]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \rnk_config_strobe_r[0]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of rnk_config_valid_r_lcl_i_1 : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \rtw_timer.rtw_cnt_r[1]_i_2\ : label is "soft_lutpair576";
begin
  O10 <= \^o10\;
  O11 <= \^o11\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8(1 downto 0) <= \^o8\(1 downto 0);
  O9 <= \^o9\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\cmd_pipe_plus.mc_address[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[0]_i_2\,
      I1 => I48(0),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(0),
      I5 => \^q\(2),
      O => mc_address_ns(0)
    );
\cmd_pipe_plus.mc_address[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[0]_i_2\
    );
\cmd_pipe_plus.mc_address[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[10]_i_2\,
      I1 => auto_pre_r_13,
      I2 => \^q\(3),
      I3 => I2,
      I4 => auto_pre_r_14,
      I5 => \^q\(2),
      O => mc_address_ns(10)
    );
\cmd_pipe_plus.mc_address[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => auto_pre_r,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => auto_pre_r_0,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[10]_i_2\
    );
\cmd_pipe_plus.mc_address[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => I2,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => mc_address_ns(11)
    );
\cmd_pipe_plus.mc_address[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[1]_i_2\,
      I1 => I48(1),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(1),
      I5 => \^q\(2),
      O => mc_address_ns(1)
    );
\cmd_pipe_plus.mc_address[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[1]_i_2\
    );
\cmd_pipe_plus.mc_address[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[2]_i_2\,
      I1 => I48(2),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(2),
      I5 => \^q\(2),
      O => mc_address_ns(2)
    );
\cmd_pipe_plus.mc_address[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(2),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[2]_i_2\
    );
\cmd_pipe_plus.mc_address[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[3]_i_2\,
      I1 => I48(3),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(3),
      I5 => \^q\(2),
      O => mc_address_ns(3)
    );
\cmd_pipe_plus.mc_address[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(3),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[3]_i_2\
    );
\cmd_pipe_plus.mc_address[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[4]_i_2\,
      I1 => I48(4),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(4),
      I5 => \^q\(2),
      O => mc_address_ns(4)
    );
\cmd_pipe_plus.mc_address[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[4]_i_2\
    );
\cmd_pipe_plus.mc_address[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[5]_i_2\,
      I1 => I48(5),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(5),
      I5 => \^q\(2),
      O => mc_address_ns(5)
    );
\cmd_pipe_plus.mc_address[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(5),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[5]_i_2\
    );
\cmd_pipe_plus.mc_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[6]_i_2\,
      I1 => I48(6),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(6),
      I5 => \^q\(2),
      O => mc_address_ns(6)
    );
\cmd_pipe_plus.mc_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(6),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(6),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[6]_i_2\
    );
\cmd_pipe_plus.mc_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[7]_i_2\,
      I1 => I48(7),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(7),
      I5 => \^q\(2),
      O => mc_address_ns(7)
    );
\cmd_pipe_plus.mc_address[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(7),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[7]_i_2\
    );
\cmd_pipe_plus.mc_address[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[8]_i_2\,
      I1 => I48(8),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(8),
      I5 => \^q\(2),
      O => mc_address_ns(8)
    );
\cmd_pipe_plus.mc_address[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(8),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(8),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[8]_i_2\
    );
\cmd_pipe_plus.mc_address[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[9]_i_2\,
      I1 => I48(9),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I49(9),
      I5 => \^q\(2),
      O => mc_address_ns(9)
    );
\cmd_pipe_plus.mc_address[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => I22(9),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => I23(9),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[9]_i_2\
    );
\cmd_pipe_plus.mc_bank[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[0]_i_2\,
      I1 => I55(0),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I56(0),
      I5 => \^q\(2),
      O => O44(0)
    );
\cmd_pipe_plus.mc_bank[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => I57(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => I58(0),
      O => \n_0_cmd_pipe_plus.mc_bank[0]_i_2\
    );
\cmd_pipe_plus.mc_bank[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[1]_i_2\,
      I1 => I55(1),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I56(1),
      I5 => \^q\(2),
      O => O44(1)
    );
\cmd_pipe_plus.mc_bank[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => I57(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => I58(1),
      O => \n_0_cmd_pipe_plus.mc_bank[1]_i_2\
    );
\cmd_pipe_plus.mc_bank[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[2]_i_2\,
      I1 => I55(2),
      I2 => \^q\(3),
      I3 => I2,
      I4 => I56(2),
      I5 => \^q\(2),
      O => O44(2)
    );
\cmd_pipe_plus.mc_bank[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => I57(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => I58(2),
      O => \n_0_cmd_pipe_plus.mc_bank[2]_i_2\
    );
\cmd_pipe_plus.mc_cmd[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o10\,
      I1 => I2,
      O => E(0)
    );
\cmd_pipe_plus.mc_data_offset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => I2,
      I1 => I59(0),
      I2 => \^o10\,
      O => O49(0)
    );
\cmd_pipe_plus.mc_data_offset[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o10\,
      I1 => I2,
      O => O21
    );
\cmd_pipe_plus.mc_odt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => mc_aux_out_r,
      I1 => \^o10\,
      I2 => I2,
      O => mc_odt_ns(0)
    );
\cmd_pipe_plus.mc_we_n[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACFCAC0FFFFFFFF"
    )
    port map (
      I0 => I28,
      I1 => I9,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \n_0_cmd_pipe_plus.mc_we_n[0]_i_2\,
      I5 => I2,
      O => O17(0)
    );
\cmd_pipe_plus.mc_we_n[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I17,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => I3,
      O => \n_0_cmd_pipe_plus.mc_we_n[0]_i_2\
    );
\col_mux.col_periodic_rd_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
    port map (
      I0 => p_71_out,
      I1 => p_32_out,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \n_0_col_mux.col_periodic_rd_r_i_2\,
      O => DIC(0)
    );
\col_mux.col_periodic_rd_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => p_110_out,
      I1 => \^q\(1),
      I2 => p_149_out,
      I3 => \^q\(0),
      I4 => col_periodic_rd_r,
      I5 => I31,
      O => \n_0_col_mux.col_periodic_rd_r_i_2\
    );
\col_mux.col_rd_wr_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFAFFFAEEFAAA"
    )
    port map (
      I0 => \n_0_col_mux.col_rd_wr_r_i_2\,
      I1 => I28,
      I2 => I9,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \n_0_cmd_pipe_plus.mc_we_n[0]_i_2\,
      O => \^o10\
    );
\col_mux.col_rd_wr_r_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => col_rd_wr_r,
      I4 => \^q\(0),
      O => \n_0_col_mux.col_rd_wr_r_i_2\
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
    port map (
      I0 => I52(0),
      I1 => \^q\(0),
      I2 => I53(0),
      I3 => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2\,
      I4 => \^q\(1),
      I5 => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_3\,
      O => col_wr_data_buf_addr(0)
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2\
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
    port map (
      I0 => \^q\(1),
      I1 => I54(0),
      I2 => I50(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I51(0),
      O => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_3\
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
    port map (
      I0 => I52(1),
      I1 => \^q\(0),
      I2 => I53(1),
      I3 => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2\,
      I4 => \^q\(1),
      I5 => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2\,
      O => col_wr_data_buf_addr(1)
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
    port map (
      I0 => \^q\(1),
      I1 => I54(1),
      I2 => I50(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I51(1),
      O => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2\
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B800"
    )
    port map (
      I0 => I52(2),
      I1 => \^q\(0),
      I2 => I53(2),
      I3 => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2\,
      I4 => \^q\(1),
      I5 => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2\,
      O => col_wr_data_buf_addr(2)
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
    port map (
      I0 => \^q\(1),
      I1 => I54(2),
      I2 => I50(2),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => I51(2),
      O => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2\
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
    port map (
      I0 => I50(3),
      I1 => I51(3),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2\,
      O => col_wr_data_buf_addr(3)
    );
\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => I54(3),
      I1 => \^q\(1),
      I2 => I52(3),
      I3 => \^q\(0),
      I4 => I53(3),
      O => \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2\
    );
demand_priority_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => I2,
      I1 => \^q\(0),
      I2 => req_bank_rdy_r,
      O => O22
    );
\demand_priority_r_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => req_bank_rdy_r_18,
      I1 => \^q\(1),
      I2 => I2,
      O => O24
    );
\demand_priority_r_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => req_bank_rdy_r_19,
      I1 => \^q\(2),
      I2 => I2,
      O => O25
    );
\demand_priority_r_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => req_bank_rdy_r_20,
      I1 => \^q\(3),
      I2 => I2,
      O => O26
    );
\grant_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0000000E000"
    )
    port map (
      I0 => \n_0_grant_r[1]_i_2\,
      I1 => \n_0_grant_r[0]_i_2\,
      I2 => I42,
      I3 => \n_0_grant_r[0]_i_4\,
      I4 => \^o9\,
      I5 => I43,
      O => \n_0_grant_r[0]_i_1__0\
    );
\grant_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
    port map (
      I0 => \^q\(0),
      I1 => last_master_r(0),
      I2 => I31,
      I3 => \^q\(1),
      I4 => I2,
      I5 => last_master_r(1),
      O => \n_0_grant_r[0]_i_2\
    );
\grant_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFFFFFF"
    )
    port map (
      I0 => \^o4\,
      I1 => I9,
      I2 => \^o8\(1),
      I3 => I10,
      I4 => \^o6\,
      O => \n_0_grant_r[0]_i_4\
    );
\grant_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002022"
    )
    port map (
      I0 => \n_0_grant_r[0]_i_8\,
      I1 => I19,
      I2 => I20,
      I3 => \n_0_grant_r[3]_i_19\,
      I4 => I21,
      I5 => I1,
      O => \^o9\
    );
\grant_r[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \^q\(1),
      I1 => ofs_rdy_r_3,
      I2 => rnk_config_strobe,
      I3 => \genblk3[1].rnk_config_strobe_r_reg\,
      I4 => \genblk3[2].rnk_config_strobe_r_reg\,
      O => \n_0_grant_r[0]_i_8\
    );
\grant_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D000D0D"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_grant_r[1]_i_2\,
      I2 => I40,
      I3 => I41,
      I4 => \n_0_grant_r[1]_i_5__1\,
      I5 => \n_0_grant_r[1]_i_6__1\,
      O => \n_0_grant_r[1]_i_1__0\
    );
\grant_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DFDFDFDFDF"
    )
    port map (
      I0 => \^o7\,
      I1 => \n_0_grant_r[3]_i_20\,
      I2 => I47,
      I3 => \^o6\,
      I4 => \n_0_grant_r[1]_i_8__0\,
      I5 => I10,
      O => \n_0_grant_r[1]_i_2\
    );
\grant_r[1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F755F7"
    )
    port map (
      I0 => I1,
      I1 => req_bank_rdy_ns_11,
      I2 => \^o13\,
      I3 => req_bank_rdy_ns_10,
      I4 => \^o14\,
      O => \^o3\
    );
\grant_r[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000045404540"
    )
    port map (
      I0 => I11,
      I1 => \^q\(2),
      I2 => I2,
      I3 => last_master_r(2),
      I4 => I9,
      I5 => \^o4\,
      O => \n_0_grant_r[1]_i_5__1\
    );
\grant_r[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D000D0D0"
    )
    port map (
      I0 => \^o4\,
      I1 => I3,
      I2 => I4,
      I3 => p_3_in,
      I4 => \n_0_grant_r[2]_i_2__1\,
      I5 => \^o5\,
      O => \n_0_grant_r[1]_i_6__1\
    );
\grant_r[1]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
    port map (
      I0 => \n_0_rtw_timer.rtw_cnt_r[1]_i_2\,
      I1 => \^o10\,
      I2 => I27(1),
      I3 => I34,
      I4 => I9,
      O => \n_0_grant_r[1]_i_8__0\
    );
\grant_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
    port map (
      I0 => \n_0_grant_r[2]_i_2__1\,
      I1 => \n_0_grant_r[3]_i_2\,
      I2 => I44,
      I3 => \n_0_grant_r[3]_i_5__1\,
      I4 => \^o6\,
      I5 => I45,
      O => \n_0_grant_r[2]_i_1__0\
    );
\grant_r[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005000000050303"
    )
    port map (
      I0 => \^q\(3),
      I1 => last_master_r(3),
      I2 => I31,
      I3 => \^q\(2),
      I4 => I2,
      I5 => last_master_r(2),
      O => \n_0_grant_r[2]_i_2__1\
    );
\grant_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020002"
    )
    port map (
      I0 => \n_0_grant_r[2]_i_6\,
      I1 => I14,
      I2 => I1,
      I3 => I15,
      I4 => I16,
      I5 => \n_0_grant_r[3]_i_19\,
      O => \^o6\
    );
\grant_r[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \^q\(3),
      I1 => ofs_rdy_r_2,
      I2 => rnk_config_strobe,
      I3 => \genblk3[1].rnk_config_strobe_r_reg\,
      I4 => \genblk3[2].rnk_config_strobe_r_reg\,
      O => \n_0_grant_r[2]_i_6\
    );
\grant_r[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFAABA"
    )
    port map (
      I0 => I25,
      I1 => \^q\(3),
      I2 => demand_priority_r_8,
      I3 => demanded_prior_r_9,
      I4 => I30,
      I5 => demand_priority_r_6,
      O => \^o15\
    );
\grant_r[3]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
    port map (
      I0 => \n_0_rtw_timer.rtw_cnt_r[1]_i_2\,
      I1 => \^o10\,
      I2 => I27(1),
      I3 => I34,
      I4 => I3,
      O => \n_0_grant_r[3]_i_10__1\
    );
\grant_r[3]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
    port map (
      I0 => I12,
      I1 => \n_0_grant_r[3]_i_19\,
      I2 => I5,
      I3 => \n_0_grant_r[3]_i_24\,
      I4 => I1,
      I5 => I6,
      O => \^o5\
    );
\grant_r[3]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFAABA"
    )
    port map (
      I0 => I25,
      I1 => \^q\(1),
      I2 => demand_priority_r_6,
      I3 => demanded_prior_r_7,
      I4 => I30,
      I5 => demand_priority_r_8,
      O => \^o14\
    );
\grant_r[3]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
    port map (
      I0 => I34,
      I1 => I27(1),
      I2 => \^o10\,
      I3 => \n_0_rtw_timer.rtw_cnt_r[1]_i_2\,
      O => \^o4\
    );
\grant_r[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \^q\(2),
      I1 => ofs_rdy_r_1,
      I2 => rnk_config_strobe,
      I3 => \genblk3[1].rnk_config_strobe_r_reg\,
      I4 => \genblk3[2].rnk_config_strobe_r_reg\,
      O => \n_0_grant_r[3]_i_15\
    );
\grant_r[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888FFFF"
    )
    port map (
      I0 => \^q\(3),
      I1 => wr_this_rank_r(3),
      I2 => \^q\(1),
      I3 => wr_this_rank_r(1),
      I4 => \n_0_grant_r[3]_i_27\,
      O => \n_0_grant_r[3]_i_19\
    );
\grant_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_2\,
      I1 => \n_0_grant_r[3]_i_3__1\,
      I2 => I46,
      I3 => \n_0_grant_r[3]_i_5__1\,
      I4 => \^o7\,
      I5 => \n_0_grant_r[3]_i_7__1\,
      O => \n_0_grant_r[3]_i_1__0\
    );
\grant_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF00DFDFDFDF"
    )
    port map (
      I0 => \^o9\,
      I1 => \n_0_grant_r[3]_i_8__1\,
      I2 => I18,
      I3 => \n_0_grant_r[3]_i_10__1\,
      I4 => \^o5\,
      I5 => I4,
      O => \n_0_grant_r[3]_i_2\
    );
\grant_r[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
    port map (
      I0 => \n_0_rtw_timer.rtw_cnt_r[1]_i_2\,
      I1 => \^o10\,
      I2 => I27(1),
      I3 => I34,
      I4 => I28,
      O => \n_0_grant_r[3]_i_20\
    );
\grant_r[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => rnk_config_strobe,
      I1 => \genblk3[1].rnk_config_strobe_r_reg\,
      I2 => \genblk3[2].rnk_config_strobe_r_reg\,
      I3 => ofs_rdy_r,
      I4 => \^q\(0),
      O => \n_0_grant_r[3]_i_24\
    );
\grant_r[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D5D5D5D5"
    )
    port map (
      I0 => \^q\(2),
      I1 => I28,
      I2 => p_54_out,
      I3 => I17,
      I4 => p_93_out,
      I5 => \^q\(1),
      O => O20
    );
\grant_r[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
    port map (
      I0 => wr_this_rank_r(2),
      I1 => \^q\(2),
      I2 => wr_this_rank_r(0),
      I3 => \^q\(0),
      O => \n_0_grant_r[3]_i_27\
    );
\grant_r[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
    port map (
      I0 => I31,
      I1 => last_master_r(3),
      I2 => I2,
      I3 => \^q\(3),
      O => \n_0_grant_r[3]_i_3__1\
    );
\grant_r[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020AA20"
    )
    port map (
      I0 => I1,
      I1 => \^o11\,
      I2 => req_bank_rdy_ns_12,
      I3 => req_bank_rdy_ns,
      I4 => \^o15\,
      O => \^o2\
    );
\grant_r[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
    port map (
      I0 => \^o4\,
      I1 => I17,
      I2 => \^o8\(0),
      I3 => \^o9\,
      I4 => I18,
      O => \n_0_grant_r[3]_i_5__1\
    );
\grant_r[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020002"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_15\,
      I1 => I7,
      I2 => I1,
      I3 => I8,
      I4 => I13,
      I5 => \n_0_grant_r[3]_i_19\,
      O => \^o7\
    );
\grant_r[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAFF"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_20\,
      I1 => \n_0_grant_r[3]_i_3__1\,
      I2 => \n_0_grant_r[0]_i_2\,
      I3 => I24,
      I4 => col_wait_r,
      I5 => I26,
      O => \n_0_grant_r[3]_i_7__1\
    );
\grant_r[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFAABA"
    )
    port map (
      I0 => I25,
      I1 => \^q\(0),
      I2 => demand_priority_r_4,
      I3 => demanded_prior_r_5,
      I4 => I29,
      I5 => demand_priority_r,
      O => \^o13\
    );
\grant_r[3]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
    port map (
      I0 => \n_0_rtw_timer.rtw_cnt_r[1]_i_2\,
      I1 => \^o10\,
      I2 => I27(1),
      I3 => I34,
      I4 => I17,
      O => \n_0_grant_r[3]_i_8__1\
    );
\grant_r[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEEEEFEE"
    )
    port map (
      I0 => I25,
      I1 => I29,
      I2 => \^q\(2),
      I3 => demand_priority_r,
      I4 => demanded_prior_r,
      I5 => demand_priority_r_4,
      O => \^o11\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[0]_i_1__0\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[1]_i_1__0\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1__0\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[3]_i_1__0\,
      Q => \^q\(3),
      R => '0'
    );
granted_col_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_2\,
      I1 => \n_0_grant_r[1]_i_2\,
      O => granted_col_ns
    );
\last_master_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(0),
      I1 => I2,
      I2 => \^q\(0),
      I3 => I31,
      O => \^o8\(0)
    );
\last_master_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(1),
      I1 => I2,
      I2 => \^q\(1),
      I3 => I31,
      O => p_3_in
    );
\last_master_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(2),
      I1 => I2,
      I2 => \^q\(2),
      I3 => I31,
      O => \^o8\(1)
    );
\last_master_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => \^q\(3),
      I1 => I2,
      I2 => last_master_r(3),
      I3 => I31,
      O => p_5_in9_in
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o8\(0),
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_3_in,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^o8\(1),
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in9_in,
      Q => last_master_r(3),
      R => '0'
    );
\mc_aux_out_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I2,
      I1 => \^o10\,
      O => mc_aux_out_r0
    );
\periodic_rd_generation.periodic_rd_timer_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
    port map (
      I0 => read_this_rank_r,
      I1 => \n_0_periodic_rd_generation.read_this_rank_r_i_2\,
      I2 => \^q\(0),
      I3 => rd_this_rank_r(0),
      I4 => \^q\(2),
      I5 => rd_this_rank_r(2),
      O => int_read_this_rank
    );
\periodic_rd_generation.read_this_rank_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      I0 => \n_0_periodic_rd_generation.read_this_rank_r_i_2\,
      I1 => \^q\(0),
      I2 => rd_this_rank_r(0),
      I3 => \^q\(2),
      I4 => rd_this_rank_r(2),
      O => read_this_rank
    );
\periodic_rd_generation.read_this_rank_r_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^q\(3),
      I1 => rd_this_rank_r(3),
      I2 => \^q\(1),
      I3 => rd_this_rank_r(1),
      O => \n_0_periodic_rd_generation.read_this_rank_r_i_2\
    );
\rnk_config_strobe_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      O => rnk_config_strobe_ns
    );
rnk_config_valid_r_lcl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
    port map (
      I0 => I11,
      I1 => \^o2\,
      I2 => \^o3\,
      I3 => rnk_config_valid_r,
      O => O1
    );
\rtw_timer.rtw_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070000"
    )
    port map (
      I0 => \n_0_rtw_timer.rtw_cnt_r[1]_i_2\,
      I1 => \^o10\,
      I2 => I35,
      I3 => I27(0),
      I4 => I27(1),
      O => O16(0)
    );
\rtw_timer.rtw_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
    port map (
      I0 => \n_0_rtw_timer.rtw_cnt_r[1]_i_2\,
      I1 => \^o10\,
      I2 => I27(1),
      I3 => I27(0),
      I4 => I11,
      O => O16(1)
    );
\rtw_timer.rtw_cnt_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \n_0_rtw_timer.rtw_cnt_r[1]_i_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_round_robin_arb__parameterized1_3\ is
  port (
    O1 : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    O12 : out STD_LOGIC;
    I11 : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    rnk_config_valid_r : in STD_LOGIC;
    O15 : in STD_LOGIC;
    req_bank_rdy_ns : in STD_LOGIC;
    O14 : in STD_LOGIC;
    req_bank_rdy_ns_10 : in STD_LOGIC;
    O13 : in STD_LOGIC;
    req_bank_rdy_ns_11 : in STD_LOGIC;
    O11 : in STD_LOGIC;
    req_bank_rdy_ns_12 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    rnk_config_strobe : in STD_LOGIC;
    \genblk3[2].rnk_config_strobe_r_reg\ : in STD_LOGIC;
    \genblk3[1].rnk_config_strobe_r_reg\ : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_round_robin_arb__parameterized1_3\ : entity is "mig_7series_v2_0_round_robin_arb";
end \migmig_7series_v2_0_round_robin_arb__parameterized1_3\;

architecture STRUCTURE of \migmig_7series_v2_0_round_robin_arb__parameterized1_3\ is
  signal \^o1\ : STD_LOGIC;
  signal grant_config_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_grant_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_5__2\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_rnk_config_r[0]_i_2\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in16_in : STD_LOGIC;
  signal p_5_in9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[3]_i_7__0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \rnk_config_r[0]_i_1\ : label is "soft_lutpair586";
begin
  O1 <= \^o1\;
\grant_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CC04"
    )
    port map (
      I0 => p_5_in16_in,
      I1 => I36,
      I2 => p_3_in,
      I3 => I1,
      I4 => \n_0_grant_r[3]_i_5__2\,
      I5 => \n_0_grant_r[2]_i_3__1\,
      O => \n_0_grant_r[0]_i_1\
    );
\grant_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
    port map (
      I0 => I39,
      I1 => \n_0_grant_r[2]_i_3__1\,
      I2 => \n_0_grant_r[1]_i_3__2\,
      I3 => I1,
      I4 => p_3_in,
      O => \n_0_grant_r[1]_i_1\
    );
\grant_r[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220000"
    )
    port map (
      I0 => \^o1\,
      I1 => O11,
      I2 => p_3_in,
      I3 => \n_0_grant_r[2]_i_2__0\,
      I4 => req_bank_rdy_ns_12,
      O => \n_0_grant_r[1]_i_3__2\
    );
\grant_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
    port map (
      I0 => I2,
      I1 => \n_0_grant_r[2]_i_2__0\,
      I2 => \n_0_grant_r[3]_i_5__2\,
      I3 => \n_0_grant_r[2]_i_3__1\,
      I4 => I37,
      O => \n_0_grant_r[2]_i_1\
    );
\grant_r[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005000533"
    )
    port map (
      I0 => grant_config_r(2),
      I1 => last_master_r(2),
      I2 => grant_config_r(3),
      I3 => rnk_config_strobe,
      I4 => last_master_r(3),
      I5 => I35,
      O => \n_0_grant_r[2]_i_2__0\
    );
\grant_r[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o1\,
      I1 => p_5_in,
      I2 => O14,
      I3 => req_bank_rdy_ns_10,
      O => \n_0_grant_r[2]_i_3__1\
    );
\grant_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000005D"
    )
    port map (
      I0 => p_5_in9_in,
      I1 => I37,
      I2 => I2,
      I3 => I38,
      I4 => \n_0_grant_r[3]_i_5__2\,
      I5 => \n_0_grant_r[3]_i_6__2\,
      O => \n_0_grant_r[3]_i_1\
    );
\grant_r[3]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \^o1\,
      I1 => p_5_in16_in,
      I2 => O15,
      I3 => req_bank_rdy_ns,
      O => \n_0_grant_r[3]_i_5__2\
    );
\grant_r[3]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
    port map (
      I0 => \^o1\,
      I1 => O13,
      I2 => p_3_in,
      I3 => p_5_in16_in,
      I4 => req_bank_rdy_ns_11,
      O => \n_0_grant_r[3]_i_6__2\
    );
\grant_r[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
    port map (
      I0 => I11,
      I1 => rnk_config_r,
      I2 => \n_0_rnk_config_r[0]_i_2\,
      I3 => rnk_config_valid_r,
      O => \^o1\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[0]_i_1\,
      Q => grant_config_r(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[1]_i_1\,
      Q => grant_config_r(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1\,
      Q => grant_config_r(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[3]_i_1\,
      Q => grant_config_r(3),
      R => '0'
    );
\last_master_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(0),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(0),
      I3 => I35,
      O => p_5_in16_in
    );
\last_master_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(1),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(1),
      I3 => I35,
      O => p_3_in
    );
\last_master_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(2),
      I1 => rnk_config_strobe,
      I2 => grant_config_r(2),
      I3 => I35,
      O => p_5_in
    );
\last_master_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
    port map (
      I0 => I31,
      I1 => last_master_r(3),
      I2 => rnk_config_strobe,
      I3 => grant_config_r(3),
      O => p_5_in9_in
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in16_in,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_3_in,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in9_in,
      Q => last_master_r(3),
      R => '0'
    );
override_demand_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \genblk3[2].rnk_config_strobe_r_reg\,
      I1 => \genblk3[1].rnk_config_strobe_r_reg\,
      I2 => rnk_config_strobe,
      O => O12
    );
\rnk_config_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_rnk_config_r[0]_i_2\,
      I1 => rnk_config_r,
      I2 => I11,
      O => p_2_in
    );
\rnk_config_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555557"
    )
    port map (
      I0 => rnk_config_strobe,
      I1 => grant_config_r(1),
      I2 => grant_config_r(0),
      I3 => grant_config_r(2),
      I4 => grant_config_r(3),
      O => \n_0_rnk_config_r[0]_i_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_round_robin_arb__parameterized1_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_address_ns : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I32 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    p_37_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I68 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I69 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_round_robin_arb__parameterized1_4\ : entity is "mig_7series_v2_0_round_robin_arb";
end \migmig_7series_v2_0_round_robin_arb__parameterized1_4\;

architecture STRUCTURE of \migmig_7series_v2_0_round_robin_arb__parameterized1_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_cmd_pipe_plus.mc_address[26]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[27]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[28]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[29]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[30]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[31]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[32]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[33]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[34]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[35]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[37]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[38]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[6]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[7]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[8]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_we_n[2]_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_4\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in16_in : STD_LOGIC;
  signal p_5_in9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_r[1]_i_4__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \grant_r[3]_i_4\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1__0\ : label is "soft_lutpair588";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\cmd_pipe_plus.mc_address[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[26]_i_2\,
      I1 => \^q\(3),
      I2 => I68(0),
      I3 => I1,
      I4 => I69(0),
      I5 => \^q\(2),
      O => mc_address_ns(0)
    );
\cmd_pipe_plus.mc_address[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(0),
      I2 => \^q\(1),
      I3 => I33(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[26]_i_2\
    );
\cmd_pipe_plus.mc_address[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[27]_i_2\,
      I1 => \^q\(3),
      I2 => I68(1),
      I3 => I1,
      I4 => I69(1),
      I5 => \^q\(2),
      O => mc_address_ns(1)
    );
\cmd_pipe_plus.mc_address[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => I32(1),
      I4 => \^q\(1),
      I5 => I33(1),
      O => \n_0_cmd_pipe_plus.mc_address[27]_i_2\
    );
\cmd_pipe_plus.mc_address[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[28]_i_2\,
      I1 => \^q\(3),
      I2 => I68(2),
      I3 => I1,
      I4 => I69(2),
      I5 => \^q\(2),
      O => mc_address_ns(2)
    );
\cmd_pipe_plus.mc_address[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(2),
      I2 => \^q\(1),
      I3 => I33(2),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[28]_i_2\
    );
\cmd_pipe_plus.mc_address[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[29]_i_2\,
      I1 => \^q\(3),
      I2 => I68(3),
      I3 => I1,
      I4 => I69(3),
      I5 => \^q\(2),
      O => mc_address_ns(3)
    );
\cmd_pipe_plus.mc_address[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(3),
      I2 => \^q\(1),
      I3 => I33(3),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[29]_i_2\
    );
\cmd_pipe_plus.mc_address[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[30]_i_2\,
      I1 => \^q\(3),
      I2 => I68(4),
      I3 => I1,
      I4 => I69(4),
      I5 => \^q\(2),
      O => mc_address_ns(4)
    );
\cmd_pipe_plus.mc_address[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => I32(4),
      I4 => \^q\(1),
      I5 => I33(4),
      O => \n_0_cmd_pipe_plus.mc_address[30]_i_2\
    );
\cmd_pipe_plus.mc_address[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[31]_i_2\,
      I1 => \^q\(3),
      I2 => I68(5),
      I3 => I1,
      I4 => I69(5),
      I5 => \^q\(2),
      O => mc_address_ns(5)
    );
\cmd_pipe_plus.mc_address[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(5),
      I2 => \^q\(1),
      I3 => I33(5),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[31]_i_2\
    );
\cmd_pipe_plus.mc_address[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[32]_i_2\,
      I1 => \^q\(3),
      I2 => I68(6),
      I3 => I1,
      I4 => I69(6),
      I5 => \^q\(2),
      O => mc_address_ns(6)
    );
\cmd_pipe_plus.mc_address[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => I32(6),
      I4 => \^q\(1),
      I5 => I33(6),
      O => \n_0_cmd_pipe_plus.mc_address[32]_i_2\
    );
\cmd_pipe_plus.mc_address[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[33]_i_2\,
      I1 => \^q\(3),
      I2 => I68(7),
      I3 => I1,
      I4 => I69(7),
      I5 => \^q\(2),
      O => mc_address_ns(7)
    );
\cmd_pipe_plus.mc_address[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(7),
      I2 => \^q\(1),
      I3 => I33(7),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[33]_i_2\
    );
\cmd_pipe_plus.mc_address[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[34]_i_2\,
      I1 => \^q\(3),
      I2 => I68(8),
      I3 => I1,
      I4 => I69(8),
      I5 => \^q\(2),
      O => mc_address_ns(8)
    );
\cmd_pipe_plus.mc_address[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(8),
      I2 => \^q\(1),
      I3 => I33(8),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[34]_i_2\
    );
\cmd_pipe_plus.mc_address[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[35]_i_2\,
      I1 => \^q\(3),
      I2 => I68(9),
      I3 => I1,
      I4 => I69(9),
      I5 => \^q\(2),
      O => mc_address_ns(9)
    );
\cmd_pipe_plus.mc_address[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(9),
      I2 => \^q\(1),
      I3 => I33(9),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[35]_i_2\
    );
\cmd_pipe_plus.mc_address[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[37]_i_2\,
      I1 => \^q\(3),
      I2 => I68(10),
      I3 => I1,
      I4 => I69(10),
      I5 => \^q\(2),
      O => mc_address_ns(10)
    );
\cmd_pipe_plus.mc_address[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(10),
      I2 => \^q\(1),
      I3 => I33(10),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[37]_i_2\
    );
\cmd_pipe_plus.mc_address[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[38]_i_2\,
      I1 => I68(11),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I69(11),
      I5 => \^q\(2),
      O => mc_address_ns(11)
    );
\cmd_pipe_plus.mc_address[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
    port map (
      I0 => \^q\(0),
      I1 => I32(11),
      I2 => \^q\(1),
      I3 => I33(11),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[38]_i_2\
    );
\cmd_pipe_plus.mc_bank[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[6]_i_2\,
      I1 => I55(0),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I56(0),
      I5 => \^q\(2),
      O => O44(0)
    );
\cmd_pipe_plus.mc_bank[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => I57(0),
      I4 => \^q\(1),
      I5 => I58(0),
      O => \n_0_cmd_pipe_plus.mc_bank[6]_i_2\
    );
\cmd_pipe_plus.mc_bank[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[7]_i_2\,
      I1 => I55(1),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I56(1),
      I5 => \^q\(2),
      O => O44(1)
    );
\cmd_pipe_plus.mc_bank[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => I57(1),
      I4 => \^q\(1),
      I5 => I58(1),
      O => \n_0_cmd_pipe_plus.mc_bank[7]_i_2\
    );
\cmd_pipe_plus.mc_bank[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_bank[8]_i_2\,
      I1 => I55(2),
      I2 => \^q\(3),
      I3 => I1,
      I4 => I56(2),
      I5 => \^q\(2),
      O => O44(2)
    );
\cmd_pipe_plus.mc_bank[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => I57(2),
      I4 => \^q\(1),
      I5 => I58(2),
      O => \n_0_cmd_pipe_plus.mc_bank[8]_i_2\
    );
\cmd_pipe_plus.mc_cas_n[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
    port map (
      I0 => I1,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      O => O55(0)
    );
\cmd_pipe_plus.mc_we_n[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFEAFFEAFFEAFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_we_n[2]_i_2\,
      I1 => \^q\(3),
      I2 => p_37_out,
      I3 => I1,
      I4 => p_76_out,
      I5 => \^q\(2),
      O => O17(0)
    );
\cmd_pipe_plus.mc_we_n[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111100000001000"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => p_154_out,
      I4 => \^q\(1),
      I5 => p_115_out,
      O => \n_0_cmd_pipe_plus.mc_we_n[2]_i_2\
    );
\grant_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070000000500"
    )
    port map (
      I0 => p_5_in16_in,
      I1 => I62,
      I2 => \n_0_grant_r[1]_i_4__0\,
      I3 => I61,
      I4 => p_3_in,
      I5 => I63,
      O => \n_0_grant_r[0]_i_1__2\
    );
\grant_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500070000000700"
    )
    port map (
      I0 => I61,
      I1 => \n_0_grant_r[1]_i_3__0\,
      I2 => \n_0_grant_r[1]_i_4__0\,
      I3 => I62,
      I4 => p_3_in,
      I5 => I63,
      O => \n_0_grant_r[1]_i_1__2\
    );
\grant_r[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAFFFACC"
    )
    port map (
      I0 => \^q\(2),
      I1 => last_master_r(2),
      I2 => \^q\(3),
      I3 => I1,
      I4 => last_master_r(3),
      I5 => I35,
      O => \n_0_grant_r[1]_i_3__0\
    );
\grant_r[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
    port map (
      I0 => I35,
      I1 => \^q\(2),
      I2 => I1,
      I3 => last_master_r(2),
      I4 => I64,
      O => \n_0_grant_r[1]_i_4__0\
    );
\grant_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700070000000300"
    )
    port map (
      I0 => I64,
      I1 => p_5_in,
      I2 => \n_0_grant_r[3]_i_4\,
      I3 => I65,
      I4 => p_5_in9_in,
      I5 => I66,
      O => \n_0_grant_r[2]_i_1__2\
    );
\grant_r[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500070000000700"
    )
    port map (
      I0 => I65,
      I1 => \n_0_grant_r[3]_i_3__0\,
      I2 => \n_0_grant_r[3]_i_4\,
      I3 => I64,
      I4 => p_5_in9_in,
      I5 => I66,
      O => \n_0_grant_r[3]_i_1__2\
    );
\grant_r[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0A0F0F0F0A0C0C"
    )
    port map (
      I0 => \^q\(0),
      I1 => last_master_r(0),
      I2 => I35,
      I3 => \^q\(1),
      I4 => I1,
      I5 => last_master_r(1),
      O => \n_0_grant_r[3]_i_3__0\
    );
\grant_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
    port map (
      I0 => I35,
      I1 => \^q\(0),
      I2 => I1,
      I3 => last_master_r(0),
      I4 => I62,
      O => \n_0_grant_r[3]_i_4\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[0]_i_1__2\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[1]_i_1__2\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1__2\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[3]_i_1__2\,
      Q => \^q\(3),
      R => '0'
    );
\last_master_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(0),
      I1 => I1,
      I2 => \^q\(0),
      I3 => I35,
      O => p_5_in16_in
    );
\last_master_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(1),
      I1 => I1,
      I2 => \^q\(1),
      I3 => I35,
      O => p_3_in
    );
\last_master_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(2),
      I1 => I1,
      I2 => \^q\(2),
      I3 => I35,
      O => p_5_in
    );
\last_master_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
    port map (
      I0 => I35,
      I1 => last_master_r(3),
      I2 => I1,
      I3 => \^q\(3),
      O => p_5_in9_in
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in16_in,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_3_in,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in9_in,
      Q => last_master_r(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_round_robin_arb__parameterized1_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    act_this_rank : out STD_LOGIC;
    granted_row_ns : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_address_ns : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O23 : out STD_LOGIC;
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_15 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    sent_row : in STD_LOGIC;
    demand_act_priority_r_16 : in STD_LOGIC;
    demand_act_priority_r_17 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_37_out : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    mc_cs_n_ns : in STD_LOGIC_VECTOR ( 0 to 0 );
    I72 : in STD_LOGIC;
    I32 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I73 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I69 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I68 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    maint_srx_r : in STD_LOGIC;
    I31 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_round_robin_arb__parameterized1_5\ : entity is "mig_7series_v2_0_round_robin_arb";
end \migmig_7series_v2_0_round_robin_arb__parameterized1_5\;

architecture STRUCTURE of \migmig_7series_v2_0_round_robin_arb__parameterized1_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal last_master_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_cmd_pipe_plus.mc_address[13]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[14]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[15]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[16]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[17]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[18]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[19]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[20]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[21]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[22]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[23]_i_3\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[24]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[25]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[25]_i_3\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_address[25]_i_4\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[3]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[4]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_bank[5]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_ras_n[1]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_we_n[1]_i_2\ : STD_LOGIC;
  signal \n_0_cmd_pipe_plus.mc_we_n[1]_i_3\ : STD_LOGIC;
  signal \n_0_grant_r[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_3\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_4\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_5__0\ : STD_LOGIC;
  signal \n_0_grant_r[1]_i_7\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_2\ : STD_LOGIC;
  signal \n_0_grant_r[2]_i_3\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_10\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_11\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_13\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_14\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_3\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_5\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_7\ : STD_LOGIC;
  signal \n_0_grant_r[3]_i_8\ : STD_LOGIC;
  signal \n_0_inhbt_act_faw.SRLC32E0_i_2\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in16_in : STD_LOGIC;
  signal p_5_in9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[23]_i_3\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[23]_i_4\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[25]_i_2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_address[25]_i_3\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_ras_n[1]_i_2\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \cmd_pipe_plus.mc_we_n[1]_i_2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \grant_r[2]_i_3\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \grant_r[3]_i_6__0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \grant_r[3]_i_7\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \inhbt_act_faw.SRLC32E0_i_2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \last_master_r[0]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \last_master_r[2]_i_1\ : label is "soft_lutpair590";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\cmd_pipe_plus.mc_address[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(0),
      I2 => \n_0_cmd_pipe_plus.mc_address[13]_i_2\,
      I3 => I33(0),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(0)
    );
\cmd_pipe_plus.mc_address[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(0),
      I2 => \^q\(3),
      I3 => I68(0),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[13]_i_2\
    );
\cmd_pipe_plus.mc_address[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(1),
      I2 => \n_0_cmd_pipe_plus.mc_address[14]_i_2\,
      I3 => I33(1),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(1)
    );
\cmd_pipe_plus.mc_address[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(1),
      I2 => \^q\(3),
      I3 => I68(1),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[14]_i_2\
    );
\cmd_pipe_plus.mc_address[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(2),
      I2 => I33(2),
      I3 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      I4 => \n_0_cmd_pipe_plus.mc_address[15]_i_2\,
      O => mc_address_ns(2)
    );
\cmd_pipe_plus.mc_address[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(2),
      I2 => \^q\(3),
      I3 => I68(2),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[15]_i_2\
    );
\cmd_pipe_plus.mc_address[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(3),
      I2 => \n_0_cmd_pipe_plus.mc_address[16]_i_2\,
      I3 => I33(3),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(3)
    );
\cmd_pipe_plus.mc_address[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(3),
      I2 => \^q\(3),
      I3 => I68(3),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[16]_i_2\
    );
\cmd_pipe_plus.mc_address[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(4),
      I2 => \n_0_cmd_pipe_plus.mc_address[17]_i_2\,
      I3 => I33(4),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(4)
    );
\cmd_pipe_plus.mc_address[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(4),
      I2 => \^q\(3),
      I3 => I68(4),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[17]_i_2\
    );
\cmd_pipe_plus.mc_address[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(5),
      I2 => \n_0_cmd_pipe_plus.mc_address[18]_i_2\,
      I3 => I33(5),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(5)
    );
\cmd_pipe_plus.mc_address[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(5),
      I2 => \^q\(3),
      I3 => I68(5),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[18]_i_2\
    );
\cmd_pipe_plus.mc_address[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(6),
      I2 => \n_0_cmd_pipe_plus.mc_address[19]_i_2\,
      I3 => I33(6),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(6)
    );
\cmd_pipe_plus.mc_address[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(6),
      I2 => \^q\(3),
      I3 => I68(6),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[19]_i_2\
    );
\cmd_pipe_plus.mc_address[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(7),
      I2 => I33(7),
      I3 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      I4 => \n_0_cmd_pipe_plus.mc_address[20]_i_2\,
      O => mc_address_ns(7)
    );
\cmd_pipe_plus.mc_address[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(7),
      I2 => \^q\(3),
      I3 => I68(7),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[20]_i_2\
    );
\cmd_pipe_plus.mc_address[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(8),
      I2 => \n_0_cmd_pipe_plus.mc_address[21]_i_2\,
      I3 => I33(8),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(8)
    );
\cmd_pipe_plus.mc_address[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(8),
      I2 => \^q\(3),
      I3 => I68(8),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[21]_i_2\
    );
\cmd_pipe_plus.mc_address[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(9),
      I2 => \n_0_cmd_pipe_plus.mc_address[22]_i_2\,
      I3 => I33(9),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(9)
    );
\cmd_pipe_plus.mc_address[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(9),
      I2 => \^q\(3),
      I3 => I68(9),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[22]_i_2\
    );
\cmd_pipe_plus.mc_address[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_we_n[1]_i_2\,
      I1 => I32(10),
      I2 => I73,
      I3 => I33(10),
      I4 => \n_0_cmd_pipe_plus.mc_address[23]_i_3\,
      O => mc_address_ns(10)
    );
\cmd_pipe_plus.mc_address[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^q\(1),
      I1 => p_115_out,
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_address[23]_i_3\
    );
\cmd_pipe_plus.mc_address[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => O23
    );
\cmd_pipe_plus.mc_address[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(11),
      I2 => \n_0_cmd_pipe_plus.mc_address[24]_i_2\,
      I3 => I33(11),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => mc_address_ns(11)
    );
\cmd_pipe_plus.mc_address[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(10),
      I2 => \^q\(3),
      I3 => I68(10),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[24]_i_2\
    );
\cmd_pipe_plus.mc_address[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I32(12),
      I2 => I33(12),
      I3 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_4\,
      O => mc_address_ns(12)
    );
\cmd_pipe_plus.mc_address[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \n_0_cmd_pipe_plus.mc_address[25]_i_2\
    );
\cmd_pipe_plus.mc_address[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \n_0_cmd_pipe_plus.mc_address[25]_i_3\
    );
\cmd_pipe_plus.mc_address[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I69(11),
      I2 => \^q\(3),
      I3 => I68(11),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_address[25]_i_4\
    );
\cmd_pipe_plus.mc_bank[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I57(0),
      I2 => \n_0_cmd_pipe_plus.mc_bank[3]_i_2\,
      I3 => I58(0),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => O44(0)
    );
\cmd_pipe_plus.mc_bank[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I56(0),
      I2 => \^q\(3),
      I3 => I55(0),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_bank[3]_i_2\
    );
\cmd_pipe_plus.mc_bank[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I57(1),
      I2 => I58(1),
      I3 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      I4 => \n_0_cmd_pipe_plus.mc_bank[4]_i_2\,
      O => O44(1)
    );
\cmd_pipe_plus.mc_bank[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I56(1),
      I2 => \^q\(3),
      I3 => I55(1),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_bank[4]_i_2\
    );
\cmd_pipe_plus.mc_bank[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_address[25]_i_2\,
      I1 => I57(2),
      I2 => \n_0_cmd_pipe_plus.mc_bank[5]_i_2\,
      I3 => I58(2),
      I4 => \n_0_cmd_pipe_plus.mc_address[25]_i_3\,
      O => O44(2)
    );
\cmd_pipe_plus.mc_bank[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808F808F808FFFF"
    )
    port map (
      I0 => \^q\(2),
      I1 => I56(2),
      I2 => \^q\(3),
      I3 => I55(2),
      I4 => I2,
      I5 => sent_row,
      O => \n_0_cmd_pipe_plus.mc_bank[5]_i_2\
    );
\cmd_pipe_plus.mc_cas_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FD5555FFFDFF"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_ras_n[1]_i_2\,
      I1 => maint_zq_r,
      I2 => maint_srx_r,
      I3 => I2,
      I4 => I31,
      I5 => sent_row,
      O => O55(0)
    );
\cmd_pipe_plus.mc_ras_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005555CCC05555"
    )
    port map (
      I0 => sent_row,
      I1 => \n_0_cmd_pipe_plus.mc_ras_n[1]_i_2\,
      I2 => maint_zq_r,
      I3 => maint_srx_r,
      I4 => I2,
      I5 => I31,
      O => mc_ras_n_ns(0)
    );
\cmd_pipe_plus.mc_ras_n[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      O => \n_0_cmd_pipe_plus.mc_ras_n[1]_i_2\
    );
\cmd_pipe_plus.mc_we_n[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEFEEEEE"
    )
    port map (
      I0 => \n_0_cmd_pipe_plus.mc_we_n[1]_i_2\,
      I1 => \n_0_cmd_pipe_plus.mc_we_n[1]_i_3\,
      I2 => \n_0_cmd_pipe_plus.mc_ras_n[1]_i_2\,
      I3 => I35,
      I4 => I2,
      I5 => maint_zq_r,
      O => O17(0)
    );
\cmd_pipe_plus.mc_we_n[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_154_out,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => \n_0_cmd_pipe_plus.mc_we_n[1]_i_2\
    );
\cmd_pipe_plus.mc_we_n[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFF3FFC0"
    )
    port map (
      I0 => p_76_out,
      I1 => \^q\(3),
      I2 => p_37_out,
      I3 => mc_cs_n_ns(0),
      I4 => I72,
      I5 => \^q\(2),
      O => \n_0_cmd_pipe_plus.mc_we_n[1]_i_3\
    );
\grant_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
    port map (
      I0 => \n_0_grant_r[1]_i_2__1\,
      I1 => \n_0_grant_r[3]_i_4__0\,
      I2 => \n_0_grant_r[2]_i_3\,
      I3 => \n_0_grant_r[1]_i_4\,
      I4 => \n_0_grant_r[3]_i_6__0\,
      O => \n_0_grant_r[0]_i_1__1\
    );
\grant_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200030303"
    )
    port map (
      I0 => \n_0_grant_r[1]_i_2__1\,
      I1 => \n_0_grant_r[1]_i_3\,
      I2 => \n_0_grant_r[2]_i_3\,
      I3 => \n_0_grant_r[1]_i_4\,
      I4 => \n_0_grant_r[2]_i_2\,
      I5 => p_3_in,
      O => \n_0_grant_r[1]_i_1__1\
    );
\grant_r[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_5\,
      I1 => \n_0_grant_r[3]_i_3\,
      O => \n_0_grant_r[1]_i_2__1\
    );
\grant_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5510"
    )
    port map (
      I0 => demand_act_priority_r_16,
      I1 => \^q\(3),
      I2 => demand_act_priority_r_17,
      I3 => \n_0_grant_r[3]_i_7\,
      I4 => \n_0_grant_r[1]_i_5__0\,
      I5 => I67,
      O => \n_0_grant_r[1]_i_3\
    );
\grant_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8A"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_10\,
      I1 => \^q\(2),
      I2 => demand_act_priority_r,
      I3 => demand_act_priority_r_15,
      I4 => \n_0_grant_r[1]_i_7\,
      I5 => I60,
      O => \n_0_grant_r[1]_i_4\
    );
\grant_r[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_14\,
      I1 => \^q\(1),
      I2 => inhbt_act_faw_r,
      I3 => I1,
      I4 => p_76_out,
      I5 => \^q\(2),
      O => \n_0_grant_r[1]_i_5__0\
    );
\grant_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_13\,
      I1 => \^q\(0),
      I2 => inhbt_act_faw_r,
      I3 => I1,
      I4 => p_37_out,
      I5 => \^q\(3),
      O => \n_0_grant_r[1]_i_7\
    );
\grant_r[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
    port map (
      I0 => \n_0_grant_r[2]_i_2\,
      I1 => \n_0_grant_r[3]_i_2__0\,
      I2 => \n_0_grant_r[3]_i_5\,
      I3 => \n_0_grant_r[3]_i_6__0\,
      I4 => \n_0_grant_r[2]_i_3\,
      O => \n_0_grant_r[2]_i_1__1\
    );
\grant_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFAFFFACC"
    )
    port map (
      I0 => \^q\(2),
      I1 => last_master_r(2),
      I2 => \^q\(3),
      I3 => sent_row,
      I4 => last_master_r(3),
      I5 => I35,
      O => \n_0_grant_r[2]_i_2\
    );
\grant_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
    port map (
      I0 => I35,
      I1 => \^q\(2),
      I2 => sent_row,
      I3 => last_master_r(2),
      I4 => \n_0_grant_r[3]_i_3\,
      O => \n_0_grant_r[2]_i_3\
    );
\grant_r[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BB"
    )
    port map (
      I0 => \^q\(3),
      I1 => demand_act_priority_r_17,
      I2 => \^q\(1),
      I3 => demand_act_priority_r_16,
      O => \n_0_grant_r[3]_i_10\
    );
\grant_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_14\,
      I1 => \^q\(2),
      I2 => inhbt_act_faw_r,
      I3 => I1,
      I4 => p_115_out,
      I5 => \^q\(1),
      O => \n_0_grant_r[3]_i_11\
    );
\grant_r[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^q\(1),
      I1 => p_115_out,
      I2 => \^q\(2),
      I3 => p_76_out,
      O => \n_0_grant_r[3]_i_13\
    );
\grant_r[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^q\(0),
      I1 => p_154_out,
      I2 => \^q\(3),
      I3 => p_37_out,
      O => \n_0_grant_r[3]_i_14\
    );
\grant_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070705000"
    )
    port map (
      I0 => p_5_in9_in,
      I1 => \n_0_grant_r[3]_i_2__0\,
      I2 => \n_0_grant_r[3]_i_3\,
      I3 => \n_0_grant_r[3]_i_4__0\,
      I4 => \n_0_grant_r[3]_i_5\,
      I5 => \n_0_grant_r[3]_i_6__0\,
      O => \n_0_grant_r[3]_i_1__1\
    );
\grant_r[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_grant_r[1]_i_4\,
      I1 => \n_0_grant_r[1]_i_3\,
      O => \n_0_grant_r[3]_i_2__0\
    );
\grant_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF0B"
    )
    port map (
      I0 => \^q\(1),
      I1 => demand_act_priority_r_16,
      I2 => \n_0_grant_r[3]_i_7\,
      I3 => demand_act_priority_r_17,
      I4 => \n_0_grant_r[3]_i_8\,
      I5 => I71,
      O => \n_0_grant_r[3]_i_3\
    );
\grant_r[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F5F0F0F0F5F3F3"
    )
    port map (
      I0 => \^q\(0),
      I1 => last_master_r(0),
      I2 => I35,
      I3 => \^q\(1),
      I4 => sent_row,
      I5 => last_master_r(1),
      O => \n_0_grant_r[3]_i_4__0\
    );
\grant_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0075"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_10\,
      I1 => \^q\(0),
      I2 => demand_act_priority_r_15,
      I3 => demand_act_priority_r,
      I4 => \n_0_grant_r[3]_i_11\,
      I5 => I70,
      O => \n_0_grant_r[3]_i_5\
    );
\grant_r[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
    port map (
      I0 => I35,
      I1 => \^q\(0),
      I2 => sent_row,
      I3 => last_master_r(0),
      I4 => \n_0_grant_r[1]_i_3\,
      O => \n_0_grant_r[3]_i_6__0\
    );
\grant_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
    port map (
      I0 => \^q\(0),
      I1 => demand_act_priority_r_15,
      I2 => \^q\(2),
      I3 => demand_act_priority_r,
      O => \n_0_grant_r[3]_i_7\
    );
\grant_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_13\,
      I1 => \^q\(3),
      I2 => inhbt_act_faw_r,
      I3 => I1,
      I4 => p_154_out,
      I5 => \^q\(0),
      O => \n_0_grant_r[3]_i_8\
    );
\grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[0]_i_1__1\,
      Q => \^q\(0),
      R => '0'
    );
\grant_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[1]_i_1__1\,
      Q => \^q\(1),
      R => '0'
    );
\grant_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[2]_i_1__1\,
      Q => \^q\(2),
      R => '0'
    );
\grant_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_grant_r[3]_i_1__1\,
      Q => \^q\(3),
      R => '0'
    );
granted_row_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_grant_r[3]_i_2__0\,
      I1 => \n_0_grant_r[1]_i_2__1\,
      O => granted_row_ns
    );
\inhbt_act_faw.SRLC32E0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
    port map (
      I0 => act_this_rank_r(0),
      I1 => \^q\(0),
      I2 => act_this_rank_r(3),
      I3 => \^q\(3),
      I4 => \n_0_inhbt_act_faw.SRLC32E0_i_2\,
      O => act_this_rank
    );
\inhbt_act_faw.SRLC32E0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => \^q\(1),
      I1 => act_this_rank_r(1),
      I2 => \^q\(2),
      I3 => act_this_rank_r(2),
      O => \n_0_inhbt_act_faw.SRLC32E0_i_2\
    );
\last_master_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(0),
      I1 => sent_row,
      I2 => \^q\(0),
      I3 => I35,
      O => p_5_in16_in
    );
\last_master_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(1),
      I1 => sent_row,
      I2 => \^q\(1),
      I3 => I35,
      O => p_3_in
    );
\last_master_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => last_master_r(2),
      I1 => sent_row,
      I2 => \^q\(2),
      I3 => I35,
      O => p_5_in
    );
\last_master_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
    port map (
      I0 => I35,
      I1 => last_master_r(3),
      I2 => sent_row,
      I3 => \^q\(3),
      O => p_5_in9_in
    );
\last_master_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in16_in,
      Q => last_master_r(0),
      R => '0'
    );
\last_master_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_3_in,
      Q => last_master_r(1),
      R => '0'
    );
\last_master_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in,
      Q => last_master_r(2),
      R => '0'
    );
\last_master_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_in9_in,
      Q => last_master_r(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_tempmon is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_tempmon : entity is "mig_7series_v2_0_tempmon";
end migmig_7series_v2_0_tempmon;

architecture STRUCTURE of migmig_7series_v2_0_tempmon is
  signal device_temp_r : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal device_temp_sync_r4_neq_r3 : STD_LOGIC;
  signal device_temp_sync_r5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \n_0_device_temp_101[11]_i_4\ : STD_LOGIC;
  signal \n_0_device_temp_101[11]_i_5\ : STD_LOGIC;
  signal \n_0_device_temp_101[11]_i_6\ : STD_LOGIC;
  signal \n_0_device_temp_101[11]_i_7\ : STD_LOGIC;
  signal \n_0_device_temp_101[11]_i_8\ : STD_LOGIC;
  signal \n_0_device_temp_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[10]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[11]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[2]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[6]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[7]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[8]_i_1\ : STD_LOGIC;
  signal \n_0_device_temp_r[9]_i_1\ : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_i_2 : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_i_3 : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_i_4 : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_i_5 : STD_LOGIC;
  signal n_0_device_temp_sync_r4_neq_r3_reg_i_1 : STD_LOGIC;
  signal \n_0_sync_cntr[3]_i_1\ : STD_LOGIC;
  signal \n_0_sync_cntr[3]_i_2\ : STD_LOGIC;
  signal n_1_device_temp_sync_r4_neq_r3_reg_i_1 : STD_LOGIC;
  signal n_2_device_temp_sync_r4_neq_r3_reg_i_1 : STD_LOGIC;
  signal n_3_device_temp_sync_r4_neq_r3_reg_i_1 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sync_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\ : STD_LOGIC;
  signal NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \device_temp_r_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_r_reg[9]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r1_reg[9]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r2_reg[9]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r3_reg[9]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r4_reg[9]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \device_temp_sync_r5_reg[9]\ : label is std.standard.true;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \sync_cntr[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync_cntr[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_cntr[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_cntr[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sync_cntr[3]_i_3\ : label is "soft_lutpair0";
  attribute counter : integer;
  attribute counter of \sync_cntr_reg[0]\ : label is 96;
  attribute counter of \sync_cntr_reg[1]\ : label is 96;
  attribute counter of \sync_cntr_reg[2]\ : label is 96;
  attribute counter of \sync_cntr_reg[3]\ : label is 96;
begin
\device_temp_101[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(0),
      O => D(0)
    );
\device_temp_101[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(10),
      O => D(10)
    );
\device_temp_101[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(11),
      O => D(11)
    );
\device_temp_101[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF0F"
    )
    port map (
      I0 => device_temp_r(1),
      I1 => device_temp_r(0),
      I2 => \n_0_device_temp_101[11]_i_4\,
      I3 => device_temp_r(2),
      I4 => \n_0_device_temp_101[11]_i_5\,
      O => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\
    );
\device_temp_101[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002AAAA"
    )
    port map (
      I0 => \n_0_device_temp_101[11]_i_6\,
      I1 => device_temp_r(8),
      I2 => device_temp_r(9),
      I3 => device_temp_r(10),
      I4 => device_temp_r(11),
      I5 => \n_0_device_temp_101[11]_i_7\,
      O => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\
    );
\device_temp_101[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => device_temp_r(4),
      I1 => device_temp_r(3),
      I2 => device_temp_r(6),
      I3 => device_temp_r(8),
      I4 => device_temp_r(9),
      O => \n_0_device_temp_101[11]_i_4\
    );
\device_temp_101[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04CCFFFFFFFFFFFF"
    )
    port map (
      I0 => device_temp_r(6),
      I1 => \n_0_device_temp_101[11]_i_8\,
      I2 => device_temp_r(5),
      I3 => device_temp_r(7),
      I4 => device_temp_r(10),
      I5 => device_temp_r(11),
      O => \n_0_device_temp_101[11]_i_5\
    );
\device_temp_101[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => device_temp_r(4),
      I1 => device_temp_r(5),
      I2 => device_temp_r(7),
      I3 => device_temp_r(11),
      O => \n_0_device_temp_101[11]_i_6\
    );
\device_temp_101[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000000000"
    )
    port map (
      I0 => device_temp_r(5),
      I1 => device_temp_r(2),
      I2 => device_temp_r(3),
      I3 => device_temp_r(6),
      I4 => device_temp_r(7),
      I5 => device_temp_r(11),
      O => \n_0_device_temp_101[11]_i_7\
    );
\device_temp_101[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => device_temp_r(8),
      I1 => device_temp_r(9),
      O => \n_0_device_temp_101[11]_i_8\
    );
\device_temp_101[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(1),
      O => D(1)
    );
\device_temp_101[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(2),
      O => D(2)
    );
\device_temp_101[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(3),
      O => D(3)
    );
\device_temp_101[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(4),
      O => D(4)
    );
\device_temp_101[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(5),
      O => D(5)
    );
\device_temp_101[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(6),
      O => D(6)
    );
\device_temp_101[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(7),
      O => D(7)
    );
\device_temp_101[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(8),
      O => D(8)
    );
\device_temp_101[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high\,
      I1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low\,
      I2 => device_temp_r(9),
      O => D(9)
    );
\device_temp_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(0),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(0),
      O => \n_0_device_temp_r[0]_i_1\
    );
\device_temp_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(10),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(10),
      O => \n_0_device_temp_r[10]_i_1\
    );
\device_temp_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(11),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(11),
      O => \n_0_device_temp_r[11]_i_1\
    );
\device_temp_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(1),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(1),
      O => \n_0_device_temp_r[1]_i_1\
    );
\device_temp_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(2),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(2),
      O => \n_0_device_temp_r[2]_i_1\
    );
\device_temp_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(3),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(3),
      O => \n_0_device_temp_r[3]_i_1\
    );
\device_temp_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(4),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(4),
      O => \n_0_device_temp_r[4]_i_1\
    );
\device_temp_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(5),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(5),
      O => \n_0_device_temp_r[5]_i_1\
    );
\device_temp_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(6),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(6),
      O => \n_0_device_temp_r[6]_i_1\
    );
\device_temp_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(7),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(7),
      O => \n_0_device_temp_r[7]_i_1\
    );
\device_temp_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(8),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(8),
      O => \n_0_device_temp_r[8]_i_1\
    );
\device_temp_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
    port map (
      I0 => device_temp_r(9),
      I1 => \sync_cntr_reg__0\(3),
      I2 => \sync_cntr_reg__0\(0),
      I3 => \sync_cntr_reg__0\(1),
      I4 => \sync_cntr_reg__0\(2),
      I5 => device_temp_sync_r5(9),
      O => \n_0_device_temp_r[9]_i_1\
    );
\device_temp_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[0]_i_1\,
      Q => device_temp_r(0),
      R => '0'
    );
\device_temp_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[10]_i_1\,
      Q => device_temp_r(10),
      R => '0'
    );
\device_temp_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[11]_i_1\,
      Q => device_temp_r(11),
      R => '0'
    );
\device_temp_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[1]_i_1\,
      Q => device_temp_r(1),
      R => '0'
    );
\device_temp_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[2]_i_1\,
      Q => device_temp_r(2),
      R => '0'
    );
\device_temp_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[3]_i_1\,
      Q => device_temp_r(3),
      R => '0'
    );
\device_temp_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[4]_i_1\,
      Q => device_temp_r(4),
      R => '0'
    );
\device_temp_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[5]_i_1\,
      Q => device_temp_r(5),
      R => '0'
    );
\device_temp_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[6]_i_1\,
      Q => device_temp_r(6),
      R => '0'
    );
\device_temp_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[7]_i_1\,
      Q => device_temp_r(7),
      R => '0'
    );
\device_temp_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[8]_i_1\,
      Q => device_temp_r(8),
      R => '0'
    );
\device_temp_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_device_temp_r[9]_i_1\,
      Q => device_temp_r(9),
      R => '0'
    );
\device_temp_sync_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(0),
      Q => device_temp_sync_r1(0),
      R => '0'
    );
\device_temp_sync_r1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(10),
      Q => device_temp_sync_r1(10),
      R => '0'
    );
\device_temp_sync_r1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(11),
      Q => device_temp_sync_r1(11),
      R => '0'
    );
\device_temp_sync_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(1),
      Q => device_temp_sync_r1(1),
      R => '0'
    );
\device_temp_sync_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(2),
      Q => device_temp_sync_r1(2),
      R => '0'
    );
\device_temp_sync_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(3),
      Q => device_temp_sync_r1(3),
      R => '0'
    );
\device_temp_sync_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(4),
      Q => device_temp_sync_r1(4),
      R => '0'
    );
\device_temp_sync_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(5),
      Q => device_temp_sync_r1(5),
      R => '0'
    );
\device_temp_sync_r1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(6),
      Q => device_temp_sync_r1(6),
      R => '0'
    );
\device_temp_sync_r1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(7),
      Q => device_temp_sync_r1(7),
      R => '0'
    );
\device_temp_sync_r1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(8),
      Q => device_temp_sync_r1(8),
      R => '0'
    );
\device_temp_sync_r1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_i(9),
      Q => device_temp_sync_r1(9),
      R => '0'
    );
\device_temp_sync_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(0),
      Q => device_temp_sync_r2(0),
      R => '0'
    );
\device_temp_sync_r2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(10),
      Q => device_temp_sync_r2(10),
      R => '0'
    );
\device_temp_sync_r2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(11),
      Q => device_temp_sync_r2(11),
      R => '0'
    );
\device_temp_sync_r2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(1),
      Q => device_temp_sync_r2(1),
      R => '0'
    );
\device_temp_sync_r2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(2),
      Q => device_temp_sync_r2(2),
      R => '0'
    );
\device_temp_sync_r2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(3),
      Q => device_temp_sync_r2(3),
      R => '0'
    );
\device_temp_sync_r2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(4),
      Q => device_temp_sync_r2(4),
      R => '0'
    );
\device_temp_sync_r2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(5),
      Q => device_temp_sync_r2(5),
      R => '0'
    );
\device_temp_sync_r2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(6),
      Q => device_temp_sync_r2(6),
      R => '0'
    );
\device_temp_sync_r2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(7),
      Q => device_temp_sync_r2(7),
      R => '0'
    );
\device_temp_sync_r2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(8),
      Q => device_temp_sync_r2(8),
      R => '0'
    );
\device_temp_sync_r2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r1(9),
      Q => device_temp_sync_r2(9),
      R => '0'
    );
\device_temp_sync_r3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(0),
      Q => device_temp_sync_r3(0),
      R => '0'
    );
\device_temp_sync_r3_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(10),
      Q => device_temp_sync_r3(10),
      R => '0'
    );
\device_temp_sync_r3_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(11),
      Q => device_temp_sync_r3(11),
      R => '0'
    );
\device_temp_sync_r3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(1),
      Q => device_temp_sync_r3(1),
      R => '0'
    );
\device_temp_sync_r3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(2),
      Q => device_temp_sync_r3(2),
      R => '0'
    );
\device_temp_sync_r3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(3),
      Q => device_temp_sync_r3(3),
      R => '0'
    );
\device_temp_sync_r3_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(4),
      Q => device_temp_sync_r3(4),
      R => '0'
    );
\device_temp_sync_r3_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(5),
      Q => device_temp_sync_r3(5),
      R => '0'
    );
\device_temp_sync_r3_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(6),
      Q => device_temp_sync_r3(6),
      R => '0'
    );
\device_temp_sync_r3_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(7),
      Q => device_temp_sync_r3(7),
      R => '0'
    );
\device_temp_sync_r3_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(8),
      Q => device_temp_sync_r3(8),
      R => '0'
    );
\device_temp_sync_r3_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r2(9),
      Q => device_temp_sync_r3(9),
      R => '0'
    );
device_temp_sync_r4_neq_r3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => device_temp_sync_r4(9),
      I1 => device_temp_sync_r3(9),
      I2 => device_temp_sync_r3(11),
      I3 => device_temp_sync_r4(11),
      I4 => device_temp_sync_r3(10),
      I5 => device_temp_sync_r4(10),
      O => n_0_device_temp_sync_r4_neq_r3_i_2
    );
device_temp_sync_r4_neq_r3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => device_temp_sync_r4(6),
      I1 => device_temp_sync_r3(6),
      I2 => device_temp_sync_r3(8),
      I3 => device_temp_sync_r4(8),
      I4 => device_temp_sync_r3(7),
      I5 => device_temp_sync_r4(7),
      O => n_0_device_temp_sync_r4_neq_r3_i_3
    );
device_temp_sync_r4_neq_r3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => device_temp_sync_r4(3),
      I1 => device_temp_sync_r3(3),
      I2 => device_temp_sync_r3(5),
      I3 => device_temp_sync_r4(5),
      I4 => device_temp_sync_r3(4),
      I5 => device_temp_sync_r4(4),
      O => n_0_device_temp_sync_r4_neq_r3_i_4
    );
device_temp_sync_r4_neq_r3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => device_temp_sync_r4(0),
      I1 => device_temp_sync_r3(0),
      I2 => device_temp_sync_r3(2),
      I3 => device_temp_sync_r4(2),
      I4 => device_temp_sync_r3(1),
      I5 => device_temp_sync_r4(1),
      O => n_0_device_temp_sync_r4_neq_r3_i_5
    );
device_temp_sync_r4_neq_r3_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_device_temp_sync_r4_neq_r3_reg_i_1,
      Q => device_temp_sync_r4_neq_r3,
      R => '0'
    );
device_temp_sync_r4_neq_r3_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_device_temp_sync_r4_neq_r3_reg_i_1,
      CO(2) => n_1_device_temp_sync_r4_neq_r3_reg_i_1,
      CO(1) => n_2_device_temp_sync_r4_neq_r3_reg_i_1,
      CO(0) => n_3_device_temp_sync_r4_neq_r3_reg_i_1,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3 downto 0) => NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_device_temp_sync_r4_neq_r3_i_2,
      S(2) => n_0_device_temp_sync_r4_neq_r3_i_3,
      S(1) => n_0_device_temp_sync_r4_neq_r3_i_4,
      S(0) => n_0_device_temp_sync_r4_neq_r3_i_5
    );
\device_temp_sync_r4_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(0),
      Q => device_temp_sync_r4(0),
      R => '0'
    );
\device_temp_sync_r4_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(10),
      Q => device_temp_sync_r4(10),
      R => '0'
    );
\device_temp_sync_r4_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(11),
      Q => device_temp_sync_r4(11),
      R => '0'
    );
\device_temp_sync_r4_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(1),
      Q => device_temp_sync_r4(1),
      R => '0'
    );
\device_temp_sync_r4_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(2),
      Q => device_temp_sync_r4(2),
      R => '0'
    );
\device_temp_sync_r4_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(3),
      Q => device_temp_sync_r4(3),
      R => '0'
    );
\device_temp_sync_r4_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(4),
      Q => device_temp_sync_r4(4),
      R => '0'
    );
\device_temp_sync_r4_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(5),
      Q => device_temp_sync_r4(5),
      R => '0'
    );
\device_temp_sync_r4_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(6),
      Q => device_temp_sync_r4(6),
      R => '0'
    );
\device_temp_sync_r4_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(7),
      Q => device_temp_sync_r4(7),
      R => '0'
    );
\device_temp_sync_r4_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(8),
      Q => device_temp_sync_r4(8),
      R => '0'
    );
\device_temp_sync_r4_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r3(9),
      Q => device_temp_sync_r4(9),
      R => '0'
    );
\device_temp_sync_r5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(0),
      Q => device_temp_sync_r5(0),
      R => '0'
    );
\device_temp_sync_r5_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(10),
      Q => device_temp_sync_r5(10),
      R => '0'
    );
\device_temp_sync_r5_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(11),
      Q => device_temp_sync_r5(11),
      R => '0'
    );
\device_temp_sync_r5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(1),
      Q => device_temp_sync_r5(1),
      R => '0'
    );
\device_temp_sync_r5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(2),
      Q => device_temp_sync_r5(2),
      R => '0'
    );
\device_temp_sync_r5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(3),
      Q => device_temp_sync_r5(3),
      R => '0'
    );
\device_temp_sync_r5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(4),
      Q => device_temp_sync_r5(4),
      R => '0'
    );
\device_temp_sync_r5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(5),
      Q => device_temp_sync_r5(5),
      R => '0'
    );
\device_temp_sync_r5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(6),
      Q => device_temp_sync_r5(6),
      R => '0'
    );
\device_temp_sync_r5_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(7),
      Q => device_temp_sync_r5(7),
      R => '0'
    );
\device_temp_sync_r5_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(8),
      Q => device_temp_sync_r5(8),
      R => '0'
    );
\device_temp_sync_r5_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => device_temp_sync_r4(9),
      Q => device_temp_sync_r5(9),
      R => '0'
    );
\sync_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \sync_cntr_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\sync_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \sync_cntr_reg__0\(0),
      I1 => \sync_cntr_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\sync_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \sync_cntr_reg__0\(2),
      I1 => \sync_cntr_reg__0\(1),
      I2 => \sync_cntr_reg__0\(0),
      O => \p_0_in__4\(2)
    );
\sync_cntr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => device_temp_sync_r4_neq_r3,
      I1 => I1,
      O => \n_0_sync_cntr[3]_i_1\
    );
\sync_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \sync_cntr_reg__0\(3),
      I1 => \sync_cntr_reg__0\(0),
      I2 => \sync_cntr_reg__0\(1),
      I3 => \sync_cntr_reg__0\(2),
      O => \n_0_sync_cntr[3]_i_2\
    );
\sync_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \sync_cntr_reg__0\(3),
      I1 => \sync_cntr_reg__0\(0),
      I2 => \sync_cntr_reg__0\(1),
      I3 => \sync_cntr_reg__0\(2),
      O => \p_0_in__4\(3)
    );
\sync_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_sync_cntr[3]_i_2\,
      D => \p_0_in__4\(0),
      Q => \sync_cntr_reg__0\(0),
      R => \n_0_sync_cntr[3]_i_1\
    );
\sync_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_sync_cntr[3]_i_2\,
      D => \p_0_in__4\(1),
      Q => \sync_cntr_reg__0\(1),
      R => \n_0_sync_cntr[3]_i_1\
    );
\sync_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_sync_cntr[3]_i_2\,
      D => \p_0_in__4\(2),
      Q => \sync_cntr_reg__0\(2),
      R => \n_0_sync_cntr[3]_i_1\
    );
\sync_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_sync_cntr[3]_i_2\,
      D => \p_0_in__4\(3),
      Q => \sync_cntr_reg__0\(3),
      R => \n_0_sync_cntr[3]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ui_cmd is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_accepted : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O6 : out STD_LOGIC;
    I23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I29 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I30 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    row : out STD_LOGIC_VECTOR ( 12 downto 0 );
    I31 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_106_out : out STD_LOGIC;
    p_145_out : out STD_LOGIC;
    p_28_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    was_wr0 : out STD_LOGIC;
    app_rdy_ns : in STD_LOGIC;
    CLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    app_en : in STD_LOGIC;
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    O23 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    O22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    O20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    O21 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ui_cmd : entity is "mig_7series_v2_0_ui_cmd";
end migmig_7series_v2_0_ui_cmd;

architecture STRUCTURE of migmig_7series_v2_0_ui_cmd is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i30\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal app_addr_r10 : STD_LOGIC;
  signal app_cmd_r1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_cmd_r2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal app_en_r1 : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[0]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[13]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[14]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[15]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[16]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[17]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[18]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[19]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[1]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[20]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[21]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[22]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[23]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[24]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[25]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[2]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[3]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[4]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[5]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[6]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[7]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[8]\ : STD_LOGIC;
  signal \n_0_app_addr_r1_reg[9]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[0]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[13]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[14]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[15]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[16]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[17]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[18]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[19]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[1]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[20]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[21]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[22]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[23]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[24]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[25]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[2]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[3]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[4]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[5]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[6]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[7]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[8]\ : STD_LOGIC;
  signal \n_0_app_addr_r2_reg[9]\ : STD_LOGIC;
  signal n_0_rb_hit_busy_r_i_2 : STD_LOGIC;
  signal \n_0_rb_hit_busy_r_i_2__0\ : STD_LOGIC;
  signal \n_0_rb_hit_busy_r_i_2__1\ : STD_LOGIC;
  signal \n_0_rb_hit_busy_r_i_2__2\ : STD_LOGIC;
  signal \n_0_req_data_buf_addr_r[1]_i_2\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_3__0\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_5__0\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_6__0\ : STD_LOGIC;
  signal \n_0_row_hit_r_i_7__0\ : STD_LOGIC;
  signal \n_0_row_hit_r_reg_i_2__0\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[2]_i_2\ : STD_LOGIC;
  signal \n_1_row_hit_r_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_row_hit_r_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_row_hit_r_reg_i_2__0\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^row\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal use_addr : STD_LOGIC;
  signal \^wr_accepted\ : STD_LOGIC;
  signal \NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[0]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[1]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \req_bank_r_lcl[2]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \req_col_r[1]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \req_col_r[2]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \req_col_r[3]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \req_col_r[4]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \req_col_r[5]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \req_col_r[6]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \req_col_r[7]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \req_col_r[8]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \req_col_r[9]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \req_data_buf_addr_r[0]_i_2\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \req_data_buf_addr_r[1]_i_2\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \req_data_buf_addr_r[3]_i_3\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \req_row_r_lcl[0]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \req_row_r_lcl[10]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \req_row_r_lcl[11]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \req_row_r_lcl[12]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \req_row_r_lcl[1]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \req_row_r_lcl[2]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \req_row_r_lcl[3]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \req_row_r_lcl[4]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \req_row_r_lcl[5]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \req_row_r_lcl[6]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \req_row_r_lcl[7]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \req_row_r_lcl[8]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \req_row_r_lcl[9]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[4]_i_2\ : label is "soft_lutpair658";
begin
  E(0) <= \^e\(0);
  I30(2 downto 0) <= \^i30\(2 downto 0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O12(0) <= \^o12\(0);
  O4 <= \^o4\;
  O6 <= \^o6\;
  row(12 downto 0) <= \^row\(12 downto 0);
  wr_accepted <= \^wr_accepted\;
\app_addr_r1[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^e\(0),
      I1 => app_en,
      O => app_addr_r10
    );
\app_addr_r1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(0),
      Q => \n_0_app_addr_r1_reg[0]\,
      R => reset
    );
\app_addr_r1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(10),
      Q => p_1_in(0),
      R => reset
    );
\app_addr_r1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(11),
      Q => p_1_in(1),
      R => reset
    );
\app_addr_r1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(12),
      Q => p_1_in(2),
      R => reset
    );
\app_addr_r1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(13),
      Q => \n_0_app_addr_r1_reg[13]\,
      R => reset
    );
\app_addr_r1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(14),
      Q => \n_0_app_addr_r1_reg[14]\,
      R => reset
    );
\app_addr_r1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(15),
      Q => \n_0_app_addr_r1_reg[15]\,
      R => reset
    );
\app_addr_r1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(16),
      Q => \n_0_app_addr_r1_reg[16]\,
      R => reset
    );
\app_addr_r1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(17),
      Q => \n_0_app_addr_r1_reg[17]\,
      R => reset
    );
\app_addr_r1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(18),
      Q => \n_0_app_addr_r1_reg[18]\,
      R => reset
    );
\app_addr_r1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(19),
      Q => \n_0_app_addr_r1_reg[19]\,
      R => reset
    );
\app_addr_r1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(1),
      Q => \n_0_app_addr_r1_reg[1]\,
      R => reset
    );
\app_addr_r1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(20),
      Q => \n_0_app_addr_r1_reg[20]\,
      R => reset
    );
\app_addr_r1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(21),
      Q => \n_0_app_addr_r1_reg[21]\,
      R => reset
    );
\app_addr_r1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(22),
      Q => \n_0_app_addr_r1_reg[22]\,
      R => reset
    );
\app_addr_r1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(23),
      Q => \n_0_app_addr_r1_reg[23]\,
      R => reset
    );
\app_addr_r1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(24),
      Q => \n_0_app_addr_r1_reg[24]\,
      R => reset
    );
\app_addr_r1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(25),
      Q => \n_0_app_addr_r1_reg[25]\,
      R => reset
    );
\app_addr_r1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(2),
      Q => \n_0_app_addr_r1_reg[2]\,
      R => reset
    );
\app_addr_r1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(3),
      Q => \n_0_app_addr_r1_reg[3]\,
      R => reset
    );
\app_addr_r1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(4),
      Q => \n_0_app_addr_r1_reg[4]\,
      R => reset
    );
\app_addr_r1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(5),
      Q => \n_0_app_addr_r1_reg[5]\,
      R => reset
    );
\app_addr_r1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(6),
      Q => \n_0_app_addr_r1_reg[6]\,
      R => reset
    );
\app_addr_r1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(7),
      Q => \n_0_app_addr_r1_reg[7]\,
      R => reset
    );
\app_addr_r1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(8),
      Q => \n_0_app_addr_r1_reg[8]\,
      R => reset
    );
\app_addr_r1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => app_addr_r10,
      D => app_addr(9),
      Q => \n_0_app_addr_r1_reg[9]\,
      R => reset
    );
\app_addr_r2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[0]\,
      Q => \n_0_app_addr_r2_reg[0]\,
      R => reset
    );
\app_addr_r2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(0),
      Q => p_0_in_0(0),
      R => reset
    );
\app_addr_r2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(1),
      Q => p_0_in_0(1),
      R => reset
    );
\app_addr_r2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => p_1_in(2),
      Q => p_0_in_0(2),
      R => reset
    );
\app_addr_r2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[13]\,
      Q => \n_0_app_addr_r2_reg[13]\,
      R => reset
    );
\app_addr_r2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[14]\,
      Q => \n_0_app_addr_r2_reg[14]\,
      R => reset
    );
\app_addr_r2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[15]\,
      Q => \n_0_app_addr_r2_reg[15]\,
      R => reset
    );
\app_addr_r2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[16]\,
      Q => \n_0_app_addr_r2_reg[16]\,
      R => reset
    );
\app_addr_r2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[17]\,
      Q => \n_0_app_addr_r2_reg[17]\,
      R => reset
    );
\app_addr_r2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[18]\,
      Q => \n_0_app_addr_r2_reg[18]\,
      R => reset
    );
\app_addr_r2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[19]\,
      Q => \n_0_app_addr_r2_reg[19]\,
      R => reset
    );
\app_addr_r2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[1]\,
      Q => \n_0_app_addr_r2_reg[1]\,
      R => reset
    );
\app_addr_r2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[20]\,
      Q => \n_0_app_addr_r2_reg[20]\,
      R => reset
    );
\app_addr_r2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[21]\,
      Q => \n_0_app_addr_r2_reg[21]\,
      R => reset
    );
\app_addr_r2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[22]\,
      Q => \n_0_app_addr_r2_reg[22]\,
      R => reset
    );
\app_addr_r2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[23]\,
      Q => \n_0_app_addr_r2_reg[23]\,
      R => reset
    );
\app_addr_r2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[24]\,
      Q => \n_0_app_addr_r2_reg[24]\,
      R => reset
    );
\app_addr_r2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[25]\,
      Q => \n_0_app_addr_r2_reg[25]\,
      R => reset
    );
\app_addr_r2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[2]\,
      Q => \n_0_app_addr_r2_reg[2]\,
      R => reset
    );
\app_addr_r2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[3]\,
      Q => \n_0_app_addr_r2_reg[3]\,
      R => reset
    );
\app_addr_r2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[4]\,
      Q => \n_0_app_addr_r2_reg[4]\,
      R => reset
    );
\app_addr_r2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[5]\,
      Q => \n_0_app_addr_r2_reg[5]\,
      R => reset
    );
\app_addr_r2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[6]\,
      Q => \n_0_app_addr_r2_reg[6]\,
      R => reset
    );
\app_addr_r2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[7]\,
      Q => \n_0_app_addr_r2_reg[7]\,
      R => reset
    );
\app_addr_r2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[8]\,
      Q => \n_0_app_addr_r2_reg[8]\,
      R => reset
    );
\app_addr_r2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \n_0_app_addr_r1_reg[9]\,
      Q => \n_0_app_addr_r2_reg[9]\,
      R => reset
    );
\app_cmd_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd(0),
      Q => app_cmd_r1(0),
      R => '0'
    );
\app_cmd_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd(1),
      Q => \^o12\(0),
      R => '0'
    );
\app_cmd_r2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_cmd_r1(0),
      Q => app_cmd_r2(0),
      R => '0'
    );
\app_cmd_r2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => \^o12\(0),
      Q => \^o4\,
      R => '0'
    );
app_en_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_en,
      Q => app_en_r1,
      R => reset
    );
app_en_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^e\(0),
      D => app_en_r1,
      Q => \^o1\,
      R => reset
    );
app_rdy_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_rdy_ns,
      Q => \^e\(0),
      R => '0'
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
    port map (
      I0 => \^o1\,
      I1 => \^e\(0),
      I2 => \^o4\,
      I3 => app_cmd_r2(0),
      O => \^wr_accepted\
    );
rb_hit_busy_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088822282"
    )
    port map (
      I0 => I4,
      I1 => O23(1),
      I2 => p_0_in_0(1),
      I3 => \^e\(0),
      I4 => p_1_in(1),
      I5 => \n_0_rb_hit_busy_r_i_2__0\,
      O => p_106_out
    );
\rb_hit_busy_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
    port map (
      I0 => I5,
      I1 => n_0_rb_hit_busy_r_i_2,
      I2 => O22(0),
      I3 => p_0_in_0(0),
      I4 => \^e\(0),
      I5 => p_1_in(0),
      O => p_145_out
    );
\rb_hit_busy_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
    port map (
      I0 => I6,
      I1 => \n_0_rb_hit_busy_r_i_2__2\,
      I2 => O20(0),
      I3 => p_0_in_0(0),
      I4 => \^e\(0),
      I5 => p_1_in(0),
      O => p_28_out
    );
\rb_hit_busy_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200202022002"
    )
    port map (
      I0 => I7,
      I1 => \n_0_rb_hit_busy_r_i_2__1\,
      I2 => O21(0),
      I3 => p_0_in_0(0),
      I4 => \^e\(0),
      I5 => p_1_in(0),
      O => p_67_out
    );
rb_hit_busy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
    port map (
      I0 => p_1_in(1),
      I1 => \^e\(0),
      I2 => p_0_in_0(1),
      I3 => O22(1),
      I4 => \^i30\(2),
      I5 => O22(2),
      O => n_0_rb_hit_busy_r_i_2
    );
\rb_hit_busy_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
    port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      I3 => O23(2),
      I4 => \^i30\(0),
      I5 => O23(0),
      O => \n_0_rb_hit_busy_r_i_2__0\
    );
\rb_hit_busy_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
    port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      I3 => O21(2),
      I4 => \^i30\(1),
      I5 => O21(1),
      O => \n_0_rb_hit_busy_r_i_2__1\
    );
\rb_hit_busy_r_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
    port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      I3 => O20(2),
      I4 => \^i30\(1),
      I5 => O20(1),
      O => \n_0_rb_hit_busy_r_i_2__2\
    );
\req_bank_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in(0),
      I1 => \^e\(0),
      I2 => p_0_in_0(0),
      O => \^i30\(0)
    );
\req_bank_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in(1),
      I1 => \^e\(0),
      I2 => p_0_in_0(1),
      O => \^i30\(1)
    );
\req_bank_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in(2),
      I1 => \^e\(0),
      I2 => p_0_in_0(2),
      O => \^i30\(2)
    );
\req_cmd_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2E2E2E2"
    )
    port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => O3
    );
\req_col_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[0]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[0]\,
      O => I31(0)
    );
\req_col_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[1]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[1]\,
      O => I31(1)
    );
\req_col_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[2]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[2]\,
      O => I31(2)
    );
\req_col_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[3]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[3]\,
      O => I31(3)
    );
\req_col_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[4]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[4]\,
      O => I31(4)
    );
\req_col_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[5]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[5]\,
      O => I31(5)
    );
\req_col_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[6]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[6]\,
      O => I31(6)
    );
\req_col_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[7]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[7]\,
      O => I31(7)
    );
\req_col_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[8]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[8]\,
      O => I31(8)
    );
\req_col_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[9]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[9]\,
      O => I31(9)
    );
\req_data_buf_addr_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5014FF00501400"
    )
    port map (
      I0 => reset,
      I1 => use_addr,
      I2 => I1(0),
      I3 => app_cmd_r2(0),
      I4 => \^o4\,
      I5 => DOB(0),
      O => I29(0)
    );
\req_data_buf_addr_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^e\(0),
      I1 => \^o1\,
      O => use_addr
    );
\req_data_buf_addr_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF00141400"
    )
    port map (
      I0 => reset,
      I1 => \n_0_req_data_buf_addr_r[1]_i_2\,
      I2 => I1(1),
      I3 => app_cmd_r2(0),
      I4 => \^o4\,
      I5 => DOB(1),
      O => I29(1)
    );
\req_data_buf_addr_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => \^o4\,
      I1 => app_cmd_r2(0),
      I2 => \^e\(0),
      I3 => \^o1\,
      I4 => I1(0),
      O => \n_0_req_data_buf_addr_r[1]_i_2\
    );
\req_data_buf_addr_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0606FF00060600"
    )
    port map (
      I0 => \^o6\,
      I1 => I1(2),
      I2 => reset,
      I3 => app_cmd_r2(0),
      I4 => \^o4\,
      I5 => I3(0),
      O => I29(2)
    );
\req_data_buf_addr_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
    port map (
      I0 => I1(0),
      I1 => \^o1\,
      I2 => \^e\(0),
      I3 => app_cmd_r2(0),
      I4 => \^o4\,
      I5 => I1(1),
      O => \^o6\
    );
\req_data_buf_addr_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => app_cmd_r2(0),
      I1 => \^o4\,
      O => \^o10\
    );
\req_row_r_lcl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[13]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[13]\,
      O => \^row\(0)
    );
\req_row_r_lcl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[23]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[23]\,
      O => \^row\(10)
    );
\req_row_r_lcl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[24]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[24]\,
      O => \^row\(11)
    );
\req_row_r_lcl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[25]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[25]\,
      O => \^row\(12)
    );
\req_row_r_lcl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[14]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[14]\,
      O => \^row\(1)
    );
\req_row_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[15]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[15]\,
      O => \^row\(2)
    );
\req_row_r_lcl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[16]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[16]\,
      O => \^row\(3)
    );
\req_row_r_lcl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[17]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[17]\,
      O => \^row\(4)
    );
\req_row_r_lcl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[18]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[18]\,
      O => \^row\(5)
    );
\req_row_r_lcl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[19]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[19]\,
      O => \^row\(6)
    );
\req_row_r_lcl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[20]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[20]\,
      O => \^row\(7)
    );
\req_row_r_lcl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[21]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[21]\,
      O => \^row\(8)
    );
\req_row_r_lcl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_app_addr_r1_reg[22]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r2_reg[22]\,
      O => \^row\(9)
    );
req_wr_r_lcl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2000000E2E2E2E2"
    )
    port map (
      I0 => \^o4\,
      I1 => \^e\(0),
      I2 => \^o12\(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_cntr_r,
      I5 => periodic_rd_r,
      O => O11
    );
row_hit_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => \n_0_app_addr_r2_reg[25]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r1_reg[25]\,
      I3 => O9(0),
      O => I23(0)
    );
\row_hit_r_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => \n_0_app_addr_r2_reg[25]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r1_reg[25]\,
      I3 => O8(9),
      O => \n_0_row_hit_r_i_3__0\
    );
\row_hit_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => \n_0_app_addr_r2_reg[25]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r1_reg[25]\,
      I3 => I2(0),
      O => S(0)
    );
\row_hit_r_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
    port map (
      I0 => \n_0_app_addr_r2_reg[25]\,
      I1 => \^e\(0),
      I2 => \n_0_app_addr_r1_reg[25]\,
      I3 => O25(0),
      O => I22(0)
    );
\row_hit_r_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^row\(6),
      I1 => O8(6),
      I2 => O8(8),
      I3 => \^row\(8),
      I4 => O8(7),
      I5 => \^row\(7),
      O => \n_0_row_hit_r_i_5__0\
    );
\row_hit_r_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^row\(4),
      I1 => O8(4),
      I2 => O8(5),
      I3 => \^row\(5),
      I4 => O8(3),
      I5 => \^row\(3),
      O => \n_0_row_hit_r_i_6__0\
    );
\row_hit_r_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^row\(1),
      I1 => O8(1),
      I2 => O8(2),
      I3 => \^row\(2),
      I4 => O8(0),
      I5 => \^row\(0),
      O => \n_0_row_hit_r_i_7__0\
    );
\row_hit_r_reg_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_row_hit_r_reg_i_2__0\,
      CO(3 downto 1) => \NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_row_hit_r_i_3__0\
    );
\row_hit_r_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_row_hit_r_reg_i_2__0\,
      CO(2) => \n_1_row_hit_r_reg_i_2__0\,
      CO(1) => \n_2_row_hit_r_reg_i_2__0\,
      CO(0) => \n_3_row_hit_r_reg_i_2__0\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => O24(0),
      S(2) => \n_0_row_hit_r_i_5__0\,
      S(1) => \n_0_row_hit_r_i_6__0\,
      S(0) => \n_0_row_hit_r_i_7__0\
    );
\strict_mode.rd_data_buf_addr_r_lcl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155500004000"
    )
    port map (
      I0 => reset,
      I1 => \^o1\,
      I2 => \^e\(0),
      I3 => app_cmd_r2(0),
      I4 => \^o4\,
      I5 => I1(0),
      O => O5(0)
    );
\strict_mode.rd_data_buf_addr_r_lcl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555510000000"
    )
    port map (
      I0 => reset,
      I1 => \^o4\,
      I2 => app_cmd_r2(0),
      I3 => use_addr,
      I4 => I1(0),
      I5 => I1(1),
      O => O5(1)
    );
\strict_mode.rd_data_buf_addr_r_lcl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \^o6\,
      I1 => I1(2),
      I2 => reset,
      O => O5(2)
    );
was_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
    port map (
      I0 => app_cmd_r2(0),
      I1 => \^e\(0),
      I2 => app_cmd_r1(0),
      I3 => periodic_rd_ack_r,
      I4 => periodic_rd_r,
      O => was_wr0
    );
\wr_req_counter.wr_req_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55410014"
    )
    port map (
      I0 => reset,
      I1 => \^wr_accepted\,
      I2 => p_0_in(0),
      I3 => \n_0_wr_req_counter.wr_req_cnt_r[2]_i_2\,
      I4 => Q(2),
      O => D(0)
    );
\wr_req_counter.wr_req_cnt_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE7EEEEEEEEEEEE"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => app_cmd_r2(0),
      I3 => \^o4\,
      I4 => \^e\(0),
      I5 => \^o1\,
      O => \n_0_wr_req_counter.wr_req_cnt_r[2]_i_2\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96555555"
    )
    port map (
      I0 => p_0_in(0),
      I1 => app_cmd_r2(0),
      I2 => \^o4\,
      I3 => \^e\(0),
      I4 => \^o1\,
      O => O2
    );
\wr_req_counter.wr_req_cnt_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF000000F7"
    )
    port map (
      I0 => \^o1\,
      I1 => \^e\(0),
      I2 => \^o10\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => O7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ui_rd_data is
  port (
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pointer_wr_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    reset : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DOB : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ui_rd_data : entity is "mig_7series_v2_0_ui_rd_data";
end migmig_7series_v2_0_ui_rd_data;

architecture STRUCTURE of migmig_7series_v2_0_ui_rd_data is
  signal \^o1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \n_0_rd_buf_indx.ram_init_done_r_lcl_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.ram_init_done_r_lcl_i_2\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_rd_buf_indx.rd_buf_indx_r_reg[4]\ : STD_LOGIC;
  signal \n_0_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_init_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_data_buf_addr_r_lcl : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_buf_indx.ram_init_done_r_lcl_i_2\ : label is "soft_lutpair673";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \rd_buf_indx.rd_buf_indx_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[0]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[1]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[2]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[3]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \rd_buf_indx.rd_buf_indx_r[4]_i_2\ : label is "soft_lutpair672";
  attribute counter : integer;
  attribute counter of \rd_buf_indx.rd_buf_indx_r_reg[0]\ : label is 95;
  attribute counter of \rd_buf_indx.rd_buf_indx_r_reg[1]\ : label is 95;
  attribute counter of \rd_buf_indx.rd_buf_indx_r_reg[2]\ : label is 95;
  attribute counter of \rd_buf_indx.rd_buf_indx_r_reg[3]\ : label is 95;
  attribute counter of \rd_buf_indx.rd_buf_indx_r_reg[4]\ : label is 95;
begin
  O1 <= \^o1\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\pointer_ram.rams[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O40(1),
      I1 => \^o1\,
      I2 => ram_init_addr(1),
      O => pointer_wr_data(1)
    );
\pointer_ram.rams[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O40(0),
      I1 => \^o1\,
      I2 => ram_init_addr(0),
      O => pointer_wr_data(0)
    );
\pointer_ram.rams[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(3),
      I1 => \^o1\,
      I2 => ram_init_addr(3),
      O => ADDRD(3)
    );
\pointer_ram.rams[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(2),
      I1 => \^o1\,
      I2 => ram_init_addr(2),
      O => ADDRD(2)
    );
\pointer_ram.rams[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(1),
      I1 => \^o1\,
      I2 => ram_init_addr(1),
      O => ADDRD(1)
    );
\pointer_ram.rams[0].RAM32M0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(0),
      I1 => \^o1\,
      I2 => ram_init_addr(0),
      O => ADDRD(0)
    );
\pointer_ram.rams[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O40(3),
      I1 => \^o1\,
      I2 => ram_init_addr(3),
      O => pointer_wr_data(3)
    );
\pointer_ram.rams[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => O40(2),
      I1 => \^o1\,
      I2 => ram_init_addr(2),
      O => pointer_wr_data(2)
    );
\rd_buf_indx.ram_init_done_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
    port map (
      I0 => reset,
      I1 => \n_0_rd_buf_indx.rd_buf_indx_r_reg[4]\,
      I2 => \n_0_rd_buf_indx.ram_init_done_r_lcl_i_2\,
      I3 => \^o1\,
      O => \n_0_rd_buf_indx.ram_init_done_r_lcl_i_1\
    );
\rd_buf_indx.ram_init_done_r_lcl_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => ram_init_addr(3),
      I1 => ram_init_addr(0),
      I2 => ram_init_addr(1),
      I3 => ram_init_addr(2),
      O => \n_0_rd_buf_indx.ram_init_done_r_lcl_i_2\
    );
\rd_buf_indx.ram_init_done_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rd_buf_indx.ram_init_done_r_lcl_i_1\,
      Q => \^o1\,
      R => '0'
    );
\rd_buf_indx.rd_buf_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => ram_init_addr(0),
      O => \p_0_in__3\(0)
    );
\rd_buf_indx.rd_buf_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => ram_init_addr(0),
      I1 => ram_init_addr(1),
      O => \p_0_in__3\(1)
    );
\rd_buf_indx.rd_buf_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => ram_init_addr(2),
      I1 => ram_init_addr(1),
      I2 => ram_init_addr(0),
      O => \p_0_in__3\(2)
    );
\rd_buf_indx.rd_buf_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => ram_init_addr(3),
      I1 => ram_init_addr(0),
      I2 => ram_init_addr(1),
      I3 => ram_init_addr(2),
      O => \p_0_in__3\(3)
    );
\rd_buf_indx.rd_buf_indx_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\
    );
\rd_buf_indx.rd_buf_indx_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \n_0_rd_buf_indx.rd_buf_indx_r_reg[4]\,
      I1 => ram_init_addr(2),
      I2 => ram_init_addr(1),
      I3 => ram_init_addr(0),
      I4 => ram_init_addr(3),
      O => \p_0_in__3\(4)
    );
\rd_buf_indx.rd_buf_indx_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\,
      D => \p_0_in__3\(0),
      Q => ram_init_addr(0),
      R => reset
    );
\rd_buf_indx.rd_buf_indx_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\,
      D => \p_0_in__3\(1),
      Q => ram_init_addr(1),
      R => reset
    );
\rd_buf_indx.rd_buf_indx_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\,
      D => \p_0_in__3\(2),
      Q => ram_init_addr(2),
      R => reset
    );
\rd_buf_indx.rd_buf_indx_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\,
      D => \p_0_in__3\(3),
      Q => ram_init_addr(3),
      R => reset
    );
\rd_buf_indx.rd_buf_indx_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1\,
      D => \p_0_in__3\(4),
      Q => \n_0_rd_buf_indx.rd_buf_indx_r_reg[4]\,
      R => reset
    );
\req_data_buf_addr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1540FFFF15400000"
    )
    port map (
      I0 => reset,
      I1 => \^q\(2),
      I2 => I1,
      I3 => rd_data_buf_addr_r_lcl(3),
      I4 => I2,
      I5 => DOB(0),
      O => I29(0)
    );
\strict_mode.rd_data_buf_addr_r_lcl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
    port map (
      I0 => reset,
      I1 => \^q\(2),
      I2 => I1,
      I3 => rd_data_buf_addr_r_lcl(3),
      O => \n_0_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1\
    );
\strict_mode.rd_data_buf_addr_r_lcl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\strict_mode.rd_data_buf_addr_r_lcl_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\strict_mode.rd_data_buf_addr_r_lcl_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\strict_mode.rd_data_buf_addr_r_lcl_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1\,
      Q => rd_data_buf_addr_r_lcl(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ui_wr_data is
  port (
    DOB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 143 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    app_rdy_ns : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pointer_we : in STD_LOGIC;
    pointer_wr_data : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_wdf_end : in STD_LOGIC;
    reset : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    wr_accepted : in STD_LOGIC;
    I2 : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ui_wr_data : entity is "mig_7series_v2_0_ui_wr_data";
end migmig_7series_v2_0_ui_wr_data;

architecture STRUCTURE of migmig_7series_v2_0_ui_wr_data is
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o5\ : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal app_wdf_end_r1 : STD_LOGIC;
  signal app_wdf_mask_r1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal app_wdf_wren_r1 : STD_LOGIC;
  signal \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_0_app_rdy_r_i_2 : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[0]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[100]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[101]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[102]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[103]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[104]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[105]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[106]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[107]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[108]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[109]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[10]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[110]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[111]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[112]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[113]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[114]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[115]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[116]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[117]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[118]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[119]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[11]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[120]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[121]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[122]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[123]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[124]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[125]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[126]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[127]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[12]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[13]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[14]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[15]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[16]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[17]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[18]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[19]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[1]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[20]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[21]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[22]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[23]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[24]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[25]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[26]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[27]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[28]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[29]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[2]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[30]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[31]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[32]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[33]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[34]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[35]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[36]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[37]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[38]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[39]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[3]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[40]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[41]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[42]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[43]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[44]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[45]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[46]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[47]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[48]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[49]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[4]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[50]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[51]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[52]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[53]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[54]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[55]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[56]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[57]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[58]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[59]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[5]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[60]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[61]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[62]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[63]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[64]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[65]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[66]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[67]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[68]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[69]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[6]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[70]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[71]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[72]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[73]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[74]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[75]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[76]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[77]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[78]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[79]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[7]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[80]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[81]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[82]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[83]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[84]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[85]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[86]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[87]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[88]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[89]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[8]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[90]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[91]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[92]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[93]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[94]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[95]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[96]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[97]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[98]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[99]\ : STD_LOGIC;
  signal \n_0_app_wdf_data_r1_reg[9]\ : STD_LOGIC;
  signal n_0_app_wdf_end_r1_i_1 : STD_LOGIC;
  signal n_0_app_wdf_wren_r1_i_1 : STD_LOGIC;
  signal \n_0_occupied_counter.app_wdf_rdy_r_i_2\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[10]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[11]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[12]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[13]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[14]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[15]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[15]_i_2\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[5]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[6]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[7]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[8]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt[9]_i_1\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_occupied_counter.occ_cnt_reg[9]\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_13\ : STD_LOGIC;
  signal \n_0_write_buffer.wr_buffer_ram[23].RAM32M0\ : STD_LOGIC;
  signal \n_1_write_buffer.wr_buffer_ram[23].RAM32M0\ : STD_LOGIC;
  signal \n_2_write_buffer.wr_buffer_ram[23].RAM32M0\ : STD_LOGIC;
  signal \n_3_write_buffer.wr_buffer_ram[23].RAM32M0\ : STD_LOGIC;
  signal \n_4_write_buffer.wr_buffer_ram[22].RAM32M0\ : STD_LOGIC;
  signal \n_4_write_buffer.wr_buffer_ram[23].RAM32M0\ : STD_LOGIC;
  signal \n_5_write_buffer.wr_buffer_ram[22].RAM32M0\ : STD_LOGIC;
  signal \n_5_write_buffer.wr_buffer_ram[23].RAM32M0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_10_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_15_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_16_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_17_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_18_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_19_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_20_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_21_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_22_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_26_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_27_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_28_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_29_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_30_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_31_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_32_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_33_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_34_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_35_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_36_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_37_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_38_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_39_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_40_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_41_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_42_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_43_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_44_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_45_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_46_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_47_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_48_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_49_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_50_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_51_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_52_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_53_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_54_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_55_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_56_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_57_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_58_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_59_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_60_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_61_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_62_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_63_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_64_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_65_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_66_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_67_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_68_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_69_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_70_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_71_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wb_wr_data_addr0_r : STD_LOGIC;
  signal wb_wr_data_addr_r : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wb_wr_data_addr_w : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wdf_rdy_ns : STD_LOGIC;
  signal wr_buf_in_data : STD_LOGIC_VECTOR ( 143 downto 0 );
  signal wr_data_addr_le : STD_LOGIC;
  signal wr_req_cnt_r : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \write_data_control.wr_data_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[12].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[13].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[14].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[15].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[16].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[17].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[18].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[19].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[20].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[21].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[22].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[23].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\ : label is "soft_lutpair681";
  attribute counter : integer;
  attribute counter of \data_buf_address_counter.data_buf_addr_cnt_r_reg[0]\ : label is 92;
  attribute counter of \data_buf_address_counter.data_buf_addr_cnt_r_reg[1]\ : label is 92;
  attribute counter of \data_buf_address_counter.data_buf_addr_cnt_r_reg[2]\ : label is 92;
  attribute counter of \data_buf_address_counter.data_buf_addr_cnt_r_reg[3]\ : label is 92;
  attribute SOFT_HLUTNM of \occupied_counter.app_wdf_rdy_r_i_2\ : label is "soft_lutpair676";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \occupied_counter.app_wdf_rdy_r_reg\ : label is "no";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[0]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[13]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[15]_i_2\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[1]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \occupied_counter.occ_cnt[2]_i_1\ : label is "soft_lutpair678";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \pointer_ram.rams[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \pointer_ram.rams[1].RAM32M0\ : label is "PRIMITIVE";
  attribute RETAIN_INVERTER of \read_data_indx.rd_data_indx_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[0]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[1]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[2]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \read_data_indx.rd_data_indx_r[3]_i_1\ : label is "soft_lutpair680";
  attribute counter of \read_data_indx.rd_data_indx_r_reg[0]\ : label is 94;
  attribute counter of \read_data_indx.rd_data_indx_r_reg[1]\ : label is 94;
  attribute counter of \read_data_indx.rd_data_indx_r_reg[2]\ : label is 94;
  attribute counter of \read_data_indx.rd_data_indx_r_reg[3]\ : label is 94;
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[0]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \wr_req_counter.wr_req_cnt_r[1]_i_1\ : label is "soft_lutpair675";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[0].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[10].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[11].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[12].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[13].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[14].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[15].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[16].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[17].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[18].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[19].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[1].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[20].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[21].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[22].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[23].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[2].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[3].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[4].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[5].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[6].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[7].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[8].RAM32M0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \write_buffer.wr_buffer_ram[9].RAM32M0\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[2]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \write_data_control.wr_data_indx_r[3]_i_1\ : label is "soft_lutpair679";
  attribute counter of \write_data_control.wr_data_indx_r_reg[0]\ : label is 93;
  attribute counter of \write_data_control.wr_data_indx_r_reg[1]\ : label is 93;
  attribute counter of \write_data_control.wr_data_indx_r_reg[2]\ : label is 93;
  attribute counter of \write_data_control.wr_data_indx_r_reg[3]\ : label is 93;
begin
  O2 <= \^o2\;
  O3(3 downto 0) <= \^o3\(3 downto 0);
  O5(143 downto 0) <= \^o5\(143 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  p_0_in(0) <= \^p_0_in\(0);
app_rdy_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
    port map (
      I0 => periodic_rd_insert,
      I1 => p_7_in,
      I2 => \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1\,
      I3 => n_0_app_rdy_r_i_2,
      I4 => \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1\,
      O => app_rdy_ns
    );
app_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBBABABBA"
    )
    port map (
      I0 => D(0),
      I1 => reset,
      I2 => \^p_0_in\(0),
      I3 => wr_accepted,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => n_0_app_rdy_r_i_2
    );
\app_wdf_data_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(0),
      Q => \n_0_app_wdf_data_r1_reg[0]\,
      R => '0'
    );
\app_wdf_data_r1_reg[100]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(100),
      Q => \n_0_app_wdf_data_r1_reg[100]\,
      R => '0'
    );
\app_wdf_data_r1_reg[101]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(101),
      Q => \n_0_app_wdf_data_r1_reg[101]\,
      R => '0'
    );
\app_wdf_data_r1_reg[102]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(102),
      Q => \n_0_app_wdf_data_r1_reg[102]\,
      R => '0'
    );
\app_wdf_data_r1_reg[103]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(103),
      Q => \n_0_app_wdf_data_r1_reg[103]\,
      R => '0'
    );
\app_wdf_data_r1_reg[104]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(104),
      Q => \n_0_app_wdf_data_r1_reg[104]\,
      R => '0'
    );
\app_wdf_data_r1_reg[105]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(105),
      Q => \n_0_app_wdf_data_r1_reg[105]\,
      R => '0'
    );
\app_wdf_data_r1_reg[106]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(106),
      Q => \n_0_app_wdf_data_r1_reg[106]\,
      R => '0'
    );
\app_wdf_data_r1_reg[107]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(107),
      Q => \n_0_app_wdf_data_r1_reg[107]\,
      R => '0'
    );
\app_wdf_data_r1_reg[108]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(108),
      Q => \n_0_app_wdf_data_r1_reg[108]\,
      R => '0'
    );
\app_wdf_data_r1_reg[109]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(109),
      Q => \n_0_app_wdf_data_r1_reg[109]\,
      R => '0'
    );
\app_wdf_data_r1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(10),
      Q => \n_0_app_wdf_data_r1_reg[10]\,
      R => '0'
    );
\app_wdf_data_r1_reg[110]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(110),
      Q => \n_0_app_wdf_data_r1_reg[110]\,
      R => '0'
    );
\app_wdf_data_r1_reg[111]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(111),
      Q => \n_0_app_wdf_data_r1_reg[111]\,
      R => '0'
    );
\app_wdf_data_r1_reg[112]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(112),
      Q => \n_0_app_wdf_data_r1_reg[112]\,
      R => '0'
    );
\app_wdf_data_r1_reg[113]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(113),
      Q => \n_0_app_wdf_data_r1_reg[113]\,
      R => '0'
    );
\app_wdf_data_r1_reg[114]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(114),
      Q => \n_0_app_wdf_data_r1_reg[114]\,
      R => '0'
    );
\app_wdf_data_r1_reg[115]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(115),
      Q => \n_0_app_wdf_data_r1_reg[115]\,
      R => '0'
    );
\app_wdf_data_r1_reg[116]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(116),
      Q => \n_0_app_wdf_data_r1_reg[116]\,
      R => '0'
    );
\app_wdf_data_r1_reg[117]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(117),
      Q => \n_0_app_wdf_data_r1_reg[117]\,
      R => '0'
    );
\app_wdf_data_r1_reg[118]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(118),
      Q => \n_0_app_wdf_data_r1_reg[118]\,
      R => '0'
    );
\app_wdf_data_r1_reg[119]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(119),
      Q => \n_0_app_wdf_data_r1_reg[119]\,
      R => '0'
    );
\app_wdf_data_r1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(11),
      Q => \n_0_app_wdf_data_r1_reg[11]\,
      R => '0'
    );
\app_wdf_data_r1_reg[120]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(120),
      Q => \n_0_app_wdf_data_r1_reg[120]\,
      R => '0'
    );
\app_wdf_data_r1_reg[121]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(121),
      Q => \n_0_app_wdf_data_r1_reg[121]\,
      R => '0'
    );
\app_wdf_data_r1_reg[122]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(122),
      Q => \n_0_app_wdf_data_r1_reg[122]\,
      R => '0'
    );
\app_wdf_data_r1_reg[123]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(123),
      Q => \n_0_app_wdf_data_r1_reg[123]\,
      R => '0'
    );
\app_wdf_data_r1_reg[124]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(124),
      Q => \n_0_app_wdf_data_r1_reg[124]\,
      R => '0'
    );
\app_wdf_data_r1_reg[125]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(125),
      Q => \n_0_app_wdf_data_r1_reg[125]\,
      R => '0'
    );
\app_wdf_data_r1_reg[126]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(126),
      Q => \n_0_app_wdf_data_r1_reg[126]\,
      R => '0'
    );
\app_wdf_data_r1_reg[127]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(127),
      Q => \n_0_app_wdf_data_r1_reg[127]\,
      R => '0'
    );
\app_wdf_data_r1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(12),
      Q => \n_0_app_wdf_data_r1_reg[12]\,
      R => '0'
    );
\app_wdf_data_r1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(13),
      Q => \n_0_app_wdf_data_r1_reg[13]\,
      R => '0'
    );
\app_wdf_data_r1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(14),
      Q => \n_0_app_wdf_data_r1_reg[14]\,
      R => '0'
    );
\app_wdf_data_r1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(15),
      Q => \n_0_app_wdf_data_r1_reg[15]\,
      R => '0'
    );
\app_wdf_data_r1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(16),
      Q => \n_0_app_wdf_data_r1_reg[16]\,
      R => '0'
    );
\app_wdf_data_r1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(17),
      Q => \n_0_app_wdf_data_r1_reg[17]\,
      R => '0'
    );
\app_wdf_data_r1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(18),
      Q => \n_0_app_wdf_data_r1_reg[18]\,
      R => '0'
    );
\app_wdf_data_r1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(19),
      Q => \n_0_app_wdf_data_r1_reg[19]\,
      R => '0'
    );
\app_wdf_data_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(1),
      Q => \n_0_app_wdf_data_r1_reg[1]\,
      R => '0'
    );
\app_wdf_data_r1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(20),
      Q => \n_0_app_wdf_data_r1_reg[20]\,
      R => '0'
    );
\app_wdf_data_r1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(21),
      Q => \n_0_app_wdf_data_r1_reg[21]\,
      R => '0'
    );
\app_wdf_data_r1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(22),
      Q => \n_0_app_wdf_data_r1_reg[22]\,
      R => '0'
    );
\app_wdf_data_r1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(23),
      Q => \n_0_app_wdf_data_r1_reg[23]\,
      R => '0'
    );
\app_wdf_data_r1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(24),
      Q => \n_0_app_wdf_data_r1_reg[24]\,
      R => '0'
    );
\app_wdf_data_r1_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(25),
      Q => \n_0_app_wdf_data_r1_reg[25]\,
      R => '0'
    );
\app_wdf_data_r1_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(26),
      Q => \n_0_app_wdf_data_r1_reg[26]\,
      R => '0'
    );
\app_wdf_data_r1_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(27),
      Q => \n_0_app_wdf_data_r1_reg[27]\,
      R => '0'
    );
\app_wdf_data_r1_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(28),
      Q => \n_0_app_wdf_data_r1_reg[28]\,
      R => '0'
    );
\app_wdf_data_r1_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(29),
      Q => \n_0_app_wdf_data_r1_reg[29]\,
      R => '0'
    );
\app_wdf_data_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(2),
      Q => \n_0_app_wdf_data_r1_reg[2]\,
      R => '0'
    );
\app_wdf_data_r1_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(30),
      Q => \n_0_app_wdf_data_r1_reg[30]\,
      R => '0'
    );
\app_wdf_data_r1_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(31),
      Q => \n_0_app_wdf_data_r1_reg[31]\,
      R => '0'
    );
\app_wdf_data_r1_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(32),
      Q => \n_0_app_wdf_data_r1_reg[32]\,
      R => '0'
    );
\app_wdf_data_r1_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(33),
      Q => \n_0_app_wdf_data_r1_reg[33]\,
      R => '0'
    );
\app_wdf_data_r1_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(34),
      Q => \n_0_app_wdf_data_r1_reg[34]\,
      R => '0'
    );
\app_wdf_data_r1_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(35),
      Q => \n_0_app_wdf_data_r1_reg[35]\,
      R => '0'
    );
\app_wdf_data_r1_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(36),
      Q => \n_0_app_wdf_data_r1_reg[36]\,
      R => '0'
    );
\app_wdf_data_r1_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(37),
      Q => \n_0_app_wdf_data_r1_reg[37]\,
      R => '0'
    );
\app_wdf_data_r1_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(38),
      Q => \n_0_app_wdf_data_r1_reg[38]\,
      R => '0'
    );
\app_wdf_data_r1_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(39),
      Q => \n_0_app_wdf_data_r1_reg[39]\,
      R => '0'
    );
\app_wdf_data_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(3),
      Q => \n_0_app_wdf_data_r1_reg[3]\,
      R => '0'
    );
\app_wdf_data_r1_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(40),
      Q => \n_0_app_wdf_data_r1_reg[40]\,
      R => '0'
    );
\app_wdf_data_r1_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(41),
      Q => \n_0_app_wdf_data_r1_reg[41]\,
      R => '0'
    );
\app_wdf_data_r1_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(42),
      Q => \n_0_app_wdf_data_r1_reg[42]\,
      R => '0'
    );
\app_wdf_data_r1_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(43),
      Q => \n_0_app_wdf_data_r1_reg[43]\,
      R => '0'
    );
\app_wdf_data_r1_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(44),
      Q => \n_0_app_wdf_data_r1_reg[44]\,
      R => '0'
    );
\app_wdf_data_r1_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(45),
      Q => \n_0_app_wdf_data_r1_reg[45]\,
      R => '0'
    );
\app_wdf_data_r1_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(46),
      Q => \n_0_app_wdf_data_r1_reg[46]\,
      R => '0'
    );
\app_wdf_data_r1_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(47),
      Q => \n_0_app_wdf_data_r1_reg[47]\,
      R => '0'
    );
\app_wdf_data_r1_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(48),
      Q => \n_0_app_wdf_data_r1_reg[48]\,
      R => '0'
    );
\app_wdf_data_r1_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(49),
      Q => \n_0_app_wdf_data_r1_reg[49]\,
      R => '0'
    );
\app_wdf_data_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(4),
      Q => \n_0_app_wdf_data_r1_reg[4]\,
      R => '0'
    );
\app_wdf_data_r1_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(50),
      Q => \n_0_app_wdf_data_r1_reg[50]\,
      R => '0'
    );
\app_wdf_data_r1_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(51),
      Q => \n_0_app_wdf_data_r1_reg[51]\,
      R => '0'
    );
\app_wdf_data_r1_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(52),
      Q => \n_0_app_wdf_data_r1_reg[52]\,
      R => '0'
    );
\app_wdf_data_r1_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(53),
      Q => \n_0_app_wdf_data_r1_reg[53]\,
      R => '0'
    );
\app_wdf_data_r1_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(54),
      Q => \n_0_app_wdf_data_r1_reg[54]\,
      R => '0'
    );
\app_wdf_data_r1_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(55),
      Q => \n_0_app_wdf_data_r1_reg[55]\,
      R => '0'
    );
\app_wdf_data_r1_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(56),
      Q => \n_0_app_wdf_data_r1_reg[56]\,
      R => '0'
    );
\app_wdf_data_r1_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(57),
      Q => \n_0_app_wdf_data_r1_reg[57]\,
      R => '0'
    );
\app_wdf_data_r1_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(58),
      Q => \n_0_app_wdf_data_r1_reg[58]\,
      R => '0'
    );
\app_wdf_data_r1_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(59),
      Q => \n_0_app_wdf_data_r1_reg[59]\,
      R => '0'
    );
\app_wdf_data_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(5),
      Q => \n_0_app_wdf_data_r1_reg[5]\,
      R => '0'
    );
\app_wdf_data_r1_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(60),
      Q => \n_0_app_wdf_data_r1_reg[60]\,
      R => '0'
    );
\app_wdf_data_r1_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(61),
      Q => \n_0_app_wdf_data_r1_reg[61]\,
      R => '0'
    );
\app_wdf_data_r1_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(62),
      Q => \n_0_app_wdf_data_r1_reg[62]\,
      R => '0'
    );
\app_wdf_data_r1_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(63),
      Q => \n_0_app_wdf_data_r1_reg[63]\,
      R => '0'
    );
\app_wdf_data_r1_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(64),
      Q => \n_0_app_wdf_data_r1_reg[64]\,
      R => '0'
    );
\app_wdf_data_r1_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(65),
      Q => \n_0_app_wdf_data_r1_reg[65]\,
      R => '0'
    );
\app_wdf_data_r1_reg[66]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(66),
      Q => \n_0_app_wdf_data_r1_reg[66]\,
      R => '0'
    );
\app_wdf_data_r1_reg[67]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(67),
      Q => \n_0_app_wdf_data_r1_reg[67]\,
      R => '0'
    );
\app_wdf_data_r1_reg[68]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(68),
      Q => \n_0_app_wdf_data_r1_reg[68]\,
      R => '0'
    );
\app_wdf_data_r1_reg[69]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(69),
      Q => \n_0_app_wdf_data_r1_reg[69]\,
      R => '0'
    );
\app_wdf_data_r1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(6),
      Q => \n_0_app_wdf_data_r1_reg[6]\,
      R => '0'
    );
\app_wdf_data_r1_reg[70]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(70),
      Q => \n_0_app_wdf_data_r1_reg[70]\,
      R => '0'
    );
\app_wdf_data_r1_reg[71]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(71),
      Q => \n_0_app_wdf_data_r1_reg[71]\,
      R => '0'
    );
\app_wdf_data_r1_reg[72]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(72),
      Q => \n_0_app_wdf_data_r1_reg[72]\,
      R => '0'
    );
\app_wdf_data_r1_reg[73]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(73),
      Q => \n_0_app_wdf_data_r1_reg[73]\,
      R => '0'
    );
\app_wdf_data_r1_reg[74]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(74),
      Q => \n_0_app_wdf_data_r1_reg[74]\,
      R => '0'
    );
\app_wdf_data_r1_reg[75]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(75),
      Q => \n_0_app_wdf_data_r1_reg[75]\,
      R => '0'
    );
\app_wdf_data_r1_reg[76]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(76),
      Q => \n_0_app_wdf_data_r1_reg[76]\,
      R => '0'
    );
\app_wdf_data_r1_reg[77]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(77),
      Q => \n_0_app_wdf_data_r1_reg[77]\,
      R => '0'
    );
\app_wdf_data_r1_reg[78]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(78),
      Q => \n_0_app_wdf_data_r1_reg[78]\,
      R => '0'
    );
\app_wdf_data_r1_reg[79]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(79),
      Q => \n_0_app_wdf_data_r1_reg[79]\,
      R => '0'
    );
\app_wdf_data_r1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(7),
      Q => \n_0_app_wdf_data_r1_reg[7]\,
      R => '0'
    );
\app_wdf_data_r1_reg[80]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(80),
      Q => \n_0_app_wdf_data_r1_reg[80]\,
      R => '0'
    );
\app_wdf_data_r1_reg[81]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(81),
      Q => \n_0_app_wdf_data_r1_reg[81]\,
      R => '0'
    );
\app_wdf_data_r1_reg[82]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(82),
      Q => \n_0_app_wdf_data_r1_reg[82]\,
      R => '0'
    );
\app_wdf_data_r1_reg[83]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(83),
      Q => \n_0_app_wdf_data_r1_reg[83]\,
      R => '0'
    );
\app_wdf_data_r1_reg[84]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(84),
      Q => \n_0_app_wdf_data_r1_reg[84]\,
      R => '0'
    );
\app_wdf_data_r1_reg[85]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(85),
      Q => \n_0_app_wdf_data_r1_reg[85]\,
      R => '0'
    );
\app_wdf_data_r1_reg[86]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(86),
      Q => \n_0_app_wdf_data_r1_reg[86]\,
      R => '0'
    );
\app_wdf_data_r1_reg[87]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(87),
      Q => \n_0_app_wdf_data_r1_reg[87]\,
      R => '0'
    );
\app_wdf_data_r1_reg[88]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(88),
      Q => \n_0_app_wdf_data_r1_reg[88]\,
      R => '0'
    );
\app_wdf_data_r1_reg[89]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(89),
      Q => \n_0_app_wdf_data_r1_reg[89]\,
      R => '0'
    );
\app_wdf_data_r1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(8),
      Q => \n_0_app_wdf_data_r1_reg[8]\,
      R => '0'
    );
\app_wdf_data_r1_reg[90]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(90),
      Q => \n_0_app_wdf_data_r1_reg[90]\,
      R => '0'
    );
\app_wdf_data_r1_reg[91]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(91),
      Q => \n_0_app_wdf_data_r1_reg[91]\,
      R => '0'
    );
\app_wdf_data_r1_reg[92]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(92),
      Q => \n_0_app_wdf_data_r1_reg[92]\,
      R => '0'
    );
\app_wdf_data_r1_reg[93]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(93),
      Q => \n_0_app_wdf_data_r1_reg[93]\,
      R => '0'
    );
\app_wdf_data_r1_reg[94]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(94),
      Q => \n_0_app_wdf_data_r1_reg[94]\,
      R => '0'
    );
\app_wdf_data_r1_reg[95]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(95),
      Q => \n_0_app_wdf_data_r1_reg[95]\,
      R => '0'
    );
\app_wdf_data_r1_reg[96]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(96),
      Q => \n_0_app_wdf_data_r1_reg[96]\,
      R => '0'
    );
\app_wdf_data_r1_reg[97]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(97),
      Q => \n_0_app_wdf_data_r1_reg[97]\,
      R => '0'
    );
\app_wdf_data_r1_reg[98]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(98),
      Q => \n_0_app_wdf_data_r1_reg[98]\,
      R => '0'
    );
\app_wdf_data_r1_reg[99]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(99),
      Q => \n_0_app_wdf_data_r1_reg[99]\,
      R => '0'
    );
\app_wdf_data_r1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_data(9),
      Q => \n_0_app_wdf_data_r1_reg[9]\,
      R => '0'
    );
app_wdf_end_r1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => app_wdf_end_r1,
      I1 => \^o2\,
      I2 => app_wdf_end,
      I3 => reset,
      O => n_0_app_wdf_end_r1_i_1
    );
app_wdf_end_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_app_wdf_end_r1_i_1,
      Q => app_wdf_end_r1,
      R => '0'
    );
\app_wdf_mask_r1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(0),
      Q => app_wdf_mask_r1(0),
      R => '0'
    );
\app_wdf_mask_r1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(10),
      Q => app_wdf_mask_r1(10),
      R => '0'
    );
\app_wdf_mask_r1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(11),
      Q => app_wdf_mask_r1(11),
      R => '0'
    );
\app_wdf_mask_r1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(12),
      Q => app_wdf_mask_r1(12),
      R => '0'
    );
\app_wdf_mask_r1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(13),
      Q => app_wdf_mask_r1(13),
      R => '0'
    );
\app_wdf_mask_r1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(14),
      Q => app_wdf_mask_r1(14),
      R => '0'
    );
\app_wdf_mask_r1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(15),
      Q => app_wdf_mask_r1(15),
      R => '0'
    );
\app_wdf_mask_r1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(1),
      Q => app_wdf_mask_r1(1),
      R => '0'
    );
\app_wdf_mask_r1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(2),
      Q => app_wdf_mask_r1(2),
      R => '0'
    );
\app_wdf_mask_r1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(3),
      Q => app_wdf_mask_r1(3),
      R => '0'
    );
\app_wdf_mask_r1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(4),
      Q => app_wdf_mask_r1(4),
      R => '0'
    );
\app_wdf_mask_r1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(5),
      Q => app_wdf_mask_r1(5),
      R => '0'
    );
\app_wdf_mask_r1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(6),
      Q => app_wdf_mask_r1(6),
      R => '0'
    );
\app_wdf_mask_r1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(7),
      Q => app_wdf_mask_r1(7),
      R => '0'
    );
\app_wdf_mask_r1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(8),
      Q => app_wdf_mask_r1(8),
      R => '0'
    );
\app_wdf_mask_r1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \^o2\,
      D => app_wdf_mask(9),
      Q => app_wdf_mask_r1(9),
      R => '0'
    );
app_wdf_wren_r1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => app_wdf_wren_r1,
      I1 => \^o2\,
      I2 => app_wdf_wren,
      I3 => reset,
      O => n_0_app_wdf_wren_r1_i_1
    );
app_wdf_wren_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_app_wdf_wren_r1_i_1,
      Q => app_wdf_wren_r1,
      R => '0'
    );
\data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3),
      I1 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      I2 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      I3 => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(0),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(0),
      R => reset
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(1),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(1),
      R => reset
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(2),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(2),
      R => reset
    );
\data_buf_address_counter.data_buf_addr_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_accepted,
      D => \p_0_in__0\(3),
      Q => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3),
      R => reset
    );
\mem_reg_0_15_0_5_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(45),
      I1 => I2,
      O => phy_dout(0)
    );
\mem_reg_0_15_12_17_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(66),
      I1 => I2,
      O => O6(1)
    );
\mem_reg_0_15_12_17_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(15),
      I1 => I2,
      O => phy_dout(2)
    );
\mem_reg_0_15_18_23_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(95),
      I1 => I2,
      O => phy_dout(3)
    );
\mem_reg_0_15_24_29_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(0),
      I1 => I2,
      O => O6(2)
    );
\mem_reg_0_15_30_35_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(12),
      I1 => I2,
      O => phy_dout(4)
    );
mem_reg_0_15_30_35_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(54),
      I1 => I2,
      O => O6(3)
    );
\mem_reg_0_15_36_41_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(70),
      I1 => I2,
      O => O6(4)
    );
\mem_reg_0_15_36_41_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(3),
      I1 => I2,
      O => O6(5)
    );
\mem_reg_0_15_42_47_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(58),
      I1 => I2,
      O => phy_dout(5)
    );
\mem_reg_0_15_42_47_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(83),
      I1 => I2,
      O => O6(6)
    );
\mem_reg_0_15_42_47_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(74),
      I1 => I2,
      O => phy_dout(6)
    );
\mem_reg_0_15_48_53_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(41),
      I1 => I2,
      O => phy_dout(7)
    );
\mem_reg_0_15_48_53_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(33),
      I1 => I2,
      O => O6(7)
    );
\mem_reg_0_15_54_59_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(11),
      I1 => I2,
      O => phy_dout(8)
    );
\mem_reg_0_15_54_59_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(4),
      I1 => I2,
      O => O6(8)
    );
\mem_reg_0_15_60_65_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(91),
      I1 => I2,
      O => phy_dout(9)
    );
\mem_reg_0_15_60_65_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(7),
      I1 => I2,
      O => O6(9)
    );
\mem_reg_0_15_66_71_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(62),
      I1 => I2,
      O => phy_dout(10)
    );
\mem_reg_0_15_66_71_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(87),
      I1 => I2,
      O => O6(10)
    );
\mem_reg_0_15_66_71_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(78),
      I1 => I2,
      O => phy_dout(11)
    );
\mem_reg_0_15_6_11_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(50),
      I1 => I2,
      O => O6(0)
    );
\mem_reg_0_15_6_11_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(8),
      I1 => I2,
      O => phy_dout(1)
    );
\mem_reg_0_15_72_77_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o5\(37),
      I1 => I2,
      O => O6(11)
    );
\occupied_counter.app_wdf_rdy_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404044444044"
    )
    port map (
      I0 => reset,
      I1 => ram_init_done_r,
      I2 => \^p_0_in\(0),
      I3 => p_4_in,
      I4 => \n_0_occupied_counter.app_wdf_rdy_r_i_2\,
      I5 => \n_0_occupied_counter.occ_cnt_reg[15]\,
      O => wdf_rdy_ns
    );
\occupied_counter.app_wdf_rdy_r_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => app_wdf_wren_r1,
      I1 => \^o2\,
      I2 => app_wdf_end_r1,
      O => \n_0_occupied_counter.app_wdf_rdy_r_i_2\
    );
\occupied_counter.app_wdf_rdy_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wdf_rdy_ns,
      Q => \^o2\,
      R => '0'
    );
\occupied_counter.occ_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[1]\,
      I1 => app_wdf_end_r1,
      I2 => \^o2\,
      I3 => app_wdf_wren_r1,
      O => \n_0_occupied_counter.occ_cnt[0]_i_1\
    );
\occupied_counter.occ_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[11]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[9]\,
      O => \n_0_occupied_counter.occ_cnt[10]_i_1\
    );
\occupied_counter.occ_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[12]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[10]\,
      O => \n_0_occupied_counter.occ_cnt[11]_i_1\
    );
\occupied_counter.occ_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[13]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[11]\,
      O => \n_0_occupied_counter.occ_cnt[12]_i_1\
    );
\occupied_counter.occ_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => p_4_in,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[12]\,
      O => \n_0_occupied_counter.occ_cnt[13]_i_1\
    );
\occupied_counter.occ_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[15]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[13]\,
      O => \n_0_occupied_counter.occ_cnt[14]_i_1\
    );
\occupied_counter.occ_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => app_wdf_end_r1,
      I2 => \^o2\,
      I3 => app_wdf_wren_r1,
      O => \n_0_occupied_counter.occ_cnt[15]_i_1\
    );
\occupied_counter.occ_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_4_in,
      I1 => app_wdf_end_r1,
      I2 => \^o2\,
      I3 => app_wdf_wren_r1,
      O => \n_0_occupied_counter.occ_cnt[15]_i_2\
    );
\occupied_counter.occ_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[2]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[0]\,
      O => \n_0_occupied_counter.occ_cnt[1]_i_1\
    );
\occupied_counter.occ_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[3]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[1]\,
      O => \n_0_occupied_counter.occ_cnt[2]_i_1\
    );
\occupied_counter.occ_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[4]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[2]\,
      O => \n_0_occupied_counter.occ_cnt[3]_i_1\
    );
\occupied_counter.occ_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[5]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[3]\,
      O => \n_0_occupied_counter.occ_cnt[4]_i_1\
    );
\occupied_counter.occ_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[6]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[4]\,
      O => \n_0_occupied_counter.occ_cnt[5]_i_1\
    );
\occupied_counter.occ_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[7]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[5]\,
      O => \n_0_occupied_counter.occ_cnt[6]_i_1\
    );
\occupied_counter.occ_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[8]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[6]\,
      O => \n_0_occupied_counter.occ_cnt[7]_i_1\
    );
\occupied_counter.occ_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[9]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[7]\,
      O => \n_0_occupied_counter.occ_cnt[8]_i_1\
    );
\occupied_counter.occ_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[10]\,
      I1 => app_wdf_wren_r1,
      I2 => \^o2\,
      I3 => app_wdf_end_r1,
      I4 => \n_0_occupied_counter.occ_cnt_reg[8]\,
      O => \n_0_occupied_counter.occ_cnt[9]_i_1\
    );
\occupied_counter.occ_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[0]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[0]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[10]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[10]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[11]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[11]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[12]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[12]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[13]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[13]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[14]_i_1\,
      Q => p_4_in,
      R => reset
    );
\occupied_counter.occ_cnt_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[15]_i_2\,
      Q => \n_0_occupied_counter.occ_cnt_reg[15]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[1]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[1]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[2]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[2]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[3]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[3]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[4]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[4]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[5]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[5]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[6]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[6]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[7]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[7]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[8]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[8]\,
      R => reset
    );
\occupied_counter.occ_cnt_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \n_0_occupied_counter.occ_cnt[15]_i_1\,
      D => \n_0_occupied_counter.occ_cnt[9]_i_1\,
      Q => \n_0_occupied_counter.occ_cnt_reg[9]\,
      R => reset
    );
\pointer_ram.rams[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg__0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => pointer_wr_data(1 downto 0),
      DIC(1 downto 0) => pointer_wr_data(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => DOB(1 downto 0),
      DOC(1 downto 0) => p_2_out(1 downto 0),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => pointer_we
    );
\pointer_ram.rams[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \data_buf_address_counter.data_buf_addr_cnt_r_reg__0\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \write_data_control.wr_data_indx_r_reg__0\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => ADDRD(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => pointer_wr_data(3 downto 2),
      DIC(1 downto 0) => pointer_wr_data(3 downto 2),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => O1(1 downto 0),
      DOC(1 downto 0) => p_0_out(1 downto 0),
      DOD(1 downto 0) => \NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => pointer_we
    );
\read_data_indx.rd_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\(0),
      O => \p_0_in__2\(0)
    );
\read_data_indx.rd_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o3\(0),
      I1 => \^o3\(1),
      O => \p_0_in__2\(1)
    );
\read_data_indx.rd_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \^o3\(2),
      I1 => \^o3\(1),
      I2 => \^o3\(0),
      O => \p_0_in__2\(2)
    );
\read_data_indx.rd_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(0),
      I2 => \^o3\(1),
      I3 => \^o3\(2),
      O => \p_0_in__2\(3)
    );
\read_data_indx.rd_data_indx_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__2\(0),
      Q => \^o3\(0),
      R => reset
    );
\read_data_indx.rd_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__2\(1),
      Q => \^o3\(1),
      R => reset
    );
\read_data_indx.rd_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__2\(2),
      Q => \^o3\(2),
      R => reset
    );
\read_data_indx.rd_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => E(0),
      D => \p_0_in__2\(3),
      Q => \^o3\(3),
      R => reset
    );
\read_data_indx.rd_data_upd_indx_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => E(0),
      Q => \^p_0_in\(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4114"
    )
    port map (
      I0 => reset,
      I1 => \^p_0_in\(0),
      I2 => wr_accepted,
      I3 => \^q\(0),
      O => \n_0_wr_req_counter.wr_req_cnt_r[0]_i_1\
    );
\wr_req_counter.wr_req_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45511004"
    )
    port map (
      I0 => reset,
      I1 => \^p_0_in\(0),
      I2 => \^q\(0),
      I3 => wr_accepted,
      I4 => \^q\(1),
      O => \n_0_wr_req_counter.wr_req_cnt_r[1]_i_1\
    );
\wr_req_counter.wr_req_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F99F0660"
    )
    port map (
      I0 => I3,
      I1 => \^q\(2),
      I2 => wr_accepted,
      I3 => \^p_0_in\(0),
      I4 => wr_req_cnt_r(3),
      I5 => reset,
      O => \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1\
    );
\wr_req_counter.wr_req_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A9AAAA9A"
    )
    port map (
      I0 => wr_req_cnt_r(4),
      I1 => I1,
      I2 => I3,
      I3 => \^q\(2),
      I4 => wr_req_cnt_r(3),
      I5 => reset,
      O => \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1\
    );
\wr_req_counter.wr_req_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_req_counter.wr_req_cnt_r[0]_i_1\,
      Q => \^q\(0),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_req_counter.wr_req_cnt_r[1]_i_1\,
      Q => \^q\(1),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => \^q\(2),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1\,
      Q => wr_req_cnt_r(3),
      R => '0'
    );
\wr_req_counter.wr_req_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1\,
      Q => wr_req_cnt_r(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_69_out(0),
      Q => \^o5\(0),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[100]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_23_out(0),
      Q => \^o5\(100),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[101]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_23_out(1),
      Q => \^o5\(101),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[102]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_18_out(0),
      Q => \^o5\(102),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[103]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_18_out(1),
      Q => \^o5\(103),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[104]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_19_out(0),
      Q => \^o5\(104),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[105]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_19_out(1),
      Q => \^o5\(105),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[106]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_20_out(0),
      Q => \^o5\(106),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[107]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_20_out(1),
      Q => \^o5\(107),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[108]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_15_out(0),
      Q => \^o5\(108),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[109]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_15_out(1),
      Q => \^o5\(109),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_68_out(0),
      Q => \^o5\(10),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[110]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_16_out(0),
      Q => \^o5\(110),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[111]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_16_out(1),
      Q => \^o5\(111),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[112]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_17_out(0),
      Q => \^o5\(112),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[113]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_17_out(1),
      Q => \^o5\(113),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[114]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_12_out(0),
      Q => \^o5\(114),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[115]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_12_out(1),
      Q => \^o5\(115),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[116]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_13_out(0),
      Q => \^o5\(116),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[117]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_13_out(1),
      Q => \^o5\(117),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[118]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_14_out(0),
      Q => \^o5\(118),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[119]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_14_out(1),
      Q => \^o5\(119),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_68_out(1),
      Q => \^o5\(11),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[120]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_9_out(0),
      Q => \^o5\(120),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[121]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_9_out(1),
      Q => \^o5\(121),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[122]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_10_out(0),
      Q => \^o5\(122),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[123]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_10_out(1),
      Q => \^o5\(123),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[124]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_11_out(0),
      Q => \^o5\(124),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[125]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_11_out(1),
      Q => \^o5\(125),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[126]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_6_out(0),
      Q => \^o5\(126),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[127]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_6_out(1),
      Q => \^o5\(127),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[128]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_7_out(0),
      Q => \^o5\(128),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[129]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_7_out(1),
      Q => \^o5\(129),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_63_out(0),
      Q => \^o5\(12),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[130]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_8_out(0),
      Q => \^o5\(130),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[131]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_8_out(1),
      Q => \^o5\(131),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[132]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_5_write_buffer.wr_buffer_ram[22].RAM32M0\,
      Q => \^o5\(132),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[133]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_4_write_buffer.wr_buffer_ram[22].RAM32M0\,
      Q => \^o5\(133),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[134]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_4_out(0),
      Q => \^o5\(134),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[135]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_4_out(1),
      Q => \^o5\(135),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[136]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_out(0),
      Q => \^o5\(136),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[137]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_5_out(1),
      Q => \^o5\(137),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[138]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_5_write_buffer.wr_buffer_ram[23].RAM32M0\,
      Q => \^o5\(138),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[139]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_4_write_buffer.wr_buffer_ram[23].RAM32M0\,
      Q => \^o5\(139),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_63_out(1),
      Q => \^o5\(13),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[140]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_3_write_buffer.wr_buffer_ram[23].RAM32M0\,
      Q => \^o5\(140),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[141]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_2_write_buffer.wr_buffer_ram[23].RAM32M0\,
      Q => \^o5\(141),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[142]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_1_write_buffer.wr_buffer_ram[23].RAM32M0\,
      Q => \^o5\(142),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[143]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_write_buffer.wr_buffer_ram[23].RAM32M0\,
      Q => \^o5\(143),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_64_out(0),
      Q => \^o5\(14),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_64_out(1),
      Q => \^o5\(15),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_65_out(0),
      Q => \^o5\(16),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_65_out(1),
      Q => \^o5\(17),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_60_out(0),
      Q => \^o5\(18),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_60_out(1),
      Q => \^o5\(19),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_69_out(1),
      Q => \^o5\(1),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_61_out(0),
      Q => \^o5\(20),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_61_out(1),
      Q => \^o5\(21),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_62_out(0),
      Q => \^o5\(22),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_62_out(1),
      Q => \^o5\(23),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_57_out(0),
      Q => \^o5\(24),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_57_out(1),
      Q => \^o5\(25),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_58_out(0),
      Q => \^o5\(26),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_58_out(1),
      Q => \^o5\(27),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_59_out(0),
      Q => \^o5\(28),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_59_out(1),
      Q => \^o5\(29),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_70_out(0),
      Q => \^o5\(2),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_54_out(0),
      Q => \^o5\(30),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_54_out(1),
      Q => \^o5\(31),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_55_out(0),
      Q => \^o5\(32),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_55_out(1),
      Q => \^o5\(33),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_56_out(0),
      Q => \^o5\(34),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_56_out(1),
      Q => \^o5\(35),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_51_out(0),
      Q => \^o5\(36),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_51_out(1),
      Q => \^o5\(37),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_52_out(0),
      Q => \^o5\(38),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_52_out(1),
      Q => \^o5\(39),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_70_out(1),
      Q => \^o5\(3),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_53_out(0),
      Q => \^o5\(40),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_53_out(1),
      Q => \^o5\(41),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_48_out(0),
      Q => \^o5\(42),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_48_out(1),
      Q => \^o5\(43),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_49_out(0),
      Q => \^o5\(44),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_49_out(1),
      Q => \^o5\(45),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_50_out(0),
      Q => \^o5\(46),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_50_out(1),
      Q => \^o5\(47),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_45_out(0),
      Q => \^o5\(48),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_45_out(1),
      Q => \^o5\(49),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_71_out(0),
      Q => \^o5\(4),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_46_out(0),
      Q => \^o5\(50),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_46_out(1),
      Q => \^o5\(51),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_47_out(0),
      Q => \^o5\(52),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_47_out(1),
      Q => \^o5\(53),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_42_out(0),
      Q => \^o5\(54),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_42_out(1),
      Q => \^o5\(55),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_43_out(0),
      Q => \^o5\(56),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_43_out(1),
      Q => \^o5\(57),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_44_out(0),
      Q => \^o5\(58),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_44_out(1),
      Q => \^o5\(59),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_71_out(1),
      Q => \^o5\(5),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_39_out(0),
      Q => \^o5\(60),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_39_out(1),
      Q => \^o5\(61),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_40_out(0),
      Q => \^o5\(62),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_40_out(1),
      Q => \^o5\(63),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_41_out(0),
      Q => \^o5\(64),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_41_out(1),
      Q => \^o5\(65),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[66]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_36_out(0),
      Q => \^o5\(66),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[67]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_36_out(1),
      Q => \^o5\(67),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[68]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_37_out(0),
      Q => \^o5\(68),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[69]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_37_out(1),
      Q => \^o5\(69),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_66_out(0),
      Q => \^o5\(6),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[70]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_38_out(0),
      Q => \^o5\(70),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[71]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_38_out(1),
      Q => \^o5\(71),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[72]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_33_out(0),
      Q => \^o5\(72),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[73]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_33_out(1),
      Q => \^o5\(73),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[74]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_34_out(0),
      Q => \^o5\(74),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[75]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_34_out(1),
      Q => \^o5\(75),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[76]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_35_out(0),
      Q => \^o5\(76),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[77]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_35_out(1),
      Q => \^o5\(77),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[78]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_30_out(0),
      Q => \^o5\(78),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[79]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_30_out(1),
      Q => \^o5\(79),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_66_out(1),
      Q => \^o5\(7),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[80]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_31_out(0),
      Q => \^o5\(80),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[81]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_31_out(1),
      Q => \^o5\(81),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[82]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_32_out(0),
      Q => \^o5\(82),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[83]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_32_out(1),
      Q => \^o5\(83),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[84]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_27_out(0),
      Q => \^o5\(84),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[85]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_27_out(1),
      Q => \^o5\(85),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[86]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_28_out(0),
      Q => \^o5\(86),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[87]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_28_out(1),
      Q => \^o5\(87),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[88]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_29_out(0),
      Q => \^o5\(88),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[89]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_29_out(1),
      Q => \^o5\(89),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_67_out(0),
      Q => \^o5\(8),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[90]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_24_out(0),
      Q => \^o5\(90),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[91]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_24_out(1),
      Q => \^o5\(91),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[92]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_25_out(0),
      Q => \^o5\(92),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[93]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_25_out(1),
      Q => \^o5\(93),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[94]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_26_out(0),
      Q => \^o5\(94),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[95]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_26_out(1),
      Q => \^o5\(95),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[96]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_21_out(0),
      Q => \^o5\(96),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[97]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_21_out(1),
      Q => \^o5\(97),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[98]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_22_out(0),
      Q => \^o5\(98),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[99]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_22_out(1),
      Q => \^o5\(99),
      R => '0'
    );
\write_buffer.wr_buf_out_data_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => p_67_out(1),
      Q => \^o5\(9),
      R => '0'
    );
\write_buffer.wr_buffer_ram[0].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(5 downto 4),
      DIB(1 downto 0) => wr_buf_in_data(3 downto 2),
      DIC(1 downto 0) => wr_buf_in_data(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_71_out(1 downto 0),
      DOB(1 downto 0) => p_70_out(1 downto 0),
      DOC(1 downto 0) => p_69_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(5),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[5]\,
      O => wr_buf_in_data(5)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => p_2_out(0),
      I1 => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12\,
      I2 => wb_wr_data_addr_r(1),
      I3 => reset,
      O => wb_wr_data_addr_w(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15051000"
    )
    port map (
      I0 => reset,
      I1 => app_wdf_end_r1,
      I2 => app_wdf_wren_r1,
      I3 => \^o2\,
      I4 => wb_wr_data_addr0_r,
      O => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF55FF55"
    )
    port map (
      I0 => \^p_0_in\(0),
      I1 => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_13\,
      I2 => app_wdf_wren_r1,
      I3 => \^o2\,
      I4 => app_wdf_end_r1,
      O => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00BAFFFF"
    )
    port map (
      I0 => \n_0_occupied_counter.occ_cnt_reg[15]\,
      I1 => \n_0_occupied_counter.app_wdf_rdy_r_i_2\,
      I2 => p_4_in,
      I3 => \^p_0_in\(0),
      I4 => ram_init_done_r,
      I5 => reset,
      O => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_13\
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(4),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[4]\,
      O => wr_buf_in_data(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(3),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[3]\,
      O => wr_buf_in_data(3)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(2),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[2]\,
      O => wr_buf_in_data(2)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(1),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[1]\,
      O => wr_buf_in_data(1)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(0),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[0]\,
      O => wr_buf_in_data(0)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => p_0_out(1),
      I1 => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12\,
      I2 => wb_wr_data_addr_r(4),
      I3 => reset,
      O => wb_wr_data_addr_w(4)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => p_0_out(0),
      I1 => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12\,
      I2 => wb_wr_data_addr_r(3),
      I3 => reset,
      O => wb_wr_data_addr_w(3)
    );
\write_buffer.wr_buffer_ram[0].RAM32M0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => p_2_out(1),
      I1 => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12\,
      I2 => wb_wr_data_addr_r(2),
      I3 => reset,
      O => wb_wr_data_addr_w(2)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(65 downto 64),
      DIB(1 downto 0) => wr_buf_in_data(63 downto 62),
      DIC(1 downto 0) => wr_buf_in_data(61 downto 60),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_41_out(1 downto 0),
      DOB(1 downto 0) => p_40_out(1 downto 0),
      DOC(1 downto 0) => p_39_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(65),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[65]\,
      O => wr_buf_in_data(65)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(64),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[64]\,
      O => wr_buf_in_data(64)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(63),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[63]\,
      O => wr_buf_in_data(63)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(62),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[62]\,
      O => wr_buf_in_data(62)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(61),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[61]\,
      O => wr_buf_in_data(61)
    );
\write_buffer.wr_buffer_ram[10].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(60),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[60]\,
      O => wr_buf_in_data(60)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(71 downto 70),
      DIB(1 downto 0) => wr_buf_in_data(69 downto 68),
      DIC(1 downto 0) => wr_buf_in_data(67 downto 66),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_38_out(1 downto 0),
      DOB(1 downto 0) => p_37_out(1 downto 0),
      DOC(1 downto 0) => p_36_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(71),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[71]\,
      O => wr_buf_in_data(71)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(70),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[70]\,
      O => wr_buf_in_data(70)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(69),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[69]\,
      O => wr_buf_in_data(69)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(68),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[68]\,
      O => wr_buf_in_data(68)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(67),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[67]\,
      O => wr_buf_in_data(67)
    );
\write_buffer.wr_buffer_ram[11].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(66),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[66]\,
      O => wr_buf_in_data(66)
    );
\write_buffer.wr_buffer_ram[12].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(77 downto 76),
      DIB(1 downto 0) => wr_buf_in_data(75 downto 74),
      DIC(1 downto 0) => wr_buf_in_data(73 downto 72),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_35_out(1 downto 0),
      DOB(1 downto 0) => p_34_out(1 downto 0),
      DOC(1 downto 0) => p_33_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[12].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[12].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(77),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[77]\,
      O => wr_buf_in_data(77)
    );
\write_buffer.wr_buffer_ram[12].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(76),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[76]\,
      O => wr_buf_in_data(76)
    );
\write_buffer.wr_buffer_ram[12].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(75),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[75]\,
      O => wr_buf_in_data(75)
    );
\write_buffer.wr_buffer_ram[12].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(74),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[74]\,
      O => wr_buf_in_data(74)
    );
\write_buffer.wr_buffer_ram[12].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(73),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[73]\,
      O => wr_buf_in_data(73)
    );
\write_buffer.wr_buffer_ram[12].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(72),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[72]\,
      O => wr_buf_in_data(72)
    );
\write_buffer.wr_buffer_ram[13].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(83 downto 82),
      DIB(1 downto 0) => wr_buf_in_data(81 downto 80),
      DIC(1 downto 0) => wr_buf_in_data(79 downto 78),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_32_out(1 downto 0),
      DOB(1 downto 0) => p_31_out(1 downto 0),
      DOC(1 downto 0) => p_30_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[13].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[13].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(83),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[83]\,
      O => wr_buf_in_data(83)
    );
\write_buffer.wr_buffer_ram[13].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(82),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[82]\,
      O => wr_buf_in_data(82)
    );
\write_buffer.wr_buffer_ram[13].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(81),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[81]\,
      O => wr_buf_in_data(81)
    );
\write_buffer.wr_buffer_ram[13].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(80),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[80]\,
      O => wr_buf_in_data(80)
    );
\write_buffer.wr_buffer_ram[13].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(79),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[79]\,
      O => wr_buf_in_data(79)
    );
\write_buffer.wr_buffer_ram[13].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(78),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[78]\,
      O => wr_buf_in_data(78)
    );
\write_buffer.wr_buffer_ram[14].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(89 downto 88),
      DIB(1 downto 0) => wr_buf_in_data(87 downto 86),
      DIC(1 downto 0) => wr_buf_in_data(85 downto 84),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_29_out(1 downto 0),
      DOB(1 downto 0) => p_28_out(1 downto 0),
      DOC(1 downto 0) => p_27_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[14].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[14].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(89),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[89]\,
      O => wr_buf_in_data(89)
    );
\write_buffer.wr_buffer_ram[14].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(88),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[88]\,
      O => wr_buf_in_data(88)
    );
\write_buffer.wr_buffer_ram[14].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(87),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[87]\,
      O => wr_buf_in_data(87)
    );
\write_buffer.wr_buffer_ram[14].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(86),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[86]\,
      O => wr_buf_in_data(86)
    );
\write_buffer.wr_buffer_ram[14].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(85),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[85]\,
      O => wr_buf_in_data(85)
    );
\write_buffer.wr_buffer_ram[14].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(84),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[84]\,
      O => wr_buf_in_data(84)
    );
\write_buffer.wr_buffer_ram[15].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(95 downto 94),
      DIB(1 downto 0) => wr_buf_in_data(93 downto 92),
      DIC(1 downto 0) => wr_buf_in_data(91 downto 90),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_26_out(1 downto 0),
      DOB(1 downto 0) => p_25_out(1 downto 0),
      DOC(1 downto 0) => p_24_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[15].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[15].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(95),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[95]\,
      O => wr_buf_in_data(95)
    );
\write_buffer.wr_buffer_ram[15].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(94),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[94]\,
      O => wr_buf_in_data(94)
    );
\write_buffer.wr_buffer_ram[15].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(93),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[93]\,
      O => wr_buf_in_data(93)
    );
\write_buffer.wr_buffer_ram[15].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(92),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[92]\,
      O => wr_buf_in_data(92)
    );
\write_buffer.wr_buffer_ram[15].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(91),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[91]\,
      O => wr_buf_in_data(91)
    );
\write_buffer.wr_buffer_ram[15].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(90),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[90]\,
      O => wr_buf_in_data(90)
    );
\write_buffer.wr_buffer_ram[16].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(101 downto 100),
      DIB(1 downto 0) => wr_buf_in_data(99 downto 98),
      DIC(1 downto 0) => wr_buf_in_data(97 downto 96),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_23_out(1 downto 0),
      DOB(1 downto 0) => p_22_out(1 downto 0),
      DOC(1 downto 0) => p_21_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[16].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[16].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(101),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[101]\,
      O => wr_buf_in_data(101)
    );
\write_buffer.wr_buffer_ram[16].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(100),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[100]\,
      O => wr_buf_in_data(100)
    );
\write_buffer.wr_buffer_ram[16].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(99),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[99]\,
      O => wr_buf_in_data(99)
    );
\write_buffer.wr_buffer_ram[16].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(98),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[98]\,
      O => wr_buf_in_data(98)
    );
\write_buffer.wr_buffer_ram[16].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(97),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[97]\,
      O => wr_buf_in_data(97)
    );
\write_buffer.wr_buffer_ram[16].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(96),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[96]\,
      O => wr_buf_in_data(96)
    );
\write_buffer.wr_buffer_ram[17].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(107 downto 106),
      DIB(1 downto 0) => wr_buf_in_data(105 downto 104),
      DIC(1 downto 0) => wr_buf_in_data(103 downto 102),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_20_out(1 downto 0),
      DOB(1 downto 0) => p_19_out(1 downto 0),
      DOC(1 downto 0) => p_18_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[17].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[17].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(107),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[107]\,
      O => wr_buf_in_data(107)
    );
\write_buffer.wr_buffer_ram[17].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(106),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[106]\,
      O => wr_buf_in_data(106)
    );
\write_buffer.wr_buffer_ram[17].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(105),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[105]\,
      O => wr_buf_in_data(105)
    );
\write_buffer.wr_buffer_ram[17].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(104),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[104]\,
      O => wr_buf_in_data(104)
    );
\write_buffer.wr_buffer_ram[17].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(103),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[103]\,
      O => wr_buf_in_data(103)
    );
\write_buffer.wr_buffer_ram[17].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(102),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[102]\,
      O => wr_buf_in_data(102)
    );
\write_buffer.wr_buffer_ram[18].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(113 downto 112),
      DIB(1 downto 0) => wr_buf_in_data(111 downto 110),
      DIC(1 downto 0) => wr_buf_in_data(109 downto 108),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_17_out(1 downto 0),
      DOB(1 downto 0) => p_16_out(1 downto 0),
      DOC(1 downto 0) => p_15_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[18].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[18].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(113),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[113]\,
      O => wr_buf_in_data(113)
    );
\write_buffer.wr_buffer_ram[18].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(112),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[112]\,
      O => wr_buf_in_data(112)
    );
\write_buffer.wr_buffer_ram[18].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(111),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[111]\,
      O => wr_buf_in_data(111)
    );
\write_buffer.wr_buffer_ram[18].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(110),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[110]\,
      O => wr_buf_in_data(110)
    );
\write_buffer.wr_buffer_ram[18].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(109),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[109]\,
      O => wr_buf_in_data(109)
    );
\write_buffer.wr_buffer_ram[18].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(108),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[108]\,
      O => wr_buf_in_data(108)
    );
\write_buffer.wr_buffer_ram[19].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(119 downto 118),
      DIB(1 downto 0) => wr_buf_in_data(117 downto 116),
      DIC(1 downto 0) => wr_buf_in_data(115 downto 114),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_14_out(1 downto 0),
      DOB(1 downto 0) => p_13_out(1 downto 0),
      DOC(1 downto 0) => p_12_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[19].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[19].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(119),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[119]\,
      O => wr_buf_in_data(119)
    );
\write_buffer.wr_buffer_ram[19].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(118),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[118]\,
      O => wr_buf_in_data(118)
    );
\write_buffer.wr_buffer_ram[19].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(117),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[117]\,
      O => wr_buf_in_data(117)
    );
\write_buffer.wr_buffer_ram[19].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(116),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[116]\,
      O => wr_buf_in_data(116)
    );
\write_buffer.wr_buffer_ram[19].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(115),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[115]\,
      O => wr_buf_in_data(115)
    );
\write_buffer.wr_buffer_ram[19].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(114),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[114]\,
      O => wr_buf_in_data(114)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(11 downto 10),
      DIB(1 downto 0) => wr_buf_in_data(9 downto 8),
      DIC(1 downto 0) => wr_buf_in_data(7 downto 6),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_68_out(1 downto 0),
      DOB(1 downto 0) => p_67_out(1 downto 0),
      DOC(1 downto 0) => p_66_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(11),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[11]\,
      O => wr_buf_in_data(11)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(10),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[10]\,
      O => wr_buf_in_data(10)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(9),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[9]\,
      O => wr_buf_in_data(9)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(8),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[8]\,
      O => wr_buf_in_data(8)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(7),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[7]\,
      O => wr_buf_in_data(7)
    );
\write_buffer.wr_buffer_ram[1].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(6),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[6]\,
      O => wr_buf_in_data(6)
    );
\write_buffer.wr_buffer_ram[20].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(125 downto 124),
      DIB(1 downto 0) => wr_buf_in_data(123 downto 122),
      DIC(1 downto 0) => wr_buf_in_data(121 downto 120),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_11_out(1 downto 0),
      DOB(1 downto 0) => p_10_out(1 downto 0),
      DOC(1 downto 0) => p_9_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[20].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[20].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(125),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[125]\,
      O => wr_buf_in_data(125)
    );
\write_buffer.wr_buffer_ram[20].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(124),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[124]\,
      O => wr_buf_in_data(124)
    );
\write_buffer.wr_buffer_ram[20].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(123),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[123]\,
      O => wr_buf_in_data(123)
    );
\write_buffer.wr_buffer_ram[20].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(122),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[122]\,
      O => wr_buf_in_data(122)
    );
\write_buffer.wr_buffer_ram[20].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(121),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[121]\,
      O => wr_buf_in_data(121)
    );
\write_buffer.wr_buffer_ram[20].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(120),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[120]\,
      O => wr_buf_in_data(120)
    );
\write_buffer.wr_buffer_ram[21].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(131 downto 130),
      DIB(1 downto 0) => wr_buf_in_data(129 downto 128),
      DIC(1 downto 0) => wr_buf_in_data(127 downto 126),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_8_out(1 downto 0),
      DOB(1 downto 0) => p_7_out(1 downto 0),
      DOC(1 downto 0) => p_6_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[21].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[21].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(3),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(3),
      O => wr_buf_in_data(131)
    );
\write_buffer.wr_buffer_ram[21].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(2),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(2),
      O => wr_buf_in_data(130)
    );
\write_buffer.wr_buffer_ram[21].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(1),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(1),
      O => wr_buf_in_data(129)
    );
\write_buffer.wr_buffer_ram[21].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(0),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(0),
      O => wr_buf_in_data(128)
    );
\write_buffer.wr_buffer_ram[21].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(127),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[127]\,
      O => wr_buf_in_data(127)
    );
\write_buffer.wr_buffer_ram[21].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(126),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[126]\,
      O => wr_buf_in_data(126)
    );
\write_buffer.wr_buffer_ram[22].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(137 downto 136),
      DIB(1 downto 0) => wr_buf_in_data(135 downto 134),
      DIC(1 downto 0) => wr_buf_in_data(133 downto 132),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_5_out(1 downto 0),
      DOB(1 downto 0) => p_4_out(1 downto 0),
      DOC(1) => \n_4_write_buffer.wr_buffer_ram[22].RAM32M0\,
      DOC(0) => \n_5_write_buffer.wr_buffer_ram[22].RAM32M0\,
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[22].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[22].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(9),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(9),
      O => wr_buf_in_data(137)
    );
\write_buffer.wr_buffer_ram[22].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(8),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(8),
      O => wr_buf_in_data(136)
    );
\write_buffer.wr_buffer_ram[22].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(7),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(7),
      O => wr_buf_in_data(135)
    );
\write_buffer.wr_buffer_ram[22].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(6),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(6),
      O => wr_buf_in_data(134)
    );
\write_buffer.wr_buffer_ram[22].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(5),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(5),
      O => wr_buf_in_data(133)
    );
\write_buffer.wr_buffer_ram[22].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(4),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(4),
      O => wr_buf_in_data(132)
    );
\write_buffer.wr_buffer_ram[23].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(143 downto 142),
      DIB(1 downto 0) => wr_buf_in_data(141 downto 140),
      DIC(1 downto 0) => wr_buf_in_data(139 downto 138),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_write_buffer.wr_buffer_ram[23].RAM32M0\,
      DOA(0) => \n_1_write_buffer.wr_buffer_ram[23].RAM32M0\,
      DOB(1) => \n_2_write_buffer.wr_buffer_ram[23].RAM32M0\,
      DOB(0) => \n_3_write_buffer.wr_buffer_ram[23].RAM32M0\,
      DOC(1) => \n_4_write_buffer.wr_buffer_ram[23].RAM32M0\,
      DOC(0) => \n_5_write_buffer.wr_buffer_ram[23].RAM32M0\,
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[23].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[23].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(15),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(15),
      O => wr_buf_in_data(143)
    );
\write_buffer.wr_buffer_ram[23].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(14),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(14),
      O => wr_buf_in_data(142)
    );
\write_buffer.wr_buffer_ram[23].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(13),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(13),
      O => wr_buf_in_data(141)
    );
\write_buffer.wr_buffer_ram[23].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(12),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(12),
      O => wr_buf_in_data(140)
    );
\write_buffer.wr_buffer_ram[23].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(11),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(11),
      O => wr_buf_in_data(139)
    );
\write_buffer.wr_buffer_ram[23].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_mask(10),
      I1 => \^o2\,
      I2 => app_wdf_mask_r1(10),
      O => wr_buf_in_data(138)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(17 downto 16),
      DIB(1 downto 0) => wr_buf_in_data(15 downto 14),
      DIC(1 downto 0) => wr_buf_in_data(13 downto 12),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_65_out(1 downto 0),
      DOB(1 downto 0) => p_64_out(1 downto 0),
      DOC(1 downto 0) => p_63_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(17),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[17]\,
      O => wr_buf_in_data(17)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(16),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[16]\,
      O => wr_buf_in_data(16)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(15),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[15]\,
      O => wr_buf_in_data(15)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(14),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[14]\,
      O => wr_buf_in_data(14)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(13),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[13]\,
      O => wr_buf_in_data(13)
    );
\write_buffer.wr_buffer_ram[2].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(12),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[12]\,
      O => wr_buf_in_data(12)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(23 downto 22),
      DIB(1 downto 0) => wr_buf_in_data(21 downto 20),
      DIC(1 downto 0) => wr_buf_in_data(19 downto 18),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_62_out(1 downto 0),
      DOB(1 downto 0) => p_61_out(1 downto 0),
      DOC(1 downto 0) => p_60_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(23),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[23]\,
      O => wr_buf_in_data(23)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(22),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[22]\,
      O => wr_buf_in_data(22)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(21),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[21]\,
      O => wr_buf_in_data(21)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(20),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[20]\,
      O => wr_buf_in_data(20)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(19),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[19]\,
      O => wr_buf_in_data(19)
    );
\write_buffer.wr_buffer_ram[3].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(18),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[18]\,
      O => wr_buf_in_data(18)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(29 downto 28),
      DIB(1 downto 0) => wr_buf_in_data(27 downto 26),
      DIC(1 downto 0) => wr_buf_in_data(25 downto 24),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_59_out(1 downto 0),
      DOB(1 downto 0) => p_58_out(1 downto 0),
      DOC(1 downto 0) => p_57_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(29),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[29]\,
      O => wr_buf_in_data(29)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(28),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[28]\,
      O => wr_buf_in_data(28)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(27),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[27]\,
      O => wr_buf_in_data(27)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(26),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[26]\,
      O => wr_buf_in_data(26)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(25),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[25]\,
      O => wr_buf_in_data(25)
    );
\write_buffer.wr_buffer_ram[4].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(24),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[24]\,
      O => wr_buf_in_data(24)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(35 downto 34),
      DIB(1 downto 0) => wr_buf_in_data(33 downto 32),
      DIC(1 downto 0) => wr_buf_in_data(31 downto 30),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_56_out(1 downto 0),
      DOB(1 downto 0) => p_55_out(1 downto 0),
      DOC(1 downto 0) => p_54_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(35),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[35]\,
      O => wr_buf_in_data(35)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(34),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[34]\,
      O => wr_buf_in_data(34)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(33),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[33]\,
      O => wr_buf_in_data(33)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(32),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[32]\,
      O => wr_buf_in_data(32)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(31),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[31]\,
      O => wr_buf_in_data(31)
    );
\write_buffer.wr_buffer_ram[5].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(30),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[30]\,
      O => wr_buf_in_data(30)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(41 downto 40),
      DIB(1 downto 0) => wr_buf_in_data(39 downto 38),
      DIC(1 downto 0) => wr_buf_in_data(37 downto 36),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_53_out(1 downto 0),
      DOB(1 downto 0) => p_52_out(1 downto 0),
      DOC(1 downto 0) => p_51_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(41),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[41]\,
      O => wr_buf_in_data(41)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(40),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[40]\,
      O => wr_buf_in_data(40)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(39),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[39]\,
      O => wr_buf_in_data(39)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(38),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[38]\,
      O => wr_buf_in_data(38)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(37),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[37]\,
      O => wr_buf_in_data(37)
    );
\write_buffer.wr_buffer_ram[6].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(36),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[36]\,
      O => wr_buf_in_data(36)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(47 downto 46),
      DIB(1 downto 0) => wr_buf_in_data(45 downto 44),
      DIC(1 downto 0) => wr_buf_in_data(43 downto 42),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_50_out(1 downto 0),
      DOB(1 downto 0) => p_49_out(1 downto 0),
      DOC(1 downto 0) => p_48_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(47),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[47]\,
      O => wr_buf_in_data(47)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(46),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[46]\,
      O => wr_buf_in_data(46)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(45),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[45]\,
      O => wr_buf_in_data(45)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(44),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[44]\,
      O => wr_buf_in_data(44)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(43),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[43]\,
      O => wr_buf_in_data(43)
    );
\write_buffer.wr_buffer_ram[7].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(42),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[42]\,
      O => wr_buf_in_data(42)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(53 downto 52),
      DIB(1 downto 0) => wr_buf_in_data(51 downto 50),
      DIC(1 downto 0) => wr_buf_in_data(49 downto 48),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_47_out(1 downto 0),
      DOB(1 downto 0) => p_46_out(1 downto 0),
      DOC(1 downto 0) => p_45_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(53),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[53]\,
      O => wr_buf_in_data(53)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(52),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[52]\,
      O => wr_buf_in_data(52)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(51),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[51]\,
      O => wr_buf_in_data(51)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(50),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[50]\,
      O => wr_buf_in_data(50)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(49),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[49]\,
      O => wr_buf_in_data(49)
    );
\write_buffer.wr_buffer_ram[8].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(48),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[48]\,
      O => wr_buf_in_data(48)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      ADDRA(4 downto 1) => O40(3 downto 0),
      ADDRA(0) => '0',
      ADDRB(4 downto 1) => O40(3 downto 0),
      ADDRB(0) => '0',
      ADDRC(4 downto 1) => O40(3 downto 0),
      ADDRC(0) => '0',
      ADDRD(4 downto 1) => wb_wr_data_addr_w(4 downto 1),
      ADDRD(0) => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      DIA(1 downto 0) => wr_buf_in_data(59 downto 58),
      DIB(1 downto 0) => wr_buf_in_data(57 downto 56),
      DIC(1 downto 0) => wr_buf_in_data(55 downto 54),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => p_44_out(1 downto 0),
      DOB(1 downto 0) => p_43_out(1 downto 0),
      DOC(1 downto 0) => p_42_out(1 downto 0),
      DOD(1 downto 0) => \NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED\(1 downto 0),
      WCLK => CLK,
      WE => wdf_rdy_ns
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(59),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[59]\,
      O => wr_buf_in_data(59)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(58),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[58]\,
      O => wr_buf_in_data(58)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(57),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[57]\,
      O => wr_buf_in_data(57)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(56),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[56]\,
      O => wr_buf_in_data(56)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(55),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[55]\,
      O => wr_buf_in_data(55)
    );
\write_buffer.wr_buffer_ram[9].RAM32M0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => app_wdf_data(54),
      I1 => \^o2\,
      I2 => \n_0_app_wdf_data_r1_reg[54]\,
      O => wr_buf_in_data(54)
    );
\write_data_control.wb_wr_data_addr0_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11\,
      Q => wb_wr_data_addr0_r,
      R => '0'
    );
\write_data_control.wb_wr_data_addr_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12\,
      O => wr_data_addr_le
    );
\write_data_control.wb_wr_data_addr_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => p_2_out(0),
      Q => wb_wr_data_addr_r(1),
      R => reset
    );
\write_data_control.wb_wr_data_addr_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => p_2_out(1),
      Q => wb_wr_data_addr_r(2),
      R => reset
    );
\write_data_control.wb_wr_data_addr_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => p_0_out(0),
      Q => wb_wr_data_addr_r(3),
      R => reset
    );
\write_data_control.wb_wr_data_addr_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => p_0_out(1),
      Q => wb_wr_data_addr_r(4),
      R => reset
    );
\write_data_control.wr_data_indx_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\write_data_control.wr_data_indx_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\write_data_control.wr_data_indx_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(2),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(1),
      I2 => \write_data_control.wr_data_indx_r_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\write_data_control.wr_data_indx_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \write_data_control.wr_data_indx_r_reg__0\(3),
      I1 => \write_data_control.wr_data_indx_r_reg__0\(0),
      I2 => \write_data_control.wr_data_indx_r_reg__0\(1),
      I3 => \write_data_control.wr_data_indx_r_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\write_data_control.wr_data_indx_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__1\(0),
      Q => \write_data_control.wr_data_indx_r_reg__0\(0),
      S => reset
    );
\write_data_control.wr_data_indx_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__1\(1),
      Q => \write_data_control.wr_data_indx_r_reg__0\(1),
      R => reset
    );
\write_data_control.wr_data_indx_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__1\(2),
      Q => \write_data_control.wr_data_indx_r_reg__0\(2),
      R => reset
    );
\write_data_control.wr_data_indx_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => wr_data_addr_le,
      D => \p_0_in__1\(3),
      Q => \write_data_control.wr_data_indx_r_reg__0\(3),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_arb_row_col is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    col_rd_wr : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O21 : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    O20 : out STD_LOGIC;
    mc_address_ns : out STD_LOGIC_VECTOR ( 37 downto 0 );
    DIC : out STD_LOGIC_VECTOR ( 0 to 0 );
    col_wr_data_buf_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_aux_out_r0 : out STD_LOGIC;
    O49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O22 : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    granted_pre_ns : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    rnk_config_r : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_0 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I24 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I28 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    demand_priority_r : in STD_LOGIC;
    demanded_prior_r : in STD_LOGIC;
    demand_priority_r_4 : in STD_LOGIC;
    demanded_prior_r_5 : in STD_LOGIC;
    demand_priority_r_6 : in STD_LOGIC;
    demanded_prior_r_7 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    demand_priority_r_8 : in STD_LOGIC;
    demanded_prior_r_9 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I34 : in STD_LOGIC;
    req_bank_rdy_ns : in STD_LOGIC;
    req_bank_rdy_ns_10 : in STD_LOGIC;
    req_bank_rdy_ns_11 : in STD_LOGIC;
    req_bank_rdy_ns_12 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r : in STD_LOGIC;
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    p_93_out : in STD_LOGIC;
    auto_pre_r_13 : in STD_LOGIC;
    auto_pre_r_14 : in STD_LOGIC;
    I48 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_71_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I50 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mc_aux_out_r : in STD_LOGIC;
    I59 : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_rd_wr_r : in STD_LOGIC;
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_15 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    demand_act_priority_r_16 : in STD_LOGIC;
    demand_act_priority_r_17 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    p_37_out : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    I68 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I69 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    req_bank_rdy_r : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    col_periodic_rd_r : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    req_bank_rdy_r_18 : in STD_LOGIC;
    req_bank_rdy_r_19 : in STD_LOGIC;
    req_bank_rdy_r_20 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_arb_row_col : entity is "mig_7series_v2_0_arb_row_col";
end migmig_7series_v2_0_arb_row_col;

architecture STRUCTURE of migmig_7series_v2_0_arb_row_col is
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \genblk3[1].rnk_config_strobe_r_reg\ : STD_LOGIC;
  signal \genblk3[2].rnk_config_strobe_r_reg\ : STD_LOGIC;
  signal granted_col_ns : STD_LOGIC;
  signal granted_row_ns : STD_LOGIC;
  signal \^mc_cs_n_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_col_arb0 : STD_LOGIC;
  signal n_1_col_arb0 : STD_LOGIC;
  signal n_2_col_arb0 : STD_LOGIC;
  signal rnk_config_strobe : STD_LOGIC;
  signal rnk_config_strobe_ns : STD_LOGIC;
  signal rnk_config_valid_r : STD_LOGIC;
  signal sent_row : STD_LOGIC;
begin
  O1 <= \^o1\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  mc_cs_n_ns(0) <= \^mc_cs_n_ns\(0);
\cmd_pipe_plus.mc_address[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o1\,
      O => mc_address_ns(11)
    );
\cmd_pipe_plus.mc_cs_n[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\,
      I1 => sent_row,
      O => \^mc_cs_n_ns\(0)
    );
\cmd_pipe_plus.mc_ras_n[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o3\,
      O => mc_ras_n_ns(1)
    );
col_arb0: entity work.\migmig_7series_v2_0_round_robin_arb__parameterized1\
    port map (
      CLK => CLK,
      DIC(0) => DIC(0),
      E(0) => E(0),
      I1 => \^o6\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => \^o1\,
      I20 => I20,
      I21 => I21,
      I22(9 downto 0) => I22(9 downto 0),
      I23(9 downto 0) => I23(9 downto 0),
      I24 => I24,
      I25 => \^o12\,
      I26 => I26,
      I27(1 downto 0) => I27(1 downto 0),
      I28 => I28,
      I29 => I29,
      I3 => I3,
      I30 => I30,
      I31 => I31,
      I34 => I34,
      I35 => I35,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48(9 downto 0) => I48(9 downto 0),
      I49(9 downto 0) => I49(9 downto 0),
      I5 => I5,
      I50(3 downto 0) => I50(3 downto 0),
      I51(3 downto 0) => I51(3 downto 0),
      I52(3 downto 0) => I52(3 downto 0),
      I53(3 downto 0) => I53(3 downto 0),
      I54(3 downto 0) => I54(3 downto 0),
      I55(2 downto 0) => I55(2 downto 0),
      I56(2 downto 0) => I56(2 downto 0),
      I57(2 downto 0) => I57(2 downto 0),
      I58(2 downto 0) => I58(2 downto 0),
      I59(0) => I59(0),
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => n_0_col_arb0,
      O10 => col_rd_wr,
      O11 => \^o11\,
      O13 => \^o13\,
      O14 => \^o14\,
      O15 => \^o15\,
      O16(1 downto 0) => O16(1 downto 0),
      O17(0) => O17(0),
      O2 => n_1_col_arb0,
      O20 => O20,
      O21 => O21,
      O22 => O22,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O3 => n_2_col_arb0,
      O4 => O4,
      O44(2 downto 0) => O44(2 downto 0),
      O49(0) => O49(0),
      O5 => O5,
      O6 => O9,
      O7 => O7,
      O8(1 downto 0) => O8(1 downto 0),
      O9 => O10,
      Q(3 downto 0) => Q(3 downto 0),
      auto_pre_r => auto_pre_r,
      auto_pre_r_0 => auto_pre_r_0,
      auto_pre_r_13 => auto_pre_r_13,
      auto_pre_r_14 => auto_pre_r_14,
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr_r => col_rd_wr_r,
      col_wait_r => col_wait_r,
      col_wr_data_buf_addr(3 downto 0) => col_wr_data_buf_addr(3 downto 0),
      demand_priority_r => demand_priority_r,
      demand_priority_r_4 => demand_priority_r_4,
      demand_priority_r_6 => demand_priority_r_6,
      demand_priority_r_8 => demand_priority_r_8,
      demanded_prior_r => demanded_prior_r,
      demanded_prior_r_5 => demanded_prior_r_5,
      demanded_prior_r_7 => demanded_prior_r_7,
      demanded_prior_r_9 => demanded_prior_r_9,
      \genblk3[1].rnk_config_strobe_r_reg\ => \genblk3[1].rnk_config_strobe_r_reg\,
      \genblk3[2].rnk_config_strobe_r_reg\ => \genblk3[2].rnk_config_strobe_r_reg\,
      granted_col_ns => granted_col_ns,
      int_read_this_rank => int_read_this_rank,
      mc_address_ns(11) => mc_address_ns(12),
      mc_address_ns(10 downto 0) => mc_address_ns(10 downto 0),
      mc_aux_out_r => mc_aux_out_r,
      mc_aux_out_r0 => mc_aux_out_r0,
      mc_odt_ns(0) => mc_odt_ns(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_2 => ofs_rdy_r_2,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      p_110_out => p_110_out,
      p_149_out => p_149_out,
      p_32_out => p_32_out,
      p_54_out => p_54_out,
      p_71_out => p_71_out,
      p_93_out => p_93_out,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      read_this_rank => read_this_rank,
      read_this_rank_r => read_this_rank_r,
      req_bank_rdy_ns => req_bank_rdy_ns,
      req_bank_rdy_ns_10 => req_bank_rdy_ns_10,
      req_bank_rdy_ns_11 => req_bank_rdy_ns_11,
      req_bank_rdy_ns_12 => req_bank_rdy_ns_12,
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_18 => req_bank_rdy_r_18,
      req_bank_rdy_r_19 => req_bank_rdy_r_19,
      req_bank_rdy_r_20 => req_bank_rdy_r_20,
      rnk_config_strobe => rnk_config_strobe,
      rnk_config_strobe_ns => rnk_config_strobe_ns,
      rnk_config_valid_r => rnk_config_valid_r,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
config_arb0: entity work.\migmig_7series_v2_0_round_robin_arb__parameterized1_3\
    port map (
      CLK => CLK,
      I1 => n_2_col_arb0,
      I11 => I11,
      I2 => n_1_col_arb0,
      I31 => I31,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      O1 => \^o6\,
      O11 => \^o11\,
      O12 => \^o12\,
      O13 => \^o13\,
      O14 => \^o14\,
      O15 => \^o15\,
      \genblk3[1].rnk_config_strobe_r_reg\ => \genblk3[1].rnk_config_strobe_r_reg\,
      \genblk3[2].rnk_config_strobe_r_reg\ => \genblk3[2].rnk_config_strobe_r_reg\,
      p_2_in => p_2_in,
      req_bank_rdy_ns => req_bank_rdy_ns,
      req_bank_rdy_ns_10 => req_bank_rdy_ns_10,
      req_bank_rdy_ns_11 => req_bank_rdy_ns_11,
      req_bank_rdy_ns_12 => req_bank_rdy_ns_12,
      rnk_config_r => rnk_config_r,
      rnk_config_strobe => rnk_config_strobe,
      rnk_config_valid_r => rnk_config_valid_r
    );
\genblk3[1].rnk_config_strobe_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe,
      Q => \genblk3[1].rnk_config_strobe_r_reg\,
      R => '0'
    );
\genblk3[2].rnk_config_strobe_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \genblk3[1].rnk_config_strobe_r_reg\,
      Q => \genblk3[2].rnk_config_strobe_r_reg\,
      R => '0'
    );
granted_col_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => granted_col_ns,
      Q => \^o1\,
      R => '0'
    );
granted_row_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => granted_row_ns,
      Q => sent_row,
      R => '0'
    );
insert_maint_r1_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^o2\,
      R => '0'
    );
\pre_4_1_1T_arb.granted_pre_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => granted_pre_ns,
      Q => \^o3\,
      R => '0'
    );
\pre_4_1_1T_arb.pre_arb0\: entity work.\migmig_7series_v2_0_round_robin_arb__parameterized1_4\
    port map (
      CLK => CLK,
      I1 => \^o3\,
      I32(11 downto 10) => I32(12 downto 11),
      I32(9 downto 0) => I32(9 downto 0),
      I33(11 downto 10) => I33(12 downto 11),
      I33(9 downto 0) => I33(9 downto 0),
      I35 => I35,
      I55(2 downto 0) => I55(2 downto 0),
      I56(2 downto 0) => I56(2 downto 0),
      I57(2 downto 0) => I57(2 downto 0),
      I58(2 downto 0) => I58(2 downto 0),
      I61 => I61,
      I62 => I62,
      I63 => I63,
      I64 => I64,
      I65 => I65,
      I66 => I66,
      I68(11 downto 0) => I68(11 downto 0),
      I69(11 downto 0) => I69(11 downto 0),
      O17(0) => O17(2),
      O44(2 downto 0) => O44(8 downto 6),
      O55(0) => O55(1),
      Q(3 downto 0) => O19(3 downto 0),
      mc_address_ns(11 downto 0) => mc_address_ns(37 downto 26),
      p_115_out => p_115_out,
      p_154_out => p_154_out,
      p_37_out => p_37_out,
      p_76_out => p_76_out
    );
\rnk_config_strobe_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => rnk_config_strobe_ns,
      Q => rnk_config_strobe,
      R => '0'
    );
rnk_config_valid_r_lcl_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_col_arb0,
      Q => rnk_config_valid_r,
      R => '0'
    );
row_arb0: entity work.\migmig_7series_v2_0_round_robin_arb__parameterized1_5\
    port map (
      CLK => CLK,
      I1 => I1,
      I2 => \^o2\,
      I31 => I31,
      I32(12 downto 0) => I32(12 downto 0),
      I33(12 downto 0) => I33(12 downto 0),
      I35 => I35,
      I55(2 downto 0) => I55(2 downto 0),
      I56(2 downto 0) => I56(2 downto 0),
      I57(2 downto 0) => I57(2 downto 0),
      I58(2 downto 0) => I58(2 downto 0),
      I60 => I60,
      I67 => I67,
      I68(11 downto 0) => I68(11 downto 0),
      I69(11 downto 0) => I69(11 downto 0),
      I70 => I70,
      I71 => I71,
      I72 => I72,
      I73 => I73,
      O17(0) => O17(1),
      O23 => O23,
      O44(2 downto 0) => O44(5 downto 3),
      O55(0) => O55(0),
      Q(3 downto 0) => O18(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_15 => demand_act_priority_r_15,
      demand_act_priority_r_16 => demand_act_priority_r_16,
      demand_act_priority_r_17 => demand_act_priority_r_17,
      granted_row_ns => granted_row_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      mc_address_ns(12 downto 0) => mc_address_ns(25 downto 13),
      mc_cs_n_ns(0) => \^mc_cs_n_ns\(0),
      mc_ras_n_ns(0) => mc_ras_n_ns(0),
      p_115_out => p_115_out,
      p_154_out => p_154_out,
      p_37_out => p_37_out,
      p_76_out => p_76_out,
      sent_row => sent_row
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_cntrl is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_149_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_132_out : out STD_LOGIC;
    p_126_out : out STD_LOGIC;
    p_154_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    req_bank_rdy_ns : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    O3 : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O50 : out STD_LOGIC;
    granted_pre_ns : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_142_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I19 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    inhbt_wr : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC;
    O13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O40 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I36 : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_cntrl : entity is "mig_7series_v2_0_bank_cntrl";
end migmig_7series_v2_0_bank_cntrl;

architecture STRUCTURE of migmig_7series_v2_0_bank_cntrl is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal n_13_bank_queue0 : STD_LOGIC;
  signal n_13_bank_state0 : STD_LOGIC;
  signal n_15_bank_queue0 : STD_LOGIC;
  signal n_17_bank_state0 : STD_LOGIC;
  signal \^p_126_out\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal \^p_132_out\ : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal \^p_154_out\ : STD_LOGIC;
  signal pass_open_bank_ns : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^req_bank_rdy_ns\ : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal \^tail_r\ : STD_LOGIC;
  signal wait_for_maint_r : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  auto_pre_r <= \^auto_pre_r\;
  p_126_out <= \^p_126_out\;
  p_132_out <= \^p_132_out\;
  p_154_out <= \^p_154_out\;
  req_bank_rdy_ns <= \^req_bank_rdy_ns\;
  tail_r <= \^tail_r\;
bank_compare0: entity work.migmig_7series_v2_0_bank_compare_2
    port map (
      CLK => CLK,
      E(0) => p_133_out,
      I1 => I1,
      I11 => I11,
      I2 => \^o10\,
      I3 => \^e\(0),
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33(0) => I33(0),
      I36 => I36,
      I51(3 downto 0) => I51(3 downto 0),
      I52(2 downto 0) => I52(2 downto 0),
      I53(9 downto 0) => I53(9 downto 0),
      O1 => \^o1\,
      O2 => \^p_132_out\,
      O20 => \^o20\,
      O21 => \^o21\,
      O25(12 downto 0) => O25(12 downto 0),
      O3 => \^p_126_out\,
      O30(3 downto 0) => O30(3 downto 0),
      O31(9 downto 0) => O31(9 downto 0),
      O4 => \^o2\,
      O40 => O40,
      O47(2 downto 0) => O47(2 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      p_130_out => p_130_out,
      p_145_out => p_145_out,
      p_149_out => p_149_out,
      p_48_out => p_48_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      req_priority_r => req_priority_r,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r => row_hit_r,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r => \^tail_r\,
      wait_for_maint_r => wait_for_maint_r
    );
bank_queue0: entity work.migmig_7series_v2_0_bank_queue
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_133_out,
      I1 => \^o2\,
      I10(0) => I10(0),
      I11 => \^p_126_out\,
      I12 => I11,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => \^p_132_out\,
      I18 => I18,
      I19 => \^o1\,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I3 => I3,
      I30 => \^p_154_out\,
      I31 => I19,
      I32 => n_17_bank_state0,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => I44,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5 => I5,
      I54 => I54,
      I55 => I55,
      I56 => I56,
      I57 => I57,
      I6 => I6,
      I7 => n_13_bank_state0,
      I8(0) => I8(0),
      I9(0) => I9(0),
      O1 => \^e\(0),
      O10 => n_15_bank_queue0,
      O11 => O11,
      O12 => O12,
      O13 => \^o10\,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O18,
      O19 => O19,
      O2 => order_q_r(1),
      O20 => \^o20\,
      O21 => \^o21\,
      O22 => O22,
      O23 => \^auto_pre_r\,
      O26 => \^o26\,
      O27 => \^o27\,
      O29 => O29,
      O3 => \^o3\,
      O32 => O32,
      O33 => O33,
      O4 => order_q_r(0),
      O5 => O5,
      O50 => O50,
      O6 => \^o6\,
      O7 => O7,
      O8 => n_13_bank_queue0,
      O9 => O9,
      Q(0) => Q(0),
      col_wait_r => col_wait_r,
      maint_req_r => maint_req_r,
      p_106_out => p_106_out,
      p_142_out => p_142_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      req_bank_rdy_ns => \^req_bank_rdy_ns\,
      req_priority_r => req_priority_r,
      set_order_q => set_order_q,
      tail_r => \^tail_r\,
      wait_for_maint_r => wait_for_maint_r,
      was_priority => was_priority,
      was_wr => was_wr
    );
bank_state0: entity work.migmig_7series_v2_0_bank_state
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => \^e\(0),
      I1 => \^o1\,
      I11 => I11,
      I12 => I12,
      I17 => I17,
      I19 => I19,
      I2 => n_13_bank_queue0,
      I3 => n_15_bank_queue0,
      I34(0) => I34(0),
      I35 => I35,
      I37 => I37,
      I38 => I38,
      I4 => \^auto_pre_r\,
      I45 => I45,
      I46 => I46,
      I5 => \^o3\,
      I50 => I50,
      I7 => I7,
      O1 => \^p_154_out\,
      O10 => \^o10\,
      O13(0) => O13(0),
      O2 => demand_priority_r,
      O23 => O23,
      O24 => O24,
      O26 => \^o26\,
      O27 => \^o27\,
      O28 => O28,
      O3 => demanded_prior_r,
      O4 => O4,
      O5 => n_13_bank_state0,
      O6 => \^o6\,
      O7 => n_17_bank_state0,
      O8 => O8,
      Q(1 downto 0) => Q(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(0),
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r_1 => demanded_prior_r_1,
      granted_pre_ns => granted_pre_ns,
      inhbt_wr => inhbt_wr,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      override_demand_r => override_demand_r,
      p_130_out => p_130_out,
      p_132_out => \^p_132_out\,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      req_bank_rdy_ns => \^req_bank_rdy_ns\,
      req_bank_rdy_r => req_bank_rdy_r,
      row_hit_r => row_hit_r,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_cntrl__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_110_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_93_out : out STD_LOGIC;
    p_87_out : out STD_LOGIC;
    p_115_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    req_bank_rdy_ns : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    tail_r_0 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O21 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_103_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I19 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    inhbt_wr : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    set_order_q : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O29 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I33 : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    demanded_prior_r_1 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    O25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I47 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I48 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_cntrl__parameterized0\ : entity is "mig_7series_v2_0_bank_cntrl";
end \migmig_7series_v2_0_bank_cntrl__parameterized0\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_cntrl__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal n_15_bank_queue0 : STD_LOGIC;
  signal n_17_bank_queue0 : STD_LOGIC;
  signal n_18_bank_state0 : STD_LOGIC;
  signal n_21_bank_queue0 : STD_LOGIC;
  signal n_7_bank_compare0 : STD_LOGIC;
  signal \^p_115_out\ : STD_LOGIC;
  signal \^p_87_out\ : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal \^p_93_out\ : STD_LOGIC;
  signal p_94_out : STD_LOGIC;
  signal pass_open_bank_ns : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^req_bank_rdy_ns\ : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal \^tail_r_0\ : STD_LOGIC;
  signal wait_for_maint_r : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O12 <= \^o12\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  auto_pre_r <= \^auto_pre_r\;
  p_115_out <= \^p_115_out\;
  p_87_out <= \^p_87_out\;
  p_93_out <= \^p_93_out\;
  req_bank_rdy_ns <= \^req_bank_rdy_ns\;
  tail_r_0 <= \^tail_r_0\;
bank_compare0: entity work.migmig_7series_v2_0_bank_compare_1
    port map (
      CLK => CLK,
      CO(0) => CO(0),
      E(0) => p_94_out,
      I1 => I1,
      I11 => I11,
      I2 => n_21_bank_queue0,
      I24(1 downto 0) => I24(1 downto 0),
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28(0) => I28(0),
      I3 => \^o12\,
      I33 => I33,
      I4 => \^p_115_out\,
      I46(3 downto 0) => I46(3 downto 0),
      I47(2 downto 0) => I47(2 downto 0),
      I48(9 downto 0) => I48(9 downto 0),
      I5 => \^e\(0),
      I8 => I8,
      O1 => \^o1\,
      O16 => O16,
      O2 => \^p_93_out\,
      O21(12 downto 0) => O21(12 downto 0),
      O23 => O23,
      O24(3 downto 0) => O24(3 downto 0),
      O25(0) => O25(0),
      O26(9 downto 0) => O26(9 downto 0),
      O29 => O29,
      O3 => \^p_87_out\,
      O36 => O36,
      O4 => \^o2\,
      O48(2 downto 0) => O48(2 downto 0),
      O5 => n_7_bank_compare0,
      O51(0) => O51(0),
      Q(0) => Q(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      p_106_out => p_106_out,
      p_110_out => p_110_out,
      p_126_out => p_126_out,
      p_154_out => p_154_out,
      p_48_out => p_48_out,
      p_91_out => p_91_out,
      p_9_out => p_9_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      req_priority_r => req_priority_r,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r => row_hit_r,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r_0 => \^tail_r_0\,
      wait_for_maint_r => wait_for_maint_r
    );
bank_queue0: entity work.\migmig_7series_v2_0_bank_queue__parameterized0\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_94_out,
      I1 => \^o2\,
      I10 => I10,
      I11 => n_7_bank_compare0,
      I12 => I11,
      I13 => \^p_93_out\,
      I14 => \^o1\,
      I15 => I15,
      I16 => I16,
      I17 => \^p_87_out\,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => \^p_115_out\,
      I25 => n_18_bank_state0,
      I29 => I29,
      I3 => I3,
      I30 => I30,
      I31 => I31,
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I49 => I49,
      I5 => I5,
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I6 => I6,
      I7 => \^o5\,
      I8 => I8,
      I9 => I9,
      O1 => \^e\(0),
      O10 => n_21_bank_queue0,
      O11 => O11,
      O12 => \^o12\,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => \^auto_pre_r\,
      O17 => \^o17\,
      O18 => \^o18\,
      O19 => O19,
      O2 => order_q_r(1),
      O22 => O22,
      O28 => O28,
      O3 => \^o3\,
      O39 => O39,
      O4 => order_q_r(0),
      O5 => \^o6\,
      O6 => n_15_bank_queue0,
      O7 => n_17_bank_queue0,
      O8 => O8,
      O9 => O9,
      Q(0) => Q(0),
      col_wait_r => col_wait_r,
      maint_req_r => maint_req_r,
      p_103_out => p_103_out,
      p_126_out => p_126_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_67_out => p_67_out,
      p_9_out => p_9_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      req_bank_rdy_ns => \^req_bank_rdy_ns\,
      req_priority_r => req_priority_r,
      set_order_q => set_order_q,
      tail_r_0 => \^tail_r_0\,
      wait_for_maint_r => wait_for_maint_r,
      was_priority => was_priority,
      was_wr => was_wr
    );
bank_state0: entity work.\migmig_7series_v2_0_bank_state__parameterized0\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => \^e\(0),
      I1 => \^o1\,
      I11 => I11,
      I12(0) => I12(0),
      I13(0) => I13(0),
      I14 => I14,
      I17 => I17,
      I19 => I19,
      I2 => n_15_bank_queue0,
      I24(0) => I24(1),
      I3 => n_17_bank_queue0,
      I32 => I32,
      I4 => \^auto_pre_r\,
      I43 => I43,
      I44 => I44,
      I45 => I45,
      I5 => \^o3\,
      I7 => I7,
      O1 => \^p_115_out\,
      O10 => O10,
      O12 => \^o12\,
      O17 => \^o17\,
      O18 => \^o18\,
      O2 => demand_priority_r,
      O20 => O20,
      O3 => \^o5\,
      O4 => O4,
      O5 => n_18_bank_state0,
      O6 => \^o6\,
      O7 => O7,
      Q(1 downto 0) => Q(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(0),
      col_wait_r => col_wait_r,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r => demanded_prior_r,
      demanded_prior_r_1 => demanded_prior_r_1,
      inhbt_wr => inhbt_wr,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      override_demand_r => override_demand_r,
      p_91_out => p_91_out,
      p_93_out => \^p_93_out\,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      req_bank_rdy_ns => \^req_bank_rdy_ns\,
      req_bank_rdy_r => req_bank_rdy_r,
      row_hit_r => row_hit_r,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_cntrl__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_71_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_54_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    p_76_out : out STD_LOGIC;
    col_wait_r : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    req_bank_rdy_ns : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    override_demand_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    tail_r_1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    mc_address_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    ofs_rdy_r0 : out STD_LOGIC;
    ofs_rdy_r0_0 : out STD_LOGIC;
    ofs_rdy_r0_1 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    override_demand_ns : in STD_LOGIC;
    I19 : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_cmd_full : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    inhbt_wr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q : in STD_LOGIC;
    I17 : in STD_LOGIC;
    O13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    demand_priority_r_2 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_25_out : in STD_LOGIC;
    p_103_out : in STD_LOGIC;
    p_142_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O43 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I29 : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I39 : in STD_LOGIC;
    mc_cs_n_ns : in STD_LOGIC_VECTOR ( 0 to 0 );
    demanded_prior_r_3 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    phy_mc_data_full : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    order_q_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q_4 : in STD_LOGIC;
    order_q_r_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q_6 : in STD_LOGIC;
    order_q_r_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    set_order_q_8 : in STD_LOGIC;
    I51 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_cntrl__parameterized1\ : entity is "mig_7series_v2_0_bank_cntrl";
end \migmig_7series_v2_0_bank_cntrl__parameterized1\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_cntrl__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal \^col_wait_r\ : STD_LOGIC;
  signal n_10_bank_compare0 : STD_LOGIC;
  signal n_17_bank_queue0 : STD_LOGIC;
  signal n_18_bank_state0 : STD_LOGIC;
  signal n_21_bank_queue0 : STD_LOGIC;
  signal n_6_bank_compare0 : STD_LOGIC;
  signal n_8_bank_compare0 : STD_LOGIC;
  signal \^p_48_out\ : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal \^p_54_out\ : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_64_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \^p_76_out\ : STD_LOGIC;
  signal pass_open_bank_ns : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^req_bank_rdy_ns\ : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal \^tail_r_1\ : STD_LOGIC;
  signal wait_for_maint_r : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  auto_pre_r <= \^auto_pre_r\;
  col_wait_r <= \^col_wait_r\;
  p_48_out <= \^p_48_out\;
  p_54_out <= \^p_54_out\;
  p_76_out <= \^p_76_out\;
  req_bank_rdy_ns <= \^req_bank_rdy_ns\;
  tail_r_1 <= \^tail_r_1\;
bank_compare0: entity work.migmig_7series_v2_0_bank_compare_0
    port map (
      CLK => CLK,
      E(0) => p_55_out,
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I2 => n_21_bank_queue0,
      I22(0) => I22(0),
      I23(1 downto 0) => I23(1 downto 0),
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27(0) => I27(0),
      I29 => I29,
      I3 => \^o11\,
      I4 => \^p_76_out\,
      I43 => I43,
      I44 => I44,
      I5 => \^e\(0),
      I51(3 downto 0) => I51(3 downto 0),
      I52(2 downto 0) => I52(2 downto 0),
      I53(9 downto 0) => I53(9 downto 0),
      O1 => \^o1\,
      O2 => \^p_54_out\,
      O3 => \^p_48_out\,
      O31(3 downto 0) => O31(3 downto 0),
      O32(9 downto 0) => O32(9 downto 0),
      O4 => n_6_bank_compare0,
      O43 => O43,
      O46(2 downto 0) => O46(2 downto 0),
      O5 => \^o2\,
      O6 => n_8_bank_compare0,
      O7 => \^o10\,
      O8 => n_10_bank_compare0,
      O9(12 downto 11) => O20(11 downto 10),
      O9(10) => p_73_out(10),
      O9(9 downto 0) => O20(9 downto 0),
      Q(0) => Q(1),
      app_cmd_r2(0) => app_cmd_r2(0),
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      mc_address_ns(0) => mc_address_ns(0),
      p_103_out => p_103_out,
      p_126_out => p_126_out,
      p_142_out => p_142_out,
      p_25_out => p_25_out,
      p_52_out => p_52_out,
      p_64_out => p_64_out,
      p_67_out => p_67_out,
      p_71_out => p_71_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      req_priority_r => req_priority_r,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r => row_hit_r,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r_1 => \^tail_r_1\,
      wait_for_maint_r => wait_for_maint_r
    );
bank_queue0: entity work.\migmig_7series_v2_0_bank_queue__parameterized1\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_55_out,
      I1 => \^o2\,
      I10 => I6,
      I11 => I11,
      I12 => I9,
      I13 => I10,
      I14 => I13,
      I15 => \^p_48_out\,
      I16 => I14,
      I17 => I15,
      I18 => I16,
      I19 => I19,
      I2 => I2,
      I20 => I18,
      I21 => I20,
      I22 => I21,
      I23 => \^p_54_out\,
      I24 => \^o1\,
      I25 => \^p_76_out\,
      I26 => n_6_bank_compare0,
      I27 => n_18_bank_state0,
      I3 => n_10_bank_compare0,
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33 => I33,
      I34 => I34,
      I35 => I35,
      I4 => \^o10\,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I5 => n_8_bank_compare0,
      I54 => I54,
      I55 => I55,
      I56 => I56,
      I57 => I57,
      I6 => \^col_wait_r\,
      I7 => I7,
      I8 => I8,
      I9 => I5,
      O1 => \^e\(0),
      O10 => \^o11\,
      O11 => \^auto_pre_r\,
      O12 => O12,
      O15 => \^o15\,
      O16 => \^o16\,
      O17 => O17,
      O2 => \^o6\,
      O22 => O22,
      O23 => O23,
      O24 => O24,
      O25 => O25,
      O26 => O26,
      O27 => O27,
      O28 => O28,
      O29 => O29,
      O3 => \^o3\,
      O30 => O30,
      O4 => n_17_bank_queue0,
      O5 => \^o5\,
      O6 => \^o14\,
      O7 => O7,
      O8 => n_21_bank_queue0,
      O9 => O9,
      Q(0) => Q(1),
      maint_req_r => maint_req_r,
      order_q_r(1 downto 0) => order_q_r(1 downto 0),
      order_q_r_5(1 downto 0) => order_q_r_5(1 downto 0),
      order_q_r_7(1 downto 0) => order_q_r_7(1 downto 0),
      p_106_out => p_106_out,
      p_126_out => p_126_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_64_out => p_64_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      req_bank_rdy_ns => \^req_bank_rdy_ns\,
      req_priority_r => req_priority_r,
      set_order_q => set_order_q,
      set_order_q_4 => set_order_q_4,
      set_order_q_6 => set_order_q_6,
      set_order_q_8 => set_order_q_8,
      tail_r_1 => \^tail_r_1\,
      wait_for_maint_r => wait_for_maint_r,
      was_priority => was_priority,
      was_wr => was_wr
    );
bank_state0: entity work.\migmig_7series_v2_0_bank_state__parameterized1\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => \^e\(0),
      I1 => \^o1\,
      I11 => I11,
      I17 => I17,
      I19 => I19,
      I2 => \^o6\,
      I23(0) => I23(0),
      I28 => I28,
      I3 => I3,
      I36 => I36,
      I37 => I37,
      I38(0) => I38(0),
      I39 => I39,
      I4 => I4,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5 => n_17_bank_queue0,
      I50 => I50,
      I6 => \^auto_pre_r\,
      I7 => \^o3\,
      O1 => \^p_76_out\,
      O11 => \^o11\,
      O13(0) => O13(0),
      O14 => \^o14\,
      O15 => \^o15\,
      O16 => \^o16\,
      O18 => O18,
      O19 => O19,
      O2 => \^col_wait_r\,
      O21 => O21,
      O3 => demand_priority_r,
      O4 => O4,
      O5 => \^o5\,
      O6 => n_18_bank_state0,
      O8 => O8,
      O9(0) => p_73_out(10),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_2 => demand_priority_r_2,
      demanded_prior_r => demanded_prior_r,
      demanded_prior_r_3 => demanded_prior_r_3,
      inhbt_wr => inhbt_wr,
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      ofs_rdy_r0_0 => ofs_rdy_r0_0,
      ofs_rdy_r0_1 => ofs_rdy_r0_1,
      override_demand_ns => override_demand_ns,
      override_demand_r => override_demand_r,
      p_52_out => p_52_out,
      p_54_out => \^p_54_out\,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      req_bank_rdy_ns => \^req_bank_rdy_ns\,
      req_bank_rdy_r => req_bank_rdy_r,
      row_hit_r => row_hit_r,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_bank_cntrl__parameterized2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_32_out : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC;
    demand_act_priority_r : out STD_LOGIC;
    act_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    req_bank_rdy_r : out STD_LOGIC;
    req_bank_rdy_ns : out STD_LOGIC;
    demand_priority_r : out STD_LOGIC;
    demanded_prior_r : out STD_LOGIC;
    ofs_rdy_r : out STD_LOGIC;
    wr_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_this_rank_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    tail_r_2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    order_q_r : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    O12 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    auto_pre_r : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_25_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    hi_priority : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I19 : in STD_LOGIC;
    ofs_rdy_r0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    O13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    inhbt_wr : in STD_LOGIC;
    I11 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    set_order_q : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    override_demand_r : in STD_LOGIC;
    demand_priority_r_0 : in STD_LOGIC;
    O14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs_en2 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_126_out : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I25 : in STD_LOGIC;
    p_132_out : in STD_LOGIC;
    O42 : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I30 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I31 : in STD_LOGIC;
    was_priority : in STD_LOGIC;
    was_wr : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    demanded_prior_r_1 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I45 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I46 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_bank_cntrl__parameterized2\ : entity is "mig_7series_v2_0_bank_cntrl";
end \migmig_7series_v2_0_bank_cntrl__parameterized2\;

architecture STRUCTURE of \migmig_7series_v2_0_bank_cntrl__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^o15\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^auto_pre_r\ : STD_LOGIC;
  signal col_wait_r : STD_LOGIC;
  signal n_11_bank_queue0 : STD_LOGIC;
  signal n_13_bank_queue0 : STD_LOGIC;
  signal n_18_bank_queue0 : STD_LOGIC;
  signal n_20_bank_state0 : STD_LOGIC;
  signal n_7_bank_compare0 : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal \^p_37_out\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal pass_open_bank_ns : STD_LOGIC;
  signal pass_open_bank_r : STD_LOGIC;
  signal pre_bm_end_ns : STD_LOGIC;
  signal pre_bm_end_r : STD_LOGIC;
  signal pre_passing_open_bank_ns : STD_LOGIC;
  signal pre_wait_r : STD_LOGIC;
  signal q_has_rd : STD_LOGIC;
  signal ras_timer_passed_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ras_timer_zero_r : STD_LOGIC;
  signal \^req_bank_rdy_ns\ : STD_LOGIC;
  signal req_priority_r : STD_LOGIC;
  signal row_hit_r : STD_LOGIC;
  signal start_wtp_timer0 : STD_LOGIC;
  signal \^tail_r_2\ : STD_LOGIC;
  signal wait_for_maint_r : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O11(12 downto 0) <= \^o11\(12 downto 0);
  O15 <= \^o15\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  auto_pre_r <= \^auto_pre_r\;
  p_37_out <= \^p_37_out\;
  p_9_out <= \^p_9_out\;
  req_bank_rdy_ns <= \^req_bank_rdy_ns\;
  tail_r_2 <= \^tail_r_2\;
bank_compare0: entity work.migmig_7series_v2_0_bank_compare
    port map (
      CLK => CLK,
      E(0) => p_16_out,
      I1 => I1,
      I11 => I11,
      I2 => n_18_bank_queue0,
      I23(0) => I23(0),
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      I29(0) => I29(0),
      I3 => \^o15\,
      I31 => I31,
      I4 => \^e\(0),
      I44(3 downto 0) => I44(3 downto 0),
      I45(2 downto 0) => I45(2 downto 0),
      I46(9 downto 0) => I46(9 downto 0),
      O1 => \^o1\,
      O11(12 downto 0) => \^o11\(12 downto 0),
      O17 => \^o17\,
      O2 => \^p_9_out\,
      O25(3 downto 0) => O25(3 downto 0),
      O26(9 downto 0) => O26(9 downto 0),
      O3 => \^o2\,
      O4 => n_7_bank_compare0,
      O42 => O42,
      O45(2 downto 0) => O45(2 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      p_126_out => p_126_out,
      p_132_out => p_132_out,
      p_13_out => p_13_out,
      p_15_out => p_15_out,
      p_28_out => p_28_out,
      p_32_out => p_32_out,
      p_48_out => p_48_out,
      p_87_out => p_87_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_r => pre_bm_end_r,
      pre_wait_r => pre_wait_r,
      req_priority_r => req_priority_r,
      row(12 downto 0) => row(12 downto 0),
      row_hit_r => row_hit_r,
      start_wtp_timer0 => start_wtp_timer0,
      tail_r_2 => \^tail_r_2\,
      wait_for_maint_r => wait_for_maint_r
    );
bank_queue0: entity work.\migmig_7series_v2_0_bank_queue__parameterized2\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => p_16_out,
      I1 => \^o2\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => \^p_37_out\,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => n_7_bank_compare0,
      I24 => I24,
      I25 => n_20_bank_state0,
      I3 => I3,
      I32 => I32,
      I33 => I33,
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5 => \^o6\,
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I6 => \^o1\,
      I7 => \^p_9_out\,
      I8 => I8,
      I9 => I9,
      O1 => \^e\(0),
      O10 => n_18_bank_queue0,
      O11 => \^auto_pre_r\,
      O12 => O12,
      O16 => O16,
      O17 => \^o17\,
      O19 => \^o19\,
      O2 => order_q_r(1),
      O20 => \^o20\,
      O21 => O21,
      O24 => O24,
      O3 => \^o3\,
      O30 => O30,
      O31 => O31,
      O4 => order_q_r(0),
      O41 => O41,
      O5 => n_11_bank_queue0,
      O6 => n_13_bank_queue0,
      O7 => \^o15\,
      O8 => O8,
      O9 => \^o18\,
      Q(0) => Q(2),
      col_wait_r => col_wait_r,
      maint_req_r => maint_req_r,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_15_out => p_15_out,
      p_25_out => p_25_out,
      p_67_out => p_67_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_bm_end_r => pre_bm_end_r,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      req_bank_rdy_ns => \^req_bank_rdy_ns\,
      req_priority_r => req_priority_r,
      set_order_q => set_order_q,
      tail_r_2 => \^tail_r_2\,
      wait_for_maint_r => wait_for_maint_r,
      was_priority => was_priority,
      was_wr => was_wr
    );
bank_state0: entity work.\migmig_7series_v2_0_bank_state__parameterized2\
    port map (
      CLK => CLK,
      D(1 downto 0) => ras_timer_passed_ns(1 downto 0),
      E(0) => \^e\(0),
      I1 => \^o1\,
      I11 => I11,
      I17 => I17,
      I19 => I19,
      I2 => n_11_bank_queue0,
      I3 => n_13_bank_queue0,
      I30 => I30,
      I4 => \^auto_pre_r\,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I5 => I5,
      I6(0) => I6(0),
      I7 => I7,
      I8 => \^o3\,
      O1 => \^p_37_out\,
      O10 => O10,
      O11(0) => \^o11\(10),
      O13(0) => O13(0),
      O14(0) => O14(0),
      O15 => \^o15\,
      O18 => \^o18\,
      O19 => \^o19\,
      O2 => demand_priority_r,
      O20 => \^o20\,
      O22 => O22,
      O23 => O23,
      O3 => demanded_prior_r,
      O4 => O4,
      O5 => O5,
      O6 => \^o6\,
      O7 => O7,
      O8 => n_20_bank_state0,
      O9 => O9,
      Q(1 downto 0) => Q(2 downto 1),
      act_this_rank_r(0) => act_this_rank_r(0),
      col_wait_r => col_wait_r,
      cs_en2 => cs_en2,
      demand_act_priority_r => demand_act_priority_r,
      demand_priority_r_0 => demand_priority_r_0,
      demanded_prior_r_1 => demanded_prior_r_1,
      inhbt_wr => inhbt_wr,
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r0 => ofs_rdy_r0,
      override_demand_r => override_demand_r,
      p_13_out => p_13_out,
      p_15_out => p_15_out,
      pass_open_bank_ns => pass_open_bank_ns,
      pass_open_bank_r => pass_open_bank_r,
      pre_bm_end_ns => pre_bm_end_ns,
      pre_passing_open_bank_ns => pre_passing_open_bank_ns,
      pre_wait_r => pre_wait_r,
      q_has_rd => q_has_rd,
      ras_timer_zero_r => ras_timer_zero_r,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      req_bank_rdy_ns => \^req_bank_rdy_ns\,
      req_bank_rdy_r => req_bank_rdy_r,
      row_hit_r => row_hit_r,
      start_wtp_timer0 => start_wtp_timer0,
      wait_for_maint_r => wait_for_maint_r,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_byte_lane is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    COUNTERREADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_54_in : out STD_LOGIC;
    p_53_in : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_62_in : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    p_38_in : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    p_50_in : out STD_LOGIC;
    p_49_in : out STD_LOGIC;
    p_58_in : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    p_46_in : out STD_LOGIC;
    p_45_in : out STD_LOGIC;
    p_34_in : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    p_42_in : out STD_LOGIC;
    p_41_in : out STD_LOGIC;
    if_empty_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O50 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC;
    if_empty_v : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    O62 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phaser_ctl_bus : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A_pi_counter_load_en40_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    A_pi_fine_enable44_out : in STD_LOGIC;
    A_pi_fine_inc42_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    A_pi_rst_dqs_find46_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable58_out : in STD_LOGIC;
    A_po_fine_enable60_out : in STD_LOGIC;
    A_po_fine_inc56_out : in STD_LOGIC;
    O40 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    A_idelay_ce134_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I5 : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    ofifo_rst0 : in STD_LOGIC;
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    my_empty : in STD_LOGIC_VECTOR ( 0 to 0 );
    calib_wrdata_en : in STD_LOGIC;
    I21 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    mux_wrdata_en : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_byte_lane : entity is "mig_7series_v2_0_ddr_byte_lane";
end migmig_7series_v2_0_ddr_byte_lane;

architecture STRUCTURE of migmig_7series_v2_0_ddr_byte_lane is
  signal A_if_a_empty : STD_LOGIC;
  signal A_of_data_a_full : STD_LOGIC;
  signal A_of_data_full : STD_LOGIC;
  signal A_pi_dqs_out_of_range : STD_LOGIC;
  signal A_pi_fine_overflow : STD_LOGIC;
  signal A_po_coarse_overflow : STD_LOGIC;
  signal A_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal A_po_fine_overflow : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o63\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal if_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \if_empty_\ : STD_LOGIC;
  signal \^if_empty_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ififo_rst : STD_LOGIC;
  signal ififo_wr_enable : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal n_0_out_fifo : STD_LOGIC;
  signal \n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_15_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_16_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_1_in_fifo_gen.in_fifo\ : STD_LOGIC;
  signal n_2_out_fifo : STD_LOGIC;
  signal \n_3_in_fifo_gen.in_fifo\ : STD_LOGIC;
  signal n_40_out_fifo : STD_LOGIC;
  signal n_41_out_fifo : STD_LOGIC;
  signal n_42_out_fifo : STD_LOGIC;
  signal n_43_out_fifo : STD_LOGIC;
  signal n_48_out_fifo : STD_LOGIC;
  signal n_49_out_fifo : STD_LOGIC;
  signal n_50_out_fifo : STD_LOGIC;
  signal n_51_out_fifo : STD_LOGIC;
  signal \n_5_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal \n_7_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren_pre : STD_LOGIC;
  signal ofifo_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q5_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q6_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \in_fifo_gen.in_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of \phaser_in_gen.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
  O63(67 downto 0) <= \^o63\(67 downto 0);
  if_empty_r(0) <= \^if_empty_r\(0);
ddr_byte_group_io: entity work.migmig_7series_v2_0_ddr_byte_group_io
    port map (
      A_idelay_ce134_out => A_idelay_ce134_out,
      CLK => CLK,
      CTSBUS(0) => oserdes_dqs_ts(0),
      D1(3 downto 0) => if_d1(3 downto 0),
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3 downto 0) => if_d9(3 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      I1 => \^o1\,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      O3 => O3,
      O4 => O4,
      O5 => O5,
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(3) => n_40_out_fifo,
      Q5(2) => n_41_out_fifo,
      Q5(1) => n_42_out_fifo,
      Q5(0) => n_43_out_fifo,
      Q6(3) => n_48_out_fifo,
      Q6(2) => n_49_out_fifo,
      Q6(1) => n_50_out_fifo,
      Q6(0) => n_51_out_fifo,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      idelay_inc => idelay_inc,
      iserdes_clkdiv => iserdes_clkdiv,
      oserdes_clk => oserdes_clk,
      oserdes_clk_delayed => oserdes_clk_delayed,
      oserdes_clkdiv => oserdes_clkdiv,
      p_33_in => p_33_in,
      p_34_in => p_34_in,
      p_35_out => p_35_out,
      p_37_in => p_37_in,
      p_38_in => p_38_in,
      p_39_out => p_39_out,
      p_3_in => p_3_in,
      p_41_in => p_41_in,
      p_42_in => p_42_in,
      p_43_out => p_43_out,
      p_45_in => p_45_in,
      p_46_in => p_46_in,
      p_47_out => p_47_out,
      p_49_in => p_49_in,
      p_50_in => p_50_in,
      p_51_out => p_51_out,
      p_53_in => p_53_in,
      p_54_in => p_54_in,
      p_55_out => p_55_out,
      p_57_in => p_57_in,
      p_58_in => p_58_in,
      p_59_out => p_59_out,
      p_61_in => p_61_in,
      p_62_in => p_62_in,
      p_63_out => p_63_out,
      po_oserdes_rst => po_oserdes_rst
    );
\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \if_empty_\,
      Q => \^if_empty_r\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(2),
      Q => \^o63\(4),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(3),
      Q => \^o63\(5),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(4),
      Q => \^o63\(6),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(5),
      Q => \^o63\(7),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(6),
      Q => \^o63\(8),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(7),
      Q => \^o63\(9),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(0),
      Q => \^o63\(10),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(1),
      Q => \^o63\(11),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(0),
      Q => \^o63\(12),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(1),
      Q => \^o63\(13),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(2),
      Q => \^o63\(14),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(3),
      Q => \^o63\(15),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(4),
      Q => \^o63\(16),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(5),
      Q => \^o63\(17),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(6),
      Q => \^o63\(18),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(7),
      Q => \^o63\(19),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(0),
      Q => \^o63\(20),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(1),
      Q => \^o63\(21),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(2),
      Q => \^o63\(22),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(3),
      Q => \^o63\(23),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(4),
      Q => \^o63\(24),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(5),
      Q => \^o63\(25),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(6),
      Q => \^o63\(26),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(7),
      Q => \^o63\(27),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(0),
      Q => \^o63\(28),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(1),
      Q => \^o63\(29),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(2),
      Q => \^o63\(30),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(3),
      Q => \^o63\(31),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(4),
      Q => \^o63\(32),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(5),
      Q => \^o63\(33),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(6),
      Q => \^o63\(34),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(7),
      Q => \^o63\(35),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(0),
      Q => \^o63\(36),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(1),
      Q => \^o63\(37),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(2),
      Q => \^o63\(38),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(3),
      Q => \^o63\(39),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(4),
      Q => \^o63\(40),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(5),
      Q => \^o63\(41),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(6),
      Q => \^o63\(42),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(7),
      Q => \^o63\(43),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(0),
      Q => \^o63\(44),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(1),
      Q => \^o63\(45),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(2),
      Q => \^o63\(46),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(3),
      Q => \^o63\(47),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(4),
      Q => \^o63\(48),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(5),
      Q => \^o63\(49),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(6),
      Q => \^o63\(50),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(7),
      Q => \^o63\(51),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(0),
      Q => \^o63\(52),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(1),
      Q => \^o63\(53),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(2),
      Q => \^o63\(54),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(3),
      Q => \^o63\(55),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(4),
      Q => \^o63\(56),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(5),
      Q => \^o63\(57),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(6),
      Q => \^o63\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(6),
      Q => \^o63\(58),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(7),
      Q => \^o63\(59),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(0),
      Q => \^o63\(60),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(1),
      Q => \^o63\(61),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(2),
      Q => \^o63\(62),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(3),
      Q => \^o63\(63),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(4),
      Q => \^o63\(64),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(5),
      Q => \^o63\(65),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[78]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(6),
      Q => \^o63\(66),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q9(7),
      Q => \^o63\(67),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(7),
      Q => \^o63\(1),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(0),
      Q => \^o63\(2),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(1),
      Q => \^o63\(3),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\: entity work.migmig_7series_v2_0_ddr_if_post_fifo_9
    port map (
      CLK => CLK,
      I1 => \^if_empty_r\(0),
      I20 => I20,
      I26(0) => I26(0),
      I33(63 downto 0) => I33(63 downto 0),
      O1 => O6(0),
      O2 => O9,
      O3 => O10,
      O4 => O11,
      O50 => O50,
      O51 => O51,
      O53 => O53,
      O63(63 downto 8) => \^o63\(67 downto 12),
      O63(7 downto 0) => \^o63\(9 downto 2),
      SR(0) => ififo_rst,
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      if_empty_r_0(0) => if_empty_r_0(0),
      if_empty_v => if_empty_v,
      my_empty(0) => my_empty(0),
      \out\(1 downto 0) => \out\(1 downto 0),
      tail_r(0) => tail_r(0)
    );
ififo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ififo_rst0,
      Q => ififo_rst,
      R => '0'
    );
\in_fifo_gen.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_8",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => A_if_a_empty,
      ALMOSTFULL => \n_1_in_fifo_gen.in_fifo\,
      D0(3) => '0',
      D0(2) => '0',
      D0(1) => '0',
      D0(0) => '0',
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3) => '0',
      D2(2) => '0',
      D2(1) => '0',
      D2(0) => '0',
      D3(3 downto 0) => if_d3(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\(7 downto 4),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\(7 downto 4),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3 downto 0) => if_d9(3 downto 0),
      EMPTY => \if_empty_\,
      FULL => \n_3_in_fifo_gen.in_fifo\,
      Q0(7 downto 0) => if_q0(7 downto 0),
      Q1(7 downto 0) => if_q1(7 downto 0),
      Q2(7 downto 0) => if_q2(7 downto 0),
      Q3(7 downto 0) => if_q3(7 downto 0),
      Q4(7 downto 0) => if_q4(7 downto 0),
      Q5(7 downto 0) => if_q5(7 downto 0),
      Q6(7 downto 0) => if_q6(7 downto 0),
      Q7(7 downto 0) => if_q7(7 downto 0),
      Q8(7 downto 0) => if_q8(7 downto 0),
      Q9(7 downto 0) => if_q9(7 downto 0),
      RDCLK => CLK,
      RDEN => '1',
      RESET => ififo_rst,
      WRCLK => iserdes_clkdiv,
      WREN => ififo_wr_enable
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_10\
    port map (
      A_of_data_full => A_of_data_full,
      CLK => CLK,
      D0(7) => \n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(6) => \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(5) => \n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3) => \n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_15_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_16_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      I21 => I21,
      I34(7 downto 0) => I34(7 downto 0),
      O1 => O7,
      O2(3 downto 0) => O8(3 downto 0),
      O62(3 downto 0) => O62(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      mc_wrdata_en => mc_wrdata_en,
      mux_wrdata_en => mux_wrdata_en,
      of_wren_pre => of_wren_pre,
      ofifo_rst => ofifo_rst,
      wr_en_2 => wr_en_2
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofifo_rst0,
      Q => ofifo_rst,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_8_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => n_0_out_fifo,
      ALMOSTFULL => A_of_data_a_full,
      D0(7) => \n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(6) => \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(5) => \n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3) => \n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_15_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_16_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(7 downto 0) => O40(7 downto 0),
      D2(7 downto 0) => O39(7 downto 0),
      D3(7 downto 0) => O38(7 downto 0),
      D4(7 downto 0) => O37(7 downto 0),
      D5(7 downto 0) => O36(7 downto 0),
      D6(7 downto 0) => O35(7 downto 0),
      D7(7 downto 0) => O34(7 downto 0),
      D8(7 downto 0) => O33(7 downto 0),
      D9(7 downto 0) => O32(7 downto 0),
      EMPTY => n_2_out_fifo,
      FULL => A_of_data_full,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 4) => NLW_out_fifo_Q5_UNCONNECTED(7 downto 4),
      Q5(3) => n_40_out_fifo,
      Q5(2) => n_41_out_fifo,
      Q5(1) => n_42_out_fifo,
      Q5(0) => n_43_out_fifo,
      Q6(7 downto 4) => NLW_out_fifo_Q6_UNCONNECTED(7 downto 4),
      Q6(3) => n_48_out_fifo,
      Q6(2) => n_49_out_fifo,
      Q6(1) => n_50_out_fifo,
      Q6(0) => n_51_out_fifo,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => of_wren_pre
    );
\phaser_in_gen.phaser_in\: unisim.vcomponents.PHASER_IN_PHY
    generic map(
      BURST_MODE => "TRUE",
      CLKOUT_DIV => 2,
      DQS_AUTO_RECAL => '1',
      DQS_BIAS_MODE => "FALSE",
      DQS_FIND_PATTERN => B"000",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "DIV2",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 5.000000,
      REFCLK_PERIOD => 2.500000,
      SEL_CLK_OFFSET => 6,
      SYNC_IN_DIV_RST => "TRUE",
      WR_CYCLES => "FALSE"
    )
    port map (
      BURSTPENDINGPHY => phaser_ctl_bus(1),
      COUNTERLOADEN => A_pi_counter_load_en40_out,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADEN => I1,
      COUNTERREADVAL(5 downto 0) => COUNTERREADVAL(5 downto 0),
      DQSFOUND => pi_dqs_found_lanes(0),
      DQSOUTOFRANGE => A_pi_dqs_out_of_range,
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => A_pi_fine_enable44_out,
      FINEINC => A_pi_fine_inc42_out,
      FINEOVERFLOW => A_pi_fine_overflow,
      FREQREFCLK => freq_refclk,
      ICLK => \^o1\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => \n_5_phaser_in_gen.phaser_in\,
      MEMREFCLK => mem_refclk,
      PHASELOCKED => O2,
      PHASEREFCLK => I2,
      RANKSELPHY(1 downto 0) => phaser_ctl_bus(3 downto 2),
      RCLK => \n_7_phaser_in_gen.phaser_in\,
      RST => I3,
      RSTDQSFIND => A_pi_rst_dqs_find46_out,
      SYNCIN => sync_pulse,
      SYSCLK => CLK,
      WRENABLE => ififo_wr_enable
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
    port map (
      BURSTPENDINGPHY => phaser_ctl_bus(0),
      COARSEENABLE => A_po_coarse_enable58_out,
      COARSEINC => I1,
      COARSEOVERFLOW => A_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => I1,
      COUNTERREADVAL(8 downto 0) => A_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => A_po_fine_enable60_out,
      FINEINC => A_po_fine_inc56_out,
      FINEOVERFLOW => A_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => I3,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_byte_lane__parameterized0\ is
  port (
    ofifo_rst : out STD_LOGIC;
    O1 : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_po_coarse_enable92_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    B_po_fine_enable95_out : in STD_LOGIC;
    B_po_fine_inc89_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    calib_cmd_wren : in STD_LOGIC;
    I23 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    D_of_ctl_full : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_byte_lane__parameterized0\ : entity is "mig_7series_v2_0_ddr_byte_lane";
end \migmig_7series_v2_0_ddr_byte_lane__parameterized0\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_byte_lane__parameterized0\ is
  signal B_of_ctl_a_full : STD_LOGIC;
  signal B_of_ctl_full : STD_LOGIC;
  signal B_po_coarse_overflow : STD_LOGIC;
  signal B_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal B_po_fine_overflow : STD_LOGIC;
  signal n_0_out_fifo : STD_LOGIC;
  signal n_2_out_fifo : STD_LOGIC;
  signal \n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal of_d1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d4 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d7 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d8 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d9 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren_pre : STD_LOGIC;
  signal \^ofifo_rst\ : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  ofifo_rst <= \^ofifo_rst\;
ddr_byte_group_io: entity work.\migmig_7series_v2_0_ddr_byte_group_io__parameterized0\
    port map (
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(47 downto 44) => of_q6(7 downto 4),
      oserdes_dq(43 downto 40) => of_q5(7 downto 4),
      oserdes_dq(39 downto 36) => of_q9(3 downto 0),
      oserdes_dq(35 downto 32) => of_q8(3 downto 0),
      oserdes_dq(31 downto 28) => of_q7(3 downto 0),
      oserdes_dq(27 downto 24) => of_q6(3 downto 0),
      oserdes_dq(23 downto 20) => of_q5(3 downto 0),
      oserdes_dq(19 downto 16) => of_q4(3 downto 0),
      oserdes_dq(15 downto 12) => of_q3(3 downto 0),
      oserdes_dq(11 downto 8) => of_q2(3 downto 0),
      oserdes_dq(7 downto 4) => of_q1(3 downto 0),
      oserdes_dq(3 downto 0) => of_q0(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_8\
    port map (
      B_of_ctl_full => B_of_ctl_full,
      CLK => CLK,
      D0(3) => \n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(3 downto 0) => of_d1(7 downto 4),
      D2(3 downto 0) => of_d2(7 downto 4),
      D3(3 downto 0) => of_d3(7 downto 4),
      D4(4 downto 1) => of_d4(7 downto 4),
      D4(0) => \n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(3 downto 0) => of_d7(7 downto 4),
      D8(3 downto 0) => of_d8(7 downto 4),
      D9(3 downto 0) => of_d9(7 downto 4),
      I21 => I21,
      I23 => I23,
      I27 => I27,
      O1 => O1,
      O64(3 downto 0) => O64(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => \^ofifo_rst\,
      calib_cmd_wren => calib_cmd_wren,
      mem_out(32 downto 0) => mem_out(32 downto 0),
      of_wren_pre => of_wren_pre,
      wr_en => wr_en
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => \^ofifo_rst\,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => n_0_out_fifo,
      ALMOSTFULL => B_of_ctl_a_full,
      D0(7) => \n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(6) => \n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(5) => \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3 downto 0) => D0(3 downto 0),
      D1(7 downto 4) => of_d1(7 downto 4),
      D1(3 downto 0) => D1(3 downto 0),
      D2(7 downto 4) => of_d2(7 downto 4),
      D2(3 downto 0) => D2(3 downto 0),
      D3(7 downto 4) => of_d3(7 downto 4),
      D3(3 downto 0) => D3(3 downto 0),
      D4(7 downto 4) => of_d4(7 downto 4),
      D4(3) => \n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D4(2 downto 0) => D4(2 downto 0),
      D5(7 downto 0) => D5(7 downto 0),
      D6(7 downto 0) => D6(7 downto 0),
      D7(7 downto 4) => of_d7(7 downto 4),
      D7(3 downto 0) => D7(3 downto 0),
      D8(7 downto 4) => of_d8(7 downto 4),
      D8(3 downto 0) => D8(3 downto 0),
      D9(7 downto 4) => of_d9(7 downto 4),
      D9(3 downto 0) => D9(3 downto 0),
      EMPTY => n_2_out_fifo,
      FULL => B_of_ctl_full,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => \^ofifo_rst\,
      WRCLK => CLK,
      WREN => of_wren_pre
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 4,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
    port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => B_po_coarse_enable92_out,
      COARSEINC => I5,
      COARSEOVERFLOW => B_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => I5,
      COUNTERREADVAL(8 downto 0) => B_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => B_po_fine_enable95_out,
      FINEINC => B_po_fine_inc89_out,
      FINEOVERFLOW => B_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => I1,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
phy_mc_cmd_full_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => B_of_ctl_full,
      I1 => D_of_ctl_full,
      O => phy_mc_cmd_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_byte_lane__parameterized1\ is
  port (
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in_0 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O14 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O17 : out STD_LOGIC;
    if_empty_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    idelay_ld_rst : out STD_LOGIC;
    rst_r4 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O21 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_3 : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O5 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O67 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC;
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC;
    O131 : out STD_LOGIC;
    O132 : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    phaser_ctl_bus : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en100_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    C_pi_fine_enable104_out : in STD_LOGIC;
    C_pi_fine_inc102_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    C_pi_rst_dqs_find106_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    O52 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable118_out : in STD_LOGIC;
    C_po_fine_enable120_out : in STD_LOGIC;
    C_po_fine_inc116_out : in STD_LOGIC;
    O49 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O43 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O42 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    C_idelay_ce124_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    ififo_rst0_6 : in STD_LOGIC;
    ofifo_rst0_7 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    if_empty_r_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    I22 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I21 : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    I35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC;
    I32 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    COUNTERREADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_byte_lane__parameterized1\ : entity is "mig_7series_v2_0_ddr_byte_lane";
end \migmig_7series_v2_0_ddr_byte_lane__parameterized1\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_byte_lane__parameterized1\ is
  signal C_if_a_empty : STD_LOGIC;
  signal C_of_data_a_full : STD_LOGIC;
  signal C_of_data_full : STD_LOGIC;
  signal C_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal C_pi_dqs_out_of_range : STD_LOGIC;
  signal C_pi_fine_overflow : STD_LOGIC;
  signal C_po_coarse_overflow : STD_LOGIC;
  signal C_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal C_po_fine_overflow : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o68\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal if_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal if_d8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \if_empty_\ : STD_LOGIC;
  signal \^if_empty_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal if_q9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ififo_rst : STD_LOGIC;
  signal ififo_wr_enable : STD_LOGIC;
  signal iserdes_clkdiv : STD_LOGIC;
  signal n_0_out_fifo : STD_LOGIC;
  signal \n_1_in_fifo_gen.in_fifo\ : STD_LOGIC;
  signal n_2_ddr_byte_group_io : STD_LOGIC;
  signal n_2_out_fifo : STD_LOGIC;
  signal n_3_ddr_byte_group_io : STD_LOGIC;
  signal \n_3_in_fifo_gen.in_fifo\ : STD_LOGIC;
  signal n_40_out_fifo : STD_LOGIC;
  signal n_41_out_fifo : STD_LOGIC;
  signal n_42_out_fifo : STD_LOGIC;
  signal n_43_out_fifo : STD_LOGIC;
  signal n_48_out_fifo : STD_LOGIC;
  signal n_49_out_fifo : STD_LOGIC;
  signal n_4_ddr_byte_group_io : STD_LOGIC;
  signal n_50_out_fifo : STD_LOGIC;
  signal n_51_out_fifo : STD_LOGIC;
  signal n_5_ddr_byte_group_io : STD_LOGIC;
  signal \n_5_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal \n_7_phaser_in_gen.phaser_in\ : STD_LOGIC;
  signal of_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren_pre : STD_LOGIC;
  signal ofifo_rst : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q5_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_out_fifo_Q6_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \in_fifo_gen.in_fifo\ : label is "PRIMITIVE";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of \phaser_in_gen.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pi_counter_read_val[0]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \pi_counter_read_val[1]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \pi_counter_read_val[2]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \pi_counter_read_val[3]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \pi_counter_read_val[4]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \pi_counter_read_val[5]_i_1\ : label is "soft_lutpair549";
begin
  O1 <= \^o1\;
  O68(65 downto 0) <= \^o68\(65 downto 0);
  if_empty_r(0) <= \^if_empty_r\(0);
ddr_byte_group_io: entity work.\migmig_7series_v2_0_ddr_byte_group_io__parameterized1\
    port map (
      CLK => CLK,
      CTSBUS(0) => oserdes_dqs_ts(0),
      C_idelay_ce124_out => C_idelay_ce124_out,
      D0(3) => n_2_ddr_byte_group_io,
      D0(2) => n_3_ddr_byte_group_io,
      D0(1) => n_4_ddr_byte_group_io,
      D0(0) => n_5_ddr_byte_group_io,
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => if_d2(3 downto 0),
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      I1 => \^o1\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I18 => I18,
      I2 => I1,
      I8 => I8,
      I9 => I9,
      O10 => O10,
      O11 => O11,
      O12 => O12,
      O13 => O13,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O8 => O8,
      O9 => O9,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(3) => n_40_out_fifo,
      Q5(2) => n_41_out_fifo,
      Q5(1) => n_42_out_fifo,
      Q5(0) => n_43_out_fifo,
      Q6(3) => n_48_out_fifo,
      Q6(2) => n_49_out_fifo,
      Q6(1) => n_50_out_fifo,
      Q6(0) => n_51_out_fifo,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      iserdes_clkdiv => iserdes_clkdiv,
      oserdes_clk => oserdes_clk,
      oserdes_clk_delayed => oserdes_clk_delayed,
      oserdes_clkdiv => oserdes_clkdiv,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in_0 => p_29_in_0,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_5_in => p_5_in,
      p_9_in => p_9_in,
      po_oserdes_rst => po_oserdes_rst,
      rst_r4 => rst_r4
    );
\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \if_empty_\,
      Q => \^if_empty_r\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(0),
      Q => \^o68\(0),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(2),
      Q => \^o68\(10),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(3),
      Q => \^o68\(11),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(4),
      Q => \^o68\(12),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(5),
      Q => \^o68\(13),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(6),
      Q => \^o68\(14),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(7),
      Q => \^o68\(15),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(0),
      Q => \^o68\(16),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(1),
      Q => \^o68\(17),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(2),
      Q => \^o68\(18),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(3),
      Q => \^o68\(19),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(1),
      Q => \^o68\(1),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(4),
      Q => \^o68\(20),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(5),
      Q => \^o68\(21),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(6),
      Q => \^o68\(22),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q2(7),
      Q => \^o68\(23),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(2),
      Q => \^o68\(2),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(6),
      Q => \^o68\(24),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q3(7),
      Q => \^o68\(25),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(0),
      Q => \^o68\(26),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(1),
      Q => \^o68\(27),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(2),
      Q => \^o68\(28),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(3),
      Q => \^o68\(29),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(4),
      Q => \^o68\(30),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(5),
      Q => \^o68\(31),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(6),
      Q => \^o68\(32),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q4(7),
      Q => \^o68\(33),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(3),
      Q => \^o68\(3),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(0),
      Q => \^o68\(34),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(1),
      Q => \^o68\(35),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(2),
      Q => \^o68\(36),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(3),
      Q => \^o68\(37),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(4),
      Q => \^o68\(38),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(5),
      Q => \^o68\(39),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(6),
      Q => \^o68\(40),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q5(7),
      Q => \^o68\(41),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(0),
      Q => \^o68\(42),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(1),
      Q => \^o68\(43),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(4),
      Q => \^o68\(4),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(2),
      Q => \^o68\(44),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(3),
      Q => \^o68\(45),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(4),
      Q => \^o68\(46),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(5),
      Q => \^o68\(47),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(6),
      Q => \^o68\(48),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q6(7),
      Q => \^o68\(49),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(0),
      Q => \^o68\(50),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(1),
      Q => \^o68\(51),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(2),
      Q => \^o68\(52),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(3),
      Q => \^o68\(53),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(5),
      Q => \^o68\(5),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(4),
      Q => \^o68\(54),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(5),
      Q => \^o68\(55),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(6),
      Q => \^o68\(56),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q7(7),
      Q => \^o68\(57),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(0),
      Q => \^o68\(58),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(1),
      Q => \^o68\(59),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(2),
      Q => \^o68\(60),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(3),
      Q => \^o68\(61),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(4),
      Q => \^o68\(62),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(5),
      Q => \^o68\(63),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(6),
      Q => \^o68\(6),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(6),
      Q => \^o68\(64),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q8(7),
      Q => \^o68\(65),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q0(7),
      Q => \^o68\(7),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(0),
      Q => \^o68\(8),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => if_q1(1),
      Q => \^o68\(9),
      R => '0'
    );
\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\: entity work.migmig_7series_v2_0_ddr_if_post_fifo
    port map (
      CLK => CLK,
      I1 => \^if_empty_r\(0),
      I2(0) => I2(0),
      I20 => I20,
      I28(0) => I28(0),
      I3 => I3,
      I32(63 downto 0) => I32(63 downto 0),
      I4(63 downto 0) => I4(63 downto 0),
      O1 => O2(0),
      O100 => O100,
      O101 => O101,
      O102 => O102,
      O103 => O103,
      O104 => O104,
      O105 => O105,
      O106 => O106,
      O107 => O107,
      O108 => O108,
      O109 => O109,
      O110 => O110,
      O111 => O111,
      O112 => O112,
      O113 => O113,
      O114 => O114,
      O115 => O115,
      O116 => O116,
      O117 => O117,
      O118 => O118,
      O119 => O119,
      O120 => O120,
      O121 => O121,
      O122 => O122,
      O123 => O123,
      O124 => O124,
      O125 => O125,
      O126 => O126,
      O127 => O127,
      O128 => O128,
      O129 => O129,
      O130 => O130,
      O131 => O131,
      O132 => O132,
      O133 => O133,
      O134 => O134,
      O135 => O135,
      O2 => O5,
      O21 => O21,
      O3 => O18,
      O6(1 downto 0) => O6(1 downto 0),
      O68(63 downto 24) => \^o68\(65 downto 26),
      O68(23 downto 0) => \^o68\(23 downto 0),
      O72 => O72,
      O73 => O73,
      O74 => O74,
      O75 => O75,
      O76 => O76,
      O77 => O77,
      O78 => O78,
      O79 => O79,
      O80 => O80,
      O81 => O81,
      O82 => O82,
      O83 => O83,
      O84 => O84,
      O85 => O85,
      O86 => O86,
      O87 => O87,
      O88 => O88,
      O89 => O89,
      O90 => O90,
      O91 => O91,
      O92 => O92,
      O93 => O93,
      O94 => O94,
      O95 => O95,
      O96 => O96,
      O97 => O97,
      O98 => O98,
      O99 => O99,
      app_rd_data(63 downto 0) => app_rd_data(63 downto 0),
      if_empty_r_0(0) => if_empty_r_0(0),
      ififo_rst => ififo_rst,
      p_0_in1_in => p_0_in1_in,
      phy_rddata_en => phy_rddata_en
    );
ififo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ififo_rst0_6,
      Q => ififo_rst,
      R => '0'
    );
\in_fifo_gen.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_8",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => C_if_a_empty,
      ALMOSTFULL => \n_1_in_fifo_gen.in_fifo\,
      D0(3) => n_2_ddr_byte_group_io,
      D0(2) => n_3_ddr_byte_group_io,
      D0(1) => n_4_ddr_byte_group_io,
      D0(0) => n_5_ddr_byte_group_io,
      D1(3 downto 0) => if_d1(3 downto 0),
      D2(3 downto 0) => if_d2(3 downto 0),
      D3(3) => '0',
      D3(2) => '0',
      D3(1) => '0',
      D3(0) => '0',
      D4(3 downto 0) => if_d4(3 downto 0),
      D5(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED\(7 downto 4),
      D5(3 downto 0) => if_d5(3 downto 0),
      D6(7 downto 4) => \NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED\(7 downto 4),
      D6(3 downto 0) => if_d6(3 downto 0),
      D7(3 downto 0) => if_d7(3 downto 0),
      D8(3 downto 0) => if_d8(3 downto 0),
      D9(3) => '0',
      D9(2) => '0',
      D9(1) => '0',
      D9(0) => '0',
      EMPTY => \if_empty_\,
      FULL => \n_3_in_fifo_gen.in_fifo\,
      Q0(7 downto 0) => if_q0(7 downto 0),
      Q1(7 downto 0) => if_q1(7 downto 0),
      Q2(7 downto 0) => if_q2(7 downto 0),
      Q3(7 downto 0) => if_q3(7 downto 0),
      Q4(7 downto 0) => if_q4(7 downto 0),
      Q5(7 downto 0) => if_q5(7 downto 0),
      Q6(7 downto 0) => if_q6(7 downto 0),
      Q7(7 downto 0) => if_q7(7 downto 0),
      Q8(7 downto 0) => if_q8(7 downto 0),
      Q9(7 downto 0) => if_q9(7 downto 0),
      RDCLK => CLK,
      RDEN => '1',
      RESET => ififo_rst,
      WRCLK => iserdes_clkdiv,
      WREN => ififo_wr_enable
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_7\
    port map (
      CLK => CLK,
      C_of_data_full => C_of_data_full,
      D3(7 downto 0) => of_d3(7 downto 0),
      I21 => I21,
      I22 => I22,
      I35(7 downto 0) => I35(7 downto 0),
      O1 => O3,
      O2(3 downto 0) => O4(3 downto 0),
      O67(3 downto 0) => O67(3 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      calib_wrdata_en => calib_wrdata_en,
      mc_wrdata_en => mc_wrdata_en,
      mux_wrdata_en => mux_wrdata_en,
      of_wren_pre => of_wren_pre,
      ofifo_rst => ofifo_rst,
      phy_mc_data_full => phy_mc_data_full,
      wr_en_3 => wr_en_3
    );
ofifo_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => '1',
      D => ofifo_rst0_7,
      Q => ofifo_rst,
      R => '0'
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_8_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => n_0_out_fifo,
      ALMOSTFULL => C_of_data_a_full,
      D0(7 downto 0) => O49(7 downto 0),
      D1(7 downto 0) => O48(7 downto 0),
      D2(7 downto 0) => O47(7 downto 0),
      D3(7 downto 0) => of_d3(7 downto 0),
      D4(7 downto 0) => O46(7 downto 0),
      D5(7 downto 0) => O45(7 downto 0),
      D6(7 downto 0) => O44(7 downto 0),
      D7(7 downto 0) => O43(7 downto 0),
      D8(7 downto 0) => O42(7 downto 0),
      D9(7 downto 0) => O41(7 downto 0),
      EMPTY => n_2_out_fifo,
      FULL => C_of_data_full,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 4) => NLW_out_fifo_Q5_UNCONNECTED(7 downto 4),
      Q5(3) => n_40_out_fifo,
      Q5(2) => n_41_out_fifo,
      Q5(1) => n_42_out_fifo,
      Q5(0) => n_43_out_fifo,
      Q6(7 downto 4) => NLW_out_fifo_Q6_UNCONNECTED(7 downto 4),
      Q6(3) => n_48_out_fifo,
      Q6(2) => n_49_out_fifo,
      Q6(1) => n_50_out_fifo,
      Q6(0) => n_51_out_fifo,
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => of_wren_pre
    );
\phaser_in_gen.phaser_in\: unisim.vcomponents.PHASER_IN_PHY
    generic map(
      BURST_MODE => "TRUE",
      CLKOUT_DIV => 2,
      DQS_AUTO_RECAL => '1',
      DQS_BIAS_MODE => "FALSE",
      DQS_FIND_PATTERN => B"000",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "DIV2",
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 5.000000,
      REFCLK_PERIOD => 2.500000,
      SEL_CLK_OFFSET => 6,
      SYNC_IN_DIV_RST => "TRUE",
      WR_CYCLES => "FALSE"
    )
    port map (
      BURSTPENDINGPHY => phaser_ctl_bus(1),
      COUNTERLOADEN => C_pi_counter_load_en100_out,
      COUNTERLOADVAL(5 downto 0) => O52(5 downto 0),
      COUNTERREADEN => I6,
      COUNTERREADVAL(5 downto 0) => C_pi_counter_read_val(5 downto 0),
      DQSFOUND => pi_dqs_found_lanes(0),
      DQSOUTOFRANGE => C_pi_dqs_out_of_range,
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => C_pi_fine_enable104_out,
      FINEINC => C_pi_fine_inc102_out,
      FINEOVERFLOW => C_pi_fine_overflow,
      FREQREFCLK => freq_refclk,
      ICLK => \^o1\,
      ICLKDIV => iserdes_clkdiv,
      ISERDESRST => \n_5_phaser_in_gen.phaser_in\,
      MEMREFCLK => mem_refclk,
      PHASELOCKED => O7,
      PHASEREFCLK => I7,
      RANKSELPHY(1 downto 0) => phaser_ctl_bus(3 downto 2),
      RCLK => \n_7_phaser_in_gen.phaser_in\,
      RST => I1,
      RSTDQSFIND => C_pi_rst_dqs_find106_out,
      SYNCIN => sync_pulse,
      SYSCLK => CLK,
      WRENABLE => ififo_wr_enable
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
    port map (
      BURSTPENDINGPHY => phaser_ctl_bus(0),
      COARSEENABLE => C_po_coarse_enable118_out,
      COARSEINC => I6,
      COARSEOVERFLOW => C_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => I6,
      COUNTERREADVAL(8 downto 0) => C_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => C_po_fine_enable120_out,
      FINEINC => C_po_fine_inc116_out,
      FINEOVERFLOW => C_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => I1,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
\pi_counter_read_val[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(0),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(0),
      O => D(0)
    );
\pi_counter_read_val[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(1),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(1),
      O => D(1)
    );
\pi_counter_read_val[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(2),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(2),
      O => D(2)
    );
\pi_counter_read_val[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(3),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(3),
      O => D(3)
    );
\pi_counter_read_val[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(4),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(4),
      O => D(4)
    );
\pi_counter_read_val[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => C_pi_counter_read_val(5),
      I1 => calib_sel(0),
      I2 => COUNTERREADVAL(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \migmig_7series_v2_0_ddr_byte_lane__parameterized2\ is
  port (
    D_of_ctl_full : out STD_LOGIC;
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    wr_en_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    OUTBURSTPENDING : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_po_coarse_enable92_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    B_po_fine_enable95_out : in STD_LOGIC;
    B_po_fine_inc89_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PCENABLECALIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ofifo_rst : in STD_LOGIC;
    O31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O27 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O26 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    calib_cmd_wren : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    I21 : in STD_LOGIC;
    I27 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \migmig_7series_v2_0_ddr_byte_lane__parameterized2\ : entity is "mig_7series_v2_0_ddr_byte_lane";
end \migmig_7series_v2_0_ddr_byte_lane__parameterized2\;

architecture STRUCTURE of \migmig_7series_v2_0_ddr_byte_lane__parameterized2\ is
  signal D_of_ctl_a_full : STD_LOGIC;
  signal \^d_of_ctl_full\ : STD_LOGIC;
  signal D_po_coarse_overflow : STD_LOGIC;
  signal D_po_counter_read_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal D_po_fine_overflow : STD_LOGIC;
  signal \n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : STD_LOGIC;
  signal \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_0_out_fifo : STD_LOGIC;
  signal \n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal n_2_out_fifo : STD_LOGIC;
  signal \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal \n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo\ : STD_LOGIC;
  signal of_d1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d4 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d7 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d8 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal of_d9 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal of_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal of_q7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q8 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_q9 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal of_wren_pre : STD_LOGIC;
  signal oserdes_clk : STD_LOGIC;
  signal oserdes_clk_delayed : STD_LOGIC;
  signal oserdes_clkdiv : STD_LOGIC;
  signal oserdes_dq_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal oserdes_dqs_ts : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal po_oserdes_rst : STD_LOGIC;
  signal po_rd_enable : STD_LOGIC;
  signal \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\ : STD_LOGIC;
  signal NLW_phaser_out_PHASEREFCLK_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\ : label is "FALSE";
  attribute BOX_TYPE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "DONT_CARE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\ : label is "OBUFDS";
  attribute BOX_TYPE of out_fifo : label is "PRIMITIVE";
  attribute BOX_TYPE of phaser_out : label is "PRIMITIVE";
begin
  D_of_ctl_full <= \^d_of_ctl_full\;
ddr_byte_group_io: entity work.\migmig_7series_v2_0_ddr_byte_group_io__parameterized2\
    port map (
      O70(9 downto 0) => O70(9 downto 0),
      oserdes_clk => oserdes_clk,
      oserdes_clkdiv => oserdes_clkdiv,
      oserdes_dq(39 downto 36) => of_q6(7 downto 4),
      oserdes_dq(35 downto 32) => of_q5(7 downto 4),
      oserdes_dq(31 downto 28) => of_q9(3 downto 0),
      oserdes_dq(27 downto 24) => of_q8(3 downto 0),
      oserdes_dq(23 downto 20) => of_q7(3 downto 0),
      oserdes_dq(19 downto 16) => of_q6(3 downto 0),
      oserdes_dq(15 downto 12) => of_q5(3 downto 0),
      oserdes_dq(11 downto 8) => of_q4(3 downto 0),
      oserdes_dq(7 downto 4) => of_q3(3 downto 0),
      oserdes_dq(3 downto 0) => of_q2(3 downto 0),
      po_oserdes_rst => po_oserdes_rst
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
    port map (
      C => oserdes_clk,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => \n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\,
      R => '0',
      S => \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED\
    );
\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\: unisim.vcomponents.OBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => \n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck\,
      O => ddr2_ck_p(0),
      OB => ddr2_ck_n(0)
    );
\of_pre_fifo_gen.u_ddr_of_pre_fifo\: entity work.\migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1\
    port map (
      CLK => CLK,
      D1(7 downto 4) => of_d1(7 downto 4),
      D1(3) => \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(2) => \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(1) => \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(0) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(3 downto 0) => of_d2(7 downto 4),
      D3(3 downto 0) => of_d3(7 downto 4),
      D4(3 downto 0) => of_d4(7 downto 4),
      D6(0) => \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(4 downto 1) => of_d7(7 downto 4),
      D7(0) => \n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D8(3 downto 0) => of_d8(7 downto 4),
      D9(4) => \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(3) => \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(2 downto 1) => of_d9(5 downto 4),
      D9(0) => \n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      I1 => \^d_of_ctl_full\,
      I21 => I21,
      I24 => I24,
      I25(34 downto 0) => I25(34 downto 0),
      I27 => I27,
      O1 => O1,
      O69(3 downto 0) => O69(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      of_wren_pre => of_wren_pre,
      ofifo_rst => ofifo_rst,
      wr_en_1 => wr_en_1
    );
out_fifo: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "FALSE",
      SYNCHRONOUS_MODE => "FALSE"
    )
    port map (
      ALMOSTEMPTY => n_0_out_fifo,
      ALMOSTFULL => D_of_ctl_a_full,
      D0(7) => \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(6) => \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(5) => \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(4) => \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(3) => \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(2) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(1) => \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D0(0) => \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(7 downto 4) => of_d1(7 downto 4),
      D1(3) => \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(2) => \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(1) => \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D1(0) => \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D2(7 downto 4) => of_d2(7 downto 4),
      D2(3 downto 0) => O31(3 downto 0),
      D3(7 downto 4) => of_d3(7 downto 4),
      D3(3 downto 0) => O30(3 downto 0),
      D4(7 downto 4) => of_d4(7 downto 4),
      D4(3 downto 0) => O29(3 downto 0),
      D5(7 downto 0) => O28(7 downto 0),
      D6(7) => \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D6(6 downto 0) => O27(6 downto 0),
      D7(7 downto 4) => of_d7(7 downto 4),
      D7(3) => \n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D7(2 downto 0) => O26(2 downto 0),
      D8(7 downto 4) => of_d8(7 downto 4),
      D8(3 downto 0) => O25(3 downto 0),
      D9(7) => \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(6) => \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(5 downto 4) => of_d9(5 downto 4),
      D9(3) => \n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo\,
      D9(2 downto 0) => O24(2 downto 0),
      EMPTY => n_2_out_fifo,
      FULL => \^d_of_ctl_full\,
      Q0(3 downto 0) => of_q0(3 downto 0),
      Q1(3 downto 0) => of_q1(3 downto 0),
      Q2(3 downto 0) => of_q2(3 downto 0),
      Q3(3 downto 0) => of_q3(3 downto 0),
      Q4(3 downto 0) => of_q4(3 downto 0),
      Q5(7 downto 0) => of_q5(7 downto 0),
      Q6(7 downto 0) => of_q6(7 downto 0),
      Q7(3 downto 0) => of_q7(3 downto 0),
      Q8(3 downto 0) => of_q8(3 downto 0),
      Q9(3 downto 0) => of_q9(3 downto 0),
      RDCLK => oserdes_clkdiv,
      RDEN => po_rd_enable,
      RESET => ofifo_rst,
      WRCLK => CLK,
      WREN => of_wren_pre
    );
phaser_out: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 4,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "FALSE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 5.000000,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 1.000000,
      PO => B"111",
      REFCLK_PERIOD => 2.500000,
      SYNC_IN_DIV_RST => "TRUE"
    )
    port map (
      BURSTPENDINGPHY => OUTBURSTPENDING(0),
      COARSEENABLE => B_po_coarse_enable92_out,
      COARSEINC => I5,
      COARSEOVERFLOW => D_po_coarse_overflow,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8) => '0',
      COUNTERLOADVAL(7) => '0',
      COUNTERLOADVAL(6) => '0',
      COUNTERLOADVAL(5) => '0',
      COUNTERLOADVAL(4) => '0',
      COUNTERLOADVAL(3) => '0',
      COUNTERLOADVAL(2) => '0',
      COUNTERLOADVAL(1) => '0',
      COUNTERLOADVAL(0) => '0',
      COUNTERREADEN => I5,
      COUNTERREADVAL(8 downto 0) => D_po_counter_read_val(8 downto 0),
      CTSBUS(1 downto 0) => oserdes_dqs_ts(1 downto 0),
      DQSBUS(1 downto 0) => oserdes_dqs(1 downto 0),
      DTSBUS(1 downto 0) => oserdes_dq_ts(1 downto 0),
      ENCALIBPHY(1 downto 0) => PCENABLECALIB(1 downto 0),
      FINEENABLE => B_po_fine_enable95_out,
      FINEINC => B_po_fine_inc89_out,
      FINEOVERFLOW => D_po_fine_overflow,
      FREQREFCLK => freq_refclk,
      MEMREFCLK => mem_refclk,
      OCLK => oserdes_clk,
      OCLKDELAYED => oserdes_clk_delayed,
      OCLKDIV => oserdes_clkdiv,
      OSERDESRST => po_oserdes_rst,
      PHASEREFCLK => NLW_phaser_out_PHASEREFCLK_UNCONNECTED,
      RDENABLE => po_rd_enable,
      RST => I1,
      SELFINEOCLKDELAY => '0',
      SYNCIN => sync_pulse,
      SYSCLK => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_calib_top is
  port (
    O3 : out STD_LOGIC;
    po_ck_addr_cmd_delay_done : out STD_LOGIC;
    dqs_po_dec_done : out STD_LOGIC;
    reset_if : out STD_LOGIC;
    O1 : out STD_LOGIC;
    calib_complete : out STD_LOGIC;
    calib_cmd_wren : out STD_LOGIC;
    cnt_pwron_cke_done_r : out STD_LOGIC;
    calib_wrdata_en : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    pi_fine_dly_dec_done : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tempmon_pi_f_inc : out STD_LOGIC;
    tempmon_pi_f_dec : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    idelay_inc : out STD_LOGIC;
    calib_sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    calib_in_common : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    phy_if_reset_w : out STD_LOGIC;
    O13 : out STD_LOGIC;
    rd_data_offset_cal_done : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    COUNTERLOADVAL : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O16 : out STD_LOGIC;
    app_zq_ns : out STD_LOGIC;
    mux_cmd_wren : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wr_en_0 : out STD_LOGIC;
    wr_en_1 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    mux_wrdata_en : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    ififo_rst0 : out STD_LOGIC;
    ofifo_rst0 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    ififo_rst0_2 : out STD_LOGIC;
    ofifo_rst0_3 : out STD_LOGIC;
    B_po_coarse_enable92_out : out STD_LOGIC;
    B_po_fine_enable95_out : out STD_LOGIC;
    B_po_fine_inc89_out : out STD_LOGIC;
    C_pi_counter_load_en100_out : out STD_LOGIC;
    C_pi_fine_enable104_out : out STD_LOGIC;
    C_po_fine_inc116_out : out STD_LOGIC;
    C_po_fine_enable120_out : out STD_LOGIC;
    C_idelay_ce124_out : out STD_LOGIC;
    C_pi_rst_dqs_find106_out : out STD_LOGIC;
    C_pi_fine_inc102_out : out STD_LOGIC;
    C_po_coarse_enable118_out : out STD_LOGIC;
    A_idelay_ce134_out : out STD_LOGIC;
    A_po_fine_enable60_out : out STD_LOGIC;
    A_po_coarse_enable58_out : out STD_LOGIC;
    A_po_fine_inc56_out : out STD_LOGIC;
    A_pi_rst_dqs_find46_out : out STD_LOGIC;
    A_pi_fine_enable44_out : out STD_LOGIC;
    A_pi_fine_inc42_out : out STD_LOGIC;
    A_pi_counter_load_en40_out : out STD_LOGIC;
    D9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O36 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O41 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O42 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O43 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O49 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wrlvl_final_if_rst : out STD_LOGIC;
    phy_read_calib : out STD_LOGIC;
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O52 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    fine_adjust_done : out STD_LOGIC;
    O53 : out STD_LOGIC;
    calib_sel0 : out STD_LOGIC;
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    phy_mc_go : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_29_in : in STD_LOGIC;
    I9 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_empty_v : in STD_LOGIC;
    app_rd_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I10 : in STD_LOGIC;
    tempmon_sample_en : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_if_reset0 : in STD_LOGIC;
    tempmon_sel_pi_incdec : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    phy_rddata_en : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    I48 : in STD_LOGIC;
    I49 : in STD_LOGIC;
    I50 : in STD_LOGIC;
    I51 : in STD_LOGIC;
    I52 : in STD_LOGIC;
    I53 : in STD_LOGIC;
    I54 : in STD_LOGIC;
    I55 : in STD_LOGIC;
    I56 : in STD_LOGIC;
    I57 : in STD_LOGIC;
    I58 : in STD_LOGIC;
    I59 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    I68 : in STD_LOGIC;
    I69 : in STD_LOGIC;
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    I74 : in STD_LOGIC;
    I75 : in STD_LOGIC;
    I76 : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    I77 : in STD_LOGIC;
    I78 : in STD_LOGIC;
    I79 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I80 : in STD_LOGIC;
    I81 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I82 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I83 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I84 : in STD_LOGIC_VECTOR ( 143 downto 0 );
    I85 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I86 : in STD_LOGIC;
    I87 : in STD_LOGIC;
    I88 : in STD_LOGIC;
    I89 : in STD_LOGIC;
    I90 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I91 : in STD_LOGIC;
    I92 : in STD_LOGIC;
    I93 : in STD_LOGIC;
    sent_col_r1 : in STD_LOGIC;
    idelay_ld_rst : in STD_LOGIC;
    A_rst_primitives : in STD_LOGIC;
    I94 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I95 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I96 : in STD_LOGIC;
    I97 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    I98 : in STD_LOGIC;
    I99 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    I100 : in STD_LOGIC;
    I101 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    I102 : in STD_LOGIC;
    I103 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    I104 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I105 : in STD_LOGIC;
    pi_dqs_found_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_calib_top : entity is "mig_7series_v2_0_ddr_calib_top";
end migmig_7series_v2_0_ddr_calib_top;

architecture STRUCTURE of migmig_7series_v2_0_ddr_calib_top is
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o50\ : STD_LOGIC;
  signal \^o51\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^calib_complete\ : STD_LOGIC;
  signal \^calib_in_common\ : STD_LOGIC;
  signal \^calib_sel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal calib_zero_ctrl : STD_LOGIC;
  signal calib_zero_inputs : STD_LOGIC;
  signal cmd_po_en_stg2_f : STD_LOGIC;
  signal detect_pi_found_dqs : STD_LOGIC;
  signal dqs_found_prech_req : STD_LOGIC;
  signal \^dqs_po_dec_done\ : STD_LOGIC;
  signal idelay_ce : STD_LOGIC;
  signal idelay_ce_int : STD_LOGIC;
  signal idelay_ce_r1 : STD_LOGIC;
  signal idelay_inc_int : STD_LOGIC;
  signal idelay_inc_r1 : STD_LOGIC;
  signal idelay_ld : STD_LOGIC;
  signal n_0_init_calib_complete_reg : STD_LOGIC;
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of n_0_init_calib_complete_reg : signal is "found";
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of n_0_init_calib_complete_reg : signal is "0'b";
  attribute syn_maxfan : string;
  attribute syn_maxfan of n_0_init_calib_complete_reg : signal is "10";
  signal \n_0_init_calib_complete_reg_rep__1\ : STD_LOGIC;
  signal \n_0_init_calib_complete_reg_rep__6\ : STD_LOGIC;
  signal n_0_reset_if_r8_reg_srl8 : STD_LOGIC;
  signal \n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_10_u_ddr_phy_wrcal : STD_LOGIC;
  signal \n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_11_u_ddr_phy_init : STD_LOGIC;
  signal \n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal \n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_13_u_ddr_phy_wrcal : STD_LOGIC;
  signal \n_14_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal \n_15_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal \n_16_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal \n_17_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_181_u_ddr_phy_init : STD_LOGIC;
  signal \n_18_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_2_ddr_phy_tempmon_0 : STD_LOGIC;
  signal \n_2_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_339_u_ddr_phy_init : STD_LOGIC;
  signal n_340_u_ddr_phy_init : STD_LOGIC;
  signal n_341_u_ddr_phy_init : STD_LOGIC;
  signal n_343_u_ddr_phy_init : STD_LOGIC;
  signal n_344_u_ddr_phy_init : STD_LOGIC;
  signal n_345_u_ddr_phy_init : STD_LOGIC;
  signal n_3_u_ddr_phy_rdlvl : STD_LOGIC;
  signal n_4_ddr_phy_tempmon_0 : STD_LOGIC;
  signal \n_5_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_5_u_ddr_phy_wrcal : STD_LOGIC;
  signal \n_6_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_6_u_ddr_phy_wrcal : STD_LOGIC;
  signal \n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal n_7_u_ddr_phy_wrcal : STD_LOGIC;
  signal \n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\ : STD_LOGIC;
  signal p_1_in25_in : STD_LOGIC;
  signal phy_if_reset : STD_LOGIC;
  signal pi_calib_done : STD_LOGIC;
  signal pi_dqs_found_done_r1 : STD_LOGIC;
  signal \^pi_fine_dly_dec_done\ : STD_LOGIC;
  signal pi_stg2_load : STD_LOGIC;
  signal pi_stg2_rdlvl_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pi_stg2_reg_l : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^po_ck_addr_cmd_delay_done\ : STD_LOGIC;
  signal po_stg2_wrcal_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal prbs_last_byte_done : STD_LOGIC;
  signal prech_done : STD_LOGIC;
  signal prech_req : STD_LOGIC;
  signal prech_req_posedge_r : STD_LOGIC;
  signal rdlvl_last_byte_done : STD_LOGIC;
  signal rdlvl_pi_stg2_f_en : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec : STD_LOGIC;
  signal rdlvl_prech_req : STD_LOGIC;
  signal \^reset_if\ : STD_LOGIC;
  signal reset_if_r9 : STD_LOGIC;
  signal stg1_wr_done : STD_LOGIC;
  signal tempmon_pi_f_en_r : STD_LOGIC;
  signal \^tempmon_pi_f_inc\ : STD_LOGIC;
  signal tempmon_pi_f_inc_r : STD_LOGIC;
  signal wrcal_prech_req : STD_LOGIC;
  signal wrcal_rd_wait : STD_LOGIC;
  signal wrlvl_byte_redo : STD_LOGIC;
  signal NLW_u_ddr_phy_rdlvl_mpr_last_byte_done_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddr_phy_rdlvl_mpr_rdlvl_done_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddr_phy_rdlvl_mpr_rdlvl_err_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddr_phy_rdlvl_mpr_rnk_done_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddr_phy_rdlvl_rdlvl_assrt_common_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddr_phy_rdlvl_rdlvl_err_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddr_phy_rdlvl_rdlvl_stg1_err_UNCONNECTED : STD_LOGIC;
  signal NLW_u_ddr_phy_rdlvl_dbg_cpt_first_edge_cnt_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_u_ddr_phy_rdlvl_dbg_cpt_second_edge_cnt_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_u_ddr_phy_rdlvl_dbg_cpt_tap_cnt_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_u_ddr_phy_rdlvl_dbg_dq_idelay_tap_cnt_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_u_ddr_phy_rdlvl_dbg_phy_rdlvl_UNCONNECTED : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal NLW_u_ddr_phy_rdlvl_dlyval_dq_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_zq_r_i_1 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \input_[0].iserdes_dq_.idelaye2_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \input_[1].iserdes_dq_.idelaye2_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \out_fifo_i_24__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \out_fifo_i_25__2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \out_fifo_i_26__2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \out_fifo_i_30__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \out_fifo_i_39__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_10\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_10__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_11\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_11__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_2__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_3__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_4\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_4__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_6\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_6__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_7\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_7__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_8\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_8__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_9\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \phaser_in_gen.phaser_in_i_9__0\ : label is "soft_lutpair384";
  attribute srl_name : string;
  attribute srl_name of reset_if_r8_reg_srl8 : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 ";
  attribute CAL1_CALC_IDEL : string;
  attribute CAL1_CALC_IDEL of u_ddr_phy_rdlvl : label is "6'b001011";
  attribute CAL1_DETECT_EDGE : string;
  attribute CAL1_DETECT_EDGE of u_ddr_phy_rdlvl : label is "6'b001000";
  attribute CAL1_DONE : string;
  attribute CAL1_DONE of u_ddr_phy_rdlvl : label is "6'b001111";
  attribute CAL1_DQ_IDEL_TAP_DEC : string;
  attribute CAL1_DQ_IDEL_TAP_DEC of u_ddr_phy_rdlvl : label is "6'b000110";
  attribute CAL1_DQ_IDEL_TAP_DEC_WAIT : string;
  attribute CAL1_DQ_IDEL_TAP_DEC_WAIT of u_ddr_phy_rdlvl : label is "6'b000111";
  attribute CAL1_DQ_IDEL_TAP_INC : string;
  attribute CAL1_DQ_IDEL_TAP_INC of u_ddr_phy_rdlvl : label is "6'b000100";
  attribute CAL1_DQ_IDEL_TAP_INC_WAIT : string;
  attribute CAL1_DQ_IDEL_TAP_INC_WAIT of u_ddr_phy_rdlvl : label is "6'b000101";
  attribute CAL1_IDEL_DEC_CPT : string;
  attribute CAL1_IDEL_DEC_CPT of u_ddr_phy_rdlvl : label is "6'b001100";
  attribute CAL1_IDEL_DEC_CPT_WAIT : string;
  attribute CAL1_IDEL_DEC_CPT_WAIT of u_ddr_phy_rdlvl : label is "6'b001101";
  attribute CAL1_IDEL_INC_CPT : string;
  attribute CAL1_IDEL_INC_CPT of u_ddr_phy_rdlvl : label is "6'b001001";
  attribute CAL1_IDEL_INC_CPT_WAIT : string;
  attribute CAL1_IDEL_INC_CPT_WAIT of u_ddr_phy_rdlvl : label is "6'b001010";
  attribute CAL1_IDLE : string;
  attribute CAL1_IDLE of u_ddr_phy_rdlvl : label is "6'b000000";
  attribute CAL1_MPR_NEW_DQS_WAIT : string;
  attribute CAL1_MPR_NEW_DQS_WAIT of u_ddr_phy_rdlvl : label is "6'b011101";
  attribute CAL1_MPR_PAT_DETECT : string;
  attribute CAL1_MPR_PAT_DETECT of u_ddr_phy_rdlvl : label is "6'b011111";
  attribute CAL1_NEW_DQS_PREWAIT : string;
  attribute CAL1_NEW_DQS_PREWAIT of u_ddr_phy_rdlvl : label is "6'b100000";
  attribute CAL1_NEW_DQS_WAIT : string;
  attribute CAL1_NEW_DQS_WAIT of u_ddr_phy_rdlvl : label is "6'b000001";
  attribute CAL1_NEXT_DQS : string;
  attribute CAL1_NEXT_DQS of u_ddr_phy_rdlvl : label is "6'b001110";
  attribute CAL1_PAT_DETECT : string;
  attribute CAL1_PAT_DETECT of u_ddr_phy_rdlvl : label is "6'b000011";
  attribute CAL1_PB_DEC_CPT : string;
  attribute CAL1_PB_DEC_CPT of u_ddr_phy_rdlvl : label is "6'b011001";
  attribute CAL1_PB_DEC_CPT_LEFT : string;
  attribute CAL1_PB_DEC_CPT_LEFT of u_ddr_phy_rdlvl : label is "6'b010100";
  attribute CAL1_PB_DEC_CPT_LEFT_WAIT : string;
  attribute CAL1_PB_DEC_CPT_LEFT_WAIT of u_ddr_phy_rdlvl : label is "6'b010101";
  attribute CAL1_PB_DEC_CPT_WAIT : string;
  attribute CAL1_PB_DEC_CPT_WAIT of u_ddr_phy_rdlvl : label is "6'b011010";
  attribute CAL1_PB_DETECT_EDGE : string;
  attribute CAL1_PB_DETECT_EDGE of u_ddr_phy_rdlvl : label is "6'b010001";
  attribute CAL1_PB_DETECT_EDGE_DQ : string;
  attribute CAL1_PB_DETECT_EDGE_DQ of u_ddr_phy_rdlvl : label is "6'b010110";
  attribute CAL1_PB_INC_CPT : string;
  attribute CAL1_PB_INC_CPT of u_ddr_phy_rdlvl : label is "6'b010010";
  attribute CAL1_PB_INC_CPT_WAIT : string;
  attribute CAL1_PB_INC_CPT_WAIT of u_ddr_phy_rdlvl : label is "6'b010011";
  attribute CAL1_PB_INC_DQ : string;
  attribute CAL1_PB_INC_DQ of u_ddr_phy_rdlvl : label is "6'b010111";
  attribute CAL1_PB_INC_DQ_WAIT : string;
  attribute CAL1_PB_INC_DQ_WAIT of u_ddr_phy_rdlvl : label is "6'b011000";
  attribute CAL1_PB_STORE_FIRST_WAIT : string;
  attribute CAL1_PB_STORE_FIRST_WAIT of u_ddr_phy_rdlvl : label is "6'b010000";
  attribute CAL1_RDLVL_ERR : string;
  attribute CAL1_RDLVL_ERR of u_ddr_phy_rdlvl : label is "6'b011100";
  attribute CAL1_REGL_LOAD : string;
  attribute CAL1_REGL_LOAD of u_ddr_phy_rdlvl : label is "6'b011011";
  attribute CAL1_STORE_FIRST_WAIT : string;
  attribute CAL1_STORE_FIRST_WAIT of u_ddr_phy_rdlvl : label is "6'b000010";
  attribute CAL1_VALID_WAIT : string;
  attribute CAL1_VALID_WAIT of u_ddr_phy_rdlvl : label is "6'b011110";
  attribute CAL_PAT_LEN : integer;
  attribute CAL_PAT_LEN of u_ddr_phy_rdlvl : label is 8;
  attribute CLK_PERIOD : integer;
  attribute CLK_PERIOD of u_ddr_phy_rdlvl : label is 20000;
  attribute DEBUG_PORT : string;
  attribute DEBUG_PORT of u_ddr_phy_rdlvl : label is "OFF";
  attribute DETECT_EDGE_SAMPLE_CNT0 : string;
  attribute DETECT_EDGE_SAMPLE_CNT0 of u_ddr_phy_rdlvl : label is "12'b000000000001";
  attribute DETECT_EDGE_SAMPLE_CNT1 : string;
  attribute DETECT_EDGE_SAMPLE_CNT1 of u_ddr_phy_rdlvl : label is "12'b000000000001";
  attribute DQS_CNT_WIDTH : integer;
  attribute DQS_CNT_WIDTH of u_ddr_phy_rdlvl : label is 1;
  attribute DQS_WIDTH : integer;
  attribute DQS_WIDTH of u_ddr_phy_rdlvl : label is 2;
  attribute DQ_WIDTH : integer;
  attribute DQ_WIDTH of u_ddr_phy_rdlvl : label is 16;
  attribute DRAM_TYPE : string;
  attribute DRAM_TYPE of u_ddr_phy_rdlvl : label is "DDR2";
  attribute DRAM_WIDTH : integer;
  attribute DRAM_WIDTH of u_ddr_phy_rdlvl : label is 8;
  attribute MIN_EYE_SIZE : integer;
  attribute MIN_EYE_SIZE of u_ddr_phy_rdlvl : label is 16;
  attribute OCAL_EN : string;
  attribute OCAL_EN of u_ddr_phy_rdlvl : label is "OFF";
  attribute PER_BIT_DESKEW : string;
  attribute PER_BIT_DESKEW of u_ddr_phy_rdlvl : label is "OFF";
  attribute PIPE_WAIT_CNT : integer;
  attribute PIPE_WAIT_CNT of u_ddr_phy_rdlvl : label is 16;
  attribute RANKS : integer;
  attribute RANKS of u_ddr_phy_rdlvl : label is 1;
  attribute RD_SHIFT_COMP_DELAY : integer;
  attribute RD_SHIFT_COMP_DELAY of u_ddr_phy_rdlvl : label is 5;
  attribute RD_SHIFT_LEN : integer;
  attribute RD_SHIFT_LEN of u_ddr_phy_rdlvl : label is 1;
  attribute SIM_CAL_OPTION : string;
  attribute SIM_CAL_OPTION of u_ddr_phy_rdlvl : label is "NONE";
  attribute SR_VALID_DELAY : integer;
  attribute SR_VALID_DELAY of u_ddr_phy_rdlvl : label is 8;
  attribute TCQ : integer;
  attribute TCQ of u_ddr_phy_rdlvl : label is 100;
  attribute USE_DSP48 : string;
  attribute USE_DSP48 of u_ddr_phy_rdlvl : label is "no";
  attribute nCK_PER_CLK : integer;
  attribute nCK_PER_CLK of u_ddr_phy_rdlvl : label is 4;
begin
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O2(0) <= \^o2\(0);
  O4 <= \^o4\;
  O5 <= \^o5\;
  O50 <= \^o50\;
  O51 <= \^o51\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  calib_complete <= \^calib_complete\;
  calib_in_common <= \^calib_in_common\;
  calib_sel(0) <= \^calib_sel\(0);
  dqs_po_dec_done <= \^dqs_po_dec_done\;
  pi_fine_dly_dec_done <= \^pi_fine_dly_dec_done\;
  po_ck_addr_cmd_delay_done <= \^po_ck_addr_cmd_delay_done\;
  reset_if <= \^reset_if\;
  tempmon_pi_f_inc <= \^tempmon_pi_f_inc\;
app_zq_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o8\,
      I1 => app_zq_req,
      O => app_zq_ns
    );
\calib_sel_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I12,
      Q => \^calib_sel\(0),
      R => '0'
    );
\calib_zero_ctrl_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I14,
      Q => calib_zero_ctrl,
      R => '0'
    );
\calib_zero_inputs_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => '1',
      D => n_4_ddr_phy_tempmon_0,
      Q => calib_zero_inputs,
      S => I6
    );
ddr_phy_tempmon_0: entity work.migmig_7series_v2_0_ddr_phy_tempmon
    port map (
      CLK => CLK,
      I1 => \^calib_complete\,
      I10 => I10,
      I104(11 downto 0) => I104(11 downto 0),
      I11(0) => I11(0),
      I2 => \^po_ck_addr_cmd_delay_done\,
      I3 => \^pi_fine_dly_dec_done\,
      I4 => n_3_u_ddr_phy_rdlvl,
      I5 => n_6_u_ddr_phy_wrcal,
      I6 => I6,
      I76 => I76,
      I8(0) => I8(0),
      I9 => I9,
      O1 => \^tempmon_pi_f_inc\,
      O2 => tempmon_pi_f_dec,
      O3 => n_2_ddr_phy_tempmon_0,
      O4 => n_4_ddr_phy_tempmon_0,
      calib_sel0 => calib_sel0,
      tempmon_sample_en => tempmon_sample_en
    );
\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\: entity work.migmig_7series_v2_0_ddr_phy_dqs_found_cal_hr
    port map (
      A_pi_rst_dqs_find46_out => A_pi_rst_dqs_find46_out,
      A_po_fine_enable60_out => A_po_fine_enable60_out,
      A_po_fine_inc56_out => A_po_fine_inc56_out,
      A_rst_primitives => A_rst_primitives,
      B_po_fine_enable95_out => B_po_fine_enable95_out,
      B_po_fine_inc89_out => B_po_fine_inc89_out,
      CLK => CLK,
      C_pi_rst_dqs_find106_out => C_pi_rst_dqs_find106_out,
      C_po_fine_enable120_out => C_po_fine_enable120_out,
      C_po_fine_inc116_out => C_po_fine_inc116_out,
      E(0) => n_341_u_ddr_phy_init,
      I1 => n_344_u_ddr_phy_init,
      I10 => \^po_ck_addr_cmd_delay_done\,
      I105 => I105,
      I11 => I7,
      I2 => n_340_u_ddr_phy_init,
      I3 => \^dqs_po_dec_done\,
      I4 => \^pi_fine_dly_dec_done\,
      I5 => n_13_u_ddr_phy_wrcal,
      I6 => n_10_u_ddr_phy_wrcal,
      I7 => n_3_u_ddr_phy_rdlvl,
      I75 => I75,
      I76 => I76,
      I8 => \^calib_in_common\,
      I9 => \^calib_sel\(0),
      O1 => rd_data_offset_cal_done,
      O10 => \n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O11 => \n_14_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O12 => \n_15_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O13 => \n_16_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O14 => \n_17_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O15 => \n_18_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O16 => O16,
      O2 => \n_2_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O3 => \n_5_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O4 => \n_6_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O5 => \n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O55(5 downto 0) => O55(5 downto 0),
      O6 => \n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O7 => \n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O8 => \n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      O9 => \n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      SR(0) => SR(0),
      calib_zero_ctrl => calib_zero_ctrl,
      calib_zero_inputs => calib_zero_inputs,
      cmd_po_en_stg2_f => cmd_po_en_stg2_f,
      detect_pi_found_dqs => detect_pi_found_dqs,
      dqs_found_prech_req => dqs_found_prech_req,
      fine_adjust_done => fine_adjust_done,
      ififo_rst0 => ififo_rst0,
      ififo_rst0_2 => ififo_rst0_2,
      ofifo_rst0 => ofifo_rst0,
      ofifo_rst0_3 => ofifo_rst0_3,
      p_1_in25_in => p_1_in25_in,
      phy_if_reset => phy_if_reset,
      pi_calib_done => pi_calib_done,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      prbs_last_byte_done => prbs_last_byte_done,
      prech_done => prech_done,
      prech_req_posedge_r => prech_req_posedge_r,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      stg1_wr_done => stg1_wr_done
    );
\gen_byte_sel_div2.byte_sel_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      Q => \^o51\,
      R => '0'
    );
\gen_byte_sel_div2.byte_sel_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      Q => \^o50\,
      R => '0'
    );
\gen_byte_sel_div2.calib_in_common_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I13,
      Q => \^calib_in_common\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_init_calib_complete_reg,
      O => init_calib_complete
    );
idelay_ce_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_ce_int,
      Q => idelay_ce_r1,
      R => I7
    );
idelay_ce_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_ce_r1,
      Q => idelay_ce,
      R => I7
    );
idelay_inc_r1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_inc_int,
      Q => idelay_inc_r1,
      R => I7
    );
idelay_inc_r2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => idelay_inc_r1,
      Q => idelay_inc,
      R => I7
    );
init_calib_complete_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => n_0_init_calib_complete_reg,
      R => '0'
    );
init_calib_complete_reg_rep: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o4\,
      R => '0'
    );
\init_calib_complete_reg_rep__0\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o5\,
      R => '0'
    );
\init_calib_complete_reg_rep__1\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \n_0_init_calib_complete_reg_rep__1\,
      R => '0'
    );
\init_calib_complete_reg_rep__2\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o6\,
      R => '0'
    );
\init_calib_complete_reg_rep__3\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o7\,
      R => '0'
    );
\init_calib_complete_reg_rep__4\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o8\,
      R => '0'
    );
\init_calib_complete_reg_rep__5\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o9\,
      R => '0'
    );
\init_calib_complete_reg_rep__6\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \n_0_init_calib_complete_reg_rep__6\,
      R => '0'
    );
\init_calib_complete_reg_rep__7\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o10\,
      R => '0'
    );
\init_calib_complete_reg_rep__8\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o11\,
      R => '0'
    );
\init_calib_complete_reg_rep__9\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^calib_complete\,
      Q => \^o12\,
      R => '0'
    );
\input_[0].iserdes_dq_.idelaye2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => idelay_ce,
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => C_idelay_ce124_out
    );
\input_[1].iserdes_dq_.idelaye2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => idelay_ce,
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => A_idelay_ce134_out
    );
\mb_wrlvl_off.u_phy_wrlvl_off_delay\: entity work.migmig_7series_v2_0_ddr_phy_wrlvl_off_delay
    port map (
      A_po_coarse_enable58_out => A_po_coarse_enable58_out,
      B_po_coarse_enable92_out => B_po_coarse_enable92_out,
      CLK => CLK,
      C_po_coarse_enable118_out => C_po_coarse_enable118_out,
      I1 => \^pi_fine_dly_dec_done\,
      I2 => \^calib_in_common\,
      I3 => \^calib_sel\(0),
      I75 => I75,
      I8(0) => I8(0),
      O1 => \^po_ck_addr_cmd_delay_done\,
      O2 => \^dqs_po_dec_done\,
      O3 => O3,
      O54 => O54,
      calib_zero_ctrl => calib_zero_ctrl,
      calib_zero_inputs => calib_zero_inputs,
      cmd_po_en_stg2_f => cmd_po_en_stg2_f,
      p_1_in => p_1_in,
      p_3_in => p_3_in,
      phy_mc_go => phy_mc_go,
      pi_calib_done => pi_calib_done,
      pi_fine_dly_dec_done_r => pi_fine_dly_dec_done_r
    );
mem_reg_0_15_0_5_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(77),
      O => phy_dout(3)
    );
\mem_reg_0_15_12_17_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(120),
      O => phy_dout(13)
    );
mem_reg_0_15_12_17_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(130),
      O => O20(7)
    );
\mem_reg_0_15_12_17_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(31),
      O => phy_dout(14)
    );
mem_reg_0_15_12_17_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(128),
      O => O20(6)
    );
\mem_reg_0_15_18_23_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(134),
      O => O20(9)
    );
\mem_reg_0_15_18_23_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(132),
      O => O20(8)
    );
mem_reg_0_15_18_23_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(138),
      O => O20(11)
    );
\mem_reg_0_15_18_23_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(136),
      O => O20(10)
    );
\mem_reg_0_15_18_23_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(142),
      O => O20(13)
    );
\mem_reg_0_15_18_23_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(140),
      O => O20(12)
    );
mem_reg_0_15_24_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(22),
      O => O18(5)
    );
\mem_reg_0_15_24_29_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o10\,
      I1 => I85(5),
      O => O19(13)
    );
mem_reg_0_15_24_29_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I80,
      O => O18(4)
    );
\mem_reg_0_15_24_29_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o10\,
      I1 => I85(2),
      O => O19(12)
    );
mem_reg_0_15_24_29_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I83(35),
      O => O18(6)
    );
\mem_reg_0_15_24_29_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o10\,
      I1 => I85(8),
      O => O19(14)
    );
\mem_reg_0_15_30_35_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(112),
      O => O20(20)
    );
\mem_reg_0_15_30_35_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(22),
      O => O20(22)
    );
\mem_reg_0_15_36_41_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(124),
      O => phy_dout(26)
    );
mem_reg_0_15_36_41_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o11\,
      I1 => I84(26),
      O => phy_dout(28)
    );
\mem_reg_0_15_36_41_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(19),
      O => O20(27)
    );
\mem_reg_0_15_48_53_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(73),
      O => phy_dout(36)
    );
\mem_reg_0_15_48_53_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(65),
      O => O20(36)
    );
\mem_reg_0_15_54_59_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(27),
      O => phy_dout(40)
    );
\mem_reg_0_15_60_65_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(116),
      O => O20(46)
    );
mem_reg_0_15_60_65_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(30),
      O => phy_dout(47)
    );
\mem_reg_0_15_60_65_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(23),
      O => O20(47)
    );
\mem_reg_0_15_6_11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(18),
      O => O20(1)
    );
\mem_reg_0_15_72_77_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I84(131),
      O => phy_dout(53)
    );
\mem_reg_0_15_72_77_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I84(129),
      O => phy_dout(52)
    );
\mem_reg_0_15_72_77_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I84(135),
      O => phy_dout(55)
    );
mem_reg_0_15_72_77_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I84(133),
      O => phy_dout(54)
    );
mem_reg_0_15_72_77_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I84(139),
      O => phy_dout(57)
    );
mem_reg_0_15_72_77_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I84(137),
      O => phy_dout(56)
    );
\mem_reg_0_15_72_77_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o12\,
      I1 => I84(69),
      O => O20(56)
    );
mem_reg_0_15_78_79_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I84(143),
      O => phy_dout(59)
    );
mem_reg_0_15_78_79_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o9\,
      I1 => I84(141),
      O => phy_dout(58)
    );
\out_fifo_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o6\,
      I1 => I84(120),
      I2 => I100,
      I3 => I101(15),
      O => O48(7)
    );
out_fifo_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(66),
      I1 => \^o5\,
      I2 => I98,
      I3 => I99(4),
      O => O40(4)
    );
out_fifo_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(50),
      I1 => \^o5\,
      I2 => I98,
      I3 => I99(3),
      O => O40(3)
    );
out_fifo_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(18),
      I2 => I98,
      I3 => I99(1),
      O => O40(1)
    );
\out_fifo_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(8),
      I1 => \^o6\,
      I2 => I100,
      I3 => I101(8),
      O => O48(0)
    );
out_fifo_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(142),
      I2 => I98,
      I3 => I99(15),
      O => O39(7)
    );
out_fifo_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(140),
      I2 => I98,
      I3 => I99(14),
      O => O39(6)
    );
out_fifo_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(138),
      I2 => I98,
      I3 => I99(13),
      O => O39(5)
    );
\out_fifo_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(95),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(21),
      O => O47(5)
    );
out_fifo_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(136),
      I2 => I98,
      I3 => I99(12),
      O => O39(4)
    );
out_fifo_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(134),
      I2 => I98,
      I3 => I99(11),
      O => O39(3)
    );
out_fifo_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(132),
      I2 => I98,
      I3 => I99(10),
      O => O39(2)
    );
out_fifo_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(130),
      I2 => I98,
      I3 => I99(9),
      O => O39(1)
    );
\out_fifo_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o6\,
      I1 => I84(31),
      I2 => I100,
      I3 => I101(17),
      O => O47(1)
    );
\out_fifo_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o8\,
      I1 => I96,
      I2 => I97(7),
      O => O30(3)
    );
out_fifo_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(128),
      I2 => I98,
      I3 => I99(8),
      O => O39(0)
    );
\out_fifo_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(15),
      I1 => \^o6\,
      I2 => I100,
      I3 => I101(16),
      O => O47(0)
    );
\out_fifo_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o8\,
      I1 => I83(35),
      I2 => I96,
      I3 => I97(6),
      O => O30(2)
    );
out_fifo_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(112),
      I2 => I98,
      I3 => I99(23),
      O => O38(7)
    );
\out_fifo_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o8\,
      I1 => I83(22),
      I2 => I96,
      I3 => I97(5),
      O => O30(1)
    );
\out_fifo_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o8\,
      I1 => I80,
      I2 => I96,
      I3 => I97(4),
      O => O30(0)
    );
\out_fifo_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o7\,
      I1 => I94,
      I2 => mem_out(15),
      O => D3(3)
    );
\out_fifo_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o7\,
      I1 => I85(8),
      I2 => I94,
      I3 => mem_out(14),
      O => D3(2)
    );
\out_fifo_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o7\,
      I1 => I85(5),
      I2 => I94,
      I3 => mem_out(13),
      O => D3(1)
    );
out_fifo_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(0),
      I1 => \^o5\,
      I2 => I98,
      I3 => I99(16),
      O => O38(0)
    );
\out_fifo_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o7\,
      I1 => I85(2),
      I2 => I94,
      I3 => mem_out(12),
      O => D3(0)
    );
\out_fifo_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(124),
      I2 => I100,
      I3 => I101(31),
      O => O46(7)
    );
out_fifo_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(70),
      I1 => \^o5\,
      I2 => I98,
      I3 => I99(28),
      O => O37(4)
    );
out_fifo_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(54),
      I1 => \^o5\,
      I2 => I98,
      I3 => I99(27),
      O => O37(3)
    );
\out_fifo_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => mc_ras_n(1),
      I1 => \^o7\,
      I2 => I94,
      I3 => mem_out(18),
      O => D4(2)
    );
out_fifo_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(22),
      I2 => I98,
      I3 => I99(25),
      O => O37(1)
    );
\out_fifo_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => mc_ras_n(0),
      I1 => \^o7\,
      I2 => I94,
      I3 => mem_out(17),
      O => D4(1)
    );
\out_fifo_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(12),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(24),
      O => O46(0)
    );
out_fifo_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(83),
      I1 => \^o5\,
      I2 => I98,
      I3 => I99(37),
      O => O36(5)
    );
\out_fifo_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(74),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(36),
      O => O45(4)
    );
\out_fifo_i_45__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I82(2),
      I1 => \^o7\,
      I2 => I96,
      I3 => I97(26),
      O => O27(6)
    );
\out_fifo_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(58),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(35),
      O => O45(3)
    );
\out_fifo_i_46__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I82(1),
      I1 => \^o7\,
      I2 => I96,
      I3 => I97(25),
      O => O27(5)
    );
out_fifo_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(19),
      I2 => I98,
      I3 => I99(33),
      O => O36(1)
    );
\out_fifo_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(26),
      I2 => I100,
      I3 => I101(33),
      O => O45(1)
    );
out_fifo_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(3),
      I1 => \^o5\,
      I2 => I98,
      I3 => I99(32),
      O => O36(0)
    );
out_fifo_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o4\,
      I1 => I84(65),
      I2 => I98,
      I3 => I99(44),
      O => O35(4)
    );
\out_fifo_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(73),
      I2 => I100,
      I3 => I101(44),
      O => O44(4)
    );
out_fifo_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(33),
      I1 => \^o5\,
      I2 => I98,
      I3 => I99(42),
      O => O35(2)
    );
\out_fifo_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(41),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(42),
      O => O44(2)
    );
\out_fifo_i_57__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => mc_ras_n(1),
      I1 => \^o7\,
      I2 => I96,
      I3 => I97(29),
      O => O26(2)
    );
out_fifo_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o4\,
      I1 => I84(116),
      I2 => I98,
      I3 => I99(55),
      O => O34(7)
    );
\out_fifo_i_58__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => mc_cs_n(0),
      I1 => \^o7\,
      I2 => I96,
      I3 => I97(28),
      O => O26(1)
    );
\out_fifo_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o6\,
      I1 => I84(77),
      I2 => I100,
      I3 => I101(4),
      O => O49(4)
    );
\out_fifo_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(91),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(53),
      O => O43(5)
    );
\out_fifo_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(27),
      I2 => I100,
      I3 => I101(49),
      O => O43(1)
    );
out_fifo_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(4),
      I1 => \^o4\,
      I2 => I98,
      I3 => I99(48),
      O => O34(0)
    );
\out_fifo_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(11),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(48),
      O => O43(0)
    );
out_fifo_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(87),
      I1 => \^o4\,
      I2 => I98,
      I3 => I99(61),
      O => O33(5)
    );
\out_fifo_i_69__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(78),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(60),
      O => O42(4)
    );
\out_fifo_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(62),
      I1 => \n_0_init_calib_complete_reg_rep__1\,
      I2 => I100,
      I3 => I101(59),
      O => O42(3)
    );
\out_fifo_i_71__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I95(1),
      I1 => \^o7\,
      I2 => I96,
      I3 => I97(36),
      O => O24(2)
    );
out_fifo_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o4\,
      I1 => I84(23),
      I2 => I98,
      I3 => I99(57),
      O => O33(1)
    );
\out_fifo_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(30),
      I2 => I100,
      I3 => I101(57),
      O => O42(1)
    );
\out_fifo_i_72__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I95(0),
      I1 => \^o7\,
      I2 => I96,
      I3 => I97(35),
      O => O24(1)
    );
out_fifo_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(7),
      I1 => \^o4\,
      I2 => I98,
      I3 => I99(56),
      O => O33(0)
    );
\out_fifo_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(143),
      I2 => I100,
      I3 => I101(71),
      O => O41(7)
    );
\out_fifo_i_75__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(141),
      I2 => I100,
      I3 => I101(70),
      O => O41(6)
    );
\out_fifo_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o5\,
      I1 => I84(139),
      I2 => I100,
      I3 => I101(69),
      O => O41(5)
    );
out_fifo_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \^o4\,
      I1 => I84(69),
      I2 => I98,
      I3 => I99(68),
      O => O32(4)
    );
\out_fifo_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(137),
      I2 => I100,
      I3 => I101(68),
      O => O41(4)
    );
\out_fifo_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(135),
      I2 => I100,
      I3 => I101(67),
      O => O41(3)
    );
out_fifo_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(37),
      I1 => \^o4\,
      I2 => I98,
      I3 => I99(66),
      O => O32(2)
    );
\out_fifo_i_79__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(133),
      I2 => I100,
      I3 => I101(66),
      O => O41(2)
    );
\out_fifo_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
    port map (
      I0 => I84(45),
      I1 => \^o6\,
      I2 => I100,
      I3 => I101(2),
      O => O49(2)
    );
\out_fifo_i_80__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(131),
      I2 => I100,
      I3 => I101(65),
      O => O41(1)
    );
\out_fifo_i_81__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_init_calib_complete_reg_rep__1\,
      I1 => I84(129),
      I2 => I100,
      I3 => I101(64),
      O => O41(0)
    );
\phaser_in_gen.phaser_in_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_load,
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => C_pi_counter_load_en100_out
    );
\phaser_in_gen.phaser_in_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(1),
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => O52(1)
    );
\phaser_in_gen.phaser_in_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(1),
      I2 => \^calib_in_common\,
      I3 => \^calib_sel\(0),
      O => COUNTERLOADVAL(1)
    );
\phaser_in_gen.phaser_in_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(0),
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => O52(0)
    );
\phaser_in_gen.phaser_in_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(0),
      I2 => \^calib_in_common\,
      I3 => \^calib_sel\(0),
      O => COUNTERLOADVAL(0)
    );
\phaser_in_gen.phaser_in_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_load,
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => A_pi_counter_load_en40_out
    );
\phaser_in_gen.phaser_in_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^calib_sel\(0),
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => O13
    );
\phaser_in_gen.phaser_in_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \^calib_sel\(0),
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => O15
    );
\phaser_in_gen.phaser_in_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_en_r,
      I2 => rdlvl_pi_stg2_f_en,
      I3 => \^calib_sel\(0),
      I4 => \^calib_in_common\,
      O => C_pi_fine_enable104_out
    );
\phaser_in_gen.phaser_in_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_en_r,
      I2 => rdlvl_pi_stg2_f_en,
      I3 => \^calib_sel\(0),
      I4 => \^calib_in_common\,
      O => A_pi_fine_enable44_out
    );
\phaser_in_gen.phaser_in_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54545400"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_inc_r,
      I2 => rdlvl_pi_stg2_f_incdec,
      I3 => \^calib_sel\(0),
      I4 => \^calib_in_common\,
      O => C_pi_fine_inc102_out
    );
\phaser_in_gen.phaser_in_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540054"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => tempmon_pi_f_inc_r,
      I2 => rdlvl_pi_stg2_f_incdec,
      I3 => \^calib_sel\(0),
      I4 => \^calib_in_common\,
      O => A_pi_fine_inc42_out
    );
\phaser_in_gen.phaser_in_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(5),
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => O52(5)
    );
\phaser_in_gen.phaser_in_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(5),
      I2 => \^calib_in_common\,
      I3 => \^calib_sel\(0),
      O => COUNTERLOADVAL(5)
    );
\phaser_in_gen.phaser_in_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(4),
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => O52(4)
    );
\phaser_in_gen.phaser_in_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(4),
      I2 => \^calib_in_common\,
      I3 => \^calib_sel\(0),
      O => COUNTERLOADVAL(4)
    );
\phaser_in_gen.phaser_in_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(3),
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => O52(3)
    );
\phaser_in_gen.phaser_in_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(3),
      I2 => \^calib_in_common\,
      I3 => \^calib_sel\(0),
      O => COUNTERLOADVAL(3)
    );
\phaser_in_gen.phaser_in_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(2),
      I2 => \^calib_sel\(0),
      I3 => \^calib_in_common\,
      O => O52(2)
    );
\phaser_in_gen.phaser_in_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
    port map (
      I0 => calib_zero_inputs,
      I1 => pi_stg2_reg_l(2),
      I2 => \^calib_in_common\,
      I3 => \^calib_sel\(0),
      O => COUNTERLOADVAL(2)
    );
\phaser_out_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => calib_zero_ctrl,
      I1 => \^calib_in_common\,
      I2 => calib_zero_inputs,
      O => O14
    );
phy_if_reset_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_if_reset0,
      Q => phy_if_reset,
      R => '0'
    );
reset_if_r8_reg_srl8: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => CLK,
      D => \^reset_if\,
      Q => n_0_reset_if_r8_reg_srl8
    );
reset_if_r9_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_reset_if_r8_reg_srl8,
      Q => reset_if_r9,
      R => '0'
    );
reset_if_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_339_u_ddr_phy_init,
      Q => \^reset_if\,
      R => '0'
    );
tempmon_pi_f_en_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => tempmon_sel_pi_incdec,
      Q => tempmon_pi_f_en_r,
      R => I7
    );
tempmon_pi_f_inc_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \^tempmon_pi_f_inc\,
      Q => tempmon_pi_f_inc_r,
      R => I7
    );
u_ddr_phy_init: entity work.migmig_7series_v2_0_ddr_phy_init
    port map (
      CLK => CLK,
      D(10 downto 0) => D(10 downto 0),
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D4(0) => D4(0),
      D5(7 downto 0) => D5(7 downto 0),
      D6(7 downto 0) => D6(7 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      E(0) => n_341_u_ddr_phy_init,
      I1 => \n_2_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I10 => \^o9\,
      I100 => I100,
      I101(43 downto 41) => I101(63 downto 61),
      I101(40) => I101(58),
      I101(39 downto 37) => I101(56 downto 54),
      I101(36 downto 34) => I101(52 downto 50),
      I101(33 downto 31) => I101(47 downto 45),
      I101(30) => I101(43),
      I101(29 downto 25) => I101(41 downto 37),
      I101(24) => I101(34),
      I101(23) => I101(32),
      I101(22 downto 17) => I101(30 downto 25),
      I101(16 downto 15) => I101(23 downto 22),
      I101(14 downto 12) => I101(20 downto 18),
      I101(11 downto 6) => I101(14 downto 9),
      I101(5 downto 3) => I101(7 downto 5),
      I101(2) => I101(3),
      I101(1 downto 0) => I101(1 downto 0),
      I102 => I102,
      I103 => I103,
      I11 => \n_0_init_calib_complete_reg_rep__6\,
      I12 => \^o10\,
      I13 => \^o11\,
      I14 => n_5_u_ddr_phy_wrcal,
      I15 => n_6_u_ddr_phy_wrcal,
      I16 => \n_18_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I17 => \n_17_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I18 => \n_5_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I19 => \n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I2 => n_3_u_ddr_phy_rdlvl,
      I20 => \^po_ck_addr_cmd_delay_done\,
      I21 => \^pi_fine_dly_dec_done\,
      I22 => \^o6\,
      I23 => \^o7\,
      I24 => \^o4\,
      I25 => \^o5\,
      I26 => \n_0_init_calib_complete_reg_rep__1\,
      I27 => \n_6_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I28 => \n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I29 => \n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I3 => \n_14_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I30 => \n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I31 => \n_15_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I32 => \n_16_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\,
      I33(0) => n_7_u_ddr_phy_wrcal,
      I4 => \^o8\,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I75 => I75,
      I77 => I77,
      I78 => I78,
      I79 => I79,
      I8(0) => I8(0),
      I80 => I80,
      I81(1 downto 0) => I81(1 downto 0),
      I82(0) => I82(0),
      I83(34) => I83(36),
      I83(33 downto 22) => I83(34 downto 23),
      I83(21 downto 0) => I83(21 downto 0),
      I84(87 downto 85) => I84(127 downto 125),
      I84(84 downto 82) => I84(123 downto 121),
      I84(81 downto 79) => I84(119 downto 117),
      I84(78 downto 76) => I84(115 downto 113),
      I84(75 downto 60) => I84(111 downto 96),
      I84(59 downto 57) => I84(94 downto 92),
      I84(56 downto 54) => I84(90 downto 88),
      I84(53 downto 51) => I84(86 downto 84),
      I84(50 downto 47) => I84(82 downto 79),
      I84(46 downto 45) => I84(76 downto 75),
      I84(44 downto 43) => I84(72 downto 71),
      I84(42 downto 41) => I84(68 downto 67),
      I84(40 downto 39) => I84(64 downto 63),
      I84(38 downto 36) => I84(61 downto 59),
      I84(35 downto 33) => I84(57 downto 55),
      I84(32 downto 30) => I84(53 downto 51),
      I84(29 downto 26) => I84(49 downto 46),
      I84(25 downto 23) => I84(44 downto 42),
      I84(22 downto 20) => I84(40 downto 38),
      I84(19 downto 17) => I84(36 downto 34),
      I84(16) => I84(32),
      I84(15 downto 14) => I84(29 downto 28),
      I84(13 downto 12) => I84(25 downto 24),
      I84(11 downto 10) => I84(21 downto 20),
      I84(9 downto 8) => I84(17 downto 16),
      I84(7 downto 6) => I84(14 downto 13),
      I84(5 downto 4) => I84(10 downto 9),
      I84(3 downto 2) => I84(6 downto 5),
      I84(1 downto 0) => I84(2 downto 1),
      I85(5 downto 4) => I85(7 downto 6),
      I85(3 downto 2) => I85(4 downto 3),
      I85(1 downto 0) => I85(1 downto 0),
      I86 => I86,
      I87 => I87,
      I88 => I88,
      I89 => I89,
      I9 => I9,
      I90(0) => I90(0),
      I91 => I91,
      I92 => I92,
      I93 => I93,
      I94 => I94,
      I96 => I96,
      I97(26 downto 22) => I97(34 downto 30),
      I97(21) => I97(27),
      I97(20 downto 4) => I97(24 downto 8),
      I97(3 downto 0) => I97(3 downto 0),
      I98 => I98,
      I99(43 downto 41) => I99(71 downto 69),
      I99(40) => I99(67),
      I99(39 downto 36) => I99(65 downto 62),
      I99(35 downto 33) => I99(60 downto 58),
      I99(32 downto 27) => I99(54 downto 49),
      I99(26 downto 24) => I99(47 downto 45),
      I99(23) => I99(43),
      I99(22 downto 19) => I99(41 downto 38),
      I99(18 downto 16) => I99(36 downto 34),
      I99(15 downto 13) => I99(31 downto 29),
      I99(12) => I99(26),
      I99(11) => I99(24),
      I99(10 downto 5) => I99(22 downto 17),
      I99(4 downto 2) => I99(7 downto 5),
      I99(1) => I99(2),
      I99(0) => I99(0),
      O1 => O1,
      O10 => n_344_u_ddr_phy_init,
      O11 => n_345_u_ddr_phy_init,
      O17 => O17,
      O18(21 downto 4) => O18(24 downto 7),
      O18(3 downto 0) => O18(3 downto 0),
      O19(40 downto 12) => O19(43 downto 15),
      O19(11 downto 0) => O19(11 downto 0),
      O2 => \^calib_complete\,
      O20(43 downto 41) => O20(59 downto 57),
      O20(40 downto 33) => O20(55 downto 48),
      O20(32 downto 24) => O20(45 downto 37),
      O20(23 downto 16) => O20(35 downto 28),
      O20(15 downto 12) => O20(26 downto 23),
      O20(11) => O20(21),
      O20(10 downto 5) => O20(19 downto 14),
      O20(4 downto 1) => O20(5 downto 2),
      O20(0) => O20(0),
      O21 => O21,
      O24(0) => O24(0),
      O25(3 downto 0) => O25(3 downto 0),
      O26(0) => O26(0),
      O27(4 downto 0) => O27(4 downto 0),
      O28(7 downto 0) => O28(7 downto 0),
      O29(3 downto 0) => O29(3 downto 0),
      O3 => calib_cmd_wren,
      O31(3 downto 0) => O31(3 downto 0),
      O32(5 downto 3) => O32(7 downto 5),
      O32(2) => O32(3),
      O32(1 downto 0) => O32(1 downto 0),
      O33(4 downto 3) => O33(7 downto 6),
      O33(2 downto 0) => O33(4 downto 2),
      O34(5 downto 0) => O34(6 downto 1),
      O35(5 downto 3) => O35(7 downto 5),
      O35(2) => O35(3),
      O35(1 downto 0) => O35(1 downto 0),
      O36(4 downto 3) => O36(7 downto 6),
      O36(2 downto 0) => O36(4 downto 2),
      O37(4 downto 2) => O37(7 downto 5),
      O37(1) => O37(2),
      O37(0) => O37(0),
      O38(5 downto 0) => O38(6 downto 1),
      O4 => cnt_pwron_cke_done_r,
      O40(4 downto 2) => O40(7 downto 5),
      O40(1) => O40(2),
      O40(0) => O40(0),
      O42(4 downto 2) => O42(7 downto 5),
      O42(1) => O42(2),
      O42(0) => O42(0),
      O43(4 downto 3) => O43(7 downto 6),
      O43(2 downto 0) => O43(4 downto 2),
      O44(5 downto 3) => O44(7 downto 5),
      O44(2) => O44(3),
      O44(1 downto 0) => O44(1 downto 0),
      O45(4 downto 2) => O45(7 downto 5),
      O45(1) => O45(2),
      O45(0) => O45(0),
      O46(5 downto 0) => O46(6 downto 1),
      O47(4 downto 3) => O47(7 downto 6),
      O47(2 downto 0) => O47(4 downto 2),
      O48(5 downto 0) => O48(6 downto 1),
      O49(5 downto 3) => O49(7 downto 5),
      O49(2) => O49(3),
      O49(1 downto 0) => O49(1 downto 0),
      O5 => n_11_u_ddr_phy_init,
      O6 => n_181_u_ddr_phy_init,
      O7 => n_339_u_ddr_phy_init,
      O8 => n_340_u_ddr_phy_init,
      O9 => n_343_u_ddr_phy_init,
      calib_wrdata_en => calib_wrdata_en,
      detect_pi_found_dqs => detect_pi_found_dqs,
      dqs_found_prech_req => dqs_found_prech_req,
      mc_odt(0) => mc_odt(0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(40 downto 13) => mem_out(46 downto 19),
      mem_out(12) => mem_out(16),
      mem_out(11 downto 0) => mem_out(11 downto 0),
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      p_1_in25_in => p_1_in25_in,
      p_29_in => p_29_in,
      phy_dout(43 downto 40) => phy_dout(51 downto 48),
      phy_dout(39 downto 34) => phy_dout(46 downto 41),
      phy_dout(33 downto 31) => phy_dout(39 downto 37),
      phy_dout(30 downto 24) => phy_dout(35 downto 29),
      phy_dout(23) => phy_dout(27),
      phy_dout(22 downto 12) => phy_dout(25 downto 15),
      phy_dout(11 downto 3) => phy_dout(12 downto 4),
      phy_dout(2 downto 0) => phy_dout(2 downto 0),
      phy_mc_go => phy_mc_go,
      phy_read_calib => phy_read_calib,
      pi_calib_done => pi_calib_done,
      pi_dqs_found_done_r1 => pi_dqs_found_done_r1,
      prbs_last_byte_done => prbs_last_byte_done,
      prech_done => prech_done,
      prech_req => prech_req,
      prech_req_posedge_r => prech_req_posedge_r,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_prech_req => rdlvl_prech_req,
      reset_if => \^reset_if\,
      reset_if_r9 => reset_if_r9,
      sent_col_r1 => sent_col_r1,
      stg1_wr_done => stg1_wr_done,
      wr_en => wr_en,
      wr_en_0 => wr_en_0,
      wr_en_1 => wr_en_1,
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrlvl_byte_redo => wrlvl_byte_redo,
      wrlvl_final_if_rst => wrlvl_final_if_rst
    );
u_ddr_phy_rdlvl: entity work.migmig_7series_v2_0_ddr_phy_rdlvl
    port map (
      clk => CLK,
      dbg_cpt_first_edge_cnt(11 downto 0) => NLW_u_ddr_phy_rdlvl_dbg_cpt_first_edge_cnt_UNCONNECTED(11 downto 0),
      dbg_cpt_second_edge_cnt(11 downto 0) => NLW_u_ddr_phy_rdlvl_dbg_cpt_second_edge_cnt_UNCONNECTED(11 downto 0),
      dbg_cpt_tap_cnt(11 downto 0) => NLW_u_ddr_phy_rdlvl_dbg_cpt_tap_cnt_UNCONNECTED(11 downto 0),
      dbg_dq_idelay_tap_cnt(9 downto 0) => NLW_u_ddr_phy_rdlvl_dbg_dq_idelay_tap_cnt_UNCONNECTED(9 downto 0),
      dbg_idel_down_all => '0',
      dbg_idel_down_cpt => '0',
      dbg_idel_up_all => '0',
      dbg_idel_up_cpt => '0',
      dbg_phy_rdlvl(255 downto 0) => NLW_u_ddr_phy_rdlvl_dbg_phy_rdlvl_UNCONNECTED(255 downto 0),
      dbg_sel_all_idel_cpt => '0',
      dbg_sel_idel_cpt(0) => '0',
      dlyval_dq(79 downto 0) => NLW_u_ddr_phy_rdlvl_dlyval_dq_UNCONNECTED(79 downto 0),
      dqs_po_dec_done => \^dqs_po_dec_done\,
      idelay_ce => idelay_ce_int,
      idelay_inc => idelay_inc_int,
      idelay_ld => idelay_ld,
      idelaye2_init_val(4) => '0',
      idelaye2_init_val(3) => '0',
      idelaye2_init_val(2) => '0',
      idelaye2_init_val(1) => '0',
      idelaye2_init_val(0) => '0',
      mpr_last_byte_done => NLW_u_ddr_phy_rdlvl_mpr_last_byte_done_UNCONNECTED,
      mpr_rdlvl_done => NLW_u_ddr_phy_rdlvl_mpr_rdlvl_done_UNCONNECTED,
      mpr_rdlvl_err => NLW_u_ddr_phy_rdlvl_mpr_rdlvl_err_UNCONNECTED,
      mpr_rdlvl_start => n_345_u_ddr_phy_init,
      mpr_rnk_done => NLW_u_ddr_phy_rdlvl_mpr_rnk_done_UNCONNECTED,
      phy_if_empty => if_empty_v,
      pi_counter_read_val(5 downto 0) => Q(5 downto 0),
      pi_en_stg2_f => rdlvl_pi_stg2_f_en,
      pi_fine_dly_dec_done => \^pi_fine_dly_dec_done\,
      pi_stg2_f_incdec => rdlvl_pi_stg2_f_incdec,
      pi_stg2_load => pi_stg2_load,
      pi_stg2_rdlvl_cnt(1 downto 0) => pi_stg2_rdlvl_cnt(1 downto 0),
      pi_stg2_reg_l(5 downto 0) => pi_stg2_reg_l(5 downto 0),
      prech_done => prech_done,
      rd_data(127 downto 0) => app_rd_data(127 downto 0),
      rdlvl_assrt_common => NLW_u_ddr_phy_rdlvl_rdlvl_assrt_common_UNCONNECTED,
      rdlvl_err => NLW_u_ddr_phy_rdlvl_rdlvl_err_UNCONNECTED,
      rdlvl_last_byte_done => rdlvl_last_byte_done,
      rdlvl_prech_req => rdlvl_prech_req,
      rdlvl_stg1_done => n_3_u_ddr_phy_rdlvl,
      rdlvl_stg1_err => NLW_u_ddr_phy_rdlvl_rdlvl_stg1_err_UNCONNECTED,
      rdlvl_stg1_rnk_done => prbs_last_byte_done,
      rdlvl_stg1_start => n_11_u_ddr_phy_init,
      rst => SR(0),
      wrcal_cnt(1) => po_stg2_wrcal_cnt(1),
      wrcal_cnt(0) => \^o2\(0)
    );
u_ddr_phy_wrcal: entity work.migmig_7series_v2_0_ddr_phy_wrcal
    port map (
      CLK => CLK,
      I1 => I1,
      I10 => n_2_ddr_phy_tempmon_0,
      I11 => n_343_u_ddr_phy_init,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I23 => I23,
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27 => I27,
      I28 => I28,
      I29 => I29,
      I3 => I3,
      I30 => I30,
      I31 => I31,
      I32 => I32,
      I33 => I33,
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48 => I48,
      I49 => I49,
      I5 => n_181_u_ddr_phy_init,
      I50 => I50,
      I51 => I51,
      I52 => I52,
      I53 => I53,
      I54 => I54,
      I55 => I55,
      I56 => I56,
      I57 => I57,
      I58 => I58,
      I59 => I59,
      I6 => n_3_u_ddr_phy_rdlvl,
      I60 => I60,
      I61 => I61,
      I62 => I62,
      I63 => I63,
      I64 => I64,
      I65 => I65,
      I66 => I66,
      I67 => I67,
      I68 => I68,
      I69 => I69,
      I7 => I7,
      I70 => I70,
      I71 => I71,
      I72 => I72,
      I73 => I73,
      I74 => I74,
      I75 => I75,
      I8 => \^calib_in_common\,
      I9 => \^calib_sel\(0),
      O1 => n_5_u_ddr_phy_wrcal,
      O2 => n_6_u_ddr_phy_wrcal,
      O22 => O22,
      O23 => O23,
      O3(0) => n_7_u_ddr_phy_wrcal,
      O4 => n_10_u_ddr_phy_wrcal,
      O5 => n_13_u_ddr_phy_wrcal,
      O50 => \^o50\,
      O51 => \^o51\,
      O53 => O53,
      Q(1) => po_stg2_wrcal_cnt(1),
      Q(0) => \^o2\(0),
      calib_zero_inputs => calib_zero_inputs,
      dqs_found_prech_req => dqs_found_prech_req,
      idelay_ld => idelay_ld,
      idelay_ld_rst => idelay_ld_rst,
      phy_if_reset_w => phy_if_reset_w,
      phy_rddata_en => phy_rddata_en,
      pi_stg2_rdlvl_cnt(1 downto 0) => pi_stg2_rdlvl_cnt(1 downto 0),
      prech_done => prech_done,
      prech_req => prech_req,
      prech_req_posedge_r => prech_req_posedge_r,
      rdlvl_prech_req => rdlvl_prech_req,
      wrcal_prech_req => wrcal_prech_req,
      wrcal_rd_wait => wrcal_rd_wait,
      wrlvl_byte_redo => wrlvl_byte_redo
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_rank_common is
  port (
    maint_prescaler_tick_r : out STD_LOGIC;
    maint_req_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    app_ref_r : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    periodic_rd_grant_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    app_ref_ns : in STD_LOGIC;
    app_zq_ns : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    periodic_rd_request_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    refresh_bank_r : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I6 : in STD_LOGIC;
    periodic_rd_cntr1_r : in STD_LOGIC;
    I17 : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    O18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_rank_common : entity is "mig_7series_v2_0_rank_common";
end migmig_7series_v2_0_rank_common;

architecture STRUCTURE of migmig_7series_v2_0_rank_common is
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal app_ref_ack_ns : STD_LOGIC;
  signal \^app_ref_r\ : STD_LOGIC;
  signal \^app_sr_active\ : STD_LOGIC;
  signal app_zq_r : STD_LOGIC;
  signal inhbt_srx : STD_LOGIC;
  signal \maint_prescaler.maint_prescaler_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_prescaler_r0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal maint_prescaler_tick_ns : STD_LOGIC;
  signal \^maint_prescaler_tick_r\ : STD_LOGIC;
  signal \^maint_req_r\ : STD_LOGIC;
  signal maint_sre_r : STD_LOGIC;
  signal maint_zq_ns : STD_LOGIC;
  signal n_0_app_sr_active_r_i_1 : STD_LOGIC;
  signal \n_0_maint_prescaler.maint_prescaler_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_maint_prescaler.maint_prescaler_r[3]_i_1\ : STD_LOGIC;
  signal \n_0_maintenance_request.maint_arb0\ : STD_LOGIC;
  signal \n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1\ : STD_LOGIC;
  signal \n_0_periodic_read_request.periodic_rd_r_cnt_i_1\ : STD_LOGIC;
  signal \n_0_periodic_read_request.upd_last_master_r_reg\ : STD_LOGIC;
  signal \n_0_refresh_generation.refresh_bank_r[0]_i_2\ : STD_LOGIC;
  signal \n_0_refresh_generation.refresh_bank_r[0]_i_3\ : STD_LOGIC;
  signal \n_0_refresh_timer.refresh_timer_r[1]_i_1\ : STD_LOGIC;
  signal \n_0_refresh_timer.refresh_timer_r[5]_i_1\ : STD_LOGIC;
  signal \n_0_refresh_timer.refresh_timer_r[5]_i_4\ : STD_LOGIC;
  signal \n_0_refresh_timer.refresh_timer_r[5]_i_5\ : STD_LOGIC;
  signal \n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1\ : STD_LOGIC;
  signal new_maint_rank_r : STD_LOGIC;
  signal \^periodic_rd_grant_r\ : STD_LOGIC;
  signal periodic_rd_ns : STD_LOGIC;
  signal periodic_rd_r_cnt : STD_LOGIC;
  signal \refresh_timer.refresh_timer_r_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal refresh_timer_r0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal refresh_timer_r0_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sre_clears_sre_request : STD_LOGIC;
  signal sre_request_r : STD_LOGIC;
  signal upd_last_master_ns : STD_LOGIC;
  signal upd_last_master_ns7_out : STD_LOGIC;
  signal upd_last_master_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of app_sr_active_r_i_1 : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of cke_r_i_1 : label is "soft_lutpair651";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \maint_prescaler.maint_prescaler_r[0]_i_1\ : label is std.standard.true;
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[0]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[1]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[2]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \maint_prescaler.maint_prescaler_r[3]_i_3\ : label is "soft_lutpair652";
  attribute counter : integer;
  attribute counter of \maint_prescaler.maint_prescaler_r_reg[0]\ : label is 89;
  attribute counter of \maint_prescaler.maint_prescaler_r_reg[1]\ : label is 89;
  attribute counter of \maint_prescaler.maint_prescaler_r_reg[2]\ : label is 89;
  attribute counter of \maint_prescaler.maint_prescaler_r_reg[3]\ : label is 89;
  attribute SOFT_HLUTNM of \periodic_rd_generation.periodic_rd_cntr1_r_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_grant_r[0]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \periodic_read_request.periodic_rd_r_cnt_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \periodic_read_request.upd_last_master_r_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \refresh_generation.refresh_bank_r[0]_i_2\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \refresh_generation.refresh_bank_r[0]_i_3\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[1]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[2]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[3]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[4]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \refresh_timer.refresh_timer_r[5]_i_5\ : label is "soft_lutpair654";
  attribute counter of \refresh_timer.refresh_timer_r_reg[0]\ : label is 90;
  attribute counter of \refresh_timer.refresh_timer_r_reg[1]\ : label is 90;
  attribute counter of \refresh_timer.refresh_timer_r_reg[2]\ : label is 90;
  attribute counter of \refresh_timer.refresh_timer_r_reg[3]\ : label is 90;
  attribute counter of \refresh_timer.refresh_timer_r_reg[4]\ : label is 90;
  attribute counter of \refresh_timer.refresh_timer_r_reg[5]\ : label is 90;
  attribute SOFT_HLUTNM of \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\ : label is "soft_lutpair653";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  app_ref_r <= \^app_ref_r\;
  app_sr_active <= \^app_sr_active\;
  maint_prescaler_tick_r <= \^maint_prescaler_tick_r\;
  maint_req_r <= \^maint_req_r\;
  periodic_rd_grant_r <= \^periodic_rd_grant_r\;
app_ref_ack_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^app_ref_r\,
      I1 => refresh_bank_r,
      I2 => I3,
      O => app_ref_ack_ns
    );
app_ref_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_ref_ack_ns,
      Q => app_ref_ack,
      R => '0'
    );
app_ref_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_ref_ns,
      Q => \^app_ref_r\,
      R => '0'
    );
app_sr_active_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => maint_sre_r,
      I1 => \^o1\,
      I2 => insert_maint_r1,
      I3 => \^app_sr_active\,
      O => n_0_app_sr_active_r_i_1
    );
app_sr_active_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_app_sr_active_r_i_1,
      Q => \^app_sr_active\,
      R => '0'
    );
app_zq_ack_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_zq_r,
      Q => app_zq_ack,
      R => '0'
    );
app_zq_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => app_zq_ns,
      Q => app_zq_r,
      R => '0'
    );
cke_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ECC"
    )
    port map (
      I0 => \^o1\,
      I1 => I9(0),
      I2 => maint_sre_r,
      I3 => insert_maint_r1,
      O => D(0)
    );
\maint_prescaler.maint_prescaler_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => maint_prescaler_r0(0)
    );
\maint_prescaler.maint_prescaler_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => \n_0_maint_prescaler.maint_prescaler_r[1]_i_1\
    );
\maint_prescaler.maint_prescaler_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => maint_prescaler_r0(2)
    );
\maint_prescaler.maint_prescaler_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I4 => I3,
      O => \n_0_maint_prescaler.maint_prescaler_r[3]_i_1\
    );
\maint_prescaler.maint_prescaler_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      O => sel
    );
\maint_prescaler.maint_prescaler_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      O => maint_prescaler_r0(3)
    );
\maint_prescaler.maint_prescaler_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(0),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      R => \n_0_maint_prescaler.maint_prescaler_r[3]_i_1\
    );
\maint_prescaler.maint_prescaler_r_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => sel,
      D => \n_0_maint_prescaler.maint_prescaler_r[1]_i_1\,
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      S => \n_0_maint_prescaler.maint_prescaler_r[3]_i_1\
    );
\maint_prescaler.maint_prescaler_r_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(2),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      R => \n_0_maint_prescaler.maint_prescaler_r[3]_i_1\
    );
\maint_prescaler.maint_prescaler_r_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => sel,
      D => maint_prescaler_r0(3),
      Q => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      S => \n_0_maint_prescaler.maint_prescaler_r[3]_i_1\
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \maint_prescaler.maint_prescaler_r_reg__0\(1),
      I1 => \maint_prescaler.maint_prescaler_r_reg__0\(0),
      I2 => \maint_prescaler.maint_prescaler_r_reg__0\(3),
      I3 => \maint_prescaler.maint_prescaler_r_reg__0\(2),
      O => maint_prescaler_tick_ns
    );
\maint_prescaler.maint_prescaler_tick_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_prescaler_tick_ns,
      Q => \^maint_prescaler_tick_r\,
      R => '0'
    );
maint_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => I1,
      Q => maint_ref_zq_wip,
      R => '0'
    );
\maintenance_request.maint_arb0\: entity work.migmig_7series_v2_0_round_robin_arb
    port map (
      CLK => CLK,
      I1 => \^o1\,
      I3 => I3,
      I5 => I5,
      O1 => \n_0_maintenance_request.maint_arb0\,
      O15 => O15,
      app_sr_req => app_sr_req,
      inhbt_srx => inhbt_srx,
      maint_sre_r => maint_sre_r,
      refresh_bank_r => refresh_bank_r,
      sre_request_r => sre_request_r,
      upd_last_master_r => upd_last_master_r
    );
\maintenance_request.maint_req_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => new_maint_rank_r,
      Q => \^maint_req_r\,
      R => '0'
    );
\maintenance_request.maint_sre_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_maintenance_request.maint_arb0\,
      Q => maint_sre_r,
      R => I4
    );
\maintenance_request.maint_srx_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I2,
      Q => \^o1\,
      R => '0'
    );
\maintenance_request.maint_zq_r_lcl_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \^o2\,
      I1 => upd_last_master_r,
      I2 => I5,
      O => maint_zq_ns
    );
\maintenance_request.maint_zq_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => maint_zq_ns,
      Q => \^o2\,
      R => '0'
    );
\maintenance_request.new_maint_rank_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_r,
      Q => new_maint_rank_r,
      R => '0'
    );
\maintenance_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008C00000000"
    )
    port map (
      I0 => sre_request_r,
      I1 => I8,
      I2 => refresh_bank_r,
      I3 => upd_last_master_r,
      I4 => new_maint_rank_r,
      I5 => \^o6\,
      O => upd_last_master_ns7_out
    );
\maintenance_request.upd_last_master_r_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^maint_req_r\,
      I1 => maint_wip_r,
      O => \^o6\
    );
\maintenance_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_ns7_out,
      Q => upd_last_master_r,
      R => '0'
    );
\periodic_rd_generation.periodic_rd_cntr1_r_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^periodic_rd_grant_r\,
      I1 => I6,
      I2 => periodic_rd_cntr1_r,
      O => O5
    );
\periodic_read_request.periodic_rd_grant_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
    port map (
      I0 => periodic_rd_request_r,
      I1 => I3,
      I2 => \n_0_periodic_read_request.upd_last_master_r_reg\,
      I3 => \^o3\,
      I4 => \^periodic_rd_grant_r\,
      O => \n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1\
    );
\periodic_read_request.periodic_rd_grant_r_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1\,
      Q => \^periodic_rd_grant_r\,
      R => '0'
    );
\periodic_read_request.periodic_rd_r_cnt_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o3\,
      I1 => I6,
      I2 => periodic_rd_r_cnt,
      O => \n_0_periodic_read_request.periodic_rd_r_cnt_i_1\
    );
\periodic_read_request.periodic_rd_r_cnt_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_periodic_read_request.periodic_rd_r_cnt_i_1\,
      Q => periodic_rd_r_cnt,
      R => SR(0)
    );
\periodic_read_request.periodic_rd_r_lcl_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F07000"
    )
    port map (
      I0 => I6,
      I1 => periodic_rd_r_cnt,
      I2 => I20,
      I3 => \^o3\,
      I4 => \n_0_periodic_read_request.upd_last_master_r_reg\,
      O => periodic_rd_ns
    );
\periodic_read_request.periodic_rd_r_lcl_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => periodic_rd_ns,
      Q => \^o3\,
      R => '0'
    );
\periodic_read_request.upd_last_master_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => periodic_rd_request_r,
      I1 => I3,
      I2 => \n_0_periodic_read_request.upd_last_master_r_reg\,
      I3 => \^o3\,
      O => upd_last_master_ns
    );
\periodic_read_request.upd_last_master_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => upd_last_master_ns,
      Q => \n_0_periodic_read_request.upd_last_master_r_reg\,
      R => '0'
    );
\refresh_generation.refresh_bank_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9020000"
    )
    port map (
      I0 => refresh_bank_r,
      I1 => app_ref_req,
      I2 => \n_0_refresh_generation.refresh_bank_r[0]_i_2\,
      I3 => \n_0_refresh_generation.refresh_bank_r[0]_i_3\,
      I4 => I3,
      O => O4
    );
\refresh_generation.refresh_bank_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \n_0_refresh_timer.refresh_timer_r[5]_i_4\,
      I1 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I2 => \^maint_prescaler_tick_r\,
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => \n_0_refresh_generation.refresh_bank_r[0]_i_2\
    );
\refresh_generation.refresh_bank_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o2\,
      I1 => maint_sre_r,
      I2 => insert_maint_r1,
      I3 => \^o1\,
      O => \n_0_refresh_generation.refresh_bank_r[0]_i_3\
    );
\refresh_timer.refresh_timer_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => refresh_timer_r0(0)
    );
\refresh_timer.refresh_timer_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(1),
      O => \n_0_refresh_timer.refresh_timer_r[1]_i_1\
    );
\refresh_timer.refresh_timer_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(0),
      O => refresh_timer_r0(2)
    );
\refresh_timer.refresh_timer_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(1),
      O => refresh_timer_r0(3)
    );
\refresh_timer.refresh_timer_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => refresh_timer_r0(4)
    );
\refresh_timer.refresh_timer_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFFFFFFF"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I2 => \^maint_prescaler_tick_r\,
      I3 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I4 => \n_0_refresh_timer.refresh_timer_r[5]_i_4\,
      I5 => I3,
      O => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
    port map (
      I0 => \^maint_prescaler_tick_r\,
      I1 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I4 => \n_0_refresh_timer.refresh_timer_r[5]_i_5\,
      O => refresh_timer_r0_0
    );
\refresh_timer.refresh_timer_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(4),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(2),
      I3 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I4 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I5 => \refresh_timer.refresh_timer_r_reg__0\(3),
      O => refresh_timer_r0(5)
    );
\refresh_timer.refresh_timer_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(5),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(3),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(4),
      O => \n_0_refresh_timer.refresh_timer_r[5]_i_4\
    );
\refresh_timer.refresh_timer_r[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \refresh_timer.refresh_timer_r_reg__0\(1),
      I1 => \refresh_timer.refresh_timer_r_reg__0\(0),
      I2 => \refresh_timer.refresh_timer_r_reg__0\(2),
      O => \n_0_refresh_timer.refresh_timer_r[5]_i_5\
    );
\refresh_timer.refresh_timer_r_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(0),
      Q => \refresh_timer.refresh_timer_r_reg__0\(0),
      S => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => \n_0_refresh_timer.refresh_timer_r[1]_i_1\,
      Q => \refresh_timer.refresh_timer_r_reg__0\(1),
      R => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(2),
      Q => \refresh_timer.refresh_timer_r_reg__0\(2),
      S => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(3),
      Q => \refresh_timer.refresh_timer_r_reg__0\(3),
      R => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(4),
      Q => \refresh_timer.refresh_timer_r_reg__0\(4),
      R => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\refresh_timer.refresh_timer_r_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => refresh_timer_r0_0,
      D => refresh_timer_r0(5),
      Q => \refresh_timer.refresh_timer_r_reg__0\(5),
      S => \n_0_refresh_timer.refresh_timer_r[5]_i_1\
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000010100FF"
    )
    port map (
      I0 => maint_sre_r,
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => O18(0),
      I4 => insert_maint_r,
      I5 => I17,
      O => I32(0)
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \^o1\,
      I1 => I17,
      I2 => insert_maint_r,
      I3 => \^o2\,
      I4 => maint_sre_r,
      O => O7
    );
\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055555555"
    )
    port map (
      I0 => I17,
      I1 => \^o1\,
      I2 => insert_maint_r,
      I3 => \^o2\,
      I4 => maint_sre_r,
      I5 => I7,
      O => I32(1)
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => maint_sre_r,
      I1 => insert_maint_r1,
      O => sre_clears_sre_request
    );
\sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => sre_clears_sre_request,
      Q => inhbt_srx,
      R => '0'
    );
\sr_cntrl.sre_request_logic.sre_request_r_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F0F8"
    )
    port map (
      I0 => app_sr_req,
      I1 => I3,
      I2 => sre_request_r,
      I3 => maint_sre_r,
      I4 => insert_maint_r1,
      O => \n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1\
    );
\sr_cntrl.sre_request_logic.sre_request_r_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1\,
      Q => sre_request_r,
      R => I4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ui_top is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ram_init_done_r : out STD_LOGIC;
    app_en_r2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 143 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    I29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I30 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    row : out STD_LOGIC_VECTOR ( 12 downto 0 );
    I31 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_106_out : out STD_LOGIC;
    p_145_out : out STD_LOGIC;
    p_28_out : out STD_LOGIC;
    p_67_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    was_wr0 : out STD_LOGIC;
    pointer_we : in STD_LOGIC;
    CLK : in STD_LOGIC;
    O40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    app_en : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    periodic_rd_ack_r : in STD_LOGIC;
    periodic_rd_cntr_r : in STD_LOGIC;
    periodic_rd_r : in STD_LOGIC;
    O9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    periodic_rd_insert : in STD_LOGIC;
    p_7_in : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    O23 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I4 : in STD_LOGIC;
    O22 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC;
    O20 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC;
    O21 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ui_top : entity is "mig_7series_v2_0_ui_top";
end migmig_7series_v2_0_ui_top;

architecture STRUCTURE of migmig_7series_v2_0_ui_top is
  signal app_rdy_ns : STD_LOGIC;
  signal n_0_ui_wr_data0 : STD_LOGIC;
  signal n_10_ui_cmd0 : STD_LOGIC;
  signal n_14_ui_cmd0 : STD_LOGIC;
  signal n_15_ui_cmd0 : STD_LOGIC;
  signal n_1_ui_wr_data0 : STD_LOGIC;
  signal n_2_ui_wr_data0 : STD_LOGIC;
  signal n_3_ui_cmd0 : STD_LOGIC;
  signal n_3_ui_wr_data0 : STD_LOGIC;
  signal n_5_ui_cmd0 : STD_LOGIC;
  signal n_8_ui_cmd0 : STD_LOGIC;
  signal n_9_ui_cmd0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pointer_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pointer_wr_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ram_init_done_r\ : STD_LOGIC;
  signal rd_data_buf_addr_r : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rd_data_buf_addr_r_lcl : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \read_data_indx.rd_data_indx_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_accepted : STD_LOGIC;
  signal wr_req_cnt_r : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  ram_init_done_r <= \^ram_init_done_r\;
ui_cmd0: entity work.migmig_7series_v2_0_ui_cmd
    port map (
      CLK => CLK,
      CO(0) => CO(0),
      D(0) => n_3_ui_cmd0,
      DOB(1) => n_0_ui_wr_data0,
      DOB(0) => n_1_ui_wr_data0,
      E(0) => O2,
      I1(2 downto 0) => rd_data_buf_addr_r_lcl(2 downto 0),
      I2(0) => I1(0),
      I22(0) => I22(0),
      I23(0) => I23(0),
      I29(2 downto 0) => I29(2 downto 0),
      I3(0) => n_3_ui_wr_data0,
      I30(2 downto 0) => I30(2 downto 0),
      I31(9 downto 0) => I31(9 downto 0),
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      O1 => app_en_r2,
      O10 => n_15_ui_cmd0,
      O11 => O7,
      O12(0) => Q(0),
      O2 => n_5_ui_cmd0,
      O20(2 downto 0) => O20(2 downto 0),
      O21(2 downto 0) => O21(2 downto 0),
      O22(2 downto 0) => O22(2 downto 0),
      O23(2 downto 0) => O23(2 downto 0),
      O24(0) => O24(0),
      O25(0) => O25(0),
      O3 => O3,
      O4 => O4(0),
      O5(2) => rd_data_buf_addr_r(2),
      O5(1) => n_8_ui_cmd0,
      O5(0) => n_9_ui_cmd0,
      O6 => n_10_ui_cmd0,
      O7 => n_14_ui_cmd0,
      O8(9 downto 0) => O8(9 downto 0),
      O9(0) => O9(0),
      Q(2 downto 0) => wr_req_cnt_r(2 downto 0),
      S(0) => S(0),
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rdy_ns => app_rdy_ns,
      p_0_in(0) => p_0_in(0),
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      periodic_rd_ack_r => periodic_rd_ack_r,
      periodic_rd_cntr_r => periodic_rd_cntr_r,
      periodic_rd_r => periodic_rd_r,
      reset => reset,
      row(12 downto 0) => row(12 downto 0),
      was_wr0 => was_wr0,
      wr_accepted => wr_accepted
    );
ui_rd_data0: entity work.migmig_7series_v2_0_ui_rd_data
    port map (
      ADDRD(3 downto 0) => pointer_wr_addr(3 downto 0),
      CLK => CLK,
      D(2) => rd_data_buf_addr_r(2),
      D(1) => n_8_ui_cmd0,
      D(0) => n_9_ui_cmd0,
      DOB(0) => n_2_ui_wr_data0,
      I1 => n_10_ui_cmd0,
      I2 => n_15_ui_cmd0,
      I29(0) => I29(3),
      I3(3 downto 0) => \read_data_indx.rd_data_indx_r_reg__0\(3 downto 0),
      O1 => \^ram_init_done_r\,
      O40(3 downto 0) => O40(3 downto 0),
      Q(2 downto 0) => rd_data_buf_addr_r_lcl(2 downto 0),
      pointer_wr_data(3 downto 0) => pointer_wr_data(3 downto 0),
      reset => reset
    );
ui_wr_data0: entity work.migmig_7series_v2_0_ui_wr_data
    port map (
      ADDRD(3 downto 0) => pointer_wr_addr(3 downto 0),
      CLK => CLK,
      D(0) => n_3_ui_cmd0,
      DOB(1) => n_0_ui_wr_data0,
      DOB(0) => n_1_ui_wr_data0,
      E(0) => E(0),
      I1 => n_5_ui_cmd0,
      I2 => I2,
      I3 => n_14_ui_cmd0,
      O1(1) => n_2_ui_wr_data0,
      O1(0) => n_3_ui_wr_data0,
      O2 => O1,
      O3(3 downto 0) => \read_data_indx.rd_data_indx_r_reg__0\(3 downto 0),
      O40(3 downto 0) => O40(3 downto 0),
      O5(143 downto 0) => O5(143 downto 0),
      O6(11 downto 0) => O6(11 downto 0),
      Q(2 downto 0) => wr_req_cnt_r(2 downto 0),
      app_rdy_ns => app_rdy_ns,
      app_wdf_data(127 downto 0) => app_wdf_data(127 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(15 downto 0) => app_wdf_mask(15 downto 0),
      app_wdf_wren => app_wdf_wren,
      p_0_in(0) => p_0_in(0),
      p_7_in => p_7_in,
      periodic_rd_insert => periodic_rd_insert,
      phy_dout(11 downto 0) => phy_dout(11 downto 0),
      pointer_we => pointer_we,
      pointer_wr_data(3 downto 0) => pointer_wr_data(3 downto 0),
      ram_init_done_r => \^ram_init_done_r\,
      reset => reset,
      wr_accepted => wr_accepted
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_arb_mux is
  port (
    col_rd_wr_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    cs_en2 : out STD_LOGIC;
    DIC : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    inhbt_wr : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O9 : out STD_LOGIC;
    override_demand_ns : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O21 : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    O15 : out STD_LOGIC;
    mc_address_ns : out STD_LOGIC_VECTOR ( 37 downto 0 );
    col_wr_data_buf_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O18 : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    granted_pre_ns : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    auto_pre_r : in STD_LOGIC;
    auto_pre_r_0 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I24 : in STD_LOGIC;
    col_wait_r : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I28 : in STD_LOGIC;
    ofs_rdy_r : in STD_LOGIC;
    ofs_rdy_r_1 : in STD_LOGIC;
    ofs_rdy_r_2 : in STD_LOGIC;
    ofs_rdy_r_3 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    demand_priority_r : in STD_LOGIC;
    demanded_prior_r : in STD_LOGIC;
    demand_priority_r_4 : in STD_LOGIC;
    demanded_prior_r_5 : in STD_LOGIC;
    demand_priority_r_6 : in STD_LOGIC;
    demanded_prior_r_7 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    demand_priority_r_8 : in STD_LOGIC;
    demanded_prior_r_9 : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I34 : in STD_LOGIC;
    req_bank_rdy_ns : in STD_LOGIC;
    req_bank_rdy_ns_10 : in STD_LOGIC;
    req_bank_rdy_ns_11 : in STD_LOGIC;
    req_bank_rdy_ns_12 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    rd_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_this_rank_r : in STD_LOGIC;
    act_this_rank_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC;
    I38 : in STD_LOGIC;
    I39 : in STD_LOGIC;
    I40 : in STD_LOGIC;
    I41 : in STD_LOGIC;
    I42 : in STD_LOGIC;
    I43 : in STD_LOGIC;
    I44 : in STD_LOGIC;
    I45 : in STD_LOGIC;
    I46 : in STD_LOGIC;
    I47 : in STD_LOGIC;
    p_54_out : in STD_LOGIC;
    p_93_out : in STD_LOGIC;
    auto_pre_r_13 : in STD_LOGIC;
    auto_pre_r_14 : in STD_LOGIC;
    I48 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I49 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_71_out : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    I50 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I51 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I52 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I53 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I54 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I55 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I56 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I57 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I58 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I59 : in STD_LOGIC_VECTOR ( 0 to 0 );
    demand_act_priority_r : in STD_LOGIC;
    demand_act_priority_r_15 : in STD_LOGIC;
    I60 : in STD_LOGIC;
    I61 : in STD_LOGIC;
    I62 : in STD_LOGIC;
    I63 : in STD_LOGIC;
    I64 : in STD_LOGIC;
    I65 : in STD_LOGIC;
    I66 : in STD_LOGIC;
    demand_act_priority_r_16 : in STD_LOGIC;
    demand_act_priority_r_17 : in STD_LOGIC;
    I67 : in STD_LOGIC;
    p_37_out : in STD_LOGIC;
    p_76_out : in STD_LOGIC;
    p_154_out : in STD_LOGIC;
    p_115_out : in STD_LOGIC;
    I68 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I69 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I70 : in STD_LOGIC;
    I71 : in STD_LOGIC;
    req_bank_rdy_r : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    I72 : in STD_LOGIC;
    I73 : in STD_LOGIC;
    p_110_out : in STD_LOGIC;
    p_149_out : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    req_bank_rdy_r_18 : in STD_LOGIC;
    req_bank_rdy_r_19 : in STD_LOGIC;
    req_bank_rdy_r_20 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_arb_mux : entity is "mig_7series_v2_0_arb_mux";
end migmig_7series_v2_0_arb_mux;

architecture STRUCTURE of migmig_7series_v2_0_arb_mux is
  signal \^dic\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal col_periodic_rd_r : STD_LOGIC;
  signal col_rd_wr : STD_LOGIC;
  signal \^col_rd_wr_r\ : STD_LOGIC;
  signal mc_aux_out_r : STD_LOGIC;
  signal mc_aux_out_r0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal rnk_config_r : STD_LOGIC;
begin
  DIC(0) <= \^dic\(0);
  col_rd_wr_r <= \^col_rd_wr_r\;
arb_row_col0: entity work.migmig_7series_v2_0_arb_row_col
    port map (
      CLK => CLK,
      DIC(0) => \^dic\(0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I20 => I20,
      I21 => I21,
      I22(9 downto 0) => I22(9 downto 0),
      I23(9 downto 0) => I23(9 downto 0),
      I24 => I24,
      I26 => I26,
      I27(1 downto 0) => I27(1 downto 0),
      I28 => I28,
      I29 => I29,
      I3 => I3,
      I30 => I30,
      I31 => I31,
      I32(12 downto 0) => I32(12 downto 0),
      I33(12 downto 0) => I33(12 downto 0),
      I34 => I34,
      I35 => I35,
      I36 => I36,
      I37 => I37,
      I38 => I38,
      I39 => I39,
      I4 => I4,
      I40 => I40,
      I41 => I41,
      I42 => I42,
      I43 => I43,
      I44 => I44,
      I45 => I45,
      I46 => I46,
      I47 => I47,
      I48(9 downto 0) => I48(9 downto 0),
      I49(9 downto 0) => I49(9 downto 0),
      I5 => I5,
      I50(3 downto 0) => I50(3 downto 0),
      I51(3 downto 0) => I51(3 downto 0),
      I52(3 downto 0) => I52(3 downto 0),
      I53(3 downto 0) => I53(3 downto 0),
      I54(3 downto 0) => I54(3 downto 0),
      I55(2 downto 0) => I55(2 downto 0),
      I56(2 downto 0) => I56(2 downto 0),
      I57(2 downto 0) => I57(2 downto 0),
      I58(2 downto 0) => I58(2 downto 0),
      I59(0) => I59(0),
      I6 => I6,
      I60 => I60,
      I61 => I61,
      I62 => I62,
      I63 => I63,
      I64 => I64,
      I65 => I65,
      I66 => I66,
      I67 => I67,
      I68(11 downto 0) => I68(11 downto 0),
      I69(11 downto 0) => I69(11 downto 0),
      I7 => I7,
      I70 => I70,
      I71 => I71,
      I72 => I72,
      I73 => I73,
      I8 => I8,
      I9 => I9,
      O1 => O1,
      O10 => O8,
      O11 => O9,
      O12 => override_demand_ns,
      O13 => O10,
      O14 => O11,
      O15 => O12,
      O16(1 downto 0) => O16(1 downto 0),
      O17(2 downto 0) => O17(2 downto 0),
      O18(3 downto 0) => O13(3 downto 0),
      O19(3 downto 0) => O14(3 downto 0),
      O2 => O2,
      O20 => O15,
      O21 => O21,
      O22 => O18,
      O23 => O19,
      O24 => O20,
      O25 => O22,
      O26 => O23,
      O3 => cs_en2,
      O4 => inhbt_wr,
      O44(8 downto 0) => O44(8 downto 0),
      O49(0) => O49(0),
      O5 => O3,
      O55(1 downto 0) => O55(1 downto 0),
      O6 => O4,
      O7 => O5,
      O8(1 downto 0) => O6(1 downto 0),
      O9 => O7,
      Q(3 downto 0) => Q(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      auto_pre_r => auto_pre_r,
      auto_pre_r_0 => auto_pre_r_0,
      auto_pre_r_13 => auto_pre_r_13,
      auto_pre_r_14 => auto_pre_r_14,
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr => col_rd_wr,
      col_rd_wr_r => \^col_rd_wr_r\,
      col_wait_r => col_wait_r,
      col_wr_data_buf_addr(3 downto 0) => col_wr_data_buf_addr(3 downto 0),
      demand_act_priority_r => demand_act_priority_r,
      demand_act_priority_r_15 => demand_act_priority_r_15,
      demand_act_priority_r_16 => demand_act_priority_r_16,
      demand_act_priority_r_17 => demand_act_priority_r_17,
      demand_priority_r => demand_priority_r,
      demand_priority_r_4 => demand_priority_r_4,
      demand_priority_r_6 => demand_priority_r_6,
      demand_priority_r_8 => demand_priority_r_8,
      demanded_prior_r => demanded_prior_r,
      demanded_prior_r_5 => demanded_prior_r_5,
      demanded_prior_r_7 => demanded_prior_r_7,
      demanded_prior_r_9 => demanded_prior_r_9,
      granted_pre_ns => granted_pre_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      int_read_this_rank => int_read_this_rank,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      mc_address_ns(37 downto 0) => mc_address_ns(37 downto 0),
      mc_aux_out_r => mc_aux_out_r,
      mc_aux_out_r0 => mc_aux_out_r0,
      mc_cs_n_ns(0) => mc_cs_n_ns(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(1 downto 0) => mc_ras_n_ns(1 downto 0),
      ofs_rdy_r => ofs_rdy_r,
      ofs_rdy_r_1 => ofs_rdy_r_1,
      ofs_rdy_r_2 => ofs_rdy_r_2,
      ofs_rdy_r_3 => ofs_rdy_r_3,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_149_out => p_149_out,
      p_154_out => p_154_out,
      p_2_in => p_2_in,
      p_32_out => p_32_out,
      p_37_out => p_37_out,
      p_54_out => p_54_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_93_out => p_93_out,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      read_this_rank => read_this_rank,
      read_this_rank_r => read_this_rank_r,
      req_bank_rdy_ns => req_bank_rdy_ns,
      req_bank_rdy_ns_10 => req_bank_rdy_ns_10,
      req_bank_rdy_ns_11 => req_bank_rdy_ns_11,
      req_bank_rdy_ns_12 => req_bank_rdy_ns_12,
      req_bank_rdy_r => req_bank_rdy_r,
      req_bank_rdy_r_18 => req_bank_rdy_r_18,
      req_bank_rdy_r_19 => req_bank_rdy_r_19,
      req_bank_rdy_r_20 => req_bank_rdy_r_20,
      rnk_config_r => rnk_config_r,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
arb_select0: entity work.migmig_7series_v2_0_arb_select
    port map (
      CLK => CLK,
      D(0) => D(0),
      DIC(0) => \^dic\(0),
      I2(0) => I2(0),
      I25 => I25,
      col_periodic_rd_r => col_periodic_rd_r,
      col_rd_wr => col_rd_wr,
      col_rd_wr_r => \^col_rd_wr_r\,
      mc_aux_out_r => mc_aux_out_r,
      mc_aux_out_r0 => mc_aux_out_r0,
      p_2_in => p_2_in,
      rnk_config_r => rnk_config_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_phy_4lanes is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iserdes_clk : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_54_in : out STD_LOGIC;
    p_53_in : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_62_in : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    p_38_in : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    p_50_in : out STD_LOGIC;
    p_49_in : out STD_LOGIC;
    p_58_in : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    p_46_in : out STD_LOGIC;
    p_45_in : out STD_LOGIC;
    p_34_in : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    p_42_in : out STD_LOGIC;
    p_41_in : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    iserdes_clk_0 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in_0 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O14 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    O15 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    O16 : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O17 : out STD_LOGIC;
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : out STD_LOGIC;
    O18 : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    rst_primitives : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    rclk_delay_11 : out STD_LOGIC;
    rst_r4 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O50 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O51 : out STD_LOGIC;
    O53 : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    O54 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_1 : out STD_LOGIC;
    O55 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_2 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    O57 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_3 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O63 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O68 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O69 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O70 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O71 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    if_empty_v : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC;
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC;
    O131 : out STD_LOGIC;
    O132 : out STD_LOGIC;
    O133 : out STD_LOGIC;
    O134 : out STD_LOGIC;
    O135 : out STD_LOGIC;
    A_pi_counter_load_en40_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    A_pi_fine_enable44_out : in STD_LOGIC;
    A_pi_fine_inc42_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    A_pi_rst_dqs_find46_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable58_out : in STD_LOGIC;
    A_po_fine_enable60_out : in STD_LOGIC;
    A_po_fine_inc56_out : in STD_LOGIC;
    O40 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    A_idelay_ce134_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I4 : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    ofifo_rst0 : in STD_LOGIC;
    B_po_coarse_enable92_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    B_po_fine_enable95_out : in STD_LOGIC;
    B_po_fine_inc89_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en100_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    C_pi_fine_enable104_out : in STD_LOGIC;
    C_pi_fine_inc102_out : in STD_LOGIC;
    I7 : in STD_LOGIC;
    C_pi_rst_dqs_find106_out : in STD_LOGIC;
    O52 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable118_out : in STD_LOGIC;
    C_po_fine_enable120_out : in STD_LOGIC;
    C_po_fine_inc116_out : in STD_LOGIC;
    O49 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O43 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O42 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    C_idelay_ce124_out : in STD_LOGIC;
    I10 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    ififo_rst0_6 : in STD_LOGIC;
    ofifo_rst0_7 : in STD_LOGIC;
    O31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O27 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O26 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_ctl_wr_i2 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I16 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    I21 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I22 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I23 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    I26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    mux_wrdata_en : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I27 : in STD_LOGIC;
    I32 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_phy_4lanes : entity is "mig_7series_v2_0_ddr_phy_4lanes";
end migmig_7series_v2_0_ddr_phy_4lanes;

architecture STRUCTURE of migmig_7series_v2_0_ddr_phy_4lanes is
  signal A_pi_counter_read_val : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal D_of_ctl_full : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^app_rd_data\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_empty_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal if_empty_r_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_phy_control_i : STD_LOGIC;
  signal \n_0_rclk_delay_reg[10]_srl11\ : STD_LOGIC;
  signal n_14_phy_control_i : STD_LOGIC;
  signal n_15_phy_control_i : STD_LOGIC;
  signal n_16_phy_control_i : STD_LOGIC;
  signal \n_175_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_176_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_177_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_178_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal \n_179_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal n_17_phy_control_i : STD_LOGIC;
  signal \n_180_ddr_byte_lane_C.ddr_byte_lane_C\ : STD_LOGIC;
  signal n_1_phy_control_i : STD_LOGIC;
  signal \n_46_ddr_byte_lane_A.ddr_byte_lane_A\ : STD_LOGIC;
  signal \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal ofifo_rst : STD_LOGIC;
  signal phaser_ctl_bus : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal phy_encalib : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ref_dll_lock\ : STD_LOGIC;
  signal \^rst_primitives\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of phaser_ref_i : label is "PRIMITIVE";
  attribute BOX_TYPE of phy_control_i : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rclk_delay_reg[10]_srl11\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg ";
  attribute srl_name : string;
  attribute srl_name of \rclk_delay_reg[10]_srl11\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 ";
begin
  O2 <= \^o2\;
  O20 <= \^o20\;
  app_rd_data(127 downto 0) <= \^app_rd_data\(127 downto 0);
  ref_dll_lock <= \^ref_dll_lock\;
  rst_primitives <= \^rst_primitives\;
A_rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => \^rst_primitives\,
      Q => \^o2\,
      R => '0'
    );
\ddr_byte_lane_A.ddr_byte_lane_A\: entity work.migmig_7series_v2_0_ddr_byte_lane
    port map (
      A_idelay_ce134_out => A_idelay_ce134_out,
      A_pi_counter_load_en40_out => A_pi_counter_load_en40_out,
      A_pi_fine_enable44_out => A_pi_fine_enable44_out,
      A_pi_fine_inc42_out => A_pi_fine_inc42_out,
      A_pi_rst_dqs_find46_out => A_pi_rst_dqs_find46_out,
      A_po_coarse_enable58_out => A_po_coarse_enable58_out,
      A_po_fine_enable60_out => A_po_fine_enable60_out,
      A_po_fine_inc56_out => A_po_fine_inc56_out,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      COUNTERREADVAL(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      I1 => I1,
      I2 => I2,
      I20 => I20,
      I21 => I21,
      I26(0) => I26(0),
      I3 => \^o2\,
      I33(63 downto 0) => I33(63 downto 0),
      I34(7 downto 0) => I34(7 downto 0),
      I4 => I3,
      I5 => I4,
      O1 => iserdes_clk,
      O10 => O60,
      O11 => O61,
      O2 => O1,
      O3 => O3,
      O32(7 downto 0) => O32(7 downto 0),
      O33(7 downto 0) => O33(7 downto 0),
      O34(7 downto 0) => O34(7 downto 0),
      O35(7 downto 0) => O35(7 downto 0),
      O36(7 downto 0) => O36(7 downto 0),
      O37(7 downto 0) => O37(7 downto 0),
      O38(7 downto 0) => O38(7 downto 0),
      O39(7 downto 0) => O39(7 downto 0),
      O4 => O4,
      O40(7 downto 0) => O40(7 downto 0),
      O5 => O5,
      O50 => O50,
      O51 => O51,
      O53 => O53,
      O6(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      O62(3 downto 0) => O62(3 downto 0),
      O63(67 downto 0) => O63(67 downto 0),
      O7 => O56,
      O8(3 downto 0) => O57(3 downto 0),
      O9 => \n_46_ddr_byte_lane_A.ddr_byte_lane_A\,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(2 downto 0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\(4 downto 2),
      app_rd_data(63 downto 56) => \^app_rd_data\(119 downto 112),
      app_rd_data(55 downto 48) => \^app_rd_data\(103 downto 96),
      app_rd_data(47 downto 40) => \^app_rd_data\(87 downto 80),
      app_rd_data(39 downto 32) => \^app_rd_data\(71 downto 64),
      app_rd_data(31 downto 24) => \^app_rd_data\(55 downto 48),
      app_rd_data(23 downto 16) => \^app_rd_data\(39 downto 32),
      app_rd_data(15 downto 8) => \^app_rd_data\(23 downto 16),
      app_rd_data(7 downto 0) => \^app_rd_data\(7 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      calib_wrdata_en => calib_wrdata_en,
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      if_empty_r(0) => if_empty_r(0),
      if_empty_r_0(0) => if_empty_r_1(0),
      if_empty_v => if_empty_v,
      ififo_rst0 => ififo_rst0,
      mc_wrdata_en => mc_wrdata_en,
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      my_empty(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(0),
      ofifo_rst0 => ofifo_rst0,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_33_in => p_33_in,
      p_34_in => p_34_in,
      p_35_out => p_35_out,
      p_37_in => p_37_in,
      p_38_in => p_38_in,
      p_39_out => p_39_out,
      p_3_in => p_3_in,
      p_41_in => p_41_in,
      p_42_in => p_42_in,
      p_43_out => p_43_out,
      p_45_in => p_45_in,
      p_46_in => p_46_in,
      p_47_out => p_47_out,
      p_49_in => p_49_in,
      p_50_in => p_50_in,
      p_51_out => p_51_out,
      p_53_in => p_53_in,
      p_54_in => p_54_in,
      p_55_out => p_55_out,
      p_57_in => p_57_in,
      p_58_in => p_58_in,
      p_59_out => p_59_out,
      p_61_in => p_61_in,
      p_62_in => p_62_in,
      p_63_out => p_63_out,
      phaser_ctl_bus(3 downto 2) => phaser_ctl_bus(9 downto 8),
      phaser_ctl_bus(1) => phaser_ctl_bus(4),
      phaser_ctl_bus(0) => phaser_ctl_bus(0),
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(0),
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en_2 => wr_en_2
    );
\ddr_byte_lane_B.ddr_byte_lane_B\: entity work.\migmig_7series_v2_0_ddr_byte_lane__parameterized0\
    port map (
      B_po_coarse_enable92_out => B_po_coarse_enable92_out,
      B_po_fine_enable95_out => B_po_fine_enable95_out,
      B_po_fine_inc89_out => B_po_fine_inc89_out,
      CLK => CLK,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(2 downto 0) => D4(2 downto 0),
      D5(7 downto 0) => D5(7 downto 0),
      D6(7 downto 0) => D6(7 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      D_of_ctl_full => D_of_ctl_full,
      I1 => \^o2\,
      I21 => I21,
      I23 => I23,
      I27 => I27,
      I5 => I5,
      O1 => O22,
      O64(3 downto 0) => O64(3 downto 0),
      OUTBURSTPENDING(0) => phaser_ctl_bus(1),
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(3 downto 0) => O54(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      freq_refclk => freq_refclk,
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      mem_out(32 downto 0) => mem_out(32 downto 0),
      mem_refclk => mem_refclk,
      ofifo_rst => ofifo_rst,
      phy_mc_cmd_full => phy_mc_cmd_full,
      sync_pulse => sync_pulse,
      wr_en => wr_en
    );
\ddr_byte_lane_C.ddr_byte_lane_C\: entity work.\migmig_7series_v2_0_ddr_byte_lane__parameterized1\
    port map (
      CLK => CLK,
      COUNTERREADVAL(5 downto 0) => A_pi_counter_read_val(5 downto 0),
      C_idelay_ce124_out => C_idelay_ce124_out,
      C_pi_counter_load_en100_out => C_pi_counter_load_en100_out,
      C_pi_fine_enable104_out => C_pi_fine_enable104_out,
      C_pi_fine_inc102_out => C_pi_fine_inc102_out,
      C_pi_rst_dqs_find106_out => C_pi_rst_dqs_find106_out,
      C_po_coarse_enable118_out => C_po_coarse_enable118_out,
      C_po_fine_enable120_out => C_po_fine_enable120_out,
      C_po_fine_inc116_out => C_po_fine_inc116_out,
      D(5) => \n_175_ddr_byte_lane_C.ddr_byte_lane_C\,
      D(4) => \n_176_ddr_byte_lane_C.ddr_byte_lane_C\,
      D(3) => \n_177_ddr_byte_lane_C.ddr_byte_lane_C\,
      D(2) => \n_178_ddr_byte_lane_C.ddr_byte_lane_C\,
      D(1) => \n_179_ddr_byte_lane_C.ddr_byte_lane_C\,
      D(0) => \n_180_ddr_byte_lane_C.ddr_byte_lane_C\,
      I1 => \^o2\,
      I10 => I10,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I18 => I18,
      I2(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty\(0),
      I20 => I20,
      I21 => I21,
      I22 => I22,
      I28(0) => I28(0),
      I3 => \n_46_ddr_byte_lane_A.ddr_byte_lane_A\,
      I32(63 downto 0) => I32(63 downto 0),
      I35(7 downto 0) => I35(7 downto 0),
      I4(63 downto 56) => \^app_rd_data\(119 downto 112),
      I4(55 downto 48) => \^app_rd_data\(103 downto 96),
      I4(47 downto 40) => \^app_rd_data\(87 downto 80),
      I4(39 downto 32) => \^app_rd_data\(71 downto 64),
      I4(31 downto 24) => \^app_rd_data\(55 downto 48),
      I4(23 downto 16) => \^app_rd_data\(39 downto 32),
      I4(15 downto 8) => \^app_rd_data\(23 downto 16),
      I4(7 downto 0) => \^app_rd_data\(7 downto 0),
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => iserdes_clk_0,
      O10 => O10,
      O100 => O100,
      O101 => O101,
      O102 => O102,
      O103 => O103,
      O104 => O104,
      O105 => O105,
      O106 => O106,
      O107 => O107,
      O108 => O108,
      O109 => O109,
      O11 => O11,
      O110 => O110,
      O111 => O111,
      O112 => O112,
      O113 => O113,
      O114 => O114,
      O115 => O115,
      O116 => O116,
      O117 => O117,
      O118 => O118,
      O119 => O119,
      O12 => O12,
      O120 => O120,
      O121 => O121,
      O122 => O122,
      O123 => O123,
      O124 => O124,
      O125 => O125,
      O126 => O126,
      O127 => O127,
      O128 => O128,
      O129 => O129,
      O13 => O13,
      O130 => O130,
      O131 => O131,
      O132 => O132,
      O133 => O133,
      O134 => O134,
      O135 => O135,
      O14 => O14,
      O15 => O15,
      O16 => O16,
      O17 => O17,
      O18 => O66,
      O2(0) => \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0\(0),
      O21 => O21,
      O3 => O58,
      O4(3 downto 0) => O59(3 downto 0),
      O41(7 downto 0) => O41(7 downto 0),
      O42(7 downto 0) => O42(7 downto 0),
      O43(7 downto 0) => O43(7 downto 0),
      O44(7 downto 0) => O44(7 downto 0),
      O45(7 downto 0) => O45(7 downto 0),
      O46(7 downto 0) => O46(7 downto 0),
      O47(7 downto 0) => O47(7 downto 0),
      O48(7 downto 0) => O48(7 downto 0),
      O49(7 downto 0) => O49(7 downto 0),
      O5 => O65,
      O52(5 downto 0) => O52(5 downto 0),
      O6(1 downto 0) => O6(1 downto 0),
      O67(3 downto 0) => O67(3 downto 0),
      O68(65 downto 0) => O68(65 downto 0),
      O7 => O7,
      O72 => O72,
      O73 => O73,
      O74 => O74,
      O75 => O75,
      O76 => O76,
      O77 => O77,
      O78 => O78,
      O79 => O79,
      O8 => O8,
      O80 => O80,
      O81 => O81,
      O82 => O82,
      O83 => O83,
      O84 => O84,
      O85 => O85,
      O86 => O86,
      O87 => O87,
      O88 => O88,
      O89 => O89,
      O9 => O9,
      O90 => O90,
      O91 => O91,
      O92 => O92,
      O93 => O93,
      O94 => O94,
      O95 => O95,
      O96 => O96,
      O97 => O97,
      O98 => O98,
      O99 => O99,
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(2 downto 0) => \of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg\(4 downto 2),
      app_rd_data(63 downto 56) => \^app_rd_data\(127 downto 120),
      app_rd_data(55 downto 48) => \^app_rd_data\(111 downto 104),
      app_rd_data(47 downto 40) => \^app_rd_data\(95 downto 88),
      app_rd_data(39 downto 32) => \^app_rd_data\(79 downto 72),
      app_rd_data(31 downto 24) => \^app_rd_data\(63 downto 56),
      app_rd_data(23 downto 16) => \^app_rd_data\(47 downto 40),
      app_rd_data(15 downto 8) => \^app_rd_data\(31 downto 24),
      app_rd_data(7 downto 0) => \^app_rd_data\(15 downto 8),
      calib_sel(0) => calib_sel(0),
      calib_wrdata_en => calib_wrdata_en,
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      if_empty_r(0) => if_empty_r_1(0),
      if_empty_r_0(0) => if_empty_r(0),
      ififo_rst0_6 => ififo_rst0_6,
      mc_wrdata_en => mc_wrdata_en,
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      ofifo_rst0_7 => ofifo_rst0_7,
      p_0_in1_in => p_0_in1_in,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in_0 => p_29_in_0,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_5_in => p_5_in,
      p_9_in => p_9_in,
      phaser_ctl_bus(3 downto 2) => phaser_ctl_bus(13 downto 12),
      phaser_ctl_bus(1) => phaser_ctl_bus(6),
      phaser_ctl_bus(0) => phaser_ctl_bus(2),
      phy_mc_data_full => phy_mc_data_full,
      phy_rddata_en => phy_rddata_en,
      pi_dqs_found_lanes(0) => pi_dqs_found_lanes(1),
      rst_r4 => rst_r4,
      sync_pulse => sync_pulse,
      wr_en_3 => wr_en_3
    );
\ddr_byte_lane_D.ddr_byte_lane_D\: entity work.\migmig_7series_v2_0_ddr_byte_lane__parameterized2\
    port map (
      B_po_coarse_enable92_out => B_po_coarse_enable92_out,
      B_po_fine_enable95_out => B_po_fine_enable95_out,
      B_po_fine_inc89_out => B_po_fine_inc89_out,
      CLK => CLK,
      D_of_ctl_full => D_of_ctl_full,
      I1 => \^o2\,
      I21 => I21,
      I24 => I24,
      I25(34 downto 0) => I25(34 downto 0),
      I27 => I27,
      I5 => I5,
      O1 => O23,
      O24(2 downto 0) => O24(2 downto 0),
      O25(3 downto 0) => O25(3 downto 0),
      O26(2 downto 0) => O26(2 downto 0),
      O27(6 downto 0) => O27(6 downto 0),
      O28(7 downto 0) => O28(7 downto 0),
      O29(3 downto 0) => O29(3 downto 0),
      O30(3 downto 0) => O30(3 downto 0),
      O31(3 downto 0) => O31(3 downto 0),
      O69(3 downto 0) => O69(3 downto 0),
      O70(9 downto 0) => O70(9 downto 0),
      OUTBURSTPENDING(0) => phaser_ctl_bus(3),
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      Q(3 downto 0) => O55(3 downto 0),
      calib_cmd_wren => calib_cmd_wren,
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_ck_p(0) => ddr2_ck_p(0),
      freq_refclk => freq_refclk,
      mem_refclk => mem_refclk,
      ofifo_rst => ofifo_rst,
      sync_pulse => sync_pulse,
      wr_en_1 => wr_en_1
    );
mcGo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => \^o20\,
      Q => O19,
      R => '0'
    );
phaser_ref_i: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
    port map (
      CLKIN => freq_refclk,
      LOCKED => \^ref_dll_lock\,
      PWRDWN => '0',
      RST => I16
    );
phy_control_i: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 1,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 4,
      CMD_OFFSET => 9,
      CO_DURATION => 1,
      DATA_CTL_A_N => "TRUE",
      DATA_CTL_B_N => "FALSE",
      DATA_CTL_C_N => "TRUE",
      DATA_CTL_D_N => "FALSE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "FALSE",
      PHY_COUNT_ENABLE => "FALSE",
      RD_CMD_OFFSET_0 => 10,
      RD_CMD_OFFSET_1 => 10,
      RD_CMD_OFFSET_2 => 10,
      RD_CMD_OFFSET_3 => 10,
      RD_DURATION_0 => 6,
      RD_DURATION_1 => 6,
      RD_DURATION_2 => 6,
      RD_DURATION_3 => 6,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 8,
      WR_CMD_OFFSET_1 => 8,
      WR_CMD_OFFSET_2 => 8,
      WR_CMD_OFFSET_3 => 8,
      WR_DURATION_0 => 7,
      WR_DURATION_1 => 7,
      WR_DURATION_2 => 7,
      WR_DURATION_3 => 7
    )
    port map (
      AUXOUTPUT(3) => n_14_phy_control_i,
      AUXOUTPUT(2) => n_15_phy_control_i,
      AUXOUTPUT(1) => n_16_phy_control_i,
      AUXOUTPUT(0) => n_17_phy_control_i,
      INBURSTPENDING(3 downto 0) => phaser_ctl_bus(7 downto 4),
      INRANKA(1 downto 0) => phaser_ctl_bus(9 downto 8),
      INRANKB(1 downto 0) => phaser_ctl_bus(11 downto 10),
      INRANKC(1 downto 0) => phaser_ctl_bus(13 downto 12),
      INRANKD(1 downto 0) => phaser_ctl_bus(15 downto 14),
      MEMREFCLK => mem_refclk,
      OUTBURSTPENDING(3 downto 0) => phaser_ctl_bus(3 downto 0),
      PCENABLECALIB(1 downto 0) => phy_encalib(1 downto 0),
      PHYCLK => CLK,
      PHYCTLALMOSTFULL => n_0_phy_control_i,
      PHYCTLEMPTY => n_1_phy_control_i,
      PHYCTLFULL => phy_mc_ctl_full,
      PHYCTLMSTREMPTY => n_1_phy_control_i,
      PHYCTLREADY => O18,
      PHYCTLWD(31) => '0',
      PHYCTLWD(30) => '0',
      PHYCTLWD(29) => '0',
      PHYCTLWD(28) => '0',
      PHYCTLWD(27) => '0',
      PHYCTLWD(26) => '0',
      PHYCTLWD(25) => '0',
      PHYCTLWD(24 downto 17) => Q(10 downto 3),
      PHYCTLWD(16) => '0',
      PHYCTLWD(15) => '0',
      PHYCTLWD(14) => '0',
      PHYCTLWD(13) => '0',
      PHYCTLWD(12) => '0',
      PHYCTLWD(11) => '0',
      PHYCTLWD(10) => '0',
      PHYCTLWD(9) => '0',
      PHYCTLWD(8) => '0',
      PHYCTLWD(7) => '0',
      PHYCTLWD(6) => '0',
      PHYCTLWD(5) => '0',
      PHYCTLWD(4) => '0',
      PHYCTLWD(3) => '0',
      PHYCTLWD(2 downto 0) => Q(2 downto 0),
      PHYCTLWRENABLE => phy_ctl_wr_i2,
      PLLLOCK => pll_locked,
      READCALIBENABLE => phy_read_calib,
      REFDLLLOCK => \^ref_dll_lock\,
      RESET => SR(0),
      SYNCIN => sync_pulse,
      WRITECALIBENABLE => '0'
    );
\pi_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_180_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => O71(0),
      R => '0'
    );
\pi_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_179_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => O71(1),
      R => '0'
    );
\pi_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_178_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => O71(2),
      R => '0'
    );
\pi_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_177_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => O71(3),
      R => '0'
    );
\pi_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_176_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => O71(4),
      R => '0'
    );
\pi_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_175_ddr_byte_lane_C.ddr_byte_lane_C\,
      Q => O71(5),
      R => '0'
    );
\rclk_delay_reg[10]_srl11\: unisim.vcomponents.SRL16E
    port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => I19,
      Q => \n_0_rclk_delay_reg[10]_srl11\
    );
\rclk_delay_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_rclk_delay_reg[10]_srl11\,
      Q => rclk_delay_11,
      R => '0'
    );
rst_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      CLR => SR(0),
      D => I17,
      Q => \^o20\
    );
rst_primitives_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => '1',
      D => p_0_in,
      Q => \^rst_primitives\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_rank_mach is
  port (
    maint_req_r : out STD_LOGIC;
    maint_srx_r : out STD_LOGIC;
    maint_zq_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    read_this_rank_r : out STD_LOGIC;
    inhbt_act_faw_r : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    maint_ref_zq_wip : out STD_LOGIC;
    I32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    act_this_rank : in STD_LOGIC;
    CLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    read_this_rank : in STD_LOGIC;
    app_zq_ns : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    insert_maint_r1 : in STD_LOGIC;
    maint_wip_r : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    insert_maint_r : in STD_LOGIC;
    I7 : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    int_read_this_rank : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    O18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_rank_mach : entity is "mig_7series_v2_0_rank_mach";
end migmig_7series_v2_0_rank_mach;

architecture STRUCTURE of migmig_7series_v2_0_rank_mach is
  signal app_ref_ns : STD_LOGIC;
  signal app_ref_r : STD_LOGIC;
  signal maint_prescaler_tick_r : STD_LOGIC;
  signal \^maint_ref_zq_wip\ : STD_LOGIC;
  signal n_11_rank_common0 : STD_LOGIC;
  signal n_12_rank_common0 : STD_LOGIC;
  signal \n_5_rank_cntrl[0].rank_cntrl0\ : STD_LOGIC;
  signal periodic_rd_cntr1_r : STD_LOGIC;
  signal periodic_rd_grant_r : STD_LOGIC;
  signal periodic_rd_request_r : STD_LOGIC;
  signal refresh_bank_r : STD_LOGIC;
begin
  maint_ref_zq_wip <= \^maint_ref_zq_wip\;
\rank_cntrl[0].rank_cntrl0\: entity work.migmig_7series_v2_0_rank_cntrl
    port map (
      CLK => CLK,
      I1 => n_12_rank_common0,
      I10(1 downto 0) => I10(1 downto 0),
      I2 => n_11_rank_common0,
      I3 => I1,
      I4 => I3,
      I5 => I5,
      I6 => I6,
      O1 => \n_5_rank_cntrl[0].rank_cntrl0\,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      act_this_rank => act_this_rank,
      app_ref_ns => app_ref_ns,
      app_ref_r => app_ref_r,
      app_ref_req => app_ref_req,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => int_read_this_rank,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      maint_ref_zq_wip => \^maint_ref_zq_wip\,
      maint_wip_r => maint_wip_r,
      periodic_rd_cntr1_r => periodic_rd_cntr1_r,
      periodic_rd_grant_r => periodic_rd_grant_r,
      periodic_rd_request_r => periodic_rd_request_r,
      read_this_rank => read_this_rank,
      read_this_rank_r => read_this_rank_r,
      refresh_bank_r => refresh_bank_r
    );
rank_common0: entity work.migmig_7series_v2_0_rank_common
    port map (
      CLK => CLK,
      D(0) => D(0),
      I1 => \n_5_rank_cntrl[0].rank_cntrl0\,
      I17 => I17,
      I2 => I2,
      I20 => I20,
      I3 => I1,
      I32(1 downto 0) => I32(1 downto 0),
      I4 => I4,
      I5 => I3,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9(0) => I9(0),
      O1 => maint_srx_r,
      O15 => O15,
      O18(0) => O18(0),
      O2 => maint_zq_r,
      O3 => O1,
      O4 => n_11_rank_common0,
      O5 => n_12_rank_common0,
      O6 => O2,
      O7 => O3,
      SR(0) => SR(0),
      app_ref_ack => app_ref_ack,
      app_ref_ns => app_ref_ns,
      app_ref_r => app_ref_r,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => app_zq_ns,
      insert_maint_r => insert_maint_r,
      insert_maint_r1 => insert_maint_r1,
      maint_prescaler_tick_r => maint_prescaler_tick_r,
      maint_ref_zq_wip => \^maint_ref_zq_wip\,
      maint_req_r => maint_req_r,
      maint_wip_r => maint_wip_r,
      periodic_rd_cntr1_r => periodic_rd_cntr1_r,
      periodic_rd_grant_r => periodic_rd_grant_r,
      periodic_rd_request_r => periodic_rd_request_r,
      refresh_bank_r => refresh_bank_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_bank_mach is
  port (
    col_rd_wr_r : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    insert_maint_r : out STD_LOGIC;
    sent_col : out STD_LOGIC;
    insert_maint_r1 : out STD_LOGIC;
    DIC : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_129_out : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_90_out : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_51_out : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_12_out : out STD_LOGIC;
    O7 : out STD_LOGIC;
    maint_wip_r : out STD_LOGIC;
    O8 : out STD_LOGIC;
    tail_r : out STD_LOGIC;
    p_128_out : out STD_LOGIC;
    tail_r_0 : out STD_LOGIC;
    p_89_out : out STD_LOGIC;
    tail_r_1 : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    tail_r_2 : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O20 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O21 : out STD_LOGIC;
    read_this_rank : out STD_LOGIC;
    int_read_this_rank : out STD_LOGIC;
    act_this_rank : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O40 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    O42 : out STD_LOGIC;
    O43 : out STD_LOGIC;
    mc_address_ns : out STD_LOGIC_VECTOR ( 38 downto 0 );
    col_wr_data_buf_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O45 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O46 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O47 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O48 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mc_odt_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O50 : out STD_LOGIC;
    O51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O52 : out STD_LOGIC;
    mc_cs_n_ns : out STD_LOGIC_VECTOR ( 0 to 0 );
    O53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_ras_n_ns : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O55 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    maint_srx_r : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_145_out : in STD_LOGIC;
    I19 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_cmd_full : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I17 : in STD_LOGIC;
    maint_req_r : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    read_this_rank_r : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I33 : in STD_LOGIC;
    maint_zq_r : in STD_LOGIC;
    inhbt_act_faw_r : in STD_LOGIC;
    phy_mc_data_full : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I36 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_bank_mach : entity is "mig_7series_v2_0_bank_mach";
end migmig_7series_v2_0_bank_mach;

architecture STRUCTURE of migmig_7series_v2_0_bank_mach is
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o20\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o40\ : STD_LOGIC;
  signal \^o42\ : STD_LOGIC;
  signal \^o43\ : STD_LOGIC;
  signal \^o45\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o46\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o47\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o48\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o5\ : STD_LOGIC;
  signal \^o53\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o54\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal act_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_row_col0/col_arb0/p_5_in\ : STD_LOGIC;
  signal \arb_row_col0/col_arb0/p_5_in16_in\ : STD_LOGIC;
  signal auto_pre_r : STD_LOGIC;
  signal auto_pre_r_1 : STD_LOGIC;
  signal auto_pre_r_12 : STD_LOGIC;
  signal auto_pre_r_20 : STD_LOGIC;
  signal \bank_compare0/req_col_r\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_19\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_compare0/req_col_r_9\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \bank_queue0/order_q_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bank_queue0/order_q_r_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bank_queue0/order_q_r_21\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bank_queue0/set_order_q\ : STD_LOGIC;
  signal \bank_queue0/set_order_q_28\ : STD_LOGIC;
  signal \bank_queue0/set_order_q_29\ : STD_LOGIC;
  signal \bank_queue0/set_order_q_30\ : STD_LOGIC;
  signal \bank_state0/col_wait_r\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_18\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_27\ : STD_LOGIC;
  signal \bank_state0/demand_act_priority_r_8\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_15\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_24\ : STD_LOGIC;
  signal \bank_state0/demand_priority_r_5\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_14\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_23\ : STD_LOGIC;
  signal \bank_state0/demanded_prior_r_4\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_10\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r0_11\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_13\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_22\ : STD_LOGIC;
  signal \bank_state0/ofs_rdy_r_3\ : STD_LOGIC;
  signal \bank_state0/override_demand_ns\ : STD_LOGIC;
  signal \bank_state0/override_demand_r\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_ns\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_ns_16\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_ns_25\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_ns_6\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r_17\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r_26\ : STD_LOGIC;
  signal \bank_state0/req_bank_rdy_r_7\ : STD_LOGIC;
  signal cs_en2 : STD_LOGIC;
  signal granted_pre_ns : STD_LOGIC;
  signal hi_priority : STD_LOGIC;
  signal inhbt_wr : STD_LOGIC;
  signal \^insert_maint_r\ : STD_LOGIC;
  signal \^maint_wip_r\ : STD_LOGIC;
  signal \^mc_cs_n_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_101_arb_mux0 : STD_LOGIC;
  signal n_102_arb_mux0 : STD_LOGIC;
  signal n_103_arb_mux0 : STD_LOGIC;
  signal n_104_arb_mux0 : STD_LOGIC;
  signal n_11_bank_common0 : STD_LOGIC;
  signal n_12_arb_mux0 : STD_LOGIC;
  signal n_12_bank_common0 : STD_LOGIC;
  signal n_13_arb_mux0 : STD_LOGIC;
  signal \n_14_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_15_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_15_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_17_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_19_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal n_19_bank_common0 : STD_LOGIC;
  signal \n_20_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_20_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_20_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_20_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_21_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_21_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_21_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_21_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_22_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_22_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_23_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_23_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_23_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal n_24_arb_mux0 : STD_LOGIC;
  signal \n_24_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_24_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_24_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_25_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_25_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_25_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal n_26_arb_mux0 : STD_LOGIC;
  signal \n_26_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_26_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal n_27_arb_mux0 : STD_LOGIC;
  signal \n_27_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_27_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal n_28_arb_mux0 : STD_LOGIC;
  signal \n_28_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_28_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_28_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_29_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_29_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_31_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_31_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_32_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_32_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_33_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_33_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_34_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_34_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_35_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_36_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_36_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_37_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_37_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_37_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_38_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_39_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_39_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_40_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_40_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal n_41_arb_mux0 : STD_LOGIC;
  signal \n_41_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_42_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_43_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_44_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_48_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_49_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_50_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_50_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_51_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_51_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_52_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_53_bank_cntrl[3].bank0\ : STD_LOGIC;
  signal \n_55_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_56_bank_cntrl[1].bank0\ : STD_LOGIC;
  signal \n_56_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_57_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_58_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_58_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_59_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_59_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_60_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_60_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal \n_61_bank_cntrl[0].bank0\ : STD_LOGIC;
  signal \n_61_bank_cntrl[2].bank0\ : STD_LOGIC;
  signal n_6_bank_common0 : STD_LOGIC;
  signal n_7_arb_mux0 : STD_LOGIC;
  signal n_8_arb_mux0 : STD_LOGIC;
  signal n_95_arb_mux0 : STD_LOGIC;
  signal n_9_arb_mux0 : STD_LOGIC;
  signal p_103_out : STD_LOGIC;
  signal p_110_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal p_115_out : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_126_out : STD_LOGIC;
  signal \^p_128_out\ : STD_LOGIC;
  signal \^p_129_out\ : STD_LOGIC;
  signal \^p_12_out\ : STD_LOGIC;
  signal p_132_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC;
  signal p_151_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_154_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_34_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_37_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_48_out : STD_LOGIC;
  signal \^p_50_out\ : STD_LOGIC;
  signal \^p_51_out\ : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_71_out : STD_LOGIC;
  signal p_73_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_76_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal \^p_89_out\ : STD_LOGIC;
  signal \^p_90_out\ : STD_LOGIC;
  signal p_93_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_col : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_pre : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sending_row : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sent_col\ : STD_LOGIC;
  signal was_priority : STD_LOGIC;
  signal was_wr : STD_LOGIC;
  signal wr_this_rank_r : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O14 <= \^o14\;
  O19(0) <= \^o19\(0);
  O20(9 downto 0) <= \^o20\(9 downto 0);
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O29 <= \^o29\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O40 <= \^o40\;
  O42 <= \^o42\;
  O43 <= \^o43\;
  O45(2 downto 0) <= \^o45\(2 downto 0);
  O46(2 downto 0) <= \^o46\(2 downto 0);
  O47(2 downto 0) <= \^o47\(2 downto 0);
  O48(2 downto 0) <= \^o48\(2 downto 0);
  O5 <= \^o5\;
  O53(0) <= \^o53\(0);
  O54(0) <= \^o54\(0);
  O6 <= \^o6\;
  O7 <= \^o7\;
  insert_maint_r <= \^insert_maint_r\;
  maint_wip_r <= \^maint_wip_r\;
  mc_cs_n_ns(0) <= \^mc_cs_n_ns\(0);
  p_11_out <= \^p_11_out\;
  p_128_out <= \^p_128_out\;
  p_129_out <= \^p_129_out\;
  p_12_out <= \^p_12_out\;
  p_50_out <= \^p_50_out\;
  p_51_out <= \^p_51_out\;
  p_89_out <= \^p_89_out\;
  p_90_out <= \^p_90_out\;
  sent_col <= \^sent_col\;
arb_mux0: entity work.migmig_7series_v2_0_arb_mux
    port map (
      CLK => CLK,
      D(0) => D(0),
      DIC(0) => DIC(0),
      E(0) => E(0),
      I1 => \^insert_maint_r\,
      I10 => \n_23_bank_cntrl[3].bank0\,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => \n_41_bank_cntrl[3].bank0\,
      I15 => \n_28_bank_cntrl[1].bank0\,
      I16 => I14,
      I17 => \^o5\,
      I18 => \n_27_bank_cntrl[1].bank0\,
      I19 => \n_31_bank_cntrl[1].bank0\,
      I2(0) => I1(0),
      I20 => I15,
      I21 => \n_24_bank_cntrl[3].bank0\,
      I22(9 downto 0) => \bank_compare0/req_col_r\(9 downto 0),
      I23(9 downto 0) => \bank_compare0/req_col_r_0\(9 downto 0),
      I24 => \n_22_bank_cntrl[2].bank0\,
      I25 => I25,
      I26 => \n_21_bank_cntrl[2].bank0\,
      I27(1 downto 0) => Q(1 downto 0),
      I28 => \^o6\,
      I29 => \n_52_bank_cntrl[3].bank0\,
      I3 => \^o4\,
      I30 => \n_60_bank_cntrl[0].bank0\,
      I31 => I18,
      I32(12) => \^o19\(0),
      I32(11 downto 0) => p_151_out(11 downto 0),
      I33(12) => \^o20\(9),
      I33(11 downto 9) => p_112_out(11 downto 9),
      I33(8 downto 0) => \^o20\(8 downto 0),
      I34 => I20,
      I35 => I17,
      I36 => \n_25_bank_cntrl[0].bank0\,
      I37 => \n_25_bank_cntrl[2].bank0\,
      I38 => \n_39_bank_cntrl[3].bank0\,
      I39 => \n_29_bank_cntrl[1].bank0\,
      I4 => \n_23_bank_cntrl[0].bank0\,
      I40 => \n_20_bank_cntrl[1].bank0\,
      I41 => \n_19_bank_cntrl[3].bank0\,
      I42 => \n_20_bank_cntrl[0].bank0\,
      I43 => \n_26_bank_cntrl[1].bank0\,
      I44 => \n_20_bank_cntrl[2].bank0\,
      I45 => \n_22_bank_cntrl[3].bank0\,
      I46 => \n_20_bank_cntrl[3].bank0\,
      I47 => \n_23_bank_cntrl[2].bank0\,
      I48(9 downto 0) => \bank_compare0/req_col_r_19\(9 downto 0),
      I49(9 downto 0) => \bank_compare0/req_col_r_9\(9 downto 0),
      I5 => \n_27_bank_cntrl[0].bank0\,
      I50(3 downto 0) => p_45_out(3 downto 0),
      I51(3 downto 0) => p_6_out(3 downto 0),
      I52(3 downto 0) => p_123_out(3 downto 0),
      I53(3 downto 0) => I30(3 downto 0),
      I54(3 downto 0) => p_84_out(3 downto 0),
      I55(2 downto 0) => \^o45\(2 downto 0),
      I56(2 downto 0) => \^o46\(2 downto 0),
      I57(2 downto 0) => \^o47\(2 downto 0),
      I58(2 downto 0) => \^o48\(2 downto 0),
      I59(0) => I31(0),
      I6 => \n_24_bank_cntrl[2].bank0\,
      I60 => \n_40_bank_cntrl[0].bank0\,
      I61 => \n_44_bank_cntrl[0].bank0\,
      I62 => \n_40_bank_cntrl[1].bank0\,
      I63 => \n_36_bank_cntrl[2].bank0\,
      I64 => \n_51_bank_cntrl[3].bank0\,
      I65 => \n_37_bank_cntrl[2].bank0\,
      I66 => \n_43_bank_cntrl[0].bank0\,
      I67 => \n_39_bank_cntrl[1].bank0\,
      I68(11) => \^o54\(0),
      I68(10) => p_34_out(11),
      I68(9 downto 0) => p_34_out(9 downto 0),
      I69(11) => \^o53\(0),
      I69(10) => p_73_out(11),
      I69(9 downto 0) => p_73_out(9 downto 0),
      I7 => \n_28_bank_cntrl[2].bank0\,
      I70 => \n_35_bank_cntrl[2].bank0\,
      I71 => \n_50_bank_cntrl[3].bank0\,
      I72 => \n_21_bank_cntrl[1].bank0\,
      I73 => \n_50_bank_cntrl[2].bank0\,
      I8 => \n_24_bank_cntrl[0].bank0\,
      I9 => \^o7\,
      O1 => \^sent_col\,
      O10 => n_26_arb_mux0,
      O11 => n_27_arb_mux0,
      O12 => n_28_arb_mux0,
      O13(3 downto 0) => sending_row(3 downto 0),
      O14(3 downto 0) => sending_pre(3 downto 0),
      O15 => n_41_arb_mux0,
      O16(1 downto 0) => O16(1 downto 0),
      O17(2 downto 0) => O17(2 downto 0),
      O18 => n_95_arb_mux0,
      O19 => n_101_arb_mux0,
      O2 => insert_maint_r1,
      O20 => n_102_arb_mux0,
      O21 => O21,
      O22 => n_103_arb_mux0,
      O23 => n_104_arb_mux0,
      O3 => n_7_arb_mux0,
      O4 => n_8_arb_mux0,
      O44(8 downto 0) => O44(8 downto 0),
      O49(0) => O49(0),
      O5 => n_9_arb_mux0,
      O55(1 downto 0) => O55(1 downto 0),
      O6(1) => \arb_row_col0/col_arb0/p_5_in\,
      O6(0) => \arb_row_col0/col_arb0/p_5_in16_in\,
      O7 => n_12_arb_mux0,
      O8 => n_13_arb_mux0,
      O9 => n_24_arb_mux0,
      Q(3 downto 0) => sending_col(3 downto 0),
      act_this_rank => act_this_rank,
      act_this_rank_r(3 downto 0) => act_this_rank_r(3 downto 0),
      auto_pre_r => auto_pre_r,
      auto_pre_r_0 => auto_pre_r_1,
      auto_pre_r_13 => auto_pre_r_20,
      auto_pre_r_14 => auto_pre_r_12,
      col_rd_wr_r => col_rd_wr_r,
      col_wait_r => \bank_state0/col_wait_r\,
      col_wr_data_buf_addr(3 downto 0) => col_wr_data_buf_addr(3 downto 0),
      cs_en2 => cs_en2,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_18\,
      demand_act_priority_r_15 => \bank_state0/demand_act_priority_r\,
      demand_act_priority_r_16 => \bank_state0/demand_act_priority_r_8\,
      demand_act_priority_r_17 => \bank_state0/demand_act_priority_r_27\,
      demand_priority_r => \bank_state0/demand_priority_r_15\,
      demand_priority_r_4 => \bank_state0/demand_priority_r\,
      demand_priority_r_6 => \bank_state0/demand_priority_r_5\,
      demand_priority_r_8 => \bank_state0/demand_priority_r_24\,
      demanded_prior_r => \bank_state0/demanded_prior_r_14\,
      demanded_prior_r_5 => \bank_state0/demanded_prior_r\,
      demanded_prior_r_7 => \bank_state0/demanded_prior_r_4\,
      demanded_prior_r_9 => \bank_state0/demanded_prior_r_23\,
      granted_pre_ns => granted_pre_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      inhbt_wr => inhbt_wr,
      int_read_this_rank => int_read_this_rank,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      mc_address_ns(37 downto 36) => mc_address_ns(38 downto 37),
      mc_address_ns(35 downto 0) => mc_address_ns(35 downto 0),
      mc_cs_n_ns(0) => \^mc_cs_n_ns\(0),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(1 downto 0) => mc_ras_n_ns(1 downto 0),
      ofs_rdy_r => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r_1 => \bank_state0/ofs_rdy_r_13\,
      ofs_rdy_r_2 => \bank_state0/ofs_rdy_r_22\,
      ofs_rdy_r_3 => \bank_state0/ofs_rdy_r_3\,
      override_demand_ns => \bank_state0/override_demand_ns\,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_149_out => p_149_out,
      p_154_out => p_154_out,
      p_32_out => p_32_out,
      p_37_out => p_37_out,
      p_54_out => p_54_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_93_out => p_93_out,
      rd_this_rank_r(3 downto 0) => rd_this_rank_r(3 downto 0),
      read_this_rank => read_this_rank,
      read_this_rank_r => read_this_rank_r,
      req_bank_rdy_ns => \bank_state0/req_bank_rdy_ns_6\,
      req_bank_rdy_ns_10 => \bank_state0/req_bank_rdy_ns_25\,
      req_bank_rdy_ns_11 => \bank_state0/req_bank_rdy_ns_16\,
      req_bank_rdy_ns_12 => \bank_state0/req_bank_rdy_ns\,
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r\,
      req_bank_rdy_r_18 => \bank_state0/req_bank_rdy_r_7\,
      req_bank_rdy_r_19 => \bank_state0/req_bank_rdy_r_17\,
      req_bank_rdy_r_20 => \bank_state0/req_bank_rdy_r_26\,
      wr_this_rank_r(3 downto 0) => wr_this_rank_r(3 downto 0)
    );
\bank_cntrl[0].bank0\: entity work.migmig_7series_v2_0_bank_cntrl
    port map (
      CLK => CLK,
      E(0) => \^p_129_out\,
      I1 => \^o3\,
      I10(0) => \^p_90_out\,
      I11 => I11,
      I12 => \n_52_bank_cntrl[3].bank0\,
      I13 => n_8_arb_mux0,
      I14 => \n_26_bank_cntrl[2].bank0\,
      I15 => n_24_arb_mux0,
      I16 => n_41_arb_mux0,
      I17 => I17,
      I18 => \n_42_bank_cntrl[3].bank0\,
      I19 => I19,
      I2 => n_6_bank_common0,
      I20 => \^o12\,
      I21 => \^o10\,
      I22 => \^o14\,
      I23 => n_12_bank_common0,
      I24 => \^o24\,
      I25 => I25,
      I26 => \^o23\,
      I27 => \^o22\,
      I28 => n_19_bank_common0,
      I29 => I29,
      I3 => I3,
      I30 => I24,
      I31 => I26,
      I32 => I16,
      I33(0) => I27(0),
      I34(0) => sending_pre(0),
      I35 => I21,
      I36 => \^maint_wip_r\,
      I37 => \n_40_bank_cntrl[1].bank0\,
      I38 => \n_36_bank_cntrl[2].bank0\,
      I39 => \n_48_bank_cntrl[3].bank0\,
      I4 => I4,
      I40 => \n_49_bank_cntrl[3].bank0\,
      I41 => \n_34_bank_cntrl[2].bank0\,
      I42 => \n_38_bank_cntrl[1].bank0\,
      I43 => \n_33_bank_cntrl[2].bank0\,
      I44 => \n_37_bank_cntrl[1].bank0\,
      I45 => n_95_arb_mux0,
      I46 => \^sent_col\,
      I47 => \n_53_bank_cntrl[3].bank0\,
      I48 => \n_55_bank_cntrl[1].bank0\,
      I49 => \n_51_bank_cntrl[2].bank0\,
      I5 => \n_56_bank_cntrl[2].bank0\,
      I50 => I20,
      I51(3 downto 0) => I34(3 downto 0),
      I52(2 downto 0) => I35(2 downto 0),
      I53(9 downto 0) => I36(9 downto 0),
      I54 => \n_14_bank_cntrl[3].bank0\,
      I55 => \n_17_bank_cntrl[2].bank0\,
      I56 => \n_15_bank_cntrl[1].bank0\,
      I57 => n_11_bank_common0,
      I6 => \n_57_bank_cntrl[2].bank0\,
      I7 => n_7_arb_mux0,
      I8(0) => \^p_51_out\,
      I9(0) => \^p_12_out\,
      O1 => \^o4\,
      O10 => \^o25\,
      O11 => \n_27_bank_cntrl[0].bank0\,
      O12 => \n_28_bank_cntrl[0].bank0\,
      O13(0) => sending_row(0),
      O14 => \n_29_bank_cntrl[0].bank0\,
      O15 => \^o1\,
      O16 => \n_31_bank_cntrl[0].bank0\,
      O17 => \n_32_bank_cntrl[0].bank0\,
      O18 => \n_33_bank_cntrl[0].bank0\,
      O19 => \n_34_bank_cntrl[0].bank0\,
      O2 => \n_15_bank_cntrl[0].bank0\,
      O20 => \n_36_bank_cntrl[0].bank0\,
      O21 => \n_37_bank_cntrl[0].bank0\,
      O22 => \n_40_bank_cntrl[0].bank0\,
      O23 => \n_43_bank_cntrl[0].bank0\,
      O24 => \n_44_bank_cntrl[0].bank0\,
      O25(12) => \^o19\(0),
      O25(11 downto 0) => p_151_out(11 downto 0),
      O26 => \n_58_bank_cntrl[0].bank0\,
      O27 => \n_59_bank_cntrl[0].bank0\,
      O28 => \n_60_bank_cntrl[0].bank0\,
      O29 => \n_61_bank_cntrl[0].bank0\,
      O3 => \^p_128_out\,
      O30(3 downto 0) => p_123_out(3 downto 0),
      O31(9 downto 0) => \bank_compare0/req_col_r\(9 downto 0),
      O32 => O32,
      O33 => O33,
      O4 => \n_20_bank_cntrl[0].bank0\,
      O40 => \^o40\,
      O47(2 downto 0) => \^o47\(2 downto 0),
      O5 => \n_21_bank_cntrl[0].bank0\,
      O50 => O50,
      O6 => \^o11\,
      O7 => \n_23_bank_cntrl[0].bank0\,
      O8 => \n_24_bank_cntrl[0].bank0\,
      O9 => \n_25_bank_cntrl[0].bank0\,
      Q(1) => sending_col(2),
      Q(0) => sending_col(0),
      S(0) => S(0),
      act_this_rank_r(0) => act_this_rank_r(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      auto_pre_r => auto_pre_r,
      demand_act_priority_r => \bank_state0/demand_act_priority_r\,
      demand_priority_r => \bank_state0/demand_priority_r\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_15\,
      demanded_prior_r => \bank_state0/demanded_prior_r\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_14\,
      granted_pre_ns => granted_pre_ns,
      hi_priority => hi_priority,
      inhbt_wr => inhbt_wr,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_11\,
      order_q_r(1 downto 0) => \bank_queue0/order_q_r\(1 downto 0),
      override_demand_r => \bank_state0/override_demand_r\,
      p_106_out => p_106_out,
      p_126_out => p_126_out,
      p_132_out => p_132_out,
      p_142_out => p_142_out,
      p_145_out => p_145_out,
      p_149_out => p_149_out,
      p_154_out => p_154_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      rd_this_rank_r(0) => rd_this_rank_r(0),
      req_bank_rdy_ns => \bank_state0/req_bank_rdy_ns\,
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r\,
      row(12 downto 0) => row(12 downto 0),
      set_order_q => \bank_queue0/set_order_q\,
      tail_r => tail_r,
      was_priority => was_priority,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(0)
    );
\bank_cntrl[1].bank0\: entity work.\migmig_7series_v2_0_bank_cntrl__parameterized0\
    port map (
      CLK => CLK,
      CO(0) => CO(0),
      E(0) => \^p_90_out\,
      I1 => \^o3\,
      I10 => \^o14\,
      I11 => I11,
      I12(0) => \arb_row_col0/col_arb0/p_5_in16_in\,
      I13(0) => sending_row(1),
      I14 => \n_60_bank_cntrl[0].bank0\,
      I15 => n_8_arb_mux0,
      I16 => n_28_arb_mux0,
      I17 => I17,
      I18 => \n_26_bank_cntrl[2].bank0\,
      I19 => I19,
      I2 => n_6_bank_common0,
      I20 => n_41_arb_mux0,
      I21 => \n_42_bank_cntrl[3].bank0\,
      I22 => n_12_bank_common0,
      I23 => \n_21_bank_cntrl[0].bank0\,
      I24(1 downto 0) => sending_pre(1 downto 0),
      I25 => I24,
      I26 => I26,
      I27 => I16,
      I28(0) => I27(0),
      I29 => \n_34_bank_cntrl[0].bank0\,
      I3 => \n_58_bank_cntrl[2].bank0\,
      I30 => \n_36_bank_cntrl[0].bank0\,
      I31 => \n_37_bank_cntrl[0].bank0\,
      I32 => I21,
      I33 => \^maint_wip_r\,
      I34 => \n_58_bank_cntrl[0].bank0\,
      I35 => \n_59_bank_cntrl[0].bank0\,
      I36 => \n_48_bank_cntrl[3].bank0\,
      I37 => \n_33_bank_cntrl[2].bank0\,
      I38 => \n_49_bank_cntrl[3].bank0\,
      I39 => \n_34_bank_cntrl[2].bank0\,
      I4 => \n_59_bank_cntrl[2].bank0\,
      I40 => \n_61_bank_cntrl[0].bank0\,
      I41 => \n_53_bank_cntrl[3].bank0\,
      I42 => \n_51_bank_cntrl[2].bank0\,
      I43 => n_102_arb_mux0,
      I44 => \^sent_col\,
      I45 => I20,
      I46(3 downto 0) => I34(3 downto 0),
      I47(2 downto 0) => I35(2 downto 0),
      I48(9 downto 0) => I36(9 downto 0),
      I49 => \n_14_bank_cntrl[3].bank0\,
      I5 => I5,
      I50 => \n_17_bank_cntrl[2].bank0\,
      I51 => \n_15_bank_cntrl[0].bank0\,
      I52 => I25,
      I6 => I6,
      I7 => n_13_arb_mux0,
      I8 => \^o11\,
      I9 => \^o12\,
      O1 => \^o5\,
      O10 => \n_28_bank_cntrl[1].bank0\,
      O11 => \n_29_bank_cntrl[1].bank0\,
      O12 => \^o24\,
      O13 => O13,
      O14 => \n_31_bank_cntrl[1].bank0\,
      O15 => O15,
      O16 => \n_32_bank_cntrl[1].bank0\,
      O17 => \n_37_bank_cntrl[1].bank0\,
      O18 => \n_38_bank_cntrl[1].bank0\,
      O19 => \n_39_bank_cntrl[1].bank0\,
      O2 => \n_15_bank_cntrl[1].bank0\,
      O20 => \n_40_bank_cntrl[1].bank0\,
      O21(12) => \^o20\(9),
      O21(11 downto 9) => p_112_out(11 downto 9),
      O21(8 downto 0) => \^o20\(8 downto 0),
      O22 => \n_55_bank_cntrl[1].bank0\,
      O23 => \n_56_bank_cntrl[1].bank0\,
      O24(3 downto 0) => p_84_out(3 downto 0),
      O25(0) => p_151_out(10),
      O26(9 downto 0) => \bank_compare0/req_col_r_0\(9 downto 0),
      O28 => O28,
      O29 => \^o29\,
      O3 => \^p_89_out\,
      O36 => O36,
      O39 => O39,
      O4 => \n_20_bank_cntrl[1].bank0\,
      O48(2 downto 0) => \^o48\(2 downto 0),
      O5 => \n_21_bank_cntrl[1].bank0\,
      O51(0) => O51(0),
      O6 => \^o10\,
      O7 => \n_26_bank_cntrl[1].bank0\,
      O8 => \n_27_bank_cntrl[1].bank0\,
      O9 => O9,
      Q(1) => sending_col(3),
      Q(0) => sending_col(1),
      act_this_rank_r(0) => act_this_rank_r(1),
      app_cmd_r2(0) => app_cmd_r2(0),
      auto_pre_r => auto_pre_r_1,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_8\,
      demand_priority_r => \bank_state0/demand_priority_r_5\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_24\,
      demanded_prior_r => \bank_state0/demanded_prior_r_4\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_23\,
      hi_priority => hi_priority,
      inhbt_wr => inhbt_wr,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_3\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0\,
      order_q_r(1 downto 0) => \bank_queue0/order_q_r_2\(1 downto 0),
      override_demand_r => \bank_state0/override_demand_r\,
      p_103_out => p_103_out,
      p_106_out => p_106_out,
      p_110_out => p_110_out,
      p_115_out => p_115_out,
      p_126_out => p_126_out,
      p_145_out => p_145_out,
      p_154_out => p_154_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      p_93_out => p_93_out,
      p_9_out => p_9_out,
      rd_this_rank_r(0) => rd_this_rank_r(1),
      req_bank_rdy_ns => \bank_state0/req_bank_rdy_ns_6\,
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r_7\,
      row(12 downto 0) => row(12 downto 0),
      set_order_q => \bank_queue0/set_order_q_30\,
      tail_r_0 => tail_r_0,
      was_priority => was_priority,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(1)
    );
\bank_cntrl[2].bank0\: entity work.\migmig_7series_v2_0_bank_cntrl__parameterized1\
    port map (
      CLK => CLK,
      E(0) => \^p_51_out\,
      I1 => \^o3\,
      I10 => \n_42_bank_cntrl[3].bank0\,
      I11 => I11,
      I12 => \n_32_bank_cntrl[1].bank0\,
      I13 => \n_33_bank_cntrl[0].bank0\,
      I14 => \n_36_bank_cntrl[0].bank0\,
      I15 => \n_37_bank_cntrl[0].bank0\,
      I16 => n_12_bank_common0,
      I17 => I17,
      I18 => \^o10\,
      I19 => I19,
      I2 => n_6_bank_common0,
      I20 => \^o11\,
      I21 => \^o14\,
      I22(0) => I22(0),
      I23(1 downto 0) => sending_pre(3 downto 2),
      I24 => I24,
      I25 => I16,
      I26 => I26,
      I27(0) => I27(0),
      I28 => I21,
      I29 => \^maint_wip_r\,
      I3 => n_9_arb_mux0,
      I30 => \n_37_bank_cntrl[1].bank0\,
      I31 => \n_58_bank_cntrl[0].bank0\,
      I32 => \n_48_bank_cntrl[3].bank0\,
      I33 => \n_38_bank_cntrl[1].bank0\,
      I34 => \n_59_bank_cntrl[0].bank0\,
      I35 => \n_49_bank_cntrl[3].bank0\,
      I36 => \n_51_bank_cntrl[3].bank0\,
      I37 => n_101_arb_mux0,
      I38(0) => p_34_out(10),
      I39 => \n_21_bank_cntrl[3].bank0\,
      I4 => \n_52_bank_cntrl[3].bank0\,
      I40 => \n_55_bank_cntrl[1].bank0\,
      I41 => \n_53_bank_cntrl[3].bank0\,
      I42 => \n_61_bank_cntrl[0].bank0\,
      I43 => \n_56_bank_cntrl[1].bank0\,
      I44 => \n_25_bank_cntrl[3].bank0\,
      I45 => \^o4\,
      I46 => \^o7\,
      I47 => \^o5\,
      I48 => n_103_arb_mux0,
      I49 => \^sent_col\,
      I5 => n_8_arb_mux0,
      I50 => I20,
      I51(3 downto 0) => I34(3 downto 0),
      I52(2 downto 0) => I35(2 downto 0),
      I53(9 downto 0) => I36(9 downto 0),
      I54 => \n_14_bank_cntrl[3].bank0\,
      I55 => \n_15_bank_cntrl[1].bank0\,
      I56 => \n_15_bank_cntrl[0].bank0\,
      I57 => \n_32_bank_cntrl[0].bank0\,
      I6 => n_26_arb_mux0,
      I7 => I7,
      I8 => I8,
      I9 => n_41_arb_mux0,
      O1 => \^o6\,
      O10 => \n_26_bank_cntrl[2].bank0\,
      O11 => \^o23\,
      O12 => \n_28_bank_cntrl[2].bank0\,
      O13(0) => sending_row(2),
      O14 => \^o12\,
      O15 => \n_33_bank_cntrl[2].bank0\,
      O16 => \n_34_bank_cntrl[2].bank0\,
      O17 => \n_35_bank_cntrl[2].bank0\,
      O18 => \n_36_bank_cntrl[2].bank0\,
      O19 => \n_37_bank_cntrl[2].bank0\,
      O2 => \n_17_bank_cntrl[2].bank0\,
      O20(11) => \^o53\(0),
      O20(10) => p_73_out(11),
      O20(9 downto 0) => p_73_out(9 downto 0),
      O21 => \n_50_bank_cntrl[2].bank0\,
      O22 => \n_51_bank_cntrl[2].bank0\,
      O23 => \n_56_bank_cntrl[2].bank0\,
      O24 => \n_57_bank_cntrl[2].bank0\,
      O25 => \n_58_bank_cntrl[2].bank0\,
      O26 => O26,
      O27 => O27,
      O28 => \n_59_bank_cntrl[2].bank0\,
      O29 => \n_60_bank_cntrl[2].bank0\,
      O3 => \^p_50_out\,
      O30 => \n_61_bank_cntrl[2].bank0\,
      O31(3 downto 0) => p_45_out(3 downto 0),
      O32(9 downto 0) => \bank_compare0/req_col_r_9\(9 downto 0),
      O4 => \n_20_bank_cntrl[2].bank0\,
      O43 => \^o43\,
      O46(2 downto 0) => \^o46\(2 downto 0),
      O5 => \n_21_bank_cntrl[2].bank0\,
      O6 => \n_22_bank_cntrl[2].bank0\,
      O7 => \n_23_bank_cntrl[2].bank0\,
      O8 => \n_24_bank_cntrl[2].bank0\,
      O9 => \n_25_bank_cntrl[2].bank0\,
      Q(1) => sending_col(2),
      Q(0) => sending_col(0),
      SR(0) => SR(0),
      act_this_rank_r(0) => act_this_rank_r(2),
      app_cmd_r2(0) => app_cmd_r2(0),
      auto_pre_r => auto_pre_r_12,
      col_wait_r => \bank_state0/col_wait_r\,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_18\,
      demand_priority_r => \bank_state0/demand_priority_r_15\,
      demand_priority_r_2 => \bank_state0/demand_priority_r\,
      demanded_prior_r => \bank_state0/demanded_prior_r_14\,
      demanded_prior_r_3 => \bank_state0/demanded_prior_r\,
      hi_priority => hi_priority,
      inhbt_wr => inhbt_wr,
      maint_req_r => maint_req_r,
      mc_address_ns(0) => mc_address_ns(36),
      mc_cs_n_ns(0) => \^mc_cs_n_ns\(0),
      ofs_rdy_r => \bank_state0/ofs_rdy_r_13\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_11\,
      ofs_rdy_r0_0 => \bank_state0/ofs_rdy_r0_10\,
      ofs_rdy_r0_1 => \bank_state0/ofs_rdy_r0\,
      order_q_r(1 downto 0) => \bank_queue0/order_q_r\(1 downto 0),
      order_q_r_5(1 downto 0) => \bank_queue0/order_q_r_2\(1 downto 0),
      order_q_r_7(1 downto 0) => \bank_queue0/order_q_r_21\(1 downto 0),
      override_demand_ns => \bank_state0/override_demand_ns\,
      override_demand_r => \bank_state0/override_demand_r\,
      p_103_out => p_103_out,
      p_106_out => p_106_out,
      p_126_out => p_126_out,
      p_142_out => p_142_out,
      p_145_out => p_145_out,
      p_25_out => p_25_out,
      p_28_out => p_28_out,
      p_48_out => p_48_out,
      p_54_out => p_54_out,
      p_67_out => p_67_out,
      p_71_out => p_71_out,
      p_76_out => p_76_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      rd_this_rank_r(0) => rd_this_rank_r(2),
      req_bank_rdy_ns => \bank_state0/req_bank_rdy_ns_16\,
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r_17\,
      row(12 downto 0) => row(12 downto 0),
      set_order_q => \bank_queue0/set_order_q_28\,
      set_order_q_4 => \bank_queue0/set_order_q\,
      set_order_q_6 => \bank_queue0/set_order_q_30\,
      set_order_q_8 => \bank_queue0/set_order_q_29\,
      tail_r_1 => tail_r_1,
      was_priority => was_priority,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(2)
    );
\bank_cntrl[3].bank0\: entity work.\migmig_7series_v2_0_bank_cntrl__parameterized2\
    port map (
      CLK => CLK,
      E(0) => \^p_12_out\,
      I1 => \^o3\,
      I10 => I10,
      I11 => I11,
      I12 => n_27_arb_mux0,
      I13 => \n_26_bank_cntrl[2].bank0\,
      I14 => n_41_arb_mux0,
      I15 => \n_31_bank_cntrl[0].bank0\,
      I16 => \n_36_bank_cntrl[0].bank0\,
      I17 => I17,
      I18 => \n_37_bank_cntrl[0].bank0\,
      I19 => I19,
      I2 => n_6_bank_common0,
      I20 => n_12_bank_common0,
      I21 => \^o12\,
      I22 => \^o11\,
      I23(0) => I23(0),
      I24 => \^o10\,
      I25 => \^o4\,
      I26 => I24,
      I27 => I26,
      I28 => I16,
      I29(0) => I27(0),
      I3 => \n_60_bank_cntrl[2].bank0\,
      I30 => I21,
      I31 => \^maint_wip_r\,
      I32 => \n_33_bank_cntrl[2].bank0\,
      I33 => \n_37_bank_cntrl[1].bank0\,
      I34 => \n_58_bank_cntrl[0].bank0\,
      I35 => \n_34_bank_cntrl[2].bank0\,
      I36 => \n_38_bank_cntrl[1].bank0\,
      I37 => \n_59_bank_cntrl[0].bank0\,
      I38 => \n_55_bank_cntrl[1].bank0\,
      I39 => \n_51_bank_cntrl[2].bank0\,
      I4 => \n_61_bank_cntrl[2].bank0\,
      I40 => \n_61_bank_cntrl[0].bank0\,
      I41 => n_104_arb_mux0,
      I42 => \^sent_col\,
      I43 => I20,
      I44(3 downto 0) => I34(3 downto 0),
      I45(2 downto 0) => I35(2 downto 0),
      I46(9 downto 0) => I36(9 downto 0),
      I47 => \n_17_bank_cntrl[2].bank0\,
      I48 => \n_15_bank_cntrl[1].bank0\,
      I49 => \n_15_bank_cntrl[0].bank0\,
      I5 => n_12_arb_mux0,
      I50 => \n_28_bank_cntrl[0].bank0\,
      I51 => \n_29_bank_cntrl[0].bank0\,
      I52 => I25,
      I6(0) => \arb_row_col0/col_arb0/p_5_in\,
      I7 => \n_60_bank_cntrl[0].bank0\,
      I8 => n_8_arb_mux0,
      I9 => I9,
      O1 => \^o7\,
      O10 => \n_25_bank_cntrl[3].bank0\,
      O11(12) => \^o54\(0),
      O11(11 downto 0) => p_34_out(11 downto 0),
      O12 => \n_39_bank_cntrl[3].bank0\,
      O13(0) => sending_row(3),
      O14(0) => sending_pre(3),
      O15 => \^o22\,
      O16 => \n_41_bank_cntrl[3].bank0\,
      O17 => \n_42_bank_cntrl[3].bank0\,
      O18 => \^o14\,
      O19 => \n_48_bank_cntrl[3].bank0\,
      O2 => \n_14_bank_cntrl[3].bank0\,
      O20 => \n_49_bank_cntrl[3].bank0\,
      O21 => \n_50_bank_cntrl[3].bank0\,
      O22 => \n_51_bank_cntrl[3].bank0\,
      O23 => \n_52_bank_cntrl[3].bank0\,
      O24 => \n_53_bank_cntrl[3].bank0\,
      O25(3 downto 0) => p_6_out(3 downto 0),
      O26(9 downto 0) => \bank_compare0/req_col_r_19\(9 downto 0),
      O3 => \^p_11_out\,
      O30 => O30,
      O31 => O31,
      O4 => \n_19_bank_cntrl[3].bank0\,
      O41 => O41,
      O42 => \^o42\,
      O45(2 downto 0) => \^o45\(2 downto 0),
      O5 => \n_20_bank_cntrl[3].bank0\,
      O6 => \n_21_bank_cntrl[3].bank0\,
      O7 => \n_22_bank_cntrl[3].bank0\,
      O8 => \n_23_bank_cntrl[3].bank0\,
      O9 => \n_24_bank_cntrl[3].bank0\,
      Q(2) => sending_col(3),
      Q(1 downto 0) => sending_col(1 downto 0),
      act_this_rank_r(0) => act_this_rank_r(3),
      app_cmd_r2(0) => app_cmd_r2(0),
      auto_pre_r => auto_pre_r_20,
      cs_en2 => cs_en2,
      demand_act_priority_r => \bank_state0/demand_act_priority_r_27\,
      demand_priority_r => \bank_state0/demand_priority_r_24\,
      demand_priority_r_0 => \bank_state0/demand_priority_r_5\,
      demanded_prior_r => \bank_state0/demanded_prior_r_23\,
      demanded_prior_r_1 => \bank_state0/demanded_prior_r_4\,
      hi_priority => hi_priority,
      inhbt_wr => inhbt_wr,
      maint_req_r => maint_req_r,
      ofs_rdy_r => \bank_state0/ofs_rdy_r_22\,
      ofs_rdy_r0 => \bank_state0/ofs_rdy_r0_10\,
      order_q_r(1 downto 0) => \bank_queue0/order_q_r_21\(1 downto 0),
      override_demand_r => \bank_state0/override_demand_r\,
      p_106_out => p_106_out,
      p_126_out => p_126_out,
      p_132_out => p_132_out,
      p_145_out => p_145_out,
      p_25_out => p_25_out,
      p_28_out => p_28_out,
      p_32_out => p_32_out,
      p_37_out => p_37_out,
      p_48_out => p_48_out,
      p_67_out => p_67_out,
      p_87_out => p_87_out,
      p_9_out => p_9_out,
      rd_this_rank_r(0) => rd_this_rank_r(3),
      req_bank_rdy_ns => \bank_state0/req_bank_rdy_ns_25\,
      req_bank_rdy_r => \bank_state0/req_bank_rdy_r_26\,
      row(12 downto 0) => row(12 downto 0),
      set_order_q => \bank_queue0/set_order_q_29\,
      tail_r_2 => tail_r_2,
      was_priority => was_priority,
      was_wr => was_wr,
      wr_this_rank_r(0) => wr_this_rank_r(3)
    );
bank_common0: entity work.migmig_7series_v2_0_bank_common
    port map (
      CLK => CLK,
      E(0) => \^p_90_out\,
      I1 => \^o1\,
      I11 => I11,
      I16 => I16,
      I17 => I17,
      I2 => I2,
      I21 => I21,
      I25 => I25,
      I28 => I28,
      I3(0) => \^p_12_out\,
      I32(1 downto 0) => I32(1 downto 0),
      I33 => I33,
      I4(0) => \^p_51_out\,
      I5 => \n_15_bank_cntrl[0].bank0\,
      I6 => \^o10\,
      I7 => \^o14\,
      I8 => \^o11\,
      I9 => \^o12\,
      O1 => O2,
      O2 => \^insert_maint_r\,
      O22 => \^o22\,
      O23 => \^o23\,
      O24 => \^o24\,
      O25 => \^o25\,
      O29 => \^o29\,
      O3 => \^maint_wip_r\,
      O34 => O34,
      O35 => O35,
      O37 => O37,
      O38 => O38,
      O4 => n_6_bank_common0,
      O40 => \^o40\,
      O42 => \^o42\,
      O43 => \^o43\,
      O5 => O8,
      O52 => O52,
      O6 => n_11_bank_common0,
      O7 => n_12_bank_common0,
      O8 => n_19_bank_common0,
      O9 => \^o3\,
      Q(0) => O18(0),
      app_en_r2 => app_en_r2,
      hi_priority => hi_priority,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_zq_r => maint_zq_r,
      p_11_out => \^p_11_out\,
      p_126_out => p_126_out,
      p_128_out => \^p_128_out\,
      p_129_out => \^p_129_out\,
      p_48_out => p_48_out,
      p_50_out => \^p_50_out\,
      p_87_out => p_87_out,
      p_89_out => \^p_89_out\,
      p_9_out => p_9_out,
      set_order_q => \bank_queue0/set_order_q_30\,
      set_order_q_0 => \bank_queue0/set_order_q_29\,
      set_order_q_1 => \bank_queue0/set_order_q_28\,
      set_order_q_2 => \bank_queue0/set_order_q\,
      was_priority => was_priority,
      was_wr => was_wr,
      was_wr0 => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_mc_phy is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_54_in : out STD_LOGIC;
    p_53_in : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_62_in : out STD_LOGIC;
    p_61_in : out STD_LOGIC;
    p_38_in : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    p_50_in : out STD_LOGIC;
    p_49_in : out STD_LOGIC;
    p_58_in : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    p_46_in : out STD_LOGIC;
    p_45_in : out STD_LOGIC;
    p_34_in : out STD_LOGIC;
    p_33_in : out STD_LOGIC;
    p_42_in : out STD_LOGIC;
    p_41_in : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_30_in : out STD_LOGIC;
    p_29_in_0 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    O12 : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    O13 : out STD_LOGIC;
    p_17_in : out STD_LOGIC;
    O14 : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O15 : out STD_LOGIC;
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    O16 : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    phy_mc_go : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O20 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    O23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_1 : out STD_LOGIC;
    O50 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_2 : out STD_LOGIC;
    O51 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    O53 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_3 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O59 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    O60 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_dq_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O64 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O65 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O66 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O67 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    if_empty_v : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC;
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    O121 : out STD_LOGIC;
    O122 : out STD_LOGIC;
    O123 : out STD_LOGIC;
    O124 : out STD_LOGIC;
    O125 : out STD_LOGIC;
    O126 : out STD_LOGIC;
    O127 : out STD_LOGIC;
    O128 : out STD_LOGIC;
    O129 : out STD_LOGIC;
    O130 : out STD_LOGIC;
    O131 : out STD_LOGIC;
    A_pi_counter_load_en40_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    A_pi_fine_enable44_out : in STD_LOGIC;
    A_pi_fine_inc42_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    A_pi_rst_dqs_find46_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable58_out : in STD_LOGIC;
    A_po_fine_enable60_out : in STD_LOGIC;
    A_po_fine_inc56_out : in STD_LOGIC;
    O40 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_55_out : in STD_LOGIC;
    A_idelay_ce134_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I3 : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_39_out : in STD_LOGIC;
    p_51_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    p_35_out : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    ofifo_rst0 : in STD_LOGIC;
    B_po_coarse_enable92_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    B_po_fine_enable95_out : in STD_LOGIC;
    B_po_fine_inc89_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en100_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    C_pi_fine_enable104_out : in STD_LOGIC;
    C_pi_fine_inc102_out : in STD_LOGIC;
    I6 : in STD_LOGIC;
    C_pi_rst_dqs_find106_out : in STD_LOGIC;
    O52 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable118_out : in STD_LOGIC;
    C_po_fine_enable120_out : in STD_LOGIC;
    C_po_fine_inc116_out : in STD_LOGIC;
    O49 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O43 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O42 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I7 : in STD_LOGIC;
    C_idelay_ce124_out : in STD_LOGIC;
    I8 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    ififo_rst0_6 : in STD_LOGIC;
    ofifo_rst0_7 : in STD_LOGIC;
    O31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O27 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O26 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    phy_ctl_wr_i2 : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I14 : in STD_LOGIC;
    pll_locked_i : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    I17 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I18 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I19 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_pwron_cke_done_r : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I23 : in STD_LOGIC;
    I32 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_mc_phy : entity is "mig_7series_v2_0_ddr_mc_phy";
end migmig_7series_v2_0_ddr_mc_phy;

architecture STRUCTURE of migmig_7series_v2_0_ddr_mc_phy is
  signal \^o1\ : STD_LOGIC;
  signal \ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\ : STD_LOGIC;
  signal \ddr_byte_lane_C.ddr_byte_lane_C/rst_r4\ : STD_LOGIC;
  signal \^idelay_ld_rst\ : STD_LOGIC;
  signal n_0_idelay_ld_rst_i_1 : STD_LOGIC;
  signal \n_0_mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : STD_LOGIC;
  signal \n_0_mcGo_r_reg[14]_u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\ : STD_LOGIC;
  signal n_0_mcGo_r_reg_gate : STD_LOGIC;
  signal n_0_mcGo_r_reg_r : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_0 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_1 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_10 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_11 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_12 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_13 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_2 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_3 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_4 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_5 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_6 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_7 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_8 : STD_LOGIC;
  signal n_0_mcGo_r_reg_r_9 : STD_LOGIC;
  signal n_0_phaser_ref_i_i_1 : STD_LOGIC;
  signal \n_0_rclk_delay_reg[10]_srl11_i_1\ : STD_LOGIC;
  signal n_0_rst_out_i_1 : STD_LOGIC;
  signal \n_30_ddr_phy_4lanes_0.u_ddr_phy_4lanes\ : STD_LOGIC;
  signal \n_54_ddr_phy_4lanes_0.u_ddr_phy_4lanes\ : STD_LOGIC;
  signal \n_57_ddr_phy_4lanes_0.u_ddr_phy_4lanes\ : STD_LOGIC;
  signal \n_58_ddr_phy_4lanes_0.u_ddr_phy_4lanes\ : STD_LOGIC;
  signal \n_5_ddr_phy_4lanes_0.u_ddr_phy_4lanes\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^phy_mc_go\ : STD_LOGIC;
  signal rclk_delay_11 : STD_LOGIC;
  signal rst_primitives : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\ : label is "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ";
begin
  O1 <= \^o1\;
  idelay_ld_rst <= \^idelay_ld_rst\;
  phy_mc_go <= \^phy_mc_go\;
calib_ctl_wren_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^phy_mc_go\,
      I1 => cnt_pwron_cke_done_r,
      O => p_29_in
    );
\ddr_phy_4lanes_0.u_ddr_phy_4lanes\: entity work.migmig_7series_v2_0_ddr_phy_4lanes
    port map (
      A_idelay_ce134_out => A_idelay_ce134_out,
      A_pi_counter_load_en40_out => A_pi_counter_load_en40_out,
      A_pi_fine_enable44_out => A_pi_fine_enable44_out,
      A_pi_fine_inc42_out => A_pi_fine_inc42_out,
      A_pi_rst_dqs_find46_out => A_pi_rst_dqs_find46_out,
      A_po_coarse_enable58_out => A_po_coarse_enable58_out,
      A_po_fine_enable60_out => A_po_fine_enable60_out,
      A_po_fine_inc56_out => A_po_fine_inc56_out,
      B_po_coarse_enable92_out => B_po_coarse_enable92_out,
      B_po_fine_enable95_out => B_po_fine_enable95_out,
      B_po_fine_inc89_out => B_po_fine_inc89_out,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_idelay_ce124_out => C_idelay_ce124_out,
      C_pi_counter_load_en100_out => C_pi_counter_load_en100_out,
      C_pi_fine_enable104_out => C_pi_fine_enable104_out,
      C_pi_fine_inc102_out => C_pi_fine_inc102_out,
      C_pi_rst_dqs_find106_out => C_pi_rst_dqs_find106_out,
      C_po_coarse_enable118_out => C_po_coarse_enable118_out,
      C_po_fine_enable120_out => C_po_fine_enable120_out,
      C_po_fine_inc116_out => C_po_fine_inc116_out,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(2 downto 0) => D4(2 downto 0),
      D5(7 downto 0) => D5(7 downto 0),
      D6(7 downto 0) => D6(7 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      I1 => I1,
      I10 => I8,
      I11 => I9,
      I12 => I10,
      I13 => I11,
      I14 => I12,
      I15 => I13,
      I16 => n_0_phaser_ref_i_i_1,
      I17 => n_0_rst_out_i_1,
      I18 => n_0_idelay_ld_rst_i_1,
      I19 => \n_0_rclk_delay_reg[10]_srl11_i_1\,
      I2 => I2,
      I20 => I16,
      I21 => I17,
      I22 => I18,
      I23 => I19,
      I24 => I20,
      I25(34 downto 0) => I21(34 downto 0),
      I26(0) => I22(0),
      I27 => I23,
      I28(0) => I24(0),
      I3 => \ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\,
      I32(63 downto 0) => I32(63 downto 0),
      I33(63 downto 0) => I33(63 downto 0),
      I34(7 downto 0) => I34(7 downto 0),
      I35(7 downto 0) => I35(7 downto 0),
      I4 => I3,
      I5 => I4,
      I6 => I5,
      I7 => I6,
      I8 => \ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\,
      I9 => I7,
      O1 => \n_5_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O10 => O8,
      O100 => O96,
      O101 => O97,
      O102 => O98,
      O103 => O99,
      O104 => O100,
      O105 => O101,
      O106 => O102,
      O107 => O103,
      O108 => O104,
      O109 => O105,
      O11 => O9,
      O110 => O106,
      O111 => O107,
      O112 => O108,
      O113 => O109,
      O114 => O110,
      O115 => O111,
      O116 => O112,
      O117 => O113,
      O118 => O114,
      O119 => O115,
      O12 => O10,
      O120 => O116,
      O121 => O117,
      O122 => O118,
      O123 => O119,
      O124 => O120,
      O125 => O121,
      O126 => O122,
      O127 => O123,
      O128 => O124,
      O129 => O125,
      O13 => O11,
      O130 => O126,
      O131 => O127,
      O132 => O128,
      O133 => O129,
      O134 => O130,
      O135 => O131,
      O14 => O12,
      O15 => O13,
      O16 => O14,
      O17 => O15,
      O18 => \n_54_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O19 => \n_57_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O2 => \^o1\,
      O20 => \n_58_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O21 => O17,
      O22 => O18,
      O23 => O19,
      O24(2 downto 0) => O24(2 downto 0),
      O25(3 downto 0) => O25(3 downto 0),
      O26(2 downto 0) => O26(2 downto 0),
      O27(6 downto 0) => O27(6 downto 0),
      O28(7 downto 0) => O28(7 downto 0),
      O29(3 downto 0) => O29(3 downto 0),
      O3 => O2,
      O30(3 downto 0) => O30(3 downto 0),
      O31(3 downto 0) => O31(3 downto 0),
      O32(7 downto 0) => O32(7 downto 0),
      O33(7 downto 0) => O33(7 downto 0),
      O34(7 downto 0) => O34(7 downto 0),
      O35(7 downto 0) => O35(7 downto 0),
      O36(7 downto 0) => O36(7 downto 0),
      O37(7 downto 0) => O37(7 downto 0),
      O38(7 downto 0) => O38(7 downto 0),
      O39(7 downto 0) => O39(7 downto 0),
      O4 => O3,
      O40(7 downto 0) => O40(7 downto 0),
      O41(7 downto 0) => O41(7 downto 0),
      O42(7 downto 0) => O42(7 downto 0),
      O43(7 downto 0) => O43(7 downto 0),
      O44(7 downto 0) => O44(7 downto 0),
      O45(7 downto 0) => O45(7 downto 0),
      O46(7 downto 0) => O46(7 downto 0),
      O47(7 downto 0) => O47(7 downto 0),
      O48(7 downto 0) => O48(7 downto 0),
      O49(7 downto 0) => O49(7 downto 0),
      O5 => O4,
      O50 => O20,
      O51 => O21,
      O52(5 downto 0) => O52(5 downto 0),
      O53 => O22,
      O54(3 downto 0) => O23(3 downto 0),
      O55(3 downto 0) => O50(3 downto 0),
      O56 => O51,
      O57(3 downto 0) => O53(3 downto 0),
      O58 => O54,
      O59(3 downto 0) => O55(3 downto 0),
      O6(1 downto 0) => O5(1 downto 0),
      O60 => O56,
      O61 => O57,
      O62(3 downto 0) => O58(3 downto 0),
      O63(67 downto 0) => O59(67 downto 0),
      O64(3 downto 0) => O60(3 downto 0),
      O65 => O61,
      O66 => O62,
      O67(3 downto 0) => O63(3 downto 0),
      O68(65 downto 0) => O64(65 downto 0),
      O69(3 downto 0) => O65(3 downto 0),
      O7 => \n_30_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O70(9 downto 0) => O66(9 downto 0),
      O71(5 downto 0) => O67(5 downto 0),
      O72 => O68,
      O73 => O69,
      O74 => O70,
      O75 => O71,
      O76 => O72,
      O77 => O73,
      O78 => O74,
      O79 => O75,
      O8 => O6,
      O80 => O76,
      O81 => O77,
      O82 => O78,
      O83 => O79,
      O84 => O80,
      O85 => O81,
      O86 => O82,
      O87 => O83,
      O88 => O84,
      O89 => O85,
      O9 => O7,
      O90 => O86,
      O91 => O87,
      O92 => O88,
      O93 => O89,
      O94 => O90,
      O95 => O91,
      O96 => O92,
      O97 => O93,
      O98 => O94,
      O99 => O95,
      Q(10 downto 0) => Q(10 downto 0),
      SR(0) => SR(0),
      app_rd_data(127 downto 0) => app_rd_data(127 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(0) => calib_sel(0),
      calib_wrdata_en => calib_wrdata_en,
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_ck_p(0) => ddr2_ck_p(0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \^idelay_ld_rst\,
      if_empty_v => if_empty_v,
      ififo_rst0 => ififo_rst0,
      ififo_rst0_6 => ififo_rst0_6,
      iserdes_clk => \ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk\,
      iserdes_clk_0 => \ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk\,
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_out(11 downto 0) => mem_dq_out(11 downto 0),
      mem_out(32 downto 0) => mem_out(32 downto 0),
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      ofifo_rst0 => ofifo_rst0,
      ofifo_rst0_7 => ofifo_rst0_7,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in => p_0_in,
      p_0_in1_in => p_0_in1_in,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in_0 => p_29_in_0,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_33_in => p_33_in,
      p_34_in => p_34_in,
      p_35_out => p_35_out,
      p_37_in => p_37_in,
      p_38_in => p_38_in,
      p_39_out => p_39_out,
      p_3_in => p_3_in,
      p_41_in => p_41_in,
      p_42_in => p_42_in,
      p_43_out => p_43_out,
      p_45_in => p_45_in,
      p_46_in => p_46_in,
      p_47_out => p_47_out,
      p_49_in => p_49_in,
      p_50_in => p_50_in,
      p_51_out => p_51_out,
      p_53_in => p_53_in,
      p_54_in => p_54_in,
      p_55_out => p_55_out,
      p_57_in => p_57_in,
      p_58_in => p_58_in,
      p_59_out => p_59_out,
      p_5_in => p_5_in,
      p_61_in => p_61_in,
      p_62_in => p_62_in,
      p_63_out => p_63_out,
      p_9_in => p_9_in,
      phy_ctl_wr_i2 => phy_ctl_wr_i2,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      pll_locked => pll_locked,
      rclk_delay_11 => rclk_delay_11,
      ref_dll_lock => ref_dll_lock,
      rst_primitives => rst_primitives,
      rst_r4 => \ddr_byte_lane_C.ddr_byte_lane_C/rst_r4\,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
idelay_ld_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \ddr_byte_lane_C.ddr_byte_lane_C/rst_r4\,
      I1 => \^idelay_ld_rst\,
      I2 => \^o1\,
      O => n_0_idelay_ld_rst_i_1
    );
\mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\: unisim.vcomponents.SRL16E
    port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => CLK,
      D => \n_57_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      Q => \n_0_mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\
    );
\mcGo_r_reg[14]_u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => \n_0_mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12\,
      Q => \n_0_mcGo_r_reg[14]_u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\,
      R => '0'
    );
\mcGo_r_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_gate,
      Q => \^phy_mc_go\,
      R => I15
    );
mcGo_r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_mcGo_r_reg[14]_u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13\,
      I1 => n_0_mcGo_r_reg_r_13,
      O => n_0_mcGo_r_reg_gate
    );
mcGo_r_reg_r: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => '1',
      Q => n_0_mcGo_r_reg_r,
      R => I15
    );
mcGo_r_reg_r_0: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r,
      Q => n_0_mcGo_r_reg_r_0,
      R => I15
    );
mcGo_r_reg_r_1: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_0,
      Q => n_0_mcGo_r_reg_r_1,
      R => I15
    );
mcGo_r_reg_r_10: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_9,
      Q => n_0_mcGo_r_reg_r_10,
      R => I15
    );
mcGo_r_reg_r_11: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_10,
      Q => n_0_mcGo_r_reg_r_11,
      R => I15
    );
mcGo_r_reg_r_12: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_11,
      Q => n_0_mcGo_r_reg_r_12,
      R => I15
    );
mcGo_r_reg_r_13: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_12,
      Q => n_0_mcGo_r_reg_r_13,
      R => I15
    );
mcGo_r_reg_r_2: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_1,
      Q => n_0_mcGo_r_reg_r_2,
      R => I15
    );
mcGo_r_reg_r_3: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_2,
      Q => n_0_mcGo_r_reg_r_3,
      R => I15
    );
mcGo_r_reg_r_4: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_3,
      Q => n_0_mcGo_r_reg_r_4,
      R => I15
    );
mcGo_r_reg_r_5: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_4,
      Q => n_0_mcGo_r_reg_r_5,
      R => I15
    );
mcGo_r_reg_r_6: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_5,
      Q => n_0_mcGo_r_reg_r_6,
      R => I15
    );
mcGo_r_reg_r_7: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_6,
      Q => n_0_mcGo_r_reg_r_7,
      R => I15
    );
mcGo_r_reg_r_8: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_7,
      Q => n_0_mcGo_r_reg_r_8,
      R => I15
    );
mcGo_r_reg_r_9: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_0_mcGo_r_reg_r_8,
      Q => n_0_mcGo_r_reg_r_9,
      R => I15
    );
phaser_ref_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => I14,
      I1 => pll_locked_i,
      O => n_0_phaser_ref_i_i_1
    );
pi_phase_locked_all_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_5_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      I1 => \n_30_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O => O16
    );
\rclk_delay_reg[10]_srl11_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rst_primitives,
      O => \n_0_rclk_delay_reg[10]_srl11_i_1\
    );
rst_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rclk_delay_11,
      I1 => \n_58_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O => n_0_rst_out_i_1
    );
rst_primitives_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_54_ddr_phy_4lanes_0.u_ddr_phy_4lanes\,
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_mc_phy_wrapper is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pi_dqs_found_lanes : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A_rst_primitives : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    O1 : out STD_LOGIC;
    idelay_ld_rst : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    phy_mc_go : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O10 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    phy_rddata_en : out STD_LOGIC;
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_1 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_2 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en_3 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O50 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O51 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O53 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O54 : out STD_LOGIC;
    O55 : out STD_LOGIC;
    O56 : out STD_LOGIC;
    if_empty_v : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    O57 : out STD_LOGIC;
    O58 : out STD_LOGIC;
    O59 : out STD_LOGIC;
    O60 : out STD_LOGIC;
    O61 : out STD_LOGIC;
    O62 : out STD_LOGIC;
    O63 : out STD_LOGIC;
    O64 : out STD_LOGIC;
    O65 : out STD_LOGIC;
    O66 : out STD_LOGIC;
    O67 : out STD_LOGIC;
    O68 : out STD_LOGIC;
    O69 : out STD_LOGIC;
    O70 : out STD_LOGIC;
    O71 : out STD_LOGIC;
    O72 : out STD_LOGIC;
    O73 : out STD_LOGIC;
    O74 : out STD_LOGIC;
    O75 : out STD_LOGIC;
    O76 : out STD_LOGIC;
    O77 : out STD_LOGIC;
    O78 : out STD_LOGIC;
    O79 : out STD_LOGIC;
    O80 : out STD_LOGIC;
    O81 : out STD_LOGIC;
    O82 : out STD_LOGIC;
    O83 : out STD_LOGIC;
    O84 : out STD_LOGIC;
    O85 : out STD_LOGIC;
    O86 : out STD_LOGIC;
    O87 : out STD_LOGIC;
    O88 : out STD_LOGIC;
    O89 : out STD_LOGIC;
    O90 : out STD_LOGIC;
    O91 : out STD_LOGIC;
    O92 : out STD_LOGIC;
    O93 : out STD_LOGIC;
    O94 : out STD_LOGIC;
    O95 : out STD_LOGIC;
    O96 : out STD_LOGIC;
    O97 : out STD_LOGIC;
    O98 : out STD_LOGIC;
    O99 : out STD_LOGIC;
    O100 : out STD_LOGIC;
    O101 : out STD_LOGIC;
    O102 : out STD_LOGIC;
    O103 : out STD_LOGIC;
    O104 : out STD_LOGIC;
    O105 : out STD_LOGIC;
    O106 : out STD_LOGIC;
    O107 : out STD_LOGIC;
    O108 : out STD_LOGIC;
    O109 : out STD_LOGIC;
    O110 : out STD_LOGIC;
    O111 : out STD_LOGIC;
    O112 : out STD_LOGIC;
    O113 : out STD_LOGIC;
    O114 : out STD_LOGIC;
    O115 : out STD_LOGIC;
    O116 : out STD_LOGIC;
    O117 : out STD_LOGIC;
    O118 : out STD_LOGIC;
    O119 : out STD_LOGIC;
    O120 : out STD_LOGIC;
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en_0 : in STD_LOGIC;
    wr_en_4 : in STD_LOGIC;
    wr_en_5 : in STD_LOGIC;
    A_pi_counter_load_en40_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    A_pi_fine_enable44_out : in STD_LOGIC;
    A_pi_fine_inc42_out : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    A_pi_rst_dqs_find46_out : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    COUNTERLOADVAL : in STD_LOGIC_VECTOR ( 5 downto 0 );
    A_po_coarse_enable58_out : in STD_LOGIC;
    A_po_fine_enable60_out : in STD_LOGIC;
    A_po_fine_inc56_out : in STD_LOGIC;
    O40 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O39 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O38 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O37 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O36 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O33 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A_idelay_ce134_out : in STD_LOGIC;
    idelay_inc : in STD_LOGIC;
    I2 : in STD_LOGIC;
    ififo_rst0 : in STD_LOGIC;
    ofifo_rst0 : in STD_LOGIC;
    B_po_coarse_enable92_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    B_po_fine_enable95_out : in STD_LOGIC;
    B_po_fine_inc89_out : in STD_LOGIC;
    D0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C_pi_counter_load_en100_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    C_pi_fine_enable104_out : in STD_LOGIC;
    C_pi_fine_inc102_out : in STD_LOGIC;
    C_pi_rst_dqs_find106_out : in STD_LOGIC;
    O52 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C_po_coarse_enable118_out : in STD_LOGIC;
    C_po_fine_enable120_out : in STD_LOGIC;
    C_po_fine_inc116_out : in STD_LOGIC;
    O49 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O48 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O47 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O46 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O45 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O44 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O43 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O42 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O41 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C_idelay_ce124_out : in STD_LOGIC;
    I5 : in STD_LOGIC;
    ififo_rst0_6 : in STD_LOGIC;
    ofifo_rst0_7 : in STD_LOGIC;
    O31 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O27 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    O26 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O24 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pll_locked : in STD_LOGIC;
    phy_read_calib : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    pll_locked_i : in STD_LOGIC;
    idle : in STD_LOGIC;
    mux_cmd_wren : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    calib_wrdata_en : in STD_LOGIC;
    I9 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    I10 : in STD_LOGIC;
    calib_cmd_wren : in STD_LOGIC;
    I11 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 32 downto 0 );
    I12 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    O5 : in STD_LOGIC;
    cnt_pwron_cke_done_r : in STD_LOGIC;
    mux_wrdata_en : in STD_LOGIC;
    I34 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I26 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    calib_sel : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_mc_phy_wrapper : entity is "mig_7series_v2_0_ddr_mc_phy_wrapper";
end migmig_7series_v2_0_ddr_mc_phy_wrapper;

architecture STRUCTURE of migmig_7series_v2_0_ddr_mc_phy_wrapper is
  signal \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq\ : STD_LOGIC;
  signal \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs\ : STD_LOGIC;
  signal \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs\ : STD_LOGIC;
  signal n_166_u_ddr_mc_phy : STD_LOGIC;
  signal n_171_u_ddr_mc_phy : STD_LOGIC;
  signal n_174_u_ddr_mc_phy : STD_LOGIC;
  signal n_27_u_ddr_mc_phy : STD_LOGIC;
  signal n_28_u_ddr_mc_phy : STD_LOGIC;
  signal n_29_u_ddr_mc_phy : STD_LOGIC;
  signal n_33_u_ddr_mc_phy : STD_LOGIC;
  signal n_34_u_ddr_mc_phy : STD_LOGIC;
  signal n_35_u_ddr_mc_phy : STD_LOGIC;
  signal n_37_u_ddr_mc_phy : STD_LOGIC;
  signal n_41_u_ddr_mc_phy : STD_LOGIC;
  signal n_43_u_ddr_mc_phy : STD_LOGIC;
  signal n_46_u_ddr_mc_phy : STD_LOGIC;
  signal n_5_u_ddr_mc_phy : STD_LOGIC;
  signal n_6_u_ddr_mc_phy : STD_LOGIC;
  signal n_9_u_ddr_mc_phy : STD_LOGIC;
  signal out_cas_n : STD_LOGIC;
  signal out_cke : STD_LOGIC;
  signal out_cs_n : STD_LOGIC;
  signal out_odt : STD_LOGIC;
  signal out_ras_n : STD_LOGIC;
  signal out_we_n : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_29_in_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_42_in : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_50_in : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_57_in : STD_LOGIC;
  signal p_58_in : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_61_in : STD_LOGIC;
  signal p_62_in : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal phy_ctl_wd_i1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal phy_ctl_wd_i2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal phy_ctl_wr_i1 : STD_LOGIC;
  signal phy_ctl_wr_i2 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[0].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[0].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[10].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[10].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[11].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[11].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[12].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[12].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[1].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[1].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[2].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[2].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[3].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[3].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[4].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[4].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[5].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[5].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[6].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[6].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[7].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[7].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[8].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[8].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_addr_obuf[9].u_addr_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_addr_obuf[9].u_addr_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[0].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[0].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[1].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[1].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_bank_obuf[2].u_bank_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_bank_obuf[2].u_bank_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_dm_obuf.loop_dm[0].u_dm_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dm_obuf.loop_dm[1].u_dm_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \gen_dm_obuf.loop_dm[1].u_dm_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of u_cas_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_cas_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_ras_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_ras_n_obuf : label is "DONT_CARE";
  attribute BOX_TYPE of u_we_n_obuf : label is "PRIMITIVE";
  attribute CAPACITANCE of u_we_n_obuf : label is "DONT_CARE";
begin
\cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_cke,
      O => ddr2_cke(0)
    );
\cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_odt,
      O => ddr2_odt(0)
    );
\gen_addr_obuf[0].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_24_in,
      O => ddr2_addr(0)
    );
\gen_addr_obuf[10].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_4_in,
      O => ddr2_addr(10)
    );
\gen_addr_obuf[11].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_2_in,
      O => ddr2_addr(11)
    );
\gen_addr_obuf[12].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_0_in,
      O => ddr2_addr(12)
    );
\gen_addr_obuf[1].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_22_in,
      O => ddr2_addr(1)
    );
\gen_addr_obuf[2].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_20_in,
      O => ddr2_addr(2)
    );
\gen_addr_obuf[3].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_18_in,
      O => ddr2_addr(3)
    );
\gen_addr_obuf[4].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_16_in,
      O => ddr2_addr(4)
    );
\gen_addr_obuf[5].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_14_in,
      O => ddr2_addr(5)
    );
\gen_addr_obuf[6].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_12_in,
      O => ddr2_addr(6)
    );
\gen_addr_obuf[7].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_10_in,
      O => ddr2_addr(7)
    );
\gen_addr_obuf[8].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_8_in,
      O => ddr2_addr(8)
    );
\gen_addr_obuf[9].u_addr_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_6_in,
      O => ddr2_addr(9)
    );
\gen_bank_obuf[0].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_166_u_ddr_mc_phy,
      O => ddr2_ba(0)
    );
\gen_bank_obuf[1].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_171_u_ddr_mc_phy,
      O => ddr2_ba(1)
    );
\gen_bank_obuf[2].u_bank_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_174_u_ddr_mc_phy,
      O => ddr2_ba(2)
    );
\gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_cs_n,
      O => ddr2_cs_n(0)
    );
\gen_dm_obuf.loop_dm[0].u_dm_obuf\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => n_9_u_ddr_mc_phy,
      O => ddr2_dm(0),
      T => p_3_in
    );
\gen_dm_obuf.loop_dm[1].u_dm_obuf\: unisim.vcomponents.OBUFT
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => p_1_in,
      O => ddr2_dm(1),
      T => n_46_u_ddr_mc_phy
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_62_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(0),
      O => p_63_out,
      T => p_61_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_37_u_ddr_mc_phy,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(10),
      O => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq\,
      T => p_21_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_41_u_ddr_mc_phy,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(11),
      O => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq\,
      T => p_17_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_35_u_ddr_mc_phy,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(12),
      O => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq\,
      T => p_13_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_29_u_ddr_mc_phy,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(13),
      O => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq\,
      T => p_9_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_43_u_ddr_mc_phy,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(14),
      O => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq\,
      T => p_5_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_33_u_ddr_mc_phy,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(15),
      O => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq\,
      T => n_34_u_ddr_mc_phy
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_58_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(1),
      O => p_59_out,
      T => p_57_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_54_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(2),
      O => p_55_out,
      T => p_53_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_50_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(3),
      O => p_51_out,
      T => p_49_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_46_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(4),
      O => p_47_out,
      T => p_45_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_42_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(5),
      O => p_43_out,
      T => p_41_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_38_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(6),
      O => p_39_out,
      T => p_37_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_34_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(7),
      O => p_35_out,
      T => p_33_in
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_30_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(8),
      O => p_31_out,
      T => p_29_in_0
    );
\gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq\: unisim.vcomponents.IOBUF_INTERMDISABLE
    generic map(
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => p_26_in,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dq(9),
      O => p_27_out,
      T => p_25_in
    );
\gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs\: unisim.vcomponents.IOBUFDS_INTERMDISABLE
    generic map(
      DQS_BIAS => "TRUE",
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_5_u_ddr_mc_phy,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dqs_p(0),
      IOB => ddr2_dqs_n(0),
      O => \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs\,
      T => n_6_u_ddr_mc_phy
    );
\gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs\: unisim.vcomponents.IOBUFDS_INTERMDISABLE
    generic map(
      DQS_BIAS => "TRUE",
      IOSTANDARD => "DEFAULT",
      SIM_DEVICE => "7SERIES",
      USE_IBUFDISABLE => "TRUE"
    )
    port map (
      I => n_27_u_ddr_mc_phy,
      IBUFDISABLE => idle,
      INTERMDISABLE => idle,
      IO => ddr2_dqs_p(1),
      IOB => ddr2_dqs_n(1),
      O => \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs\,
      T => n_28_u_ddr_mc_phy
    );
\genblk24.phy_ctl_pre_fifo_0\: entity work.migmig_7series_v2_0_ddr_of_pre_fifo
    port map (
      CLK => CLK,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I26 => I26,
      I9 => I9,
      O54 => O54,
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      wr_en_0 => wr_en_0
    );
\genblk24.phy_ctl_pre_fifo_1\: entity work.\migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0\
    port map (
      CLK => CLK,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I26 => I26,
      I9 => I9,
      O55 => O55,
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      wr_en_4 => wr_en_4
    );
\genblk24.phy_ctl_pre_fifo_2\: entity work.\migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0_6\
    port map (
      CLK => CLK,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I26 => I26,
      I9 => I9,
      O5 => O5,
      O56 => O56,
      SR(0) => SR(0),
      calib_cmd_wren => calib_cmd_wren,
      wr_en_5 => wr_en_5
    );
\phy_ctl_wd_i1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => phy_ctl_wd_i1(0),
      R => '0'
    );
\phy_ctl_wd_i1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(3),
      Q => phy_ctl_wd_i1(17),
      R => '0'
    );
\phy_ctl_wd_i1_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(4),
      Q => phy_ctl_wd_i1(18),
      R => '0'
    );
\phy_ctl_wd_i1_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(5),
      Q => phy_ctl_wd_i1(19),
      R => '0'
    );
\phy_ctl_wd_i1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(1),
      Q => phy_ctl_wd_i1(1),
      R => '0'
    );
\phy_ctl_wd_i1_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(6),
      Q => phy_ctl_wd_i1(20),
      R => '0'
    );
\phy_ctl_wd_i1_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(7),
      Q => phy_ctl_wd_i1(21),
      R => '0'
    );
\phy_ctl_wd_i1_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(8),
      Q => phy_ctl_wd_i1(22),
      R => '0'
    );
\phy_ctl_wd_i1_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(9),
      Q => phy_ctl_wd_i1(23),
      R => '0'
    );
\phy_ctl_wd_i1_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(10),
      Q => phy_ctl_wd_i1(24),
      R => '0'
    );
\phy_ctl_wd_i1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => D(2),
      Q => phy_ctl_wd_i1(2),
      R => '0'
    );
\phy_ctl_wd_i2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(0),
      Q => phy_ctl_wd_i2(0),
      R => '0'
    );
\phy_ctl_wd_i2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(17),
      Q => phy_ctl_wd_i2(17),
      R => '0'
    );
\phy_ctl_wd_i2_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(18),
      Q => phy_ctl_wd_i2(18),
      R => '0'
    );
\phy_ctl_wd_i2_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(19),
      Q => phy_ctl_wd_i2(19),
      R => '0'
    );
\phy_ctl_wd_i2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(1),
      Q => phy_ctl_wd_i2(1),
      R => '0'
    );
\phy_ctl_wd_i2_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(20),
      Q => phy_ctl_wd_i2(20),
      R => '0'
    );
\phy_ctl_wd_i2_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(21),
      Q => phy_ctl_wd_i2(21),
      R => '0'
    );
\phy_ctl_wd_i2_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(22),
      Q => phy_ctl_wd_i2(22),
      R => '0'
    );
\phy_ctl_wd_i2_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(23),
      Q => phy_ctl_wd_i2(23),
      R => '0'
    );
\phy_ctl_wd_i2_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(24),
      Q => phy_ctl_wd_i2(24),
      R => '0'
    );
\phy_ctl_wd_i2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wd_i1(2),
      Q => phy_ctl_wd_i2(2),
      R => '0'
    );
phy_ctl_wr_i1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mux_cmd_wren,
      Q => phy_ctl_wr_i1,
      R => '0'
    );
phy_ctl_wr_i2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => phy_ctl_wr_i1,
      Q => phy_ctl_wr_i2,
      R => '0'
    );
u_cas_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_cas_n,
      O => ddr2_cas_n
    );
u_ddr_mc_phy: entity work.migmig_7series_v2_0_ddr_mc_phy
    port map (
      A_idelay_ce134_out => A_idelay_ce134_out,
      A_pi_counter_load_en40_out => A_pi_counter_load_en40_out,
      A_pi_fine_enable44_out => A_pi_fine_enable44_out,
      A_pi_fine_inc42_out => A_pi_fine_inc42_out,
      A_pi_rst_dqs_find46_out => A_pi_rst_dqs_find46_out,
      A_po_coarse_enable58_out => A_po_coarse_enable58_out,
      A_po_fine_enable60_out => A_po_fine_enable60_out,
      A_po_fine_inc56_out => A_po_fine_inc56_out,
      B_po_coarse_enable92_out => B_po_coarse_enable92_out,
      B_po_fine_enable95_out => B_po_fine_enable95_out,
      B_po_fine_inc89_out => B_po_fine_inc89_out,
      CLK => CLK,
      COUNTERLOADVAL(5 downto 0) => COUNTERLOADVAL(5 downto 0),
      C_idelay_ce124_out => C_idelay_ce124_out,
      C_pi_counter_load_en100_out => C_pi_counter_load_en100_out,
      C_pi_fine_enable104_out => C_pi_fine_enable104_out,
      C_pi_fine_inc102_out => C_pi_fine_inc102_out,
      C_pi_rst_dqs_find106_out => C_pi_rst_dqs_find106_out,
      C_po_coarse_enable118_out => C_po_coarse_enable118_out,
      C_po_fine_enable120_out => C_po_fine_enable120_out,
      C_po_fine_inc116_out => C_po_fine_inc116_out,
      D0(3 downto 0) => D0(3 downto 0),
      D1(3 downto 0) => D1(3 downto 0),
      D2(3 downto 0) => D2(3 downto 0),
      D3(3 downto 0) => D3(3 downto 0),
      D4(2 downto 0) => D4(2 downto 0),
      D5(7 downto 0) => D5(7 downto 0),
      D6(7 downto 0) => D6(7 downto 0),
      D7(3 downto 0) => D7(3 downto 0),
      D8(3 downto 0) => D8(3 downto 0),
      D9(3 downto 0) => D9(3 downto 0),
      I1 => I1,
      I10 => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq\,
      I11 => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq\,
      I12 => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq\,
      I13 => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq\,
      I14 => I6,
      I15 => I7,
      I16 => I8,
      I17 => I9,
      I18 => I10,
      I19 => I11,
      I2 => \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs\,
      I20 => I12,
      I21(34 downto 0) => I20(34 downto 0),
      I22(0) => Q(0),
      I23 => I15,
      I24(0) => I17(0),
      I3 => I2,
      I32(63 downto 0) => I32(63 downto 0),
      I33(63 downto 0) => I33(63 downto 0),
      I34(7 downto 0) => I34(7 downto 0),
      I35(7 downto 0) => I35(7 downto 0),
      I4 => I3,
      I5 => I4,
      I6 => \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs\,
      I7 => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq\,
      I8 => I5,
      I9 => \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq\,
      O1 => A_rst_primitives,
      O10 => n_34_u_ddr_mc_phy,
      O100 => O89,
      O101 => O90,
      O102 => O91,
      O103 => O92,
      O104 => O93,
      O105 => O94,
      O106 => O95,
      O107 => O96,
      O108 => O97,
      O109 => O98,
      O11 => n_35_u_ddr_mc_phy,
      O110 => O99,
      O111 => O100,
      O112 => O101,
      O113 => O102,
      O114 => O103,
      O115 => O104,
      O116 => O105,
      O117 => O106,
      O118 => O107,
      O119 => O108,
      O12 => n_37_u_ddr_mc_phy,
      O120 => O109,
      O121 => O110,
      O122 => O111,
      O123 => O112,
      O124 => O113,
      O125 => O114,
      O126 => O115,
      O127 => O116,
      O128 => O117,
      O129 => O118,
      O13 => n_41_u_ddr_mc_phy,
      O130 => O119,
      O131 => O120,
      O14 => n_43_u_ddr_mc_phy,
      O15 => n_46_u_ddr_mc_phy,
      O16 => O1,
      O17 => O9,
      O18 => O3,
      O19 => O4,
      O2 => n_5_u_ddr_mc_phy,
      O20 => O10,
      O21 => O11,
      O22 => O12,
      O23(3 downto 0) => O6(3 downto 0),
      O24(2 downto 0) => O24(2 downto 0),
      O25(3 downto 0) => O25(3 downto 0),
      O26(2 downto 0) => O26(2 downto 0),
      O27(6 downto 0) => O27(6 downto 0),
      O28(7 downto 0) => O28(7 downto 0),
      O29(3 downto 0) => O29(3 downto 0),
      O3 => n_6_u_ddr_mc_phy,
      O30(3 downto 0) => O30(3 downto 0),
      O31(3 downto 0) => O31(3 downto 0),
      O32(7 downto 0) => O32(7 downto 0),
      O33(7 downto 0) => O33(7 downto 0),
      O34(7 downto 0) => O34(7 downto 0),
      O35(7 downto 0) => O35(7 downto 0),
      O36(7 downto 0) => O36(7 downto 0),
      O37(7 downto 0) => O37(7 downto 0),
      O38(7 downto 0) => O38(7 downto 0),
      O39(7 downto 0) => O39(7 downto 0),
      O4 => n_9_u_ddr_mc_phy,
      O40(7 downto 0) => O40(7 downto 0),
      O41(7 downto 0) => O41(7 downto 0),
      O42(7 downto 0) => O42(7 downto 0),
      O43(7 downto 0) => O43(7 downto 0),
      O44(7 downto 0) => O44(7 downto 0),
      O45(7 downto 0) => O45(7 downto 0),
      O46(7 downto 0) => O46(7 downto 0),
      O47(7 downto 0) => O47(7 downto 0),
      O48(7 downto 0) => O48(7 downto 0),
      O49(7 downto 0) => O49(7 downto 0),
      O5(1 downto 0) => O2(1 downto 0),
      O50(3 downto 0) => O7(3 downto 0),
      O51 => O8,
      O52(5 downto 0) => O52(5 downto 0),
      O53(3 downto 0) => O13(3 downto 0),
      O54 => O14,
      O55(3 downto 0) => O15(3 downto 0),
      O56 => O16,
      O57 => O17,
      O58(3 downto 0) => O18(3 downto 0),
      O59(67 downto 0) => O19(67 downto 0),
      O6 => n_27_u_ddr_mc_phy,
      O60(3 downto 0) => O20(3 downto 0),
      O61 => O21,
      O62 => O22,
      O63(3 downto 0) => O23(3 downto 0),
      O64(65 downto 0) => O50(65 downto 0),
      O65(3 downto 0) => O51(3 downto 0),
      O66(9) => out_we_n,
      O66(8) => p_10_in,
      O66(7) => out_cas_n,
      O66(6) => out_cke,
      O66(5) => out_cs_n,
      O66(4) => p_16_in,
      O66(3) => out_odt,
      O66(2) => p_12_in,
      O66(1) => p_2_in,
      O66(0) => p_8_in,
      O67(5 downto 0) => O53(5 downto 0),
      O68 => O57,
      O69 => O58,
      O7 => n_28_u_ddr_mc_phy,
      O70 => O59,
      O71 => O60,
      O72 => O61,
      O73 => O62,
      O74 => O63,
      O75 => O64,
      O76 => O65,
      O77 => O66,
      O78 => O67,
      O79 => O68,
      O8 => n_29_u_ddr_mc_phy,
      O80 => O69,
      O81 => O70,
      O82 => O71,
      O83 => O72,
      O84 => O73,
      O85 => O74,
      O86 => O75,
      O87 => O76,
      O88 => O77,
      O89 => O78,
      O9 => n_33_u_ddr_mc_phy,
      O90 => O79,
      O91 => O80,
      O92 => O81,
      O93 => O82,
      O94 => O83,
      O95 => O84,
      O96 => O85,
      O97 => O86,
      O98 => O87,
      O99 => O88,
      Q(10 downto 3) => phy_ctl_wd_i2(24 downto 17),
      Q(2 downto 0) => phy_ctl_wd_i2(2 downto 0),
      SR(0) => SR(0),
      app_rd_data(127 downto 0) => app_rd_data(127 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(0) => calib_sel(0),
      calib_wrdata_en => calib_wrdata_en,
      cnt_pwron_cke_done_r => cnt_pwron_cke_done_r,
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_ck_p(0) => ddr2_ck_p(0),
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => idelay_ld_rst,
      if_empty_v => if_empty_v,
      ififo_rst0 => ififo_rst0,
      ififo_rst0_6 => ififo_rst0_6,
      mc_wrdata_en => mc_wrdata_en,
      mem_dq_out(11) => n_166_u_ddr_mc_phy,
      mem_dq_out(10) => p_4_in,
      mem_dq_out(9) => p_6_in,
      mem_dq_out(8) => p_14_in,
      mem_dq_out(7) => p_22_in,
      mem_dq_out(6) => n_171_u_ddr_mc_phy,
      mem_dq_out(5) => p_24_in,
      mem_dq_out(4) => out_ras_n,
      mem_dq_out(3) => n_174_u_ddr_mc_phy,
      mem_dq_out(2) => p_18_in,
      mem_dq_out(1) => p_20_in,
      mem_dq_out(0) => p_0_in,
      mem_out(32 downto 0) => mem_out(32 downto 0),
      mem_refclk => mem_refclk,
      mux_wrdata_en => mux_wrdata_en,
      ofifo_rst0 => ofifo_rst0,
      ofifo_rst0_7 => ofifo_rst0_7,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_13_in => p_13_in,
      p_17_in => p_17_in,
      p_1_in => p_1_in,
      p_21_in => p_21_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_out => p_27_out,
      p_29_in => p_29_in,
      p_29_in_0 => p_29_in_0,
      p_30_in => p_30_in,
      p_31_out => p_31_out,
      p_33_in => p_33_in,
      p_34_in => p_34_in,
      p_35_out => p_35_out,
      p_37_in => p_37_in,
      p_38_in => p_38_in,
      p_39_out => p_39_out,
      p_3_in => p_3_in,
      p_41_in => p_41_in,
      p_42_in => p_42_in,
      p_43_out => p_43_out,
      p_45_in => p_45_in,
      p_46_in => p_46_in,
      p_47_out => p_47_out,
      p_49_in => p_49_in,
      p_50_in => p_50_in,
      p_51_out => p_51_out,
      p_53_in => p_53_in,
      p_54_in => p_54_in,
      p_55_out => p_55_out,
      p_57_in => p_57_in,
      p_58_in => p_58_in,
      p_59_out => p_59_out,
      p_5_in => p_5_in,
      p_61_in => p_61_in,
      p_62_in => p_62_in,
      p_63_out => p_63_out,
      p_9_in => p_9_in,
      phy_ctl_wr_i2 => phy_ctl_wr_i2,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1 downto 0) => pi_dqs_found_lanes(1 downto 0),
      pll_locked => pll_locked,
      pll_locked_i => pll_locked_i,
      ref_dll_lock => ref_dll_lock,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
u_ras_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_ras_n,
      O => ddr2_ras_n
    );
u_we_n_obuf: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => out_we_n,
      O => ddr2_we_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_mc is
  port (
    O1 : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    sent_col_r1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle : out STD_LOGIC;
    tempmon_sample_en : out STD_LOGIC;
    mc_ras_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    mc_wrdata_en : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pointer_we : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O25 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O26 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O27 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O40 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O33 : out STD_LOGIC_VECTOR ( 36 downto 0 );
    O34 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    O39 : out STD_LOGIC;
    O41 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    app_zq_ns : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    was_wr0 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I19 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    phy_mc_ctl_full : in STD_LOGIC;
    phy_mc_cmd_full : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    ram_init_done_r : in STD_LOGIC;
    I20 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I24 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    phy_mc_data_full : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_mc : entity is "mig_7series_v2_0_mc";
end migmig_7series_v2_0_mc;

architecture STRUCTURE of migmig_7series_v2_0_mc is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o18\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \arb_mux0/arb_select0/col_rd_wr_r\ : STD_LOGIC;
  signal \bank_cntrl[0].bank0/tail_r\ : STD_LOGIC;
  signal \bank_cntrl[1].bank0/tail_r\ : STD_LOGIC;
  signal \bank_cntrl[2].bank0/tail_r\ : STD_LOGIC;
  signal \bank_cntrl[3].bank0/tail_r\ : STD_LOGIC;
  signal \bank_common0/rfc_zq_xsdll_timer_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bank_common0/rfc_zq_xsdll_timer_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal col_periodic_rd : STD_LOGIC;
  signal col_wr_data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inhbt_act_faw_r : STD_LOGIC;
  signal insert_maint_r : STD_LOGIC;
  signal insert_maint_r1 : STD_LOGIC;
  signal maint_ref_zq_wip : STD_LOGIC;
  signal maint_req_r : STD_LOGIC;
  signal maint_srx_r : STD_LOGIC;
  signal maint_wip_r : STD_LOGIC;
  signal maint_zq_r : STD_LOGIC;
  signal mc_address_ns : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal mc_bank_ns : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mc_cas_n_ns : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal mc_cke_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^mc_cs_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_cs_n_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_data_offset_ns : STD_LOGIC_VECTOR ( 2 to 2 );
  signal mc_odt_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mc_ras_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mc_ras_n_ns : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal mc_read_idle_ns : STD_LOGIC;
  signal mc_ref_zq_wip_ns : STD_LOGIC;
  signal mc_we_n_ns : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \n_0_compute_tail.tail_r_lcl_i_1\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_1__0\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_1__1\ : STD_LOGIC;
  signal \n_0_compute_tail.tail_r_lcl_i_1__2\ : STD_LOGIC;
  signal n_0_head_r_lcl_i_1 : STD_LOGIC;
  signal \n_0_head_r_lcl_i_1__0\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_1__1\ : STD_LOGIC;
  signal \n_0_head_r_lcl_i_1__2\ : STD_LOGIC;
  signal n_0_periodic_rd_cntr_r_i_1 : STD_LOGIC;
  signal n_10_rank_mach0 : STD_LOGIC;
  signal n_12_rank_mach0 : STD_LOGIC;
  signal n_144_bank_mach0 : STD_LOGIC;
  signal n_146_bank_mach0 : STD_LOGIC;
  signal n_14_rank_mach0 : STD_LOGIC;
  signal n_1_col_mach0 : STD_LOGIC;
  signal n_27_bank_mach0 : STD_LOGIC;
  signal n_28_bank_mach0 : STD_LOGIC;
  signal n_29_bank_mach0 : STD_LOGIC;
  signal n_2_col_mach0 : STD_LOGIC;
  signal n_30_bank_mach0 : STD_LOGIC;
  signal n_31_bank_mach0 : STD_LOGIC;
  signal n_32_bank_mach0 : STD_LOGIC;
  signal n_33_bank_mach0 : STD_LOGIC;
  signal n_34_bank_mach0 : STD_LOGIC;
  signal n_39_bank_mach0 : STD_LOGIC;
  signal n_3_col_mach0 : STD_LOGIC;
  signal n_4_col_mach0 : STD_LOGIC;
  signal n_52_bank_mach0 : STD_LOGIC;
  signal n_60_bank_mach0 : STD_LOGIC;
  signal n_61_bank_mach0 : STD_LOGIC;
  signal n_62_bank_mach0 : STD_LOGIC;
  signal n_63_bank_mach0 : STD_LOGIC;
  signal n_64_bank_mach0 : STD_LOGIC;
  signal n_65_bank_mach0 : STD_LOGIC;
  signal n_66_bank_mach0 : STD_LOGIC;
  signal n_67_bank_mach0 : STD_LOGIC;
  signal n_68_bank_mach0 : STD_LOGIC;
  signal n_69_bank_mach0 : STD_LOGIC;
  signal n_6_col_mach0 : STD_LOGIC;
  signal n_70_bank_mach0 : STD_LOGIC;
  signal n_71_bank_mach0 : STD_LOGIC;
  signal n_72_bank_mach0 : STD_LOGIC;
  signal n_73_bank_mach0 : STD_LOGIC;
  signal n_74_bank_mach0 : STD_LOGIC;
  signal n_75_bank_mach0 : STD_LOGIC;
  signal n_76_bank_mach0 : STD_LOGIC;
  signal n_77_bank_mach0 : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC;
  signal p_129_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_89_out : STD_LOGIC;
  signal p_90_out : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/act_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/int_read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/read_this_rank\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/read_this_rank_r\ : STD_LOGIC;
  signal \rank_cntrl[0].rank_cntrl0/rtw_cnt_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal read_data_valid : STD_LOGIC;
  signal rtw_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sent_col : STD_LOGIC;
  signal wr_data_en_ns : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O1 <= \^o1\;
  O12 <= \^o12\;
  O16(1 downto 0) <= \^o16\(1 downto 0);
  O18(2 downto 0) <= \^o18\(2 downto 0);
  O6 <= \^o6\;
  mc_cs_n(0) <= \^mc_cs_n\(0);
  mc_ras_n(1 downto 0) <= \^mc_ras_n\(1 downto 0);
bank_mach0: entity work.migmig_7series_v2_0_bank_mach
    port map (
      CLK => CLK,
      CO(0) => CO(0),
      D(0) => mc_cke_ns(0),
      DIC(0) => col_periodic_rd,
      E(0) => read_data_valid,
      I1(0) => mc_cke_ns(3),
      I10 => \n_0_head_r_lcl_i_1__2\,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => n_0_periodic_rd_cntr_r_i_1,
      I20 => I3,
      I21 => n_12_rank_mach0,
      I22(0) => I22(0),
      I23(0) => I23(0),
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27(0) => I27(0),
      I28 => \^o1\,
      I29 => I8,
      I3 => \n_0_compute_tail.tail_r_lcl_i_1\,
      I30(3) => n_1_col_mach0,
      I30(2) => n_2_col_mach0,
      I30(1) => n_3_col_mach0,
      I30(0) => n_4_col_mach0,
      I31(0) => I21(2),
      I32(1) => n_10_rank_mach0,
      I32(0) => \bank_common0/rfc_zq_xsdll_timer_ns\(0),
      I33 => n_14_rank_mach0,
      I34(3 downto 0) => I30(3 downto 0),
      I35(2 downto 0) => I31(2 downto 0),
      I36(9 downto 0) => I32(9 downto 0),
      I4 => n_0_head_r_lcl_i_1,
      I5 => \n_0_compute_tail.tail_r_lcl_i_1__0\,
      I6 => \n_0_head_r_lcl_i_1__0\,
      I7 => \n_0_compute_tail.tail_r_lcl_i_1__1\,
      I8 => \n_0_head_r_lcl_i_1__1\,
      I9 => \n_0_compute_tail.tail_r_lcl_i_1__2\,
      O1 => O5,
      O10 => n_28_bank_mach0,
      O11 => n_29_bank_mach0,
      O12 => n_30_bank_mach0,
      O13 => n_31_bank_mach0,
      O14 => n_32_bank_mach0,
      O15 => n_33_bank_mach0,
      O16(1) => n_34_bank_mach0,
      O16(0) => \rank_cntrl[0].rank_cntrl0/rtw_cnt_ns\(0),
      O17(2 downto 1) => mc_we_n_ns(2 downto 1),
      O17(0) => n_39_bank_mach0,
      O18(0) => \bank_common0/rfc_zq_xsdll_timer_r\(0),
      O19(0) => Q(0),
      O2 => \^o6\,
      O20(9 downto 0) => O13(9 downto 0),
      O21 => n_52_bank_mach0,
      O22 => O20,
      O23 => O21,
      O24 => O22,
      O25 => O23,
      O26 => n_60_bank_mach0,
      O27 => n_61_bank_mach0,
      O28 => n_62_bank_mach0,
      O29 => n_63_bank_mach0,
      O3 => O7,
      O30 => n_64_bank_mach0,
      O31 => n_65_bank_mach0,
      O32 => n_66_bank_mach0,
      O33 => n_67_bank_mach0,
      O34 => n_68_bank_mach0,
      O35 => n_69_bank_mach0,
      O36 => n_70_bank_mach0,
      O37 => n_71_bank_mach0,
      O38 => n_72_bank_mach0,
      O39 => n_73_bank_mach0,
      O4 => O8,
      O40 => n_74_bank_mach0,
      O41 => n_75_bank_mach0,
      O42 => n_76_bank_mach0,
      O43 => n_77_bank_mach0,
      O44(8 downto 0) => mc_bank_ns(8 downto 0),
      O45(2 downto 0) => O24(2 downto 0),
      O46(2 downto 0) => O25(2 downto 0),
      O47(2 downto 0) => O26(2 downto 0),
      O48(2 downto 0) => O27(2 downto 0),
      O49(0) => mc_data_offset_ns(2),
      O5 => O9,
      O50 => n_144_bank_mach0,
      O51(0) => O28(0),
      O52 => n_146_bank_mach0,
      O53(0) => O29(0),
      O54(0) => O30(0),
      O55(1 downto 0) => mc_cas_n_ns(2 downto 1),
      O6 => O10,
      O7 => O11,
      O8 => \^o12\,
      O9 => n_27_bank_mach0,
      Q(1 downto 0) => rtw_cnt_r(1 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      app_cmd_r2(0) => app_cmd_r2(0),
      app_en_r2 => app_en_r2,
      col_rd_wr_r => \arb_mux0/arb_select0/col_rd_wr_r\,
      col_wr_data_buf_addr(3 downto 0) => col_wr_data_buf_addr(3 downto 0),
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r => insert_maint_r,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => \rank_cntrl[0].rank_cntrl0/int_read_this_rank\,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      maint_zq_r => maint_zq_r,
      mc_address_ns(38 downto 0) => mc_address_ns(38 downto 0),
      mc_cs_n_ns(0) => mc_cs_n_ns(1),
      mc_odt_ns(0) => mc_odt_ns(0),
      mc_ras_n_ns(1 downto 0) => mc_ras_n_ns(2 downto 1),
      p_106_out => p_106_out,
      p_11_out => p_11_out,
      p_128_out => p_128_out,
      p_129_out => p_129_out,
      p_12_out => p_12_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_50_out => p_50_out,
      p_51_out => p_51_out,
      p_67_out => p_67_out,
      p_89_out => p_89_out,
      p_90_out => p_90_out,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      read_this_rank => \rank_cntrl[0].rank_cntrl0/read_this_rank\,
      read_this_rank_r => \rank_cntrl[0].rank_cntrl0/read_this_rank_r\,
      row(12 downto 0) => row(12 downto 0),
      sent_col => sent_col,
      tail_r => \bank_cntrl[0].bank0/tail_r\,
      tail_r_0 => \bank_cntrl[1].bank0/tail_r\,
      tail_r_1 => \bank_cntrl[2].bank0/tail_r\,
      tail_r_2 => \bank_cntrl[3].bank0/tail_r\,
      was_wr0 => was_wr0
    );
\cmd_pipe_plus.mc_address_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(0),
      Q => O33(0),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(10),
      Q => O33(10),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(11),
      Q => O3,
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(12),
      Q => O4,
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(13),
      Q => O33(11),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(14),
      Q => O33(12),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(15),
      Q => O33(13),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(16),
      Q => O33(14),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(17),
      Q => O33(15),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(18),
      Q => O33(16),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(19),
      Q => O33(17),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(1),
      Q => O33(1),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(20),
      Q => O33(18),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(21),
      Q => O33(19),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(22),
      Q => O33(20),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(23),
      Q => O33(21),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(24),
      Q => O33(22),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(25),
      Q => O33(23),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(26),
      Q => O33(24),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(27),
      Q => O33(25),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(28),
      Q => O33(26),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(29),
      Q => O33(27),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(2),
      Q => O33(2),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(30),
      Q => O33(28),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(31),
      Q => O33(29),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[32]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(32),
      Q => O33(30),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[33]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(33),
      Q => O33(31),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[34]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(34),
      Q => O33(32),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[35]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(35),
      Q => O33(33),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[36]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(36),
      Q => O33(34),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[37]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(37),
      Q => O33(35),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[38]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(38),
      Q => O33(36),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(3),
      Q => O33(3),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(4),
      Q => O33(4),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(5),
      Q => O33(5),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(6),
      Q => O33(6),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(7),
      Q => O33(7),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(8),
      Q => O33(8),
      R => '0'
    );
\cmd_pipe_plus.mc_address_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_address_ns(9),
      Q => O33(9),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(0),
      Q => O34(0),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(1),
      Q => O34(1),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(2),
      Q => O34(2),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(3),
      Q => O34(3),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(4),
      Q => O34(4),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(5),
      Q => O34(5),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(6),
      Q => O34(6),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(7),
      Q => O34(7),
      R => '0'
    );
\cmd_pipe_plus.mc_bank_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_bank_ns(8),
      Q => O34(8),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cas_n_ns(1),
      Q => \^o16\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cas_n_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cas_n_ns(2),
      Q => \^o16\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cke_ns(0),
      Q => O32(0),
      R => '0'
    );
\cmd_pipe_plus.mc_cke_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cke_ns(3),
      Q => O32(1),
      R => '0'
    );
\cmd_pipe_plus.mc_cmd_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => read_data_valid,
      Q => O2,
      R => '0'
    );
\cmd_pipe_plus.mc_cs_n_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_cs_n_ns(1),
      Q => \^mc_cs_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I21(0),
      Q => O41,
      R => n_52_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I21(1),
      Q => O39,
      R => n_52_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_data_offset_ns(2),
      Q => O35(0),
      R => '0'
    );
\cmd_pipe_plus.mc_data_offset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I21(3),
      Q => O38,
      R => n_52_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I21(4),
      Q => O37,
      R => n_52_bank_mach0
    );
\cmd_pipe_plus.mc_data_offset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I21(5),
      Q => O36,
      R => n_52_bank_mach0
    );
\cmd_pipe_plus.mc_odt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_odt_ns(0),
      Q => mc_odt(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_ras_n_ns(1),
      Q => \^mc_ras_n\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_ras_n_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_ras_n_ns(2),
      Q => \^mc_ras_n\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_39_bank_mach0,
      Q => \^o18\(0),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_we_n_ns(1),
      Q => \^o18\(1),
      R => '0'
    );
\cmd_pipe_plus.mc_we_n_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_we_n_ns(2),
      Q => \^o18\(2),
      R => '0'
    );
\cmd_pipe_plus.mc_wrdata_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_6_col_mach0,
      Q => mc_wrdata_en,
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_4_col_mach0,
      Q => O40(0),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_3_col_mach0,
      Q => O40(1),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_2_col_mach0,
      Q => O40(2),
      R => '0'
    );
\cmd_pipe_plus.wr_data_addr_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => n_1_col_mach0,
      Q => O40(3),
      R => '0'
    );
\cmd_pipe_plus.wr_data_en_reg\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => wr_data_en_ns,
      Q => \^e\(0),
      R => '0'
    );
col_mach0: entity work.migmig_7series_v2_0_col_mach
    port map (
      CLK => CLK,
      D(3) => n_1_col_mach0,
      D(2) => n_2_col_mach0,
      D(1) => n_3_col_mach0,
      D(0) => n_4_col_mach0,
      DIC(0) => col_periodic_rd,
      E(0) => read_data_valid,
      I1 => I1,
      I18 => I18,
      I28 => I28,
      I29 => I29,
      I6 => I6,
      I7 => I7,
      O1 => O14(0),
      O2 => n_6_col_mach0,
      O31(1 downto 0) => O31(1 downto 0),
      SR(0) => SR(0),
      col_rd_wr_r => \arb_mux0/arb_select0/col_rd_wr_r\,
      col_wr_data_buf_addr(3 downto 0) => col_wr_data_buf_addr(3 downto 0),
      maint_ref_zq_wip => maint_ref_zq_wip,
      mc_read_idle_ns => mc_read_idle_ns,
      mc_ref_zq_wip_ns => mc_ref_zq_wip_ns,
      sent_col => sent_col,
      sent_col_r1 => sent_col_r1,
      wr_data_en_ns => wr_data_en_ns
    );
\compute_tail.tail_r_lcl_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
    port map (
      I0 => n_72_bank_mach0,
      I1 => I11,
      I2 => n_74_bank_mach0,
      I3 => p_129_out,
      I4 => n_33_bank_mach0,
      I5 => \bank_cntrl[0].bank0/tail_r\,
      O => \n_0_compute_tail.tail_r_lcl_i_1\
    );
\compute_tail.tail_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
    port map (
      I0 => n_71_bank_mach0,
      I1 => I11,
      I2 => n_63_bank_mach0,
      I3 => p_90_out,
      I4 => n_75_bank_mach0,
      I5 => \bank_cntrl[1].bank0/tail_r\,
      O => \n_0_compute_tail.tail_r_lcl_i_1__0\
    );
\compute_tail.tail_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
    port map (
      I0 => n_69_bank_mach0,
      I1 => I11,
      I2 => n_77_bank_mach0,
      I3 => p_51_out,
      I4 => n_31_bank_mach0,
      I5 => \bank_cntrl[2].bank0/tail_r\,
      O => \n_0_compute_tail.tail_r_lcl_i_1__1\
    );
\compute_tail.tail_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1313111311111111"
    )
    port map (
      I0 => n_68_bank_mach0,
      I1 => I11,
      I2 => n_76_bank_mach0,
      I3 => p_12_out,
      I4 => n_27_bank_mach0,
      I5 => \bank_cntrl[3].bank0/tail_r\,
      O => \n_0_compute_tail.tail_r_lcl_i_1__2\
    );
head_r_lcl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => n_66_bank_mach0,
      I1 => n_29_bank_mach0,
      I2 => n_144_bank_mach0,
      I3 => n_67_bank_mach0,
      I4 => p_128_out,
      O => n_0_head_r_lcl_i_1
    );
\head_r_lcl_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
    port map (
      I0 => n_73_bank_mach0,
      I1 => n_28_bank_mach0,
      I2 => n_144_bank_mach0,
      I3 => n_29_bank_mach0,
      I4 => n_62_bank_mach0,
      I5 => p_89_out,
      O => \n_0_head_r_lcl_i_1__0\
    );
\head_r_lcl_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
    port map (
      I0 => n_60_bank_mach0,
      I1 => n_30_bank_mach0,
      I2 => n_144_bank_mach0,
      I3 => n_70_bank_mach0,
      I4 => n_61_bank_mach0,
      I5 => p_50_out,
      O => \n_0_head_r_lcl_i_1__1\
    );
\head_r_lcl_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
    port map (
      I0 => n_65_bank_mach0,
      I1 => n_32_bank_mach0,
      I2 => n_27_bank_mach0,
      I3 => n_144_bank_mach0,
      I4 => n_64_bank_mach0,
      I5 => p_11_out,
      O => \n_0_head_r_lcl_i_1__2\
    );
mc_read_idle_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_read_idle_ns,
      Q => idle,
      R => '0'
    );
mc_ref_zq_wip_r_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => mc_ref_zq_wip_ns,
      Q => tempmon_sample_en,
      R => '0'
    );
\mem_reg_0_15_30_35_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^mc_ras_n\(0),
      I1 => I10,
      O => O19(0)
    );
\mem_reg_0_15_30_35_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^mc_ras_n\(1),
      I1 => I10,
      O => O19(1)
    );
mem_reg_0_15_48_53_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o18\(1),
      I1 => I9,
      O => O17(0)
    );
mem_reg_0_15_54_59_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o18\(2),
      I1 => I9,
      O => O17(1)
    );
mem_reg_0_15_54_59_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^mc_cs_n\(0),
      I1 => I9,
      O => O17(2)
    );
mem_reg_0_15_72_77_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o16\(0),
      I1 => I9,
      O => O17(3)
    );
mem_reg_0_15_72_77_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o16\(1),
      I1 => I9,
      O => O17(4)
    );
periodic_rd_cntr_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o6\,
      I2 => \^o12\,
      O => n_0_periodic_rd_cntr_r_i_1
    );
\pointer_ram.rams[0].RAM32M0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^e\(0),
      I1 => ram_init_done_r,
      O => pointer_we
    );
rank_mach0: entity work.migmig_7series_v2_0_rank_mach
    port map (
      CLK => CLK,
      D(0) => mc_cke_ns(3),
      I1 => I1,
      I10(1) => n_34_bank_mach0,
      I10(0) => \rank_cntrl[0].rank_cntrl0/rtw_cnt_ns\(0),
      I17 => I17,
      I2 => I2,
      I20 => I20,
      I3 => I3,
      I32(1) => n_10_rank_mach0,
      I32(0) => \bank_common0/rfc_zq_xsdll_timer_ns\(0),
      I4 => I4,
      I5 => I5,
      I6 => \^o6\,
      I7 => n_146_bank_mach0,
      I8 => I8,
      I9(0) => mc_cke_ns(0),
      O1 => \^o1\,
      O15 => O15,
      O18(0) => \bank_common0/rfc_zq_xsdll_timer_r\(0),
      O2 => n_12_rank_mach0,
      O3 => n_14_rank_mach0,
      Q(1 downto 0) => rtw_cnt_r(1 downto 0),
      SR(0) => SR(0),
      act_this_rank => \rank_cntrl[0].rank_cntrl0/act_this_rank\,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => app_zq_ns,
      inhbt_act_faw_r => inhbt_act_faw_r,
      insert_maint_r => insert_maint_r,
      insert_maint_r1 => insert_maint_r1,
      int_read_this_rank => \rank_cntrl[0].rank_cntrl0/int_read_this_rank\,
      maint_ref_zq_wip => maint_ref_zq_wip,
      maint_req_r => maint_req_r,
      maint_srx_r => maint_srx_r,
      maint_wip_r => maint_wip_r,
      maint_zq_r => maint_zq_r,
      read_this_rank => \rank_cntrl[0].rank_cntrl0/read_this_rank\,
      read_this_rank_r => \rank_cntrl[0].rank_cntrl0/read_this_rank_r\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_ddr_phy_top is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    phy_mc_ctl_full : out STD_LOGIC;
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O3 : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    init_calib_complete : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    O10 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    app_zq_ns : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 43 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O36 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_mc_cmd_full : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wr_en_1 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    phy_mc_data_full : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    O25 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    CLK : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    pll_locked_i : in STD_LOGIC;
    idle : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    tempmon_sample_en : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    mc_wrdata_en : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    I18 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tail_r : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_zq_req : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 36 downto 0 );
    mc_odt : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 143 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    sent_col_r1 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mc_ras_n : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mc_cs_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    I34 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I29 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_ddr_phy_top : entity is "mig_7series_v2_0_ddr_phy_top";
end migmig_7series_v2_0_ddr_phy_top;

architecture STRUCTURE of migmig_7series_v2_0_ddr_phy_top is
  signal \^o1\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^app_rd_data\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal calib_cmd_wren : STD_LOGIC;
  signal calib_complete : STD_LOGIC;
  signal calib_in_common : STD_LOGIC;
  signal calib_sel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal calib_sel0 : STD_LOGIC;
  signal calib_seq : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal calib_wrdata_en : STD_LOGIC;
  signal dqs_po_dec_done : STD_LOGIC;
  signal fine_adjust_done : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_0/wr_en\ : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_1/wr_en\ : STD_LOGIC;
  signal \genblk24.phy_ctl_pre_fifo_2/wr_en\ : STD_LOGIC;
  signal idelay_inc : STD_LOGIC;
  signal mux_cmd : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mux_cmd_wren : STD_LOGIC;
  signal mux_data_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mux_wrdata_en : STD_LOGIC;
  signal \n_0_calib_sel[1]_i_1\ : STD_LOGIC;
  signal \n_0_calib_zero_ctrl[0]_i_1\ : STD_LOGIC;
  signal \n_0_gen_byte_sel_div2.calib_in_common_i_1\ : STD_LOGIC;
  signal n_14_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_19_u_ddr_calib_top : STD_LOGIC;
  signal n_20_u_ddr_calib_top : STD_LOGIC;
  signal n_21_u_ddr_calib_top : STD_LOGIC;
  signal n_232_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_233_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_234_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_247_u_ddr_calib_top : STD_LOGIC;
  signal n_250_u_ddr_calib_top : STD_LOGIC;
  signal n_28_u_ddr_calib_top : STD_LOGIC;
  signal n_30_u_ddr_calib_top : STD_LOGIC;
  signal n_315_u_ddr_calib_top : STD_LOGIC;
  signal n_316_u_ddr_calib_top : STD_LOGIC;
  signal n_317_u_ddr_calib_top : STD_LOGIC;
  signal n_318_u_ddr_calib_top : STD_LOGIC;
  signal n_31_u_ddr_calib_top : STD_LOGIC;
  signal n_32_u_ddr_calib_top : STD_LOGIC;
  signal n_33_u_ddr_calib_top : STD_LOGIC;
  signal n_34_u_ddr_calib_top : STD_LOGIC;
  signal n_35_u_ddr_calib_top : STD_LOGIC;
  signal n_364_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_365_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_366_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_367_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_368_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_369_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_36_u_ddr_calib_top : STD_LOGIC;
  signal n_370_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_371_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_372_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_373_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_374_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_375_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_376_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_377_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_378_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_379_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_37_u_ddr_calib_top : STD_LOGIC;
  signal n_380_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_381_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_382_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_383_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_384_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_385_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_386_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_387_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_388_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_389_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_38_u_ddr_calib_top : STD_LOGIC;
  signal n_390_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_391_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_392_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_393_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_394_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_395_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_396_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_397_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_398_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_399_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_39_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_400_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_401_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_402_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_403_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_404_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_405_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_406_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_407_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_408_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_409_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_40_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_410_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_411_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_412_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_413_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_414_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_415_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_416_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_417_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_418_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_419_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_420_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_421_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_422_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_423_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_424_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_425_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_426_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_427_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_44_u_ddr_calib_top : STD_LOGIC;
  signal n_492_u_ddr_calib_top : STD_LOGIC;
  signal n_493_u_ddr_calib_top : STD_LOGIC;
  signal n_494_u_ddr_calib_top : STD_LOGIC;
  signal n_495_u_ddr_calib_top : STD_LOGIC;
  signal n_496_u_ddr_calib_top : STD_LOGIC;
  signal n_497_u_ddr_calib_top : STD_LOGIC;
  signal n_498_u_ddr_calib_top : STD_LOGIC;
  signal n_499_u_ddr_calib_top : STD_LOGIC;
  signal n_4_u_ddr_calib_top : STD_LOGIC;
  signal n_502_u_ddr_calib_top : STD_LOGIC;
  signal n_503_u_ddr_calib_top : STD_LOGIC;
  signal n_511_u_ddr_calib_top : STD_LOGIC;
  signal n_513_u_ddr_calib_top : STD_LOGIC;
  signal n_5_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_60_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_66_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal n_6_u_ddr_mc_phy_wrapper : STD_LOGIC;
  signal phy_if_reset0 : STD_LOGIC;
  signal phy_if_reset_w : STD_LOGIC;
  signal phy_mc_go : STD_LOGIC;
  signal phy_rddata_en : STD_LOGIC;
  signal phy_read_calib : STD_LOGIC;
  signal pi_fine_dly_dec_done : STD_LOGIC;
  signal po_ck_addr_cmd_delay_done : STD_LOGIC;
  signal po_stg2_wrcal_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_data_offset_cal_done : STD_LOGIC;
  signal reset_if : STD_LOGIC;
  signal tempmon_pi_f_dec : STD_LOGIC;
  signal tempmon_pi_f_inc : STD_LOGIC;
  signal tempmon_sel_pi_incdec : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce134_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en40_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable44_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc42_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find46_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable58_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable60_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc56_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_coarse_enable92_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_enable95_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_inc89_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce124_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en100_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable104_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc102_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find106_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable118_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable120_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc116_out\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0\ : STD_LOGIC;
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_ddr_mc_phy/if_empty_v\ : STD_LOGIC;
  signal \u_ddr_mc_phy/pi_counter_read_val_w[0]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_ddr_phy_init/cnt_pwron_cke_done_r\ : STD_LOGIC;
  signal \u_ddr_phy_init/p_29_in\ : STD_LOGIC;
  signal wrlvl_final_if_rst : STD_LOGIC;
begin
  O1 <= \^o1\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O8 <= \^o8\;
  app_rd_data(127 downto 0) <= \^app_rd_data\(127 downto 0);
\calib_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444404"
    )
    port map (
      I0 => n_502_u_ddr_calib_top,
      I1 => n_503_u_ddr_calib_top,
      I2 => calib_complete,
      I3 => tempmon_pi_f_dec,
      I4 => tempmon_pi_f_inc,
      I5 => I3,
      O => \n_0_calib_sel[1]_i_1\
    );
\calib_zero_ctrl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7F0000"
    )
    port map (
      I0 => po_ck_addr_cmd_delay_done,
      I1 => pi_fine_dly_dec_done,
      I2 => rd_data_offset_cal_done,
      I3 => fine_adjust_done,
      I4 => dqs_po_dec_done,
      I5 => calib_sel0,
      O => \n_0_calib_zero_ctrl[0]_i_1\
    );
\gen_byte_sel_div2.calib_in_common_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F050F0F0F040F0F"
    )
    port map (
      I0 => n_511_u_ddr_calib_top,
      I1 => tempmon_sel_pi_incdec,
      I2 => I3,
      I3 => n_513_u_ddr_calib_top,
      I4 => n_38_u_ddr_calib_top,
      I5 => calib_in_common,
      O => \n_0_gen_byte_sel_div2.calib_in_common_i_1\
    );
phy_if_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => reset_if,
      I1 => phy_if_reset_w,
      I2 => wrlvl_final_if_rst,
      O => phy_if_reset0
    );
tempmon_pi_f_en_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => tempmon_pi_f_inc,
      I1 => tempmon_pi_f_dec,
      O => tempmon_sel_pi_incdec
    );
u_ddr_calib_top: entity work.migmig_7series_v2_0_ddr_calib_top
    port map (
      A_idelay_ce134_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce134_out\,
      A_pi_counter_load_en40_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en40_out\,
      A_pi_fine_enable44_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable44_out\,
      A_pi_fine_inc42_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc42_out\,
      A_pi_rst_dqs_find46_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find46_out\,
      A_po_coarse_enable58_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable58_out\,
      A_po_fine_enable60_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable60_out\,
      A_po_fine_inc56_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc56_out\,
      A_rst_primitives => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\,
      B_po_coarse_enable92_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_coarse_enable92_out\,
      B_po_fine_enable95_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_enable95_out\,
      B_po_fine_inc89_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_inc89_out\,
      CLK => CLK,
      COUNTERLOADVAL(5) => n_32_u_ddr_calib_top,
      COUNTERLOADVAL(4) => n_33_u_ddr_calib_top,
      COUNTERLOADVAL(3) => n_34_u_ddr_calib_top,
      COUNTERLOADVAL(2) => n_35_u_ddr_calib_top,
      COUNTERLOADVAL(1) => n_36_u_ddr_calib_top,
      COUNTERLOADVAL(0) => n_37_u_ddr_calib_top,
      C_idelay_ce124_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce124_out\,
      C_pi_counter_load_en100_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en100_out\,
      C_pi_fine_enable104_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable104_out\,
      C_pi_fine_inc102_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc102_out\,
      C_pi_rst_dqs_find106_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find106_out\,
      C_po_coarse_enable118_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable118_out\,
      C_po_fine_enable120_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable120_out\,
      C_po_fine_inc116_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc116_out\,
      D(10 downto 9) => calib_seq(1 downto 0),
      D(8 downto 3) => mux_data_offset(5 downto 0),
      D(2 downto 0) => mux_cmd(2 downto 0),
      D0(3) => n_315_u_ddr_calib_top,
      D0(2) => n_316_u_ddr_calib_top,
      D0(1) => n_317_u_ddr_calib_top,
      D0(0) => n_318_u_ddr_calib_top,
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\(3 downto 0),
      D4(2 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\(2 downto 0),
      D5(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\(7 downto 0),
      D6(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\(7 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\(3 downto 0),
      I1 => n_415_u_ddr_mc_phy_wrapper,
      I10 => I9,
      I100 => n_66_u_ddr_mc_phy_wrapper,
      I101(71 downto 24) => I35(79 downto 32),
      I101(23 downto 0) => I35(23 downto 0),
      I102 => I28,
      I103 => I6,
      I104(11 downto 0) => D(11 downto 0),
      I105 => I29,
      I11(0) => I10(0),
      I12 => \n_0_calib_sel[1]_i_1\,
      I13 => \n_0_gen_byte_sel_div2.calib_in_common_i_1\,
      I14 => \n_0_calib_zero_ctrl[0]_i_1\,
      I15 => n_417_u_ddr_mc_phy_wrapper,
      I16 => n_385_u_ddr_mc_phy_wrapper,
      I17 => n_393_u_ddr_mc_phy_wrapper,
      I18 => n_377_u_ddr_mc_phy_wrapper,
      I19 => n_401_u_ddr_mc_phy_wrapper,
      I2 => n_399_u_ddr_mc_phy_wrapper,
      I20 => n_425_u_ddr_mc_phy_wrapper,
      I21 => n_369_u_ddr_mc_phy_wrapper,
      I22 => n_409_u_ddr_mc_phy_wrapper,
      I23 => n_412_u_ddr_mc_phy_wrapper,
      I24 => n_380_u_ddr_mc_phy_wrapper,
      I25 => n_388_u_ddr_mc_phy_wrapper,
      I26 => n_372_u_ddr_mc_phy_wrapper,
      I27 => n_396_u_ddr_mc_phy_wrapper,
      I28 => n_420_u_ddr_mc_phy_wrapper,
      I29 => n_364_u_ddr_mc_phy_wrapper,
      I3 => n_373_u_ddr_mc_phy_wrapper,
      I30 => n_404_u_ddr_mc_phy_wrapper,
      I31 => n_418_u_ddr_mc_phy_wrapper,
      I32 => n_386_u_ddr_mc_phy_wrapper,
      I33 => n_394_u_ddr_mc_phy_wrapper,
      I34 => n_378_u_ddr_mc_phy_wrapper,
      I35 => n_402_u_ddr_mc_phy_wrapper,
      I36 => n_426_u_ddr_mc_phy_wrapper,
      I37 => n_370_u_ddr_mc_phy_wrapper,
      I38 => n_410_u_ddr_mc_phy_wrapper,
      I39 => n_383_u_ddr_mc_phy_wrapper,
      I4 => n_405_u_ddr_mc_phy_wrapper,
      I40 => n_391_u_ddr_mc_phy_wrapper,
      I41 => n_375_u_ddr_mc_phy_wrapper,
      I42 => n_423_u_ddr_mc_phy_wrapper,
      I43 => n_367_u_ddr_mc_phy_wrapper,
      I44 => n_407_u_ddr_mc_phy_wrapper,
      I45 => n_414_u_ddr_mc_phy_wrapper,
      I46 => n_382_u_ddr_mc_phy_wrapper,
      I47 => n_390_u_ddr_mc_phy_wrapper,
      I48 => n_374_u_ddr_mc_phy_wrapper,
      I49 => n_398_u_ddr_mc_phy_wrapper,
      I5 => n_14_u_ddr_mc_phy_wrapper,
      I50 => n_422_u_ddr_mc_phy_wrapper,
      I51 => n_366_u_ddr_mc_phy_wrapper,
      I52 => n_406_u_ddr_mc_phy_wrapper,
      I53 => n_413_u_ddr_mc_phy_wrapper,
      I54 => n_381_u_ddr_mc_phy_wrapper,
      I55 => n_389_u_ddr_mc_phy_wrapper,
      I56 => n_397_u_ddr_mc_phy_wrapper,
      I57 => n_421_u_ddr_mc_phy_wrapper,
      I58 => n_365_u_ddr_mc_phy_wrapper,
      I59 => n_419_u_ddr_mc_phy_wrapper,
      I6 => I5,
      I60 => n_387_u_ddr_mc_phy_wrapper,
      I61 => n_395_u_ddr_mc_phy_wrapper,
      I62 => n_379_u_ddr_mc_phy_wrapper,
      I63 => n_403_u_ddr_mc_phy_wrapper,
      I64 => n_427_u_ddr_mc_phy_wrapper,
      I65 => n_371_u_ddr_mc_phy_wrapper,
      I66 => n_411_u_ddr_mc_phy_wrapper,
      I67 => n_416_u_ddr_mc_phy_wrapper,
      I68 => n_384_u_ddr_mc_phy_wrapper,
      I69 => n_392_u_ddr_mc_phy_wrapper,
      I7 => I7,
      I70 => n_376_u_ddr_mc_phy_wrapper,
      I71 => n_400_u_ddr_mc_phy_wrapper,
      I72 => n_424_u_ddr_mc_phy_wrapper,
      I73 => n_368_u_ddr_mc_phy_wrapper,
      I74 => n_408_u_ddr_mc_phy_wrapper,
      I75 => I18,
      I76 => I3,
      I77 => n_232_u_ddr_mc_phy_wrapper,
      I78 => n_233_u_ddr_mc_phy_wrapper,
      I79 => n_234_u_ddr_mc_phy_wrapper,
      I8(0) => I8(0),
      I80 => I2,
      I81(1 downto 0) => I11(1 downto 0),
      I82(2 downto 0) => I12(2 downto 0),
      I83(36 downto 0) => I13(36 downto 0),
      I84(143 downto 0) => I21(143 downto 0),
      I85(8 downto 0) => I14(8 downto 0),
      I86 => I15,
      I87 => I16,
      I88 => I17,
      I89 => I19,
      I9 => I4,
      I90(0) => I22(0),
      I91 => I23,
      I92 => I24,
      I93 => I25,
      I94 => n_39_u_ddr_mc_phy_wrapper,
      I95(1 downto 0) => I27(1 downto 0),
      I96 => n_40_u_ddr_mc_phy_wrapper,
      I97(36 downto 34) => I20(68 downto 66),
      I97(33 downto 30) => I20(61 downto 58),
      I97(29 downto 27) => I20(52 downto 50),
      I97(26 downto 12) => I20(48 downto 34),
      I97(11 downto 8) => I20(29 downto 26),
      I97(7 downto 4) => I20(21 downto 18),
      I97(3 downto 0) => I20(13 downto 10),
      I98 => n_60_u_ddr_mc_phy_wrapper,
      I99(71 downto 0) => I34(79 downto 8),
      O1 => n_4_u_ddr_calib_top,
      O10 => O6,
      O11 => O7,
      O12 => \^o8\,
      O13 => n_28_u_ddr_calib_top,
      O14 => n_30_u_ddr_calib_top,
      O15 => n_31_u_ddr_calib_top,
      O16 => n_38_u_ddr_calib_top,
      O17 => n_44_u_ddr_calib_top,
      O18(24 downto 0) => O17(24 downto 0),
      O19(43 downto 0) => O13(43 downto 0),
      O2(0) => po_stg2_wrcal_cnt(0),
      O20(59 downto 0) => O14(59 downto 0),
      O21 => O15,
      O22 => n_247_u_ddr_calib_top,
      O23 => n_250_u_ddr_calib_top,
      O24(2 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\(2 downto 0),
      O25(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\(3 downto 0),
      O26(2 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\(2 downto 0),
      O27(6 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(6 downto 0),
      O28(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\(7 downto 0),
      O29(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(3 downto 0),
      O3 => O3,
      O30(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\(3 downto 0),
      O31(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(3 downto 0),
      O32(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(7 downto 0),
      O33(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\(7 downto 0),
      O34(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(7 downto 0),
      O35(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(7 downto 0),
      O36(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(7 downto 0),
      O37(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\(7 downto 0),
      O38(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(7 downto 0),
      O39(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(7 downto 0),
      O4 => \^o1\,
      O40(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(7 downto 0),
      O41(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\(7 downto 0),
      O42(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(7 downto 0),
      O43(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(7 downto 0),
      O44(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(7 downto 0),
      O45(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(7 downto 0),
      O46(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(7 downto 0),
      O47(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(7 downto 0),
      O48(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\(7 downto 0),
      O49(7) => n_492_u_ddr_calib_top,
      O49(6) => n_493_u_ddr_calib_top,
      O49(5) => n_494_u_ddr_calib_top,
      O49(4) => n_495_u_ddr_calib_top,
      O49(3) => n_496_u_ddr_calib_top,
      O49(2) => n_497_u_ddr_calib_top,
      O49(1) => n_498_u_ddr_calib_top,
      O49(0) => n_499_u_ddr_calib_top,
      O5 => n_19_u_ddr_calib_top,
      O50 => n_502_u_ddr_calib_top,
      O51 => n_503_u_ddr_calib_top,
      O52(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\(5 downto 0),
      O53 => n_511_u_ddr_calib_top,
      O54 => n_513_u_ddr_calib_top,
      O55(5 downto 0) => O25(5 downto 0),
      O6 => n_20_u_ddr_calib_top,
      O7 => n_21_u_ddr_calib_top,
      O8 => \^o4\,
      O9 => \^o5\,
      Q(5 downto 0) => \u_ddr_mc_phy/pi_counter_read_val_w[0]_0\(5 downto 0),
      SR(0) => SR(0),
      app_rd_data(127 downto 0) => \^app_rd_data\(127 downto 0),
      app_zq_ns => app_zq_ns,
      app_zq_req => app_zq_req,
      calib_cmd_wren => calib_cmd_wren,
      calib_complete => calib_complete,
      calib_in_common => calib_in_common,
      calib_sel(0) => calib_sel(1),
      calib_sel0 => calib_sel0,
      calib_wrdata_en => calib_wrdata_en,
      cnt_pwron_cke_done_r => \u_ddr_phy_init/cnt_pwron_cke_done_r\,
      dqs_po_dec_done => dqs_po_dec_done,
      fine_adjust_done => fine_adjust_done,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\,
      if_empty_v => \u_ddr_mc_phy/if_empty_v\,
      ififo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0\,
      ififo_rst0_2 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\,
      init_calib_complete => init_calib_complete,
      mc_cs_n(0) => mc_cs_n(0),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(1 downto 0),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(46 downto 43) => mem_out(75 downto 72),
      mem_out(42 downto 39) => mem_out(67 downto 64),
      mem_out(38 downto 19) => mem_out(59 downto 40),
      mem_out(18 downto 16) => mem_out(34 downto 32),
      mem_out(15 downto 12) => mem_out(27 downto 24),
      mem_out(11 downto 8) => mem_out(19 downto 16),
      mem_out(7 downto 4) => mem_out(11 downto 8),
      mem_out(3 downto 0) => mem_out(3 downto 0),
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      ofifo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst0\,
      ofifo_rst0_3 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0\,
      p_1_in => p_1_in,
      p_29_in => \u_ddr_phy_init/p_29_in\,
      p_3_in => p_3_in,
      phy_dout(59 downto 0) => phy_dout(59 downto 0),
      phy_if_reset0 => phy_if_reset0,
      phy_if_reset_w => phy_if_reset_w,
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1) => n_5_u_ddr_mc_phy_wrapper,
      pi_dqs_found_lanes(0) => n_6_u_ddr_mc_phy_wrapper,
      pi_fine_dly_dec_done => pi_fine_dly_dec_done,
      pi_fine_dly_dec_done_r => pi_fine_dly_dec_done_r,
      po_ck_addr_cmd_delay_done => po_ck_addr_cmd_delay_done,
      rd_data_offset_cal_done => rd_data_offset_cal_done,
      reset_if => reset_if,
      sent_col_r1 => sent_col_r1,
      tempmon_pi_f_dec => tempmon_pi_f_dec,
      tempmon_pi_f_inc => tempmon_pi_f_inc,
      tempmon_sample_en => tempmon_sample_en,
      tempmon_sel_pi_incdec => tempmon_sel_pi_incdec,
      wr_en => \genblk24.phy_ctl_pre_fifo_0/wr_en\,
      wr_en_0 => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      wr_en_1 => \genblk24.phy_ctl_pre_fifo_2/wr_en\,
      wrlvl_final_if_rst => wrlvl_final_if_rst
    );
u_ddr_mc_phy_wrapper: entity work.migmig_7series_v2_0_ddr_mc_phy_wrapper
    port map (
      A_idelay_ce134_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce134_out\,
      A_pi_counter_load_en40_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en40_out\,
      A_pi_fine_enable44_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable44_out\,
      A_pi_fine_inc42_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc42_out\,
      A_pi_rst_dqs_find46_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find46_out\,
      A_po_coarse_enable58_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable58_out\,
      A_po_fine_enable60_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable60_out\,
      A_po_fine_inc56_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc56_out\,
      A_rst_primitives => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives\,
      B_po_coarse_enable92_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_coarse_enable92_out\,
      B_po_fine_enable95_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_enable95_out\,
      B_po_fine_inc89_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_inc89_out\,
      CLK => CLK,
      COUNTERLOADVAL(5) => n_32_u_ddr_calib_top,
      COUNTERLOADVAL(4) => n_33_u_ddr_calib_top,
      COUNTERLOADVAL(3) => n_34_u_ddr_calib_top,
      COUNTERLOADVAL(2) => n_35_u_ddr_calib_top,
      COUNTERLOADVAL(1) => n_36_u_ddr_calib_top,
      COUNTERLOADVAL(0) => n_37_u_ddr_calib_top,
      C_idelay_ce124_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce124_out\,
      C_pi_counter_load_en100_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en100_out\,
      C_pi_fine_enable104_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable104_out\,
      C_pi_fine_inc102_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc102_out\,
      C_pi_rst_dqs_find106_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find106_out\,
      C_po_coarse_enable118_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable118_out\,
      C_po_fine_enable120_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable120_out\,
      C_po_fine_inc116_out => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc116_out\,
      D(10 downto 9) => calib_seq(1 downto 0),
      D(8 downto 3) => mux_data_offset(5 downto 0),
      D(2 downto 0) => mux_cmd(2 downto 0),
      D0(3) => n_315_u_ddr_calib_top,
      D0(2) => n_316_u_ddr_calib_top,
      D0(1) => n_317_u_ddr_calib_top,
      D0(0) => n_318_u_ddr_calib_top,
      D1(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1\(3 downto 0),
      D2(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2\(3 downto 0),
      D3(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3\(3 downto 0),
      D4(2 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4\(2 downto 0),
      D5(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5\(7 downto 0),
      D6(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6\(7 downto 0),
      D7(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7\(3 downto 0),
      D8(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8\(3 downto 0),
      D9(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9\(3 downto 0),
      I1 => n_31_u_ddr_calib_top,
      I10 => n_19_u_ddr_calib_top,
      I11 => n_20_u_ddr_calib_top,
      I12 => n_21_u_ddr_calib_top,
      I13 => \^o8\,
      I14 => I3,
      I15 => n_44_u_ddr_calib_top,
      I16 => \^o4\,
      I17(0) => po_stg2_wrcal_cnt(0),
      I2 => n_247_u_ddr_calib_top,
      I20(34 downto 32) => I20(71 downto 69),
      I20(31 downto 28) => I20(65 downto 62),
      I20(27 downto 23) => I20(57 downto 53),
      I20(22) => I20(49),
      I20(21 downto 18) => I20(33 downto 30),
      I20(17 downto 14) => I20(25 downto 22),
      I20(13 downto 10) => I20(17 downto 14),
      I20(9 downto 0) => I20(9 downto 0),
      I26 => I26,
      I3 => n_30_u_ddr_calib_top,
      I32(63 downto 0) => I32(63 downto 0),
      I33(63 downto 0) => I33(63 downto 0),
      I34(7 downto 0) => I34(7 downto 0),
      I35(7 downto 0) => I35(31 downto 24),
      I4 => n_28_u_ddr_calib_top,
      I5 => n_250_u_ddr_calib_top,
      I6 => I1,
      I7 => I6,
      I8 => n_4_u_ddr_calib_top,
      I9 => \^o1\,
      O1 => n_14_u_ddr_mc_phy_wrapper,
      O10 => O10,
      O100 => n_407_u_ddr_mc_phy_wrapper,
      O101 => n_408_u_ddr_mc_phy_wrapper,
      O102 => n_409_u_ddr_mc_phy_wrapper,
      O103 => n_410_u_ddr_mc_phy_wrapper,
      O104 => n_411_u_ddr_mc_phy_wrapper,
      O105 => n_412_u_ddr_mc_phy_wrapper,
      O106 => n_413_u_ddr_mc_phy_wrapper,
      O107 => n_414_u_ddr_mc_phy_wrapper,
      O108 => n_415_u_ddr_mc_phy_wrapper,
      O109 => n_416_u_ddr_mc_phy_wrapper,
      O11 => O11,
      O110 => n_417_u_ddr_mc_phy_wrapper,
      O111 => n_418_u_ddr_mc_phy_wrapper,
      O112 => n_419_u_ddr_mc_phy_wrapper,
      O113 => n_420_u_ddr_mc_phy_wrapper,
      O114 => n_421_u_ddr_mc_phy_wrapper,
      O115 => n_422_u_ddr_mc_phy_wrapper,
      O116 => n_423_u_ddr_mc_phy_wrapper,
      O117 => n_424_u_ddr_mc_phy_wrapper,
      O118 => n_425_u_ddr_mc_phy_wrapper,
      O119 => n_426_u_ddr_mc_phy_wrapper,
      O12 => O12,
      O120 => n_427_u_ddr_mc_phy_wrapper,
      O13(3 downto 0) => O19(3 downto 0),
      O14 => n_66_u_ddr_mc_phy_wrapper,
      O15(3 downto 0) => O23(3 downto 0),
      O16 => O16,
      O17 => O18,
      O18(3 downto 0) => O29(3 downto 0),
      O19(67 downto 0) => O30(67 downto 0),
      O2(1 downto 0) => O2(1 downto 0),
      O20(3 downto 0) => O32(3 downto 0),
      O21 => O21,
      O22 => O22,
      O23(3 downto 0) => O36(3 downto 0),
      O24(2 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9\(2 downto 0),
      O25(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8\(3 downto 0),
      O26(2 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7\(2 downto 0),
      O27(6 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6\(6 downto 0),
      O28(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5\(7 downto 0),
      O29(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4\(3 downto 0),
      O3 => n_39_u_ddr_mc_phy_wrapper,
      O30(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3\(3 downto 0),
      O31(3 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2\(3 downto 0),
      O32(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9\(7 downto 0),
      O33(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8\(7 downto 0),
      O34(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7\(7 downto 0),
      O35(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6\(7 downto 0),
      O36(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5\(7 downto 0),
      O37(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4\(7 downto 0),
      O38(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3\(7 downto 0),
      O39(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2\(7 downto 0),
      O4 => n_40_u_ddr_mc_phy_wrapper,
      O40(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1\(7 downto 0),
      O41(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9\(7 downto 0),
      O42(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8\(7 downto 0),
      O43(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7\(7 downto 0),
      O44(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6\(7 downto 0),
      O45(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5\(7 downto 0),
      O46(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4\(7 downto 0),
      O47(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2\(7 downto 0),
      O48(7 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1\(7 downto 0),
      O49(7) => n_492_u_ddr_calib_top,
      O49(6) => n_493_u_ddr_calib_top,
      O49(5) => n_494_u_ddr_calib_top,
      O49(4) => n_495_u_ddr_calib_top,
      O49(3) => n_496_u_ddr_calib_top,
      O49(2) => n_497_u_ddr_calib_top,
      O49(1) => n_498_u_ddr_calib_top,
      O49(0) => n_499_u_ddr_calib_top,
      O5 => \^o5\,
      O50(65 downto 0) => O37(65 downto 0),
      O51(3 downto 0) => O39(3 downto 0),
      O52(5 downto 0) => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val\(5 downto 0),
      O53(5 downto 0) => \u_ddr_mc_phy/pi_counter_read_val_w[0]_0\(5 downto 0),
      O54 => n_232_u_ddr_mc_phy_wrapper,
      O55 => n_233_u_ddr_mc_phy_wrapper,
      O56 => n_234_u_ddr_mc_phy_wrapper,
      O57 => n_364_u_ddr_mc_phy_wrapper,
      O58 => n_365_u_ddr_mc_phy_wrapper,
      O59 => n_366_u_ddr_mc_phy_wrapper,
      O6(3 downto 0) => O20(3 downto 0),
      O60 => n_367_u_ddr_mc_phy_wrapper,
      O61 => n_368_u_ddr_mc_phy_wrapper,
      O62 => n_369_u_ddr_mc_phy_wrapper,
      O63 => n_370_u_ddr_mc_phy_wrapper,
      O64 => n_371_u_ddr_mc_phy_wrapper,
      O65 => n_372_u_ddr_mc_phy_wrapper,
      O66 => n_373_u_ddr_mc_phy_wrapper,
      O67 => n_374_u_ddr_mc_phy_wrapper,
      O68 => n_375_u_ddr_mc_phy_wrapper,
      O69 => n_376_u_ddr_mc_phy_wrapper,
      O7(3 downto 0) => O24(3 downto 0),
      O70 => n_377_u_ddr_mc_phy_wrapper,
      O71 => n_378_u_ddr_mc_phy_wrapper,
      O72 => n_379_u_ddr_mc_phy_wrapper,
      O73 => n_380_u_ddr_mc_phy_wrapper,
      O74 => n_381_u_ddr_mc_phy_wrapper,
      O75 => n_382_u_ddr_mc_phy_wrapper,
      O76 => n_383_u_ddr_mc_phy_wrapper,
      O77 => n_384_u_ddr_mc_phy_wrapper,
      O78 => n_385_u_ddr_mc_phy_wrapper,
      O79 => n_386_u_ddr_mc_phy_wrapper,
      O8 => n_60_u_ddr_mc_phy_wrapper,
      O80 => n_387_u_ddr_mc_phy_wrapper,
      O81 => n_388_u_ddr_mc_phy_wrapper,
      O82 => n_389_u_ddr_mc_phy_wrapper,
      O83 => n_390_u_ddr_mc_phy_wrapper,
      O84 => n_391_u_ddr_mc_phy_wrapper,
      O85 => n_392_u_ddr_mc_phy_wrapper,
      O86 => n_393_u_ddr_mc_phy_wrapper,
      O87 => n_394_u_ddr_mc_phy_wrapper,
      O88 => n_395_u_ddr_mc_phy_wrapper,
      O89 => n_396_u_ddr_mc_phy_wrapper,
      O9 => O9,
      O90 => n_397_u_ddr_mc_phy_wrapper,
      O91 => n_398_u_ddr_mc_phy_wrapper,
      O92 => n_399_u_ddr_mc_phy_wrapper,
      O93 => n_400_u_ddr_mc_phy_wrapper,
      O94 => n_401_u_ddr_mc_phy_wrapper,
      O95 => n_402_u_ddr_mc_phy_wrapper,
      O96 => n_403_u_ddr_mc_phy_wrapper,
      O97 => n_404_u_ddr_mc_phy_wrapper,
      O98 => n_405_u_ddr_mc_phy_wrapper,
      O99 => n_406_u_ddr_mc_phy_wrapper,
      Q(0) => Q(0),
      SR(0) => SR(0),
      app_rd_data(127 downto 0) => \^app_rd_data\(127 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      calib_cmd_wren => calib_cmd_wren,
      calib_sel(0) => calib_sel(1),
      calib_wrdata_en => calib_wrdata_en,
      cnt_pwron_cke_done_r => \u_ddr_phy_init/cnt_pwron_cke_done_r\,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_ck_p(0) => ddr2_ck_p(0),
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      freq_refclk => freq_refclk,
      idelay_inc => idelay_inc,
      idelay_ld_rst => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst\,
      idle => idle,
      if_empty_v => \u_ddr_mc_phy/if_empty_v\,
      ififo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0\,
      ififo_rst0_6 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0\,
      mc_wrdata_en => mc_wrdata_en,
      mem_out(32 downto 29) => mem_out(79 downto 76),
      mem_out(28 downto 25) => mem_out(71 downto 68),
      mem_out(24 downto 21) => mem_out(63 downto 60),
      mem_out(20 downto 16) => mem_out(39 downto 35),
      mem_out(15 downto 12) => mem_out(31 downto 28),
      mem_out(11 downto 8) => mem_out(23 downto 20),
      mem_out(7 downto 4) => mem_out(15 downto 12),
      mem_out(3 downto 0) => mem_out(7 downto 4),
      mem_refclk => mem_refclk,
      mux_cmd_wren => mux_cmd_wren,
      mux_wrdata_en => mux_wrdata_en,
      ofifo_rst0 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst0\,
      ofifo_rst0_7 => \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0\,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_29_in => \u_ddr_phy_init/p_29_in\,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      phy_mc_go => phy_mc_go,
      phy_rddata_en => phy_rddata_en,
      phy_read_calib => phy_read_calib,
      pi_dqs_found_lanes(1) => n_5_u_ddr_mc_phy_wrapper,
      pi_dqs_found_lanes(0) => n_6_u_ddr_mc_phy_wrapper,
      pll_locked => pll_locked,
      pll_locked_i => pll_locked_i,
      ref_dll_lock => ref_dll_lock,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      wr_en => wr_en,
      wr_en_0 => \genblk24.phy_ctl_pre_fifo_0/wr_en\,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3,
      wr_en_4 => \genblk24.phy_ctl_pre_fifo_1/wr_en\,
      wr_en_5 => \genblk24.phy_ctl_pre_fifo_2/wr_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_mem_intfc is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    periodic_rd_r : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_sr_active : out STD_LOGIC;
    O3 : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    init_calib_complete : out STD_LOGIC;
    O1 : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    periodic_rd_ack_r : out STD_LOGIC;
    periodic_rd_insert : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    periodic_rd_cntr_r : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : out STD_LOGIC;
    O10 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    phy_dout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 59 downto 0 );
    pointer_we : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O30 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    O31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O36 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O37 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O38 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O39 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    O40 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_1 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    pll_locked_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    was_wr0 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    p_145_out : in STD_LOGIC;
    I19 : in STD_LOGIC;
    p_106_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_67_out : in STD_LOGIC;
    p_28_out : in STD_LOGIC;
    I11 : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    app_en_r2 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    app_sr_req : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 143 downto 0 );
    ram_init_done_r : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I24 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    app_cmd_r2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    row : in STD_LOGIC_VECTOR ( 12 downto 0 );
    I28 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I29 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I31 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I32 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I33 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I34 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I35 : in STD_LOGIC_VECTOR ( 79 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_mem_intfc : entity is "mig_7series_v2_0_mem_intfc";
end migmig_7series_v2_0_mem_intfc;

architecture STRUCTURE of migmig_7series_v2_0_mem_intfc is
  signal \col_mach0/p_0_in\ : STD_LOGIC;
  signal \col_mach0/sent_col_r1\ : STD_LOGIC;
  signal idle : STD_LOGIC;
  signal mc_cas_n : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal mc_cke : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mc_cs_n : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mc_odt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mc_ras_n : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal mc_we_n : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mc_wrdata_en : STD_LOGIC;
  signal n_100_mc0 : STD_LOGIC;
  signal n_101_mc0 : STD_LOGIC;
  signal n_102_mc0 : STD_LOGIC;
  signal n_103_mc0 : STD_LOGIC;
  signal n_104_mc0 : STD_LOGIC;
  signal n_105_mc0 : STD_LOGIC;
  signal n_106_mc0 : STD_LOGIC;
  signal n_107_mc0 : STD_LOGIC;
  signal n_108_mc0 : STD_LOGIC;
  signal n_109_mc0 : STD_LOGIC;
  signal n_110_mc0 : STD_LOGIC;
  signal n_111_mc0 : STD_LOGIC;
  signal n_112_mc0 : STD_LOGIC;
  signal n_113_mc0 : STD_LOGIC;
  signal n_114_mc0 : STD_LOGIC;
  signal n_115_mc0 : STD_LOGIC;
  signal n_116_mc0 : STD_LOGIC;
  signal n_117_mc0 : STD_LOGIC;
  signal n_118_mc0 : STD_LOGIC;
  signal n_119_mc0 : STD_LOGIC;
  signal n_120_mc0 : STD_LOGIC;
  signal n_121_mc0 : STD_LOGIC;
  signal n_122_mc0 : STD_LOGIC;
  signal n_123_mc0 : STD_LOGIC;
  signal n_124_mc0 : STD_LOGIC;
  signal n_125_mc0 : STD_LOGIC;
  signal n_126_mc0 : STD_LOGIC;
  signal n_127_mc0 : STD_LOGIC;
  signal n_128_mc0 : STD_LOGIC;
  signal n_12_mc0 : STD_LOGIC;
  signal n_13_mc0 : STD_LOGIC;
  signal n_14_mc0 : STD_LOGIC;
  signal n_163_ddr_phy_top0 : STD_LOGIC;
  signal n_164_ddr_phy_top0 : STD_LOGIC;
  signal n_165_ddr_phy_top0 : STD_LOGIC;
  signal n_166_ddr_phy_top0 : STD_LOGIC;
  signal n_167_ddr_phy_top0 : STD_LOGIC;
  signal n_169_ddr_phy_top0 : STD_LOGIC;
  signal n_173_ddr_phy_top0 : STD_LOGIC;
  signal n_174_ddr_phy_top0 : STD_LOGIC;
  signal n_542_ddr_phy_top0 : STD_LOGIC;
  signal n_543_ddr_phy_top0 : STD_LOGIC;
  signal n_544_ddr_phy_top0 : STD_LOGIC;
  signal n_545_ddr_phy_top0 : STD_LOGIC;
  signal n_546_ddr_phy_top0 : STD_LOGIC;
  signal n_547_ddr_phy_top0 : STD_LOGIC;
  signal n_77_mc0 : STD_LOGIC;
  signal n_78_mc0 : STD_LOGIC;
  signal n_79_mc0 : STD_LOGIC;
  signal n_80_mc0 : STD_LOGIC;
  signal n_81_mc0 : STD_LOGIC;
  signal n_82_mc0 : STD_LOGIC;
  signal n_83_mc0 : STD_LOGIC;
  signal n_84_mc0 : STD_LOGIC;
  signal n_85_mc0 : STD_LOGIC;
  signal n_86_mc0 : STD_LOGIC;
  signal n_87_mc0 : STD_LOGIC;
  signal n_88_mc0 : STD_LOGIC;
  signal n_89_mc0 : STD_LOGIC;
  signal n_90_mc0 : STD_LOGIC;
  signal n_91_mc0 : STD_LOGIC;
  signal n_92_mc0 : STD_LOGIC;
  signal n_93_mc0 : STD_LOGIC;
  signal n_94_mc0 : STD_LOGIC;
  signal n_95_mc0 : STD_LOGIC;
  signal n_96_mc0 : STD_LOGIC;
  signal n_97_mc0 : STD_LOGIC;
  signal n_98_mc0 : STD_LOGIC;
  signal n_99_mc0 : STD_LOGIC;
  signal phy_mc_cmd_full : STD_LOGIC;
  signal phy_mc_ctl_full : STD_LOGIC;
  signal phy_mc_data_full : STD_LOGIC;
  signal \rank_mach0/rank_common0/app_zq_ns\ : STD_LOGIC;
  signal tail_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tempmon_sample_en : STD_LOGIC;
begin
ddr_phy_top0: entity work.migmig_7series_v2_0_ddr_phy_top
    port map (
      CLK => CLK,
      D(11 downto 0) => D(11 downto 0),
      I1 => I1,
      I10(0) => I10(0),
      I11(1) => mc_cke(3),
      I11(0) => mc_cke(0),
      I12(2 downto 0) => mc_we_n(2 downto 0),
      I13(36) => n_77_mc0,
      I13(35) => n_78_mc0,
      I13(34) => n_79_mc0,
      I13(33) => n_80_mc0,
      I13(32) => n_81_mc0,
      I13(31) => n_82_mc0,
      I13(30) => n_83_mc0,
      I13(29) => n_84_mc0,
      I13(28) => n_85_mc0,
      I13(27) => n_86_mc0,
      I13(26) => n_87_mc0,
      I13(25) => n_88_mc0,
      I13(24) => n_89_mc0,
      I13(23) => n_90_mc0,
      I13(22) => n_91_mc0,
      I13(21) => n_92_mc0,
      I13(20) => n_93_mc0,
      I13(19) => n_94_mc0,
      I13(18) => n_95_mc0,
      I13(17) => n_96_mc0,
      I13(16) => n_97_mc0,
      I13(15) => n_98_mc0,
      I13(14) => n_99_mc0,
      I13(13) => n_100_mc0,
      I13(12) => n_101_mc0,
      I13(11) => n_102_mc0,
      I13(10) => n_103_mc0,
      I13(9) => n_104_mc0,
      I13(8) => n_105_mc0,
      I13(7) => n_106_mc0,
      I13(6) => n_107_mc0,
      I13(5) => n_108_mc0,
      I13(4) => n_109_mc0,
      I13(3) => n_110_mc0,
      I13(2) => n_111_mc0,
      I13(1) => n_112_mc0,
      I13(0) => n_113_mc0,
      I14(8) => n_114_mc0,
      I14(7) => n_115_mc0,
      I14(6) => n_116_mc0,
      I14(5) => n_117_mc0,
      I14(4) => n_118_mc0,
      I14(3) => n_119_mc0,
      I14(2) => n_120_mc0,
      I14(1) => n_121_mc0,
      I14(0) => n_122_mc0,
      I15 => n_14_mc0,
      I16 => n_124_mc0,
      I17 => n_125_mc0,
      I18 => I18,
      I19 => n_126_mc0,
      I2 => n_13_mc0,
      I20(71 downto 0) => I20(71 downto 0),
      I21(143 downto 0) => I21(143 downto 0),
      I22(0) => n_123_mc0,
      I23 => n_127_mc0,
      I24 => n_128_mc0,
      I25 => n_12_mc0,
      I26 => I19,
      I27(1 downto 0) => mc_cas_n(2 downto 1),
      I28 => I28,
      I29 => I25,
      I3 => I3,
      I32(63 downto 0) => I32(63 downto 0),
      I33(63 downto 0) => I33(63 downto 0),
      I34(79 downto 0) => I34(79 downto 0),
      I35(79 downto 0) => I35(79 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8(0) => I8(0),
      I9 => I9,
      O1 => n_163_ddr_phy_top0,
      O10 => O10,
      O11 => n_173_ddr_phy_top0,
      O12 => n_174_ddr_phy_top0,
      O13(43 downto 16) => O12(45 downto 18),
      O13(15 downto 0) => O12(15 downto 0),
      O14(59 downto 0) => O13(59 downto 0),
      O15 => O14,
      O16 => O26,
      O17(24 downto 22) => O17(27 downto 25),
      O17(21) => O17(23),
      O17(20 downto 0) => O17(20 downto 0),
      O18 => O27,
      O19(3 downto 0) => O28(3 downto 0),
      O2(1 downto 0) => O2(1 downto 0),
      O20(3 downto 0) => O31(3 downto 0),
      O21 => O33,
      O22 => O34,
      O23(3 downto 0) => O35(3 downto 0),
      O24(3 downto 0) => O38(3 downto 0),
      O25(5) => n_542_ddr_phy_top0,
      O25(4) => n_543_ddr_phy_top0,
      O25(3) => n_544_ddr_phy_top0,
      O25(2) => n_545_ddr_phy_top0,
      O25(1) => n_546_ddr_phy_top0,
      O25(0) => n_547_ddr_phy_top0,
      O29(3 downto 0) => O29(3 downto 0),
      O3 => O3,
      O30(67 downto 0) => O30(67 downto 0),
      O32(3 downto 0) => O32(3 downto 0),
      O36(3 downto 0) => O36(3 downto 0),
      O37(65 downto 0) => O37(65 downto 0),
      O39(3 downto 0) => O39(3 downto 0),
      O4 => n_164_ddr_phy_top0,
      O5 => n_165_ddr_phy_top0,
      O6 => n_166_ddr_phy_top0,
      O7 => n_167_ddr_phy_top0,
      O8 => O1,
      O9 => n_169_ddr_phy_top0,
      Q(0) => \col_mach0/p_0_in\,
      SR(0) => SR(0),
      app_rd_data(127 downto 0) => app_rd_data(127 downto 0),
      app_rd_data_valid => app_rd_data_valid,
      app_zq_ns => \rank_mach0/rank_common0/app_zq_ns\,
      app_zq_req => app_zq_req,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_ck_p(0) => ddr2_ck_p(0),
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      freq_refclk => freq_refclk,
      idle => idle,
      init_calib_complete => init_calib_complete,
      mc_cs_n(0) => mc_cs_n(1),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(2 downto 1),
      mc_wrdata_en => mc_wrdata_en,
      mem_out(79 downto 0) => mem_out(79 downto 0),
      mem_refclk => mem_refclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_1_in => p_1_in,
      p_3_in => p_3_in,
      phy_dout(59 downto 0) => phy_dout(59 downto 0),
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      pi_fine_dly_dec_done_r => pi_fine_dly_dec_done_r,
      pll_locked => pll_locked,
      pll_locked_i => pll_locked_i,
      ref_dll_lock => ref_dll_lock,
      sent_col_r1 => \col_mach0/sent_col_r1\,
      sync_pulse => sync_pulse,
      tail_r(0) => tail_r(0),
      tempmon_sample_en => tempmon_sample_en,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
mc0: entity work.migmig_7series_v2_0_mc
    port map (
      CLK => CLK,
      CO(0) => CO(0),
      E(0) => E(0),
      I1 => n_164_ddr_phy_top0,
      I10 => n_166_ddr_phy_top0,
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => I16,
      I17 => I17,
      I18 => I18,
      I19 => I19,
      I2 => I2,
      I20 => n_167_ddr_phy_top0,
      I21(5) => n_542_ddr_phy_top0,
      I21(4) => n_543_ddr_phy_top0,
      I21(3) => n_544_ddr_phy_top0,
      I21(2) => n_545_ddr_phy_top0,
      I21(1) => n_546_ddr_phy_top0,
      I21(0) => n_547_ddr_phy_top0,
      I22(0) => I22(0),
      I23(0) => I23(0),
      I24 => I24,
      I25 => I25,
      I26 => I26,
      I27(0) => I27(0),
      I28 => I6,
      I29 => n_174_ddr_phy_top0,
      I3 => I3,
      I30(3 downto 0) => I29(3 downto 0),
      I31(2 downto 0) => I30(2 downto 0),
      I32(9 downto 0) => I31(9 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => n_169_ddr_phy_top0,
      I7 => n_173_ddr_phy_top0,
      I8 => n_163_ddr_phy_top0,
      I9 => n_165_ddr_phy_top0,
      O1 => periodic_rd_r,
      O10 => O6,
      O11 => O7,
      O12 => periodic_rd_cntr_r,
      O13(9 downto 0) => O8(9 downto 0),
      O14(0) => tail_r(0),
      O15 => O11,
      O16(1 downto 0) => mc_cas_n(2 downto 1),
      O17(4 downto 3) => O17(29 downto 28),
      O17(2) => O17(24),
      O17(1 downto 0) => O17(22 downto 21),
      O18(2 downto 0) => mc_we_n(2 downto 0),
      O19(1 downto 0) => O12(17 downto 16),
      O2 => n_12_mc0,
      O20 => O15,
      O21 => O16,
      O22 => O18,
      O23 => O19,
      O24(2 downto 0) => O20(2 downto 0),
      O25(2 downto 0) => O21(2 downto 0),
      O26(2 downto 0) => O22(2 downto 0),
      O27(2 downto 0) => O23(2 downto 0),
      O28(0) => O24(0),
      O29(0) => O25(0),
      O3 => n_13_mc0,
      O30(0) => O9(0),
      O31(1) => app_rd_data_end,
      O31(0) => \col_mach0/p_0_in\,
      O32(1) => mc_cke(3),
      O32(0) => mc_cke(0),
      O33(36) => n_77_mc0,
      O33(35) => n_78_mc0,
      O33(34) => n_79_mc0,
      O33(33) => n_80_mc0,
      O33(32) => n_81_mc0,
      O33(31) => n_82_mc0,
      O33(30) => n_83_mc0,
      O33(29) => n_84_mc0,
      O33(28) => n_85_mc0,
      O33(27) => n_86_mc0,
      O33(26) => n_87_mc0,
      O33(25) => n_88_mc0,
      O33(24) => n_89_mc0,
      O33(23) => n_90_mc0,
      O33(22) => n_91_mc0,
      O33(21) => n_92_mc0,
      O33(20) => n_93_mc0,
      O33(19) => n_94_mc0,
      O33(18) => n_95_mc0,
      O33(17) => n_96_mc0,
      O33(16) => n_97_mc0,
      O33(15) => n_98_mc0,
      O33(14) => n_99_mc0,
      O33(13) => n_100_mc0,
      O33(12) => n_101_mc0,
      O33(11) => n_102_mc0,
      O33(10) => n_103_mc0,
      O33(9) => n_104_mc0,
      O33(8) => n_105_mc0,
      O33(7) => n_106_mc0,
      O33(6) => n_107_mc0,
      O33(5) => n_108_mc0,
      O33(4) => n_109_mc0,
      O33(3) => n_110_mc0,
      O33(2) => n_111_mc0,
      O33(1) => n_112_mc0,
      O33(0) => n_113_mc0,
      O34(8) => n_114_mc0,
      O34(7) => n_115_mc0,
      O34(6) => n_116_mc0,
      O34(5) => n_117_mc0,
      O34(4) => n_118_mc0,
      O34(3) => n_119_mc0,
      O34(2) => n_120_mc0,
      O34(1) => n_121_mc0,
      O34(0) => n_122_mc0,
      O35(0) => n_123_mc0,
      O36 => n_124_mc0,
      O37 => n_125_mc0,
      O38 => n_126_mc0,
      O39 => n_127_mc0,
      O4 => n_14_mc0,
      O40(3 downto 0) => O40(3 downto 0),
      O41 => n_128_mc0,
      O5 => p_7_in,
      O6 => periodic_rd_ack_r,
      O7 => periodic_rd_insert,
      O8 => O4,
      O9 => O5,
      Q(0) => Q(0),
      S(0) => S(0),
      SR(0) => SR(0),
      app_cmd_r2(0) => app_cmd_r2(0),
      app_en_r2 => app_en_r2,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_ns => \rank_mach0/rank_common0/app_zq_ns\,
      idle => idle,
      mc_cs_n(0) => mc_cs_n(1),
      mc_odt(0) => mc_odt(0),
      mc_ras_n(1 downto 0) => mc_ras_n(2 downto 1),
      mc_wrdata_en => mc_wrdata_en,
      p_106_out => p_106_out,
      p_145_out => p_145_out,
      p_28_out => p_28_out,
      p_67_out => p_67_out,
      phy_mc_cmd_full => phy_mc_cmd_full,
      phy_mc_ctl_full => phy_mc_ctl_full,
      phy_mc_data_full => phy_mc_data_full,
      pointer_we => pointer_we,
      ram_init_done_r => ram_init_done_r,
      row(12 downto 0) => row(12 downto 0),
      sent_col_r1 => \col_mach0/sent_col_r1\,
      tempmon_sample_en => tempmon_sample_en,
      was_wr0 => was_wr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_7series_v2_0_memc_ui_top_std is
  port (
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ref_dll_lock : out STD_LOGIC;
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    app_sr_active : out STD_LOGIC;
    O3 : out STD_LOGIC;
    pi_fine_dly_dec_done_r : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    init_calib_complete : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_131_out : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    p_92_out : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 71 downto 0 );
    p_0_in1_in : out STD_LOGIC;
    O7 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 45 downto 0 );
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O16 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O21 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    wr_en_1 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    freq_refclk : in STD_LOGIC;
    mem_refclk : in STD_LOGIC;
    sync_pulse : in STD_LOGIC;
    pll_locked : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    pll_locked_i : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    app_en : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    app_ref_req : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    app_sr_req : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    I19 : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I20 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I21 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I22 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I23 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I24 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I25 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_7series_v2_0_memc_ui_top_std : entity is "mig_7series_v2_0_memc_ui_top_std";
end migmig_7series_v2_0_memc_ui_top_std;

architecture STRUCTURE of migmig_7series_v2_0_memc_ui_top_std is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC;
  signal bank : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal col : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data_buf_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mc0/bank_mach0/bank_cntrl[1].bank0/row_hit_ns\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/p_7_in\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\ : STD_LOGIC;
  signal \mc0/bank_mach0/bank_common0/was_wr0\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_106_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_108_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mc0/bank_mach0/p_112_out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \mc0/bank_mach0/p_145_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_147_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mc0/bank_mach0/p_151_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/bank_mach0/p_28_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_30_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mc0/bank_mach0/p_34_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/bank_mach0/p_67_out\ : STD_LOGIC;
  signal \mc0/bank_mach0/p_69_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mc0/bank_mach0/p_73_out\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \mc0/bank_mach0/periodic_rd_insert\ : STD_LOGIC;
  signal \mc0/periodic_rd_ack_r\ : STD_LOGIC;
  signal \mc0/periodic_rd_r\ : STD_LOGIC;
  signal n_100_u_ui_top : STD_LOGIC;
  signal n_101_u_ui_top : STD_LOGIC;
  signal n_102_u_ui_top : STD_LOGIC;
  signal n_103_u_ui_top : STD_LOGIC;
  signal n_104_u_ui_top : STD_LOGIC;
  signal n_105_u_ui_top : STD_LOGIC;
  signal n_106_u_ui_top : STD_LOGIC;
  signal n_107_u_ui_top : STD_LOGIC;
  signal n_108_u_ui_top : STD_LOGIC;
  signal n_109_u_ui_top : STD_LOGIC;
  signal n_110_u_ui_top : STD_LOGIC;
  signal n_111_u_ui_top : STD_LOGIC;
  signal n_112_u_ui_top : STD_LOGIC;
  signal n_113_u_ui_top : STD_LOGIC;
  signal n_114_u_ui_top : STD_LOGIC;
  signal n_115_u_ui_top : STD_LOGIC;
  signal n_116_u_ui_top : STD_LOGIC;
  signal n_117_u_ui_top : STD_LOGIC;
  signal n_118_u_ui_top : STD_LOGIC;
  signal n_119_u_ui_top : STD_LOGIC;
  signal n_120_u_ui_top : STD_LOGIC;
  signal n_121_u_ui_top : STD_LOGIC;
  signal n_122_u_ui_top : STD_LOGIC;
  signal n_123_u_ui_top : STD_LOGIC;
  signal n_124_u_ui_top : STD_LOGIC;
  signal n_125_u_ui_top : STD_LOGIC;
  signal n_126_u_ui_top : STD_LOGIC;
  signal n_127_u_ui_top : STD_LOGIC;
  signal n_128_u_ui_top : STD_LOGIC;
  signal n_129_u_ui_top : STD_LOGIC;
  signal n_130_u_ui_top : STD_LOGIC;
  signal n_131_u_ui_top : STD_LOGIC;
  signal n_132_u_ui_top : STD_LOGIC;
  signal n_133_u_ui_top : STD_LOGIC;
  signal n_134_u_ui_top : STD_LOGIC;
  signal n_135_u_ui_top : STD_LOGIC;
  signal n_136_u_ui_top : STD_LOGIC;
  signal n_137_u_ui_top : STD_LOGIC;
  signal n_138_u_ui_top : STD_LOGIC;
  signal n_139_u_ui_top : STD_LOGIC;
  signal n_140_u_ui_top : STD_LOGIC;
  signal n_141_u_ui_top : STD_LOGIC;
  signal n_142_u_ui_top : STD_LOGIC;
  signal n_143_u_ui_top : STD_LOGIC;
  signal n_144_u_ui_top : STD_LOGIC;
  signal n_145_u_ui_top : STD_LOGIC;
  signal n_146_u_ui_top : STD_LOGIC;
  signal n_147_u_ui_top : STD_LOGIC;
  signal n_148_u_ui_top : STD_LOGIC;
  signal n_149_u_ui_top : STD_LOGIC;
  signal n_150_u_ui_top : STD_LOGIC;
  signal n_151_u_ui_top : STD_LOGIC;
  signal n_152_u_ui_top : STD_LOGIC;
  signal n_153_u_ui_top : STD_LOGIC;
  signal n_154_u_ui_top : STD_LOGIC;
  signal n_155_u_ui_top : STD_LOGIC;
  signal n_156_u_ui_top : STD_LOGIC;
  signal n_157_u_ui_top : STD_LOGIC;
  signal n_158_u_ui_top : STD_LOGIC;
  signal n_159_u_ui_top : STD_LOGIC;
  signal n_160_u_ui_top : STD_LOGIC;
  signal n_161_u_ui_top : STD_LOGIC;
  signal n_162_u_ui_top : STD_LOGIC;
  signal n_163_u_ui_top : STD_LOGIC;
  signal n_164_u_ui_top : STD_LOGIC;
  signal n_165_u_ui_top : STD_LOGIC;
  signal n_213_u_ui_top : STD_LOGIC;
  signal n_22_u_ui_top : STD_LOGIC;
  signal n_23_u_ui_top : STD_LOGIC;
  signal n_24_u_ui_top : STD_LOGIC;
  signal n_25_u_ui_top : STD_LOGIC;
  signal n_26_u_ui_top : STD_LOGIC;
  signal n_27_u_ui_top : STD_LOGIC;
  signal n_28_u_ui_top : STD_LOGIC;
  signal n_29_u_ui_top : STD_LOGIC;
  signal n_30_u_ui_top : STD_LOGIC;
  signal n_31_u_ui_top : STD_LOGIC;
  signal n_32_u_ui_top : STD_LOGIC;
  signal n_33_u_ui_top : STD_LOGIC;
  signal n_34_u_ui_top : STD_LOGIC;
  signal n_35_u_ui_top : STD_LOGIC;
  signal n_36_u_ui_top : STD_LOGIC;
  signal n_37_u_ui_top : STD_LOGIC;
  signal n_38_u_ui_top : STD_LOGIC;
  signal n_390_mem_intfc0 : STD_LOGIC;
  signal n_391_mem_intfc0 : STD_LOGIC;
  signal n_392_mem_intfc0 : STD_LOGIC;
  signal n_393_mem_intfc0 : STD_LOGIC;
  signal n_39_u_ui_top : STD_LOGIC;
  signal n_406_mem_intfc0 : STD_LOGIC;
  signal n_40_u_ui_top : STD_LOGIC;
  signal n_41_u_ui_top : STD_LOGIC;
  signal n_42_u_ui_top : STD_LOGIC;
  signal n_43_u_ui_top : STD_LOGIC;
  signal n_44_u_ui_top : STD_LOGIC;
  signal n_45_u_ui_top : STD_LOGIC;
  signal n_46_u_ui_top : STD_LOGIC;
  signal n_47_u_ui_top : STD_LOGIC;
  signal n_48_u_ui_top : STD_LOGIC;
  signal n_49_u_ui_top : STD_LOGIC;
  signal n_4_u_ui_top : STD_LOGIC;
  signal n_50_u_ui_top : STD_LOGIC;
  signal n_51_u_ui_top : STD_LOGIC;
  signal n_52_u_ui_top : STD_LOGIC;
  signal n_53_u_ui_top : STD_LOGIC;
  signal n_54_u_ui_top : STD_LOGIC;
  signal n_55_u_ui_top : STD_LOGIC;
  signal n_56_u_ui_top : STD_LOGIC;
  signal n_57_u_ui_top : STD_LOGIC;
  signal n_58_u_ui_top : STD_LOGIC;
  signal n_59_u_ui_top : STD_LOGIC;
  signal n_60_u_ui_top : STD_LOGIC;
  signal n_61_u_ui_top : STD_LOGIC;
  signal n_62_u_ui_top : STD_LOGIC;
  signal n_63_u_ui_top : STD_LOGIC;
  signal n_64_u_ui_top : STD_LOGIC;
  signal n_65_u_ui_top : STD_LOGIC;
  signal n_66_u_ui_top : STD_LOGIC;
  signal n_67_u_ui_top : STD_LOGIC;
  signal n_68_u_ui_top : STD_LOGIC;
  signal n_69_u_ui_top : STD_LOGIC;
  signal n_70_u_ui_top : STD_LOGIC;
  signal n_71_u_ui_top : STD_LOGIC;
  signal n_72_u_ui_top : STD_LOGIC;
  signal n_73_u_ui_top : STD_LOGIC;
  signal n_74_u_ui_top : STD_LOGIC;
  signal n_75_u_ui_top : STD_LOGIC;
  signal n_76_u_ui_top : STD_LOGIC;
  signal n_77_u_ui_top : STD_LOGIC;
  signal n_78_u_ui_top : STD_LOGIC;
  signal n_79_u_ui_top : STD_LOGIC;
  signal n_7_u_ui_top : STD_LOGIC;
  signal n_80_u_ui_top : STD_LOGIC;
  signal n_81_u_ui_top : STD_LOGIC;
  signal n_82_u_ui_top : STD_LOGIC;
  signal n_83_u_ui_top : STD_LOGIC;
  signal n_84_u_ui_top : STD_LOGIC;
  signal n_85_u_ui_top : STD_LOGIC;
  signal n_86_u_ui_top : STD_LOGIC;
  signal n_87_u_ui_top : STD_LOGIC;
  signal n_88_u_ui_top : STD_LOGIC;
  signal n_89_u_ui_top : STD_LOGIC;
  signal n_8_u_ui_top : STD_LOGIC;
  signal n_90_u_ui_top : STD_LOGIC;
  signal n_91_u_ui_top : STD_LOGIC;
  signal n_92_u_ui_top : STD_LOGIC;
  signal n_93_u_ui_top : STD_LOGIC;
  signal n_94_u_ui_top : STD_LOGIC;
  signal n_95_u_ui_top : STD_LOGIC;
  signal n_96_u_ui_top : STD_LOGIC;
  signal n_97_u_ui_top : STD_LOGIC;
  signal n_98_u_ui_top : STD_LOGIC;
  signal n_99_u_ui_top : STD_LOGIC;
  signal n_9_u_ui_top : STD_LOGIC;
  signal ram_init_done_r : STD_LOGIC;
  signal reset : STD_LOGIC;
  signal row : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ui_cmd0/app_cmd_r1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_cmd0/app_cmd_r2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ui_cmd0/app_en_r2\ : STD_LOGIC;
  signal \ui_wr_data0/pointer_we\ : STD_LOGIC;
  signal wr_data_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_en : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  O4 <= \^o4\;
mem_intfc0: entity work.migmig_7series_v2_0_mem_intfc
    port map (
      CLK => CLK,
      CO(0) => \mc0/bank_mach0/bank_cntrl[1].bank0/row_hit_ns\,
      D(11 downto 0) => D(11 downto 0),
      E(0) => wr_data_en,
      I1 => I1,
      I10(0) => I10(0),
      I11 => I11,
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I15 => I15,
      I16 => \^e\(0),
      I17 => I16,
      I18 => I17,
      I19 => I19,
      I2 => I2,
      I20(71 downto 0) => I18(71 downto 0),
      I21(143) => n_22_u_ui_top,
      I21(142) => n_23_u_ui_top,
      I21(141) => n_24_u_ui_top,
      I21(140) => n_25_u_ui_top,
      I21(139) => n_26_u_ui_top,
      I21(138) => n_27_u_ui_top,
      I21(137) => n_28_u_ui_top,
      I21(136) => n_29_u_ui_top,
      I21(135) => n_30_u_ui_top,
      I21(134) => n_31_u_ui_top,
      I21(133) => n_32_u_ui_top,
      I21(132) => n_33_u_ui_top,
      I21(131) => n_34_u_ui_top,
      I21(130) => n_35_u_ui_top,
      I21(129) => n_36_u_ui_top,
      I21(128) => n_37_u_ui_top,
      I21(127) => n_38_u_ui_top,
      I21(126) => n_39_u_ui_top,
      I21(125) => n_40_u_ui_top,
      I21(124) => n_41_u_ui_top,
      I21(123) => n_42_u_ui_top,
      I21(122) => n_43_u_ui_top,
      I21(121) => n_44_u_ui_top,
      I21(120) => n_45_u_ui_top,
      I21(119) => n_46_u_ui_top,
      I21(118) => n_47_u_ui_top,
      I21(117) => n_48_u_ui_top,
      I21(116) => n_49_u_ui_top,
      I21(115) => n_50_u_ui_top,
      I21(114) => n_51_u_ui_top,
      I21(113) => n_52_u_ui_top,
      I21(112) => n_53_u_ui_top,
      I21(111) => n_54_u_ui_top,
      I21(110) => n_55_u_ui_top,
      I21(109) => n_56_u_ui_top,
      I21(108) => n_57_u_ui_top,
      I21(107) => n_58_u_ui_top,
      I21(106) => n_59_u_ui_top,
      I21(105) => n_60_u_ui_top,
      I21(104) => n_61_u_ui_top,
      I21(103) => n_62_u_ui_top,
      I21(102) => n_63_u_ui_top,
      I21(101) => n_64_u_ui_top,
      I21(100) => n_65_u_ui_top,
      I21(99) => n_66_u_ui_top,
      I21(98) => n_67_u_ui_top,
      I21(97) => n_68_u_ui_top,
      I21(96) => n_69_u_ui_top,
      I21(95) => n_70_u_ui_top,
      I21(94) => n_71_u_ui_top,
      I21(93) => n_72_u_ui_top,
      I21(92) => n_73_u_ui_top,
      I21(91) => n_74_u_ui_top,
      I21(90) => n_75_u_ui_top,
      I21(89) => n_76_u_ui_top,
      I21(88) => n_77_u_ui_top,
      I21(87) => n_78_u_ui_top,
      I21(86) => n_79_u_ui_top,
      I21(85) => n_80_u_ui_top,
      I21(84) => n_81_u_ui_top,
      I21(83) => n_82_u_ui_top,
      I21(82) => n_83_u_ui_top,
      I21(81) => n_84_u_ui_top,
      I21(80) => n_85_u_ui_top,
      I21(79) => n_86_u_ui_top,
      I21(78) => n_87_u_ui_top,
      I21(77) => n_88_u_ui_top,
      I21(76) => n_89_u_ui_top,
      I21(75) => n_90_u_ui_top,
      I21(74) => n_91_u_ui_top,
      I21(73) => n_92_u_ui_top,
      I21(72) => n_93_u_ui_top,
      I21(71) => n_94_u_ui_top,
      I21(70) => n_95_u_ui_top,
      I21(69) => n_96_u_ui_top,
      I21(68) => n_97_u_ui_top,
      I21(67) => n_98_u_ui_top,
      I21(66) => n_99_u_ui_top,
      I21(65) => n_100_u_ui_top,
      I21(64) => n_101_u_ui_top,
      I21(63) => n_102_u_ui_top,
      I21(62) => n_103_u_ui_top,
      I21(61) => n_104_u_ui_top,
      I21(60) => n_105_u_ui_top,
      I21(59) => n_106_u_ui_top,
      I21(58) => n_107_u_ui_top,
      I21(57) => n_108_u_ui_top,
      I21(56) => n_109_u_ui_top,
      I21(55) => n_110_u_ui_top,
      I21(54) => n_111_u_ui_top,
      I21(53) => n_112_u_ui_top,
      I21(52) => n_113_u_ui_top,
      I21(51) => n_114_u_ui_top,
      I21(50) => n_115_u_ui_top,
      I21(49) => n_116_u_ui_top,
      I21(48) => n_117_u_ui_top,
      I21(47) => n_118_u_ui_top,
      I21(46) => n_119_u_ui_top,
      I21(45) => n_120_u_ui_top,
      I21(44) => n_121_u_ui_top,
      I21(43) => n_122_u_ui_top,
      I21(42) => n_123_u_ui_top,
      I21(41) => n_124_u_ui_top,
      I21(40) => n_125_u_ui_top,
      I21(39) => n_126_u_ui_top,
      I21(38) => n_127_u_ui_top,
      I21(37) => n_128_u_ui_top,
      I21(36) => n_129_u_ui_top,
      I21(35) => n_130_u_ui_top,
      I21(34) => n_131_u_ui_top,
      I21(33) => n_132_u_ui_top,
      I21(32) => n_133_u_ui_top,
      I21(31) => n_134_u_ui_top,
      I21(30) => n_135_u_ui_top,
      I21(29) => n_136_u_ui_top,
      I21(28) => n_137_u_ui_top,
      I21(27) => n_138_u_ui_top,
      I21(26) => n_139_u_ui_top,
      I21(25) => n_140_u_ui_top,
      I21(24) => n_141_u_ui_top,
      I21(23) => n_142_u_ui_top,
      I21(22) => n_143_u_ui_top,
      I21(21) => n_144_u_ui_top,
      I21(20) => n_145_u_ui_top,
      I21(19) => n_146_u_ui_top,
      I21(18) => n_147_u_ui_top,
      I21(17) => n_148_u_ui_top,
      I21(16) => n_149_u_ui_top,
      I21(15) => n_150_u_ui_top,
      I21(14) => n_151_u_ui_top,
      I21(13) => n_152_u_ui_top,
      I21(12) => n_153_u_ui_top,
      I21(11) => n_154_u_ui_top,
      I21(10) => n_155_u_ui_top,
      I21(9) => n_156_u_ui_top,
      I21(8) => n_157_u_ui_top,
      I21(7) => n_158_u_ui_top,
      I21(6) => n_159_u_ui_top,
      I21(5) => n_160_u_ui_top,
      I21(4) => n_161_u_ui_top,
      I21(3) => n_162_u_ui_top,
      I21(2) => n_163_u_ui_top,
      I21(1) => n_164_u_ui_top,
      I21(0) => n_165_u_ui_top,
      I22(0) => n_9_u_ui_top,
      I23(0) => n_7_u_ui_top,
      I24 => n_213_u_ui_top,
      I25 => I25,
      I26 => n_4_u_ui_top,
      I27(0) => \ui_cmd0/app_cmd_r1\(1),
      I28 => I20,
      I29(3 downto 0) => data_buf_addr(3 downto 0),
      I3 => I3,
      I30(2 downto 0) => bank(2 downto 0),
      I31(9 downto 0) => col(9 downto 0),
      I32(63 downto 0) => I21(63 downto 0),
      I33(63 downto 0) => I22(63 downto 0),
      I34(79 downto 0) => I23(79 downto 0),
      I35(79 downto 0) => I24(79 downto 0),
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8(0) => I8(0),
      I9 => I9,
      O1 => \^o4\,
      O10 => O7,
      O11 => O5,
      O12(45 downto 0) => O8(45 downto 0),
      O13(59 downto 55) => O6(71 downto 67),
      O13(54 downto 51) => O6(65 downto 62),
      O13(50 downto 47) => O6(60 downto 57),
      O13(46 downto 40) => O6(55 downto 49),
      O13(39 downto 35) => O6(47 downto 43),
      O13(34 downto 31) => O6(41 downto 38),
      O13(30 downto 27) => O6(36 downto 33),
      O13(26 downto 24) => O6(31 downto 29),
      O13(23 downto 14) => O6(26 downto 17),
      O13(13 downto 3) => O6(15 downto 5),
      O13(2 downto 0) => O6(2 downto 0),
      O14 => O9,
      O15 => n_390_mem_intfc0,
      O16 => n_391_mem_intfc0,
      O17(29 downto 0) => O17(29 downto 0),
      O18 => n_392_mem_intfc0,
      O19 => n_393_mem_intfc0,
      O2(1 downto 0) => O2(1 downto 0),
      O20(2 downto 0) => \mc0/bank_mach0/p_30_out\(2 downto 0),
      O21(2 downto 0) => \mc0/bank_mach0/p_69_out\(2 downto 0),
      O22(2 downto 0) => \mc0/bank_mach0/p_147_out\(2 downto 0),
      O23(2 downto 0) => \mc0/bank_mach0/p_108_out\(2 downto 0),
      O24(0) => n_406_mem_intfc0,
      O25(0) => \mc0/bank_mach0/p_73_out\(12),
      O26 => O10,
      O27 => O11,
      O28(3 downto 0) => Q(3 downto 0),
      O29(3 downto 0) => O12(3 downto 0),
      O3 => O3,
      O30(67 downto 0) => O13(67 downto 0),
      O31(3 downto 0) => O14(3 downto 0),
      O32(3 downto 0) => O15(3 downto 0),
      O33 => O16,
      O34 => O18,
      O35(3 downto 0) => O19(3 downto 0),
      O36(3 downto 0) => O20(3 downto 0),
      O37(65 downto 0) => O21(65 downto 0),
      O38(3 downto 0) => O22(3 downto 0),
      O39(3 downto 0) => O23(3 downto 0),
      O4 => p_131_out,
      O40(3 downto 0) => wr_data_addr(3 downto 0),
      O5 => p_92_out,
      O6 => p_53_out,
      O7 => p_14_out,
      O8(9) => \mc0/bank_mach0/p_112_out\(12),
      O8(8 downto 0) => \mc0/bank_mach0/p_112_out\(8 downto 0),
      O9(0) => \mc0/bank_mach0/p_34_out\(12),
      Q(0) => \mc0/bank_mach0/p_151_out\(12),
      S(0) => n_8_u_ui_top,
      SR(0) => SR(0),
      app_cmd_r2(0) => \ui_cmd0/app_cmd_r2\(1),
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_rd_data(127 downto 0) => app_rd_data(127 downto 0),
      app_rd_data_end => app_rd_data_end,
      app_rd_data_valid => app_rd_data_valid,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_ck_p(0) => ddr2_ck_p(0),
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      freq_refclk => freq_refclk,
      init_calib_complete => init_calib_complete,
      mem_out(79 downto 0) => mem_out(79 downto 0),
      mem_refclk => mem_refclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_106_out => \mc0/bank_mach0/p_106_out\,
      p_145_out => \mc0/bank_mach0/p_145_out\,
      p_1_in => p_1_in,
      p_28_out => \mc0/bank_mach0/p_28_out\,
      p_3_in => p_3_in,
      p_67_out => \mc0/bank_mach0/p_67_out\,
      p_7_in => \mc0/bank_mach0/bank_common0/p_7_in\,
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_insert => \mc0/bank_mach0/periodic_rd_insert\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      phy_dout(59 downto 49) => phy_dout(71 downto 61),
      phy_dout(48 downto 44) => phy_dout(58 downto 54),
      phy_dout(43 downto 40) => phy_dout(52 downto 49),
      phy_dout(39 downto 35) => phy_dout(47 downto 43),
      phy_dout(34 downto 30) => phy_dout(41 downto 37),
      phy_dout(29 downto 20) => phy_dout(34 downto 25),
      phy_dout(19 downto 18) => phy_dout(23 downto 22),
      phy_dout(17 downto 14) => phy_dout(20 downto 17),
      phy_dout(13 downto 7) => phy_dout(15 downto 9),
      phy_dout(6 downto 2) => phy_dout(7 downto 3),
      phy_dout(1 downto 0) => phy_dout(1 downto 0),
      pi_fine_dly_dec_done_r => pi_fine_dly_dec_done_r,
      pll_locked => pll_locked,
      pll_locked_i => pll_locked_i,
      pointer_we => \ui_wr_data0/pointer_we\,
      ram_init_done_r => ram_init_done_r,
      ref_dll_lock => ref_dll_lock,
      row(12 downto 0) => row(12 downto 0),
      sync_pulse => sync_pulse,
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
reset_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => '1',
      D => I3,
      Q => reset,
      R => '0'
    );
u_ui_top: entity work.migmig_7series_v2_0_ui_top
    port map (
      CLK => CLK,
      CO(0) => \mc0/bank_mach0/bank_cntrl[1].bank0/row_hit_ns\,
      E(0) => wr_data_en,
      I1(0) => \mc0/bank_mach0/p_151_out\(12),
      I2 => \^o4\,
      I22(0) => n_9_u_ui_top,
      I23(0) => n_7_u_ui_top,
      I29(3 downto 0) => data_buf_addr(3 downto 0),
      I3 => n_392_mem_intfc0,
      I30(2 downto 0) => bank(2 downto 0),
      I31(9 downto 0) => col(9 downto 0),
      I4 => n_393_mem_intfc0,
      I5 => n_390_mem_intfc0,
      I6 => n_391_mem_intfc0,
      O1 => O1,
      O2 => \^e\(0),
      O20(2 downto 0) => \mc0/bank_mach0/p_30_out\(2 downto 0),
      O21(2 downto 0) => \mc0/bank_mach0/p_69_out\(2 downto 0),
      O22(2 downto 0) => \mc0/bank_mach0/p_147_out\(2 downto 0),
      O23(2 downto 0) => \mc0/bank_mach0/p_108_out\(2 downto 0),
      O24(0) => n_406_mem_intfc0,
      O25(0) => \mc0/bank_mach0/p_73_out\(12),
      O3 => n_4_u_ui_top,
      O4(0) => \ui_cmd0/app_cmd_r2\(1),
      O40(3 downto 0) => wr_data_addr(3 downto 0),
      O5(143) => n_22_u_ui_top,
      O5(142) => n_23_u_ui_top,
      O5(141) => n_24_u_ui_top,
      O5(140) => n_25_u_ui_top,
      O5(139) => n_26_u_ui_top,
      O5(138) => n_27_u_ui_top,
      O5(137) => n_28_u_ui_top,
      O5(136) => n_29_u_ui_top,
      O5(135) => n_30_u_ui_top,
      O5(134) => n_31_u_ui_top,
      O5(133) => n_32_u_ui_top,
      O5(132) => n_33_u_ui_top,
      O5(131) => n_34_u_ui_top,
      O5(130) => n_35_u_ui_top,
      O5(129) => n_36_u_ui_top,
      O5(128) => n_37_u_ui_top,
      O5(127) => n_38_u_ui_top,
      O5(126) => n_39_u_ui_top,
      O5(125) => n_40_u_ui_top,
      O5(124) => n_41_u_ui_top,
      O5(123) => n_42_u_ui_top,
      O5(122) => n_43_u_ui_top,
      O5(121) => n_44_u_ui_top,
      O5(120) => n_45_u_ui_top,
      O5(119) => n_46_u_ui_top,
      O5(118) => n_47_u_ui_top,
      O5(117) => n_48_u_ui_top,
      O5(116) => n_49_u_ui_top,
      O5(115) => n_50_u_ui_top,
      O5(114) => n_51_u_ui_top,
      O5(113) => n_52_u_ui_top,
      O5(112) => n_53_u_ui_top,
      O5(111) => n_54_u_ui_top,
      O5(110) => n_55_u_ui_top,
      O5(109) => n_56_u_ui_top,
      O5(108) => n_57_u_ui_top,
      O5(107) => n_58_u_ui_top,
      O5(106) => n_59_u_ui_top,
      O5(105) => n_60_u_ui_top,
      O5(104) => n_61_u_ui_top,
      O5(103) => n_62_u_ui_top,
      O5(102) => n_63_u_ui_top,
      O5(101) => n_64_u_ui_top,
      O5(100) => n_65_u_ui_top,
      O5(99) => n_66_u_ui_top,
      O5(98) => n_67_u_ui_top,
      O5(97) => n_68_u_ui_top,
      O5(96) => n_69_u_ui_top,
      O5(95) => n_70_u_ui_top,
      O5(94) => n_71_u_ui_top,
      O5(93) => n_72_u_ui_top,
      O5(92) => n_73_u_ui_top,
      O5(91) => n_74_u_ui_top,
      O5(90) => n_75_u_ui_top,
      O5(89) => n_76_u_ui_top,
      O5(88) => n_77_u_ui_top,
      O5(87) => n_78_u_ui_top,
      O5(86) => n_79_u_ui_top,
      O5(85) => n_80_u_ui_top,
      O5(84) => n_81_u_ui_top,
      O5(83) => n_82_u_ui_top,
      O5(82) => n_83_u_ui_top,
      O5(81) => n_84_u_ui_top,
      O5(80) => n_85_u_ui_top,
      O5(79) => n_86_u_ui_top,
      O5(78) => n_87_u_ui_top,
      O5(77) => n_88_u_ui_top,
      O5(76) => n_89_u_ui_top,
      O5(75) => n_90_u_ui_top,
      O5(74) => n_91_u_ui_top,
      O5(73) => n_92_u_ui_top,
      O5(72) => n_93_u_ui_top,
      O5(71) => n_94_u_ui_top,
      O5(70) => n_95_u_ui_top,
      O5(69) => n_96_u_ui_top,
      O5(68) => n_97_u_ui_top,
      O5(67) => n_98_u_ui_top,
      O5(66) => n_99_u_ui_top,
      O5(65) => n_100_u_ui_top,
      O5(64) => n_101_u_ui_top,
      O5(63) => n_102_u_ui_top,
      O5(62) => n_103_u_ui_top,
      O5(61) => n_104_u_ui_top,
      O5(60) => n_105_u_ui_top,
      O5(59) => n_106_u_ui_top,
      O5(58) => n_107_u_ui_top,
      O5(57) => n_108_u_ui_top,
      O5(56) => n_109_u_ui_top,
      O5(55) => n_110_u_ui_top,
      O5(54) => n_111_u_ui_top,
      O5(53) => n_112_u_ui_top,
      O5(52) => n_113_u_ui_top,
      O5(51) => n_114_u_ui_top,
      O5(50) => n_115_u_ui_top,
      O5(49) => n_116_u_ui_top,
      O5(48) => n_117_u_ui_top,
      O5(47) => n_118_u_ui_top,
      O5(46) => n_119_u_ui_top,
      O5(45) => n_120_u_ui_top,
      O5(44) => n_121_u_ui_top,
      O5(43) => n_122_u_ui_top,
      O5(42) => n_123_u_ui_top,
      O5(41) => n_124_u_ui_top,
      O5(40) => n_125_u_ui_top,
      O5(39) => n_126_u_ui_top,
      O5(38) => n_127_u_ui_top,
      O5(37) => n_128_u_ui_top,
      O5(36) => n_129_u_ui_top,
      O5(35) => n_130_u_ui_top,
      O5(34) => n_131_u_ui_top,
      O5(33) => n_132_u_ui_top,
      O5(32) => n_133_u_ui_top,
      O5(31) => n_134_u_ui_top,
      O5(30) => n_135_u_ui_top,
      O5(29) => n_136_u_ui_top,
      O5(28) => n_137_u_ui_top,
      O5(27) => n_138_u_ui_top,
      O5(26) => n_139_u_ui_top,
      O5(25) => n_140_u_ui_top,
      O5(24) => n_141_u_ui_top,
      O5(23) => n_142_u_ui_top,
      O5(22) => n_143_u_ui_top,
      O5(21) => n_144_u_ui_top,
      O5(20) => n_145_u_ui_top,
      O5(19) => n_146_u_ui_top,
      O5(18) => n_147_u_ui_top,
      O5(17) => n_148_u_ui_top,
      O5(16) => n_149_u_ui_top,
      O5(15) => n_150_u_ui_top,
      O5(14) => n_151_u_ui_top,
      O5(13) => n_152_u_ui_top,
      O5(12) => n_153_u_ui_top,
      O5(11) => n_154_u_ui_top,
      O5(10) => n_155_u_ui_top,
      O5(9) => n_156_u_ui_top,
      O5(8) => n_157_u_ui_top,
      O5(7) => n_158_u_ui_top,
      O5(6) => n_159_u_ui_top,
      O5(5) => n_160_u_ui_top,
      O5(4) => n_161_u_ui_top,
      O5(3) => n_162_u_ui_top,
      O5(2) => n_163_u_ui_top,
      O5(1) => n_164_u_ui_top,
      O5(0) => n_165_u_ui_top,
      O6(11) => O6(66),
      O6(10) => O6(61),
      O6(9) => O6(56),
      O6(8) => O6(48),
      O6(7) => O6(42),
      O6(6) => O6(37),
      O6(5) => O6(32),
      O6(4 downto 3) => O6(28 downto 27),
      O6(2) => O6(16),
      O6(1 downto 0) => O6(4 downto 3),
      O7 => n_213_u_ui_top,
      O8(9) => \mc0/bank_mach0/p_112_out\(12),
      O8(8 downto 0) => \mc0/bank_mach0/p_112_out\(8 downto 0),
      O9(0) => \mc0/bank_mach0/p_34_out\(12),
      Q(0) => \ui_cmd0/app_cmd_r1\(1),
      S(0) => n_8_u_ui_top,
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_en_r2 => \ui_cmd0/app_en_r2\,
      app_wdf_data(127 downto 0) => app_wdf_data(127 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(15 downto 0) => app_wdf_mask(15 downto 0),
      app_wdf_wren => app_wdf_wren,
      p_106_out => \mc0/bank_mach0/p_106_out\,
      p_145_out => \mc0/bank_mach0/p_145_out\,
      p_28_out => \mc0/bank_mach0/p_28_out\,
      p_67_out => \mc0/bank_mach0/p_67_out\,
      p_7_in => \mc0/bank_mach0/bank_common0/p_7_in\,
      periodic_rd_ack_r => \mc0/periodic_rd_ack_r\,
      periodic_rd_cntr_r => \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r\,
      periodic_rd_insert => \mc0/bank_mach0/periodic_rd_insert\,
      periodic_rd_r => \mc0/periodic_rd_r\,
      phy_dout(11 downto 10) => phy_dout(60 downto 59),
      phy_dout(9) => phy_dout(53),
      phy_dout(8) => phy_dout(48),
      phy_dout(7) => phy_dout(42),
      phy_dout(6 downto 5) => phy_dout(36 downto 35),
      phy_dout(4) => phy_dout(24),
      phy_dout(3) => phy_dout(21),
      phy_dout(2) => phy_dout(16),
      phy_dout(1) => phy_dout(8),
      phy_dout(0) => phy_dout(2),
      pointer_we => \ui_wr_data0/pointer_we\,
      ram_init_done_r => ram_init_done_r,
      reset => reset,
      row(12 downto 0) => row(12 downto 0),
      was_wr0 => \mc0/bank_mach0/bank_common0/was_wr0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity migmig_mig is
  port (
    O1 : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_ras_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    phy_dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 46 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 71 downto 0 );
    p_0_in1_in : out STD_LOGIC;
    O7 : out STD_LOGIC;
    wr_ptr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_ptr_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O14 : out STD_LOGIC_VECTOR ( 65 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    wr_en : out STD_LOGIC;
    wr_en_1 : out STD_LOGIC;
    wr_en_2 : out STD_LOGIC;
    wr_en_3 : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    init_calib_complete : out STD_LOGIC;
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    sys_rst : in STD_LOGIC;
    app_en : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_wdf_end : in STD_LOGIC;
    app_wdf_wren : in STD_LOGIC;
    mem_out : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 71 downto 0 );
    app_sr_req : in STD_LOGIC;
    sys_clk_i : in STD_LOGIC;
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    app_addr : in STD_LOGIC_VECTOR ( 25 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 1 downto 0 );
    app_wdf_mask : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 79 downto 0 );
    app_zq_req : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of migmig_mig : entity is "mig_mig";
end migmig_mig;

architecture STRUCTURE of migmig_mig is
  signal \^o1\ : STD_LOGIC;
  signal freq_refclk : STD_LOGIC;
  signal iodelay_ctrl_rdy : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in\ : STD_LOGIC;
  signal \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/p_131_out\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/p_14_out\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/p_53_out\ : STD_LOGIC;
  signal \mem_intfc0/mc0/bank_mach0/p_92_out\ : STD_LOGIC;
  signal mem_refclk : STD_LOGIC;
  signal mmcm_clk : STD_LOGIC;
  signal \n_10_temp_mon_enabled.u_tempmon\ : STD_LOGIC;
  signal n_10_u_ddr2_infrastructure : STD_LOGIC;
  signal \n_11_temp_mon_enabled.u_tempmon\ : STD_LOGIC;
  signal n_11_u_ddr2_infrastructure : STD_LOGIC;
  signal n_12_u_ddr2_infrastructure : STD_LOGIC;
  signal n_13_u_ddr2_infrastructure : STD_LOGIC;
  signal n_14_u_ddr2_infrastructure : STD_LOGIC;
  signal n_15_u_ddr2_infrastructure : STD_LOGIC;
  signal n_16_u_ddr2_infrastructure : STD_LOGIC;
  signal n_17_u_ddr2_infrastructure : STD_LOGIC;
  signal n_18_u_ddr2_infrastructure : STD_LOGIC;
  signal n_19_u_ddr2_infrastructure : STD_LOGIC;
  signal n_20_u_ddr2_infrastructure : STD_LOGIC;
  signal n_21_u_ddr2_infrastructure : STD_LOGIC;
  signal n_22_u_ddr2_infrastructure : STD_LOGIC;
  signal n_23_u_ddr2_infrastructure : STD_LOGIC;
  signal n_24_u_ddr2_infrastructure : STD_LOGIC;
  signal n_25_u_ddr2_infrastructure : STD_LOGIC;
  signal n_26_u_ddr2_infrastructure : STD_LOGIC;
  signal \n_2_temp_mon_enabled.u_tempmon\ : STD_LOGIC;
  signal n_319_u_memc_ui_top_std : STD_LOGIC;
  signal n_36_u_memc_ui_top_std : STD_LOGIC;
  signal n_396_u_memc_ui_top_std : STD_LOGIC;
  signal \n_3_temp_mon_enabled.u_tempmon\ : STD_LOGIC;
  signal \n_5_temp_mon_enabled.u_tempmon\ : STD_LOGIC;
  signal n_5_u_ddr2_infrastructure : STD_LOGIC;
  signal \n_7_temp_mon_enabled.u_tempmon\ : STD_LOGIC;
  signal n_8_u_ddr2_infrastructure : STD_LOGIC;
  signal n_9_u_ddr2_infrastructure : STD_LOGIC;
  signal pll_locked : STD_LOGIC;
  signal pll_locked_i : STD_LOGIC;
  signal ref_dll_lock : STD_LOGIC;
  signal rstdiv0_sync_r1 : STD_LOGIC;
  signal sync_pulse : STD_LOGIC;
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of u_memc_ui_top_std : label is "ddr2_7Series,mig_7series_v2_0,{LANGUAGE=Verilog, SYNTHESIS_TOOL=Vivado, LEVEL=CONTROLLER, AXI_ENABLE=0, NO_OF_CONTROLLERS=1, INTERFACE_TYPE=DDR2, AXI_ENABLE=0, CLK_PERIOD=5000, PHY_RATIO=4, CLKIN_PERIOD=5000, VCCAUX_IO=1.8V, MEMORY_TYPE=COMP, MEMORY_PART=mt47h64m16hr-25e, DQ_WIDTH=16, ECC=OFF, DATA_MASK=1, ORDERING=STRICT, BURST_MODE=8, BURST_TYPE=SEQ, OUTPUT_DRV=HIGH, USE_CS_PORT=1, USE_ODT_PORT=1, RTT_NOM=50, MEMORY_ADDRESS_MAP=ROW_BANK_COLUMN, REFCLK_FREQ=200, DEBUG_PORT=OFF, INTERNAL_VREF=1, SYSCLK_TYPE=NO_BUFFER, REFCLK_TYPE=USE_SYSTEM_CLOCK}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of u_memc_ui_top_std : label is "mig_7series_v2_0_ddr2_7Series, 2013.4";
begin
  O1 <= \^o1\;
\temp_mon_enabled.u_tempmon\: entity work.migmig_7series_v2_0_tempmon
    port map (
      CLK => \^o1\,
      D(11 downto 10) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 10),
      D(9) => \n_2_temp_mon_enabled.u_tempmon\,
      D(8) => \n_3_temp_mon_enabled.u_tempmon\,
      D(7) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(7),
      D(6) => \n_5_temp_mon_enabled.u_tempmon\,
      D(5) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(5),
      D(4) => \n_7_temp_mon_enabled.u_tempmon\,
      D(3 downto 2) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(3 downto 2),
      D(1) => \n_10_temp_mon_enabled.u_tempmon\,
      D(0) => \n_11_temp_mon_enabled.u_tempmon\,
      I1 => n_20_u_ddr2_infrastructure,
      device_temp_i(11 downto 0) => device_temp_i(11 downto 0)
    );
u_ddr2_clk_ibuf: entity work.migmig_7series_v2_0_clk_ibuf
    port map (
      mmcm_clk => mmcm_clk,
      sys_clk_i => sys_clk_i
    );
u_ddr2_infrastructure: entity work.migmig_7series_v2_0_infrastructure
    port map (
      CLK => mmcm_clk,
      I1 => n_319_u_memc_ui_top_std,
      I2 => n_396_u_memc_ui_top_std,
      I3 => n_36_u_memc_ui_top_std,
      O1 => \^o1\,
      O10 => n_15_u_ddr2_infrastructure,
      O11 => n_16_u_ddr2_infrastructure,
      O12 => n_17_u_ddr2_infrastructure,
      O13 => n_18_u_ddr2_infrastructure,
      O14 => n_19_u_ddr2_infrastructure,
      O15 => n_20_u_ddr2_infrastructure,
      O16 => n_21_u_ddr2_infrastructure,
      O17 => n_22_u_ddr2_infrastructure,
      O18 => n_23_u_ddr2_infrastructure,
      O19 => n_24_u_ddr2_infrastructure,
      O2 => n_5_u_ddr2_infrastructure,
      O20 => n_25_u_ddr2_infrastructure,
      O21 => n_26_u_ddr2_infrastructure,
      O3 => n_8_u_ddr2_infrastructure,
      O4 => n_9_u_ddr2_infrastructure,
      O5 => n_10_u_ddr2_infrastructure,
      O6(0) => n_11_u_ddr2_infrastructure,
      O7 => n_12_u_ddr2_infrastructure,
      O8(0) => n_13_u_ddr2_infrastructure,
      O9 => n_14_u_ddr2_infrastructure,
      SR(0) => rstdiv0_sync_r1,
      freq_refclk => freq_refclk,
      iodelay_ctrl_rdy => iodelay_ctrl_rdy,
      mem_refclk => mem_refclk,
      p_131_out => \mem_intfc0/mc0/bank_mach0/p_131_out\,
      p_14_out => \mem_intfc0/mc0/bank_mach0/p_14_out\,
      p_1_in => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in\,
      p_3_in => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in\,
      p_53_out => \mem_intfc0/mc0/bank_mach0/p_53_out\,
      p_92_out => \mem_intfc0/mc0/bank_mach0/p_92_out\,
      pi_fine_dly_dec_done_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r\,
      pll_locked => pll_locked,
      pll_locked_i => pll_locked_i,
      ref_dll_lock => ref_dll_lock,
      sync_pulse => sync_pulse,
      sys_rst => sys_rst,
      ui_clk_sync_rst => ui_clk_sync_rst
    );
u_iodelay_ctrl: entity work.migmig_7series_v2_0_iodelay_ctrl
    port map (
      CLK => mmcm_clk,
      iodelay_ctrl_rdy => iodelay_ctrl_rdy,
      sys_rst => sys_rst
    );
u_memc_ui_top_std: entity work.migmig_7series_v2_0_memc_ui_top_std
    port map (
      CLK => \^o1\,
      D(11 downto 10) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(11 downto 10),
      D(9) => \n_2_temp_mon_enabled.u_tempmon\,
      D(8) => \n_3_temp_mon_enabled.u_tempmon\,
      D(7) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(7),
      D(6) => \n_5_temp_mon_enabled.u_tempmon\,
      D(5) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(5),
      D(4) => \n_7_temp_mon_enabled.u_tempmon\,
      D(3 downto 2) => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100\(3 downto 2),
      D(1) => \n_10_temp_mon_enabled.u_tempmon\,
      D(0) => \n_11_temp_mon_enabled.u_tempmon\,
      E(0) => O4,
      I1 => n_5_u_ddr2_infrastructure,
      I10(0) => n_13_u_ddr2_infrastructure,
      I11 => n_17_u_ddr2_infrastructure,
      I12 => n_25_u_ddr2_infrastructure,
      I13 => n_24_u_ddr2_infrastructure,
      I14 => n_22_u_ddr2_infrastructure,
      I15 => n_23_u_ddr2_infrastructure,
      I16 => n_18_u_ddr2_infrastructure,
      I17 => n_19_u_ddr2_infrastructure,
      I18(71 downto 0) => I1(71 downto 0),
      I19 => n_8_u_ddr2_infrastructure,
      I2 => n_21_u_ddr2_infrastructure,
      I20 => n_26_u_ddr2_infrastructure,
      I21(63 downto 0) => I2(63 downto 0),
      I22(63 downto 0) => I3(63 downto 0),
      I23(79 downto 0) => I4(79 downto 0),
      I24(79 downto 0) => I5(79 downto 0),
      I25 => n_9_u_ddr2_infrastructure,
      I3 => n_20_u_ddr2_infrastructure,
      I4 => n_14_u_ddr2_infrastructure,
      I5 => n_15_u_ddr2_infrastructure,
      I6 => n_16_u_ddr2_infrastructure,
      I7 => n_10_u_ddr2_infrastructure,
      I8(0) => n_11_u_ddr2_infrastructure,
      I9 => n_12_u_ddr2_infrastructure,
      O1 => O3,
      O10 => wr_ptr(0),
      O11 => wr_ptr(1),
      O12(3 downto 0) => O8(3 downto 0),
      O13(67 downto 0) => O9(67 downto 0),
      O14(3 downto 0) => O10(3 downto 0),
      O15(3 downto 0) => O11(3 downto 0),
      O16 => wr_ptr_0(0),
      O17(29 downto 0) => O17(29 downto 0),
      O18 => wr_ptr_0(1),
      O19(3 downto 0) => O12(3 downto 0),
      O2(1 downto 0) => O2(1 downto 0),
      O20(3 downto 0) => O13(3 downto 0),
      O21(65 downto 0) => O14(65 downto 0),
      O22(3 downto 0) => O15(3 downto 0),
      O23(3 downto 0) => O16(3 downto 0),
      O3 => n_36_u_memc_ui_top_std,
      O4 => O5(15),
      O5 => n_319_u_memc_ui_top_std,
      O6(71 downto 0) => O6(71 downto 0),
      O7 => O7,
      O8(45 downto 15) => O5(46 downto 16),
      O8(14 downto 0) => O5(14 downto 0),
      O9 => n_396_u_memc_ui_top_std,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => rstdiv0_sync_r1,
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rd_data(127 downto 0) => app_rd_data(127 downto 0),
      app_rd_data_end => app_rd_data_end,
      app_rd_data_valid => app_rd_data_valid,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_wdf_data(127 downto 0) => app_wdf_data(127 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(15 downto 0) => app_wdf_mask(15 downto 0),
      app_wdf_wren => app_wdf_wren,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_ck_p(0) => ddr2_ck_p(0),
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      freq_refclk => freq_refclk,
      init_calib_complete => init_calib_complete,
      mem_out(79 downto 0) => mem_out(79 downto 0),
      mem_refclk => mem_refclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_0_in1_in => p_0_in1_in,
      p_131_out => \mem_intfc0/mc0/bank_mach0/p_131_out\,
      p_14_out => \mem_intfc0/mc0/bank_mach0/p_14_out\,
      p_1_in => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in\,
      p_3_in => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in\,
      p_53_out => \mem_intfc0/mc0/bank_mach0/p_53_out\,
      p_92_out => \mem_intfc0/mc0/bank_mach0/p_92_out\,
      phy_dout(71 downto 0) => phy_dout(71 downto 0),
      pi_fine_dly_dec_done_r => \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r\,
      pll_locked => pll_locked,
      pll_locked_i => pll_locked_i,
      ref_dll_lock => ref_dll_lock,
      sync_pulse => sync_pulse,
      wr_en => wr_en,
      wr_en_1 => wr_en_1,
      wr_en_2 => wr_en_2,
      wr_en_3 => wr_en_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mig is
  port (
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 );
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_dqs_p : inout STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_addr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ddr2_ba : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr2_ras_n : out STD_LOGIC;
    ddr2_cas_n : out STD_LOGIC;
    ddr2_we_n : out STD_LOGIC;
    ddr2_ck_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_ck_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr2_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_clk_i : in STD_LOGIC;
    app_addr : in STD_LOGIC_VECTOR ( 26 downto 0 );
    app_cmd : in STD_LOGIC_VECTOR ( 2 downto 0 );
    app_en : in STD_LOGIC;
    app_wdf_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    app_wdf_end : in STD_LOGIC;
    app_wdf_mask : in STD_LOGIC_VECTOR ( 15 downto 0 );
    app_wdf_wren : in STD_LOGIC;
    app_rd_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    app_rd_data_end : out STD_LOGIC;
    app_rd_data_valid : out STD_LOGIC;
    app_rdy : out STD_LOGIC;
    app_wdf_rdy : out STD_LOGIC;
    app_sr_req : in STD_LOGIC;
    app_ref_req : in STD_LOGIC;
    app_zq_req : in STD_LOGIC;
    app_sr_active : out STD_LOGIC;
    app_ref_ack : out STD_LOGIC;
    app_zq_ack : out STD_LOGIC;
    ui_clk : out STD_LOGIC;
    ui_clk_sync_rst : out STD_LOGIC;
    init_calib_complete : out STD_LOGIC;
    device_temp_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sys_rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mig : entity is true;
end mig;

architecture STRUCTURE of mig is
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\ : STD_LOGIC;
  signal n_100_u_mig_mig : STD_LOGIC;
  signal n_106_u_mig_mig : STD_LOGIC;
  signal n_140_u_mig_mig : STD_LOGIC;
  signal n_161_u_mig_mig : STD_LOGIC;
  signal n_166_u_mig_mig : STD_LOGIC;
  signal n_171_u_mig_mig : STD_LOGIC;
  signal n_179_u_mig_mig : STD_LOGIC;
  signal n_185_u_mig_mig : STD_LOGIC;
  signal n_190_u_mig_mig : STD_LOGIC;
  signal n_195_u_mig_mig : STD_LOGIC;
  signal n_199_u_mig_mig : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\ : STD_LOGIC;
  signal n_200_u_mig_mig : STD_LOGIC;
  signal n_211_u_mig_mig : STD_LOGIC;
  signal n_223_u_mig_mig : STD_LOGIC;
  signal n_224_u_mig_mig : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal n_48_u_mig_mig : STD_LOGIC;
  signal n_49_u_mig_mig : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal n_55_u_mig_mig : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\ : STD_LOGIC;
  signal \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\ : STD_LOGIC;
  signal n_60_u_mig_mig : STD_LOGIC;
  signal n_66_u_mig_mig : STD_LOGIC;
  signal n_72_u_mig_mig : STD_LOGIC;
  signal n_73_u_mig_mig : STD_LOGIC;
  signal n_84_u_mig_mig : STD_LOGIC;
  signal n_87_u_mig_mig : STD_LOGIC;
  signal n_92_u_mig_mig : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\ : STD_LOGIC_VECTOR ( 127 downto 1 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\ : STD_LOGIC_VECTOR ( 79 downto 8 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\ : STD_LOGIC_VECTOR ( 79 downto 6 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\ : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\ : STD_LOGIC;
  signal \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ui_clk\ : STD_LOGIC;
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  ui_clk <= \^ui_clk\;
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(13 downto 12),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(15 downto 14),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(17 downto 16),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(15 downto 14),
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(25 downto 24),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(27 downto 26),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(29 downto 28),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(31 downto 30),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(33 downto 32),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(35 downto 34),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(37 downto 36),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(39 downto 38),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(41 downto 40),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(43 downto 42),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(45 downto 44),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(47 downto 46),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(49 downto 48),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(51 downto 50),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(53 downto 52),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(55 downto 54),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(57 downto 56),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(59 downto 58),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(61 downto 60),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(63 downto 62),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(65 downto 64),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(67 downto 66),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(69 downto 68),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(71 downto 70),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(7 downto 6),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(9 downto 8),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(11 downto 10),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(73 downto 72),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(75 downto 74),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(77 downto 76),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(79 downto 78),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(79 downto 78),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(82),
      DIA(0) => n_223_u_mig_mig,
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(114),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(98),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(2),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(6),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(4),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(10),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(8),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(14),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(12),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(16),
      DIA(0) => n_211_u_mig_mig,
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(48),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(32),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(80),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(64),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(112),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(96),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(22),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(6),
      DIC(1) => n_200_u_mig_mig,
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(38),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(86),
      DIA(0) => n_199_u_mig_mig,
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(118),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(102),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(19),
      DIC(0) => n_195_u_mig_mig,
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(51),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(35),
      DIB(1) => n_190_u_mig_mig,
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(67),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(115),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(99),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(17),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(1),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(49),
      DIB(0) => n_185_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(81),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(65),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(113),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(97),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(20),
      DIB(0) => n_179_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(52),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(36),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(84),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(68),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(116),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(100),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(23),
      DIC(0) => n_171_u_mig_mig,
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(55),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(39),
      DIB(1) => n_166_u_mig_mig,
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(71),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(119),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(103),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(18),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(2),
      DIC(1) => n_224_u_mig_mig,
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(34),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(21),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(5),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(53),
      DIB(0) => n_161_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(85),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(69),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOB(1) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOB(0) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOC(1) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOC(0) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(117),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(101),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\,
      DOA(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\,
      DOB(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(25),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(12),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(51),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(38),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(16),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(3),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(42),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(29),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      DIB(1) => n_140_u_mig_mig,
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(8),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(1 downto 0),
      DIC(1) => '1',
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(2),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(13),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(39),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(26),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(23),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(10),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(49),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(36),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(10),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(7),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(9),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(6),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(14),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(1),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(40),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(27),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(18),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(5),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(44),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(31),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(15),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(2),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(41),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(28),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(22),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(9),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(48),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(35),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(79 downto 78),
      DOB(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(1 downto 0),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(3 downto 2),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(5 downto 4),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(13 downto 12),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(15 downto 14),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(17 downto 16),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(19 downto 18),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(21 downto 20),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(23 downto 22),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(31 downto 30),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(33 downto 32),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(35 downto 34),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35\,
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(37 downto 36),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(39 downto 38),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(41 downto 40),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(43 downto 42),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(45 downto 44),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(47 downto 46),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(49 downto 48),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(51 downto 50),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(53 downto 52),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(55 downto 54),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(57 downto 56),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(59 downto 58),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(61 downto 60),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(63 downto 62),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(65 downto 64),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(67 downto 66),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(69 downto 68),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(71 downto 70),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRC(4) => '0',
      ADDRC(3) => '0',
      ADDRC(2) => '0',
      ADDRC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => '0',
      ADDRD(2) => '0',
      ADDRD(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(7 downto 6),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(9 downto 8),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(11 downto 10),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(29),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(13),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(61),
      DIB(0) => n_106_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(93),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(77),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(88),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(72),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(120),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(104),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(31),
      DIC(0) => n_92_u_mig_mig,
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(63),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(47),
      DIB(1) => n_87_u_mig_mig,
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(79),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(127),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(111),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(28),
      DIB(0) => n_84_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(60),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(44),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(92),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(76),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(124),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(108),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(26),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(10),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => n_73_u_mig_mig,
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(42),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(90),
      DIB(0) => n_72_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(122),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(106),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(25),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(9),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(57),
      DIB(0) => n_66_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(89),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(73),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(121),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(105),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(27),
      DIB(0) => n_60_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(59),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(43),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => n_55_u_mig_mig,
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(75),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(123),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(107),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(30),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(14),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => n_49_u_mig_mig,
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(46),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(94),
      DIB(0) => n_48_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(126),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(110),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(125),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(109),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(24),
      DIB(0) => n_100_u_mig_mig,
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(56),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(40),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(3),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(1),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(7),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(5),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(11),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(9),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOB(1) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOB(0) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOC(1) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOC(0) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(15),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(13),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\,
      DOA(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\,
      DOB(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(21),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(8),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(47),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(34),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(24),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(11),
      DIB(1) => n_140_u_mig_mig,
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(37),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(19),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(6),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(45),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(32),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(20),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(7),
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(46),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(33),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(17),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(4),
      DIB(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(43),
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(30),
      DIC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n\(1 downto 0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '1',
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n\(2),
      DIB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n\(1 downto 0),
      DIC(1) => '1',
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(2),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(3),
      DIC(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(0),
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(3),
      DIA(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(3),
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
\ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\: unisim.vcomponents.RAM32M
    port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      DIA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n\(1 downto 0),
      DIB(1) => '1',
      DIB(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n\(2),
      DIC(1) => '0',
      DIC(0) => '0',
      DID(1) => '0',
      DID(0) => '0',
      DOA(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => \^ui_clk\,
      WE => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\
    );
u_mig_mig: entity work.migmig_mig
    port map (
      I1(71 downto 6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(77 downto 12),
      I1(5 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out\(7 downto 2),
      I2(63 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(71 downto 32),
      I2(23 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out\(23 downto 0),
      I3(63 downto 8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(79 downto 24),
      I3(7 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out\(15 downto 8),
      I4(79) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\,
      I4(78) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\,
      I4(77) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I4(76) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I4(75) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I4(74) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I4(73) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I4(72) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I4(71) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I4(70) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I4(69) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I4(68) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I4(67) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I4(66) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I4(65) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I4(64) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I4(63) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I4(62) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I4(61) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I4(60) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I4(59) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I4(58) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I4(57) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I4(56) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I4(55) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I4(54) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I4(53) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I4(52) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I4(51) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I4(50) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I4(49) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I4(48) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I4(47) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I4(46) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I4(45) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I4(44) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I4(43) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I4(42) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I4(41) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I4(40) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I4(39) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I4(38) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I4(37) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I4(36) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I4(35) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I4(34) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I4(33) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I4(32) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I4(31) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I4(30) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I4(29) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I4(28) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I4(27) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I4(26) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I4(25) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I4(24) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I4(23) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I4(22) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I4(21) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I4(20) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I4(19) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I4(18) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I4(17) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I4(16) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I4(15) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I4(14) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I4(13) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I4(12) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I4(11) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I4(10) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I4(9) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I4(8) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I4(7) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I4(6) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I4(5) => \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I4(4) => \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I4(3) => \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I4(2) => \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I4(1) => \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I4(0) => \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(79) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\,
      I5(78) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79\,
      I5(77) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(76) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(75) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(74) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(73) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(72) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77\,
      I5(71) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(70) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(69) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(68) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(67) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(66) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71\,
      I5(65) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(64) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(63) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(62) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(61) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(60) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65\,
      I5(59) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(58) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(57) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(56) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(55) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(54) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59\,
      I5(53) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(52) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(51) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(50) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(49) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(48) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53\,
      I5(47) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(46) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(45) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(44) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(43) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(42) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47\,
      I5(41) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(40) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(39) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(38) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(37) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(36) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41\,
      I5(35) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(34) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(33) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(32) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(31) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(30) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35\,
      I5(29) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(28) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(27) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(26) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(25) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(24) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29\,
      I5(23) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(22) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(21) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(20) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(19) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(18) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23\,
      I5(17) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(16) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(15) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(14) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(13) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(12) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17\,
      I5(11) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(10) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(9) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(8) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(7) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(6) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11\,
      I5(5) => \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(4) => \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(3) => \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(2) => \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(1) => \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      I5(0) => \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5\,
      O1 => \^ui_clk\,
      O10(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      O11(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      O12(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      O13(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      O14(65 downto 24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(71 downto 30),
      O14(23 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r\(23 downto 0),
      O15(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      O16(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      O17(29 downto 27) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n\(2 downto 0),
      O17(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(3),
      O17(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke\(0),
      O17(24 downto 23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n\(1 downto 0),
      O17(22 downto 20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n\(2 downto 0),
      O17(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(43),
      O17(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(30),
      O17(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(17),
      O17(16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(4),
      O17(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(46),
      O17(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(33),
      O17(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(20),
      O17(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(7),
      O17(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt\(0),
      O17(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(45),
      O17(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(32),
      O17(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(19),
      O17(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(6),
      O17(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(37),
      O17(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(24),
      O17(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(11),
      O17(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(47),
      O17(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(34),
      O17(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(21),
      O17(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(8),
      O2(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      O3 => app_wdf_rdy,
      O4 => app_rdy,
      O5(46) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(48),
      O5(45) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(35),
      O5(44) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(22),
      O5(43) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(9),
      O5(42) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(44),
      O5(41) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(31),
      O5(40) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(18),
      O5(39) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(5),
      O5(38) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(40),
      O5(37) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(27),
      O5(36) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(14),
      O5(35) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(1),
      O5(34) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(9),
      O5(33) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(6),
      O5(32) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(3),
      O5(31) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(0),
      O5(30) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(10),
      O5(29) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(7),
      O5(28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(4),
      O5(27) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(1),
      O5(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(49),
      O5(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(36),
      O5(24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(23),
      O5(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(10),
      O5(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(39),
      O5(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(26),
      O5(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(13),
      O5(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(0),
      O5(18 downto 16) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n\(2 downto 0),
      O5(15) => n_140_u_mig_mig,
      O5(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(8),
      O5(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(5),
      O5(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank\(2),
      O5(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(42),
      O5(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(29),
      O5(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(16),
      O5(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(3),
      O5(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(41),
      O5(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(28),
      O5(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(15),
      O5(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(2),
      O5(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(51),
      O5(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(38),
      O5(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(25),
      O5(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address\(12),
      O6(71) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(117),
      O6(70) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(101),
      O6(69) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(85),
      O6(68) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(69),
      O6(67) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(53),
      O6(66) => n_161_u_mig_mig,
      O6(65) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(21),
      O6(64) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(5),
      O6(63) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(119),
      O6(62) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(103),
      O6(61) => n_166_u_mig_mig,
      O6(60) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(71),
      O6(59) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(55),
      O6(58) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(39),
      O6(57) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(23),
      O6(56) => n_171_u_mig_mig,
      O6(55) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(116),
      O6(54) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(100),
      O6(53) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(84),
      O6(52) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(68),
      O6(51) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(52),
      O6(50) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(36),
      O6(49) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(20),
      O6(48) => n_179_u_mig_mig,
      O6(47) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(113),
      O6(46) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(97),
      O6(45) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(81),
      O6(44) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(65),
      O6(43) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(49),
      O6(42) => n_185_u_mig_mig,
      O6(41) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(17),
      O6(40) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(1),
      O6(39) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(115),
      O6(38) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(99),
      O6(37) => n_190_u_mig_mig,
      O6(36) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(67),
      O6(35) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(51),
      O6(34) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(35),
      O6(33) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(19),
      O6(32) => n_195_u_mig_mig,
      O6(31) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(118),
      O6(30) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(102),
      O6(29) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(86),
      O6(28) => n_199_u_mig_mig,
      O6(27) => n_200_u_mig_mig,
      O6(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(38),
      O6(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(22),
      O6(24) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(6),
      O6(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(112),
      O6(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(96),
      O6(21) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(80),
      O6(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(64),
      O6(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(48),
      O6(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(32),
      O6(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(16),
      O6(16) => n_211_u_mig_mig,
      O6(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(14),
      O6(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(12),
      O6(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(10),
      O6(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(8),
      O6(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(6),
      O6(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(4),
      O6(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(2),
      O6(8) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(0),
      O6(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(114),
      O6(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(98),
      O6(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(82),
      O6(4) => n_223_u_mig_mig,
      O6(3) => n_224_u_mig_mig,
      O6(2) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(34),
      O6(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(18),
      O6(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(2),
      O7 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\,
      O8(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr\(3 downto 0),
      O9(67 downto 12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(79 downto 24),
      O9(11 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r\(17 downto 6),
      Q(3 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr\(3 downto 0),
      app_addr(25 downto 0) => app_addr(25 downto 0),
      app_cmd(1 downto 0) => app_cmd(1 downto 0),
      app_en => app_en,
      app_rd_data(127 downto 0) => app_rd_data(127 downto 0),
      app_rd_data_end => app_rd_data_end,
      app_rd_data_valid => app_rd_data_valid,
      app_ref_ack => app_ref_ack,
      app_ref_req => app_ref_req,
      app_sr_active => app_sr_active,
      app_sr_req => app_sr_req,
      app_wdf_data(127 downto 0) => app_wdf_data(127 downto 0),
      app_wdf_end => app_wdf_end,
      app_wdf_mask(15 downto 0) => app_wdf_mask(15 downto 0),
      app_wdf_wren => app_wdf_wren,
      app_zq_ack => app_zq_ack,
      app_zq_req => app_zq_req,
      ddr2_addr(12 downto 0) => ddr2_addr(12 downto 0),
      ddr2_ba(2 downto 0) => ddr2_ba(2 downto 0),
      ddr2_cas_n => ddr2_cas_n,
      ddr2_ck_n(0) => ddr2_ck_n(0),
      ddr2_ck_p(0) => ddr2_ck_p(0),
      ddr2_cke(0) => ddr2_cke(0),
      ddr2_cs_n(0) => ddr2_cs_n(0),
      ddr2_dm(1 downto 0) => ddr2_dm(1 downto 0),
      ddr2_dq(15 downto 0) => ddr2_dq(15 downto 0),
      ddr2_dqs_n(1 downto 0) => ddr2_dqs_n(1 downto 0),
      ddr2_dqs_p(1 downto 0) => ddr2_dqs_p(1 downto 0),
      ddr2_odt(0) => ddr2_odt(0),
      ddr2_ras_n => ddr2_ras_n,
      ddr2_we_n => ddr2_we_n,
      device_temp_i(11 downto 0) => device_temp_i(11 downto 0),
      init_calib_complete => init_calib_complete,
      mem_out(79 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out\(79 downto 0),
      \out\(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in\(1 downto 0),
      p_0_in1_in => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en\,
      phy_dout(71) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(15),
      phy_dout(70) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(13),
      phy_dout(69) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(11),
      phy_dout(68) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(9),
      phy_dout(67) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(7),
      phy_dout(66) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(5),
      phy_dout(65) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(3),
      phy_dout(64) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask\(1),
      phy_dout(63) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(126),
      phy_dout(62) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(110),
      phy_dout(61) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(94),
      phy_dout(60) => n_48_u_mig_mig,
      phy_dout(59) => n_49_u_mig_mig,
      phy_dout(58) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(46),
      phy_dout(57) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(30),
      phy_dout(56) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(14),
      phy_dout(55) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(123),
      phy_dout(54) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(107),
      phy_dout(53) => n_55_u_mig_mig,
      phy_dout(52) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(75),
      phy_dout(51) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(59),
      phy_dout(50) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(43),
      phy_dout(49) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(27),
      phy_dout(48) => n_60_u_mig_mig,
      phy_dout(47) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(121),
      phy_dout(46) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(105),
      phy_dout(45) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(89),
      phy_dout(44) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(73),
      phy_dout(43) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(57),
      phy_dout(42) => n_66_u_mig_mig,
      phy_dout(41) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(25),
      phy_dout(40) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(9),
      phy_dout(39) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(122),
      phy_dout(38) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(106),
      phy_dout(37) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(90),
      phy_dout(36) => n_72_u_mig_mig,
      phy_dout(35) => n_73_u_mig_mig,
      phy_dout(34) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(42),
      phy_dout(33) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(26),
      phy_dout(32) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(10),
      phy_dout(31) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(124),
      phy_dout(30) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(108),
      phy_dout(29) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(92),
      phy_dout(28) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(76),
      phy_dout(27) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(60),
      phy_dout(26) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(44),
      phy_dout(25) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(28),
      phy_dout(24) => n_84_u_mig_mig,
      phy_dout(23) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(127),
      phy_dout(22) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(111),
      phy_dout(21) => n_87_u_mig_mig,
      phy_dout(20) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(79),
      phy_dout(19) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(63),
      phy_dout(18) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(47),
      phy_dout(17) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(31),
      phy_dout(16) => n_92_u_mig_mig,
      phy_dout(15) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(120),
      phy_dout(14) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(104),
      phy_dout(13) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(88),
      phy_dout(12) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(72),
      phy_dout(11) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(56),
      phy_dout(10) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(40),
      phy_dout(9) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(24),
      phy_dout(8) => n_100_u_mig_mig,
      phy_dout(7) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(125),
      phy_dout(6) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(109),
      phy_dout(5) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(93),
      phy_dout(4) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(77),
      phy_dout(3) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(61),
      phy_dout(2) => n_106_u_mig_mig,
      phy_dout(1) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(29),
      phy_dout(0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata\(13),
      sys_clk_i => sys_clk_i,
      sys_rst => sys_rst,
      ui_clk_sync_rst => ui_clk_sync_rst,
      wr_en => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_1 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_2 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_en_3 => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en\,
      wr_ptr(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0),
      wr_ptr_0(1 downto 0) => \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr\(1 downto 0)
    );
end STRUCTURE;
