# 7-segment-display-project
This project implements a 7-segment display controller using VHDL on a DE10-Lite FPGA board. The design decodes binary inputs to display numbers 0-3 and shows the letter 'E' for inputs 4-7. The project is archived in a .qar file for easy restoration in Quartus.
