============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Mar 18 2019  07:37:10 pm
  Module:                 Hybrid_Decryption_Top
  Technology libraries:   fast 
                          slow 
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage  
    Gate     Instances   Area   Power (nW) Library 
---------------------------------------------------
BUFX20               1   25.735    764.971    fast 
TLATNTSCAX2          6  104.452   1266.462    fast 
---------------------------------------------------
total                7  130.187   2031.433         


                                                        Leakage   Leakage 
            Type             Instances   Area  Area %  Power (nW) Power % 
--------------------------------------------------------------------------
sequential                        2828   0.000    0.0 1113236.572    14.1 
inverter                             5   0.000    0.0     104.862     0.0 
buffer                               1  25.735   19.8     764.971     0.0 
clock_gating_integrated_cell         6 104.452   80.2    1266.462     0.0 
logic                           188475   0.000    0.0 6764291.510    85.8 
physical_cells                       0   0.000    0.0       0.000     0.0 
--------------------------------------------------------------------------
total                           191315 130.187  100.0 7879664.377   100.0 

