C ISA2+poarel+pocona+poaa
"PodWWARel RfeRelCon PodRWConA RfeAA PodRRAA FreAA"
Cycle=RfeRelCon PodRWConA RfeAA PodRRAA FreAA PodWWARel
Relax=
Safe=PodWW PodRW PodRR RfeRelCon RfeAA FreAA
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=PodWWARel RfeRelCon PodRWConA RfeAA PodRRAA FreAA

{}

P0 (atomic_int* y,atomic_int* x) {
  atomic_store(x,1);
  atomic_store_explicit(y,1,memory_order_release);
}

P1 (atomic_int* z,atomic_int* y) {
  int r0 = atomic_load_explicit(y,memory_order_consume);
  atomic_store(z,1);
}

P2 (atomic_int* z,atomic_int* x) {
  int r0 = atomic_load(z);
  int r1 = atomic_load(x);
}

exists
(1:r0=1 /\ 2:r0=1 /\ 2:r1=0)
