<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2246pt" height="684pt"
 viewBox="0.00 0.00 2246.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 2242,-680 2242,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2218,-8 2218,-8 2224,-8 2230,-14 2230,-20 2230,-20 2230,-656 2230,-656 2230,-662 2224,-668 2218,-668 2218,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1119" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1119" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=system.mem_ctrls&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2210,-16 2210,-16 2216,-16 2222,-22 2222,-28 2222,-28 2222,-610 2222,-610 2222,-616 2216,-622 2210,-622 2210,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1119" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1119" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1213,-24C1213,-24 2078,-24 2078,-24 2084,-24 2090,-30 2090,-36 2090,-36 2090,-380 2090,-380 2090,-386 2084,-392 2078,-392 2078,-392 1213,-392 1213,-392 1207,-392 1201,-386 1201,-380 1201,-380 1201,-36 1201,-36 1201,-30 1207,-24 1213,-24"/>
<text text-anchor="middle" x="1645.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1645.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust65"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1736,-147C1736,-147 2070,-147 2070,-147 2076,-147 2082,-153 2082,-159 2082,-159 2082,-334 2082,-334 2082,-340 2076,-346 2070,-346 2070,-346 1736,-346 1736,-346 1730,-346 1724,-340 1724,-334 1724,-334 1724,-159 1724,-159 1724,-153 1730,-147 1736,-147"/>
<text text-anchor="middle" x="1903" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1903" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust66" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust66"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1744,-155C1744,-155 1887,-155 1887,-155 1893,-155 1899,-161 1899,-167 1899,-167 1899,-288 1899,-288 1899,-294 1893,-300 1887,-300 1887,-300 1744,-300 1744,-300 1738,-300 1732,-294 1732,-288 1732,-288 1732,-167 1732,-167 1732,-161 1738,-155 1744,-155"/>
<text text-anchor="middle" x="1815.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1815.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust67"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1752,-163C1752,-163 1879,-163 1879,-163 1885,-163 1891,-169 1891,-175 1891,-175 1891,-242 1891,-242 1891,-248 1885,-254 1879,-254 1879,-254 1752,-254 1752,-254 1746,-254 1740,-248 1740,-242 1740,-242 1740,-175 1740,-175 1740,-169 1746,-163 1752,-163"/>
<text text-anchor="middle" x="1815.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1815.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust69" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust69"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1919,-155C1919,-155 2062,-155 2062,-155 2068,-155 2074,-161 2074,-167 2074,-167 2074,-288 2074,-288 2074,-294 2068,-300 2062,-300 2062,-300 1919,-300 1919,-300 1913,-300 1907,-294 1907,-288 1907,-288 1907,-167 1907,-167 1907,-161 1913,-155 1919,-155"/>
<text text-anchor="middle" x="1990.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1990.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust70" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust70"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1927,-163C1927,-163 2054,-163 2054,-163 2060,-163 2066,-169 2066,-175 2066,-175 2066,-242 2066,-242 2066,-248 2060,-254 2054,-254 2054,-254 1927,-254 1927,-254 1921,-254 1915,-248 1915,-242 1915,-242 1915,-175 1915,-175 1915,-169 1921,-163 1927,-163"/>
<text text-anchor="middle" x="1990.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1990.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1415,-32C1415,-32 1577,-32 1577,-32 1583,-32 1589,-38 1589,-44 1589,-44 1589,-111 1589,-111 1589,-117 1583,-123 1577,-123 1577,-123 1415,-123 1415,-123 1409,-123 1403,-117 1403,-111 1403,-111 1403,-44 1403,-44 1403,-38 1409,-32 1415,-32"/>
<text text-anchor="middle" x="1496" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1496" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1221,-32C1221,-32 1383,-32 1383,-32 1389,-32 1395,-38 1395,-44 1395,-44 1395,-111 1395,-111 1395,-117 1389,-123 1383,-123 1383,-123 1221,-123 1221,-123 1215,-123 1209,-117 1209,-111 1209,-111 1209,-44 1209,-44 1209,-38 1215,-32 1221,-32"/>
<text text-anchor="middle" x="1302" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1302" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1617,-32C1617,-32 1779,-32 1779,-32 1785,-32 1791,-38 1791,-44 1791,-44 1791,-111 1791,-111 1791,-117 1785,-123 1779,-123 1779,-123 1617,-123 1617,-123 1611,-123 1605,-117 1605,-111 1605,-111 1605,-44 1605,-44 1605,-38 1611,-32 1617,-32"/>
<text text-anchor="middle" x="1698" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1698" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1815,-32C1815,-32 1977,-32 1977,-32 1983,-32 1989,-38 1989,-44 1989,-44 1989,-111 1989,-111 1989,-117 1983,-123 1977,-123 1977,-123 1815,-123 1815,-123 1809,-123 1803,-117 1803,-111 1803,-111 1803,-44 1803,-44 1803,-38 1809,-32 1815,-32"/>
<text text-anchor="middle" x="1896" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1896" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1427,-163C1427,-163 1704,-163 1704,-163 1710,-163 1716,-169 1716,-175 1716,-175 1716,-242 1716,-242 1716,-248 1710,-254 1704,-254 1704,-254 1427,-254 1427,-254 1421,-254 1415,-248 1415,-242 1415,-242 1415,-175 1415,-175 1415,-169 1421,-163 1427,-163"/>
<text text-anchor="middle" x="1565.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1565.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu1.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-380 913,-380 913,-386 907,-392 901,-392 901,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="468.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust164"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-147C559,-147 893,-147 893,-147 899,-147 905,-153 905,-159 905,-159 905,-334 905,-334 905,-340 899,-346 893,-346 893,-346 559,-346 559,-346 553,-346 547,-340 547,-334 547,-334 547,-159 547,-159 547,-153 553,-147 559,-147"/>
<text text-anchor="middle" x="726" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust165" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust165"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-155C567,-155 710,-155 710,-155 716,-155 722,-161 722,-167 722,-167 722,-288 722,-288 722,-294 716,-300 710,-300 710,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="638.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust166" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust166"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-163C575,-163 702,-163 702,-163 708,-163 714,-169 714,-175 714,-175 714,-242 714,-242 714,-248 708,-254 702,-254 702,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="638.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust168" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust168"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-155C742,-155 885,-155 885,-155 891,-155 897,-161 897,-167 897,-167 897,-288 897,-288 897,-294 891,-300 885,-300 885,-300 742,-300 742,-300 736,-300 730,-294 730,-288 730,-288 730,-167 730,-167 730,-161 736,-155 742,-155"/>
<text text-anchor="middle" x="813.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust169" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust169"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-163C750,-163 877,-163 877,-163 883,-163 889,-169 889,-175 889,-175 889,-242 889,-242 889,-248 883,-254 877,-254 877,-254 750,-254 750,-254 744,-254 738,-248 738,-242 738,-242 738,-175 738,-175 738,-169 744,-163 750,-163"/>
<text text-anchor="middle" x="813.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust176" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust176"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-111 466,-111 466,-117 460,-123 454,-123 454,-123 292,-123 292,-123 286,-123 280,-117 280,-111 280,-111 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust182" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust182"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-111 246,-111 246,-117 240,-123 234,-123 234,-123 72,-123 72,-123 66,-123 60,-117 60,-111 60,-111 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust188" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust188"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-111 711,-111 711,-117 705,-123 699,-123 699,-123 537,-123 537,-123 531,-123 525,-117 525,-111 525,-111 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust194" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust194"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-111 905,-111 905,-117 899,-123 893,-123 893,-123 731,-123 731,-123 725,-123 719,-117 719,-111 719,-111 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust200" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust200"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust206"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1065,-400C1065,-400 1301,-400 1301,-400 1307,-400 1313,-406 1313,-412 1313,-412 1313,-479 1313,-479 1313,-485 1307,-491 1301,-491 1301,-491 1065,-491 1065,-491 1059,-491 1053,-485 1053,-479 1053,-479 1053,-412 1053,-412 1053,-406 1059,-400 1065,-400"/>
<text text-anchor="middle" x="1183" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1183" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust209" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust209"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M964,-32C964,-32 1126,-32 1126,-32 1132,-32 1138,-38 1138,-44 1138,-44 1138,-111 1138,-111 1138,-117 1132,-123 1126,-123 1126,-123 964,-123 964,-123 958,-123 952,-117 952,-111 952,-111 952,-44 952,-44 952,-38 958,-32 964,-32"/>
<text text-anchor="middle" x="1045" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1045" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust215" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust215"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M945,-163C945,-163 1181,-163 1181,-163 1187,-163 1193,-169 1193,-175 1193,-175 1193,-242 1193,-242 1193,-248 1187,-254 1181,-254 1181,-254 945,-254 945,-254 939,-254 933,-248 933,-242 933,-242 933,-175 933,-175 933,-169 939,-163 945,-163"/>
<text text-anchor="middle" x="1063" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1063" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust218" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust218"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=true&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;&#13;ange=0:8589934592">
<path fill="#5e5958" stroke="#000000" d="M2110,-163C2110,-163 2202,-163 2202,-163 2208,-163 2214,-169 2214,-175 2214,-175 2214,-242 2214,-242 2214,-248 2208,-254 2202,-254 2202,-254 2110,-254 2110,-254 2104,-254 2098,-248 2098,-242 2098,-242 2098,-175 2098,-175 2098,-169 2104,-163 2110,-163"/>
<text text-anchor="middle" x="2156" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="2156" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1217.5,-539.5C1217.5,-539.5 1284.5,-539.5 1284.5,-539.5 1290.5,-539.5 1296.5,-545.5 1296.5,-551.5 1296.5,-551.5 1296.5,-563.5 1296.5,-563.5 1296.5,-569.5 1290.5,-575.5 1284.5,-575.5 1284.5,-575.5 1217.5,-575.5 1217.5,-575.5 1211.5,-575.5 1205.5,-569.5 1205.5,-563.5 1205.5,-563.5 1205.5,-551.5 1205.5,-551.5 1205.5,-545.5 1211.5,-539.5 1217.5,-539.5"/>
<text text-anchor="middle" x="1251" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1209,-408.5C1209,-408.5 1293,-408.5 1293,-408.5 1299,-408.5 1305,-414.5 1305,-420.5 1305,-420.5 1305,-432.5 1305,-432.5 1305,-438.5 1299,-444.5 1293,-444.5 1293,-444.5 1209,-444.5 1209,-444.5 1203,-444.5 1197,-438.5 1197,-432.5 1197,-432.5 1197,-420.5 1197,-420.5 1197,-414.5 1203,-408.5 1209,-408.5"/>
<text text-anchor="middle" x="1251" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1251,-539.37C1251,-517.78 1251,-480.41 1251,-454.85"/>
<polygon fill="black" stroke="black" points="1254.5,-454.7 1251,-444.7 1247.5,-454.7 1254.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1331,-171.5C1331,-171.5 1393,-171.5 1393,-171.5 1399,-171.5 1405,-177.5 1405,-183.5 1405,-183.5 1405,-195.5 1405,-195.5 1405,-201.5 1399,-207.5 1393,-207.5 1393,-207.5 1331,-207.5 1331,-207.5 1325,-207.5 1319,-201.5 1319,-195.5 1319,-195.5 1319,-183.5 1319,-183.5 1319,-177.5 1325,-171.5 1331,-171.5"/>
<text text-anchor="middle" x="1362" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1521.5,-40.5C1521.5,-40.5 1568.5,-40.5 1568.5,-40.5 1574.5,-40.5 1580.5,-46.5 1580.5,-52.5 1580.5,-52.5 1580.5,-64.5 1580.5,-64.5 1580.5,-70.5 1574.5,-76.5 1568.5,-76.5 1568.5,-76.5 1521.5,-76.5 1521.5,-76.5 1515.5,-76.5 1509.5,-70.5 1509.5,-64.5 1509.5,-64.5 1509.5,-52.5 1509.5,-52.5 1509.5,-46.5 1515.5,-40.5 1521.5,-40.5"/>
<text text-anchor="middle" x="1545" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1378.32,-171.48C1387.26,-163.04 1398.96,-153.32 1411,-147 1447.28,-127.97 1466.39,-146.43 1500,-123 1513.56,-113.55 1524.43,-98.63 1532.09,-85.63"/>
<polygon fill="black" stroke="black" points="1535.31,-87.05 1537.1,-76.61 1529.19,-83.66 1535.31,-87.05"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1221.5,-171.5C1221.5,-171.5 1288.5,-171.5 1288.5,-171.5 1294.5,-171.5 1300.5,-177.5 1300.5,-183.5 1300.5,-183.5 1300.5,-195.5 1300.5,-195.5 1300.5,-201.5 1294.5,-207.5 1288.5,-207.5 1288.5,-207.5 1221.5,-207.5 1221.5,-207.5 1215.5,-207.5 1209.5,-201.5 1209.5,-195.5 1209.5,-195.5 1209.5,-183.5 1209.5,-183.5 1209.5,-177.5 1215.5,-171.5 1221.5,-171.5"/>
<text text-anchor="middle" x="1255" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1327.5,-40.5C1327.5,-40.5 1374.5,-40.5 1374.5,-40.5 1380.5,-40.5 1386.5,-46.5 1386.5,-52.5 1386.5,-52.5 1386.5,-64.5 1386.5,-64.5 1386.5,-70.5 1380.5,-76.5 1374.5,-76.5 1374.5,-76.5 1327.5,-76.5 1327.5,-76.5 1321.5,-76.5 1315.5,-70.5 1315.5,-64.5 1315.5,-64.5 1315.5,-52.5 1315.5,-52.5 1315.5,-46.5 1321.5,-40.5 1327.5,-40.5"/>
<text text-anchor="middle" x="1351" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1268.64,-171.42C1279.03,-158.3 1293.62,-139.66 1306,-123 1315.18,-110.64 1325.11,-96.7 1333.29,-85.04"/>
<polygon fill="black" stroke="black" points="1336.31,-86.83 1339.17,-76.63 1330.58,-82.82 1336.31,-86.83"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1760,-171.5C1760,-171.5 1790,-171.5 1790,-171.5 1796,-171.5 1802,-177.5 1802,-183.5 1802,-183.5 1802,-195.5 1802,-195.5 1802,-201.5 1796,-207.5 1790,-207.5 1790,-207.5 1760,-207.5 1760,-207.5 1754,-207.5 1748,-201.5 1748,-195.5 1748,-195.5 1748,-183.5 1748,-183.5 1748,-177.5 1754,-171.5 1760,-171.5"/>
<text text-anchor="middle" x="1775" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1723.5,-40.5C1723.5,-40.5 1770.5,-40.5 1770.5,-40.5 1776.5,-40.5 1782.5,-46.5 1782.5,-52.5 1782.5,-52.5 1782.5,-64.5 1782.5,-64.5 1782.5,-70.5 1776.5,-76.5 1770.5,-76.5 1770.5,-76.5 1723.5,-76.5 1723.5,-76.5 1717.5,-76.5 1711.5,-70.5 1711.5,-64.5 1711.5,-64.5 1711.5,-52.5 1711.5,-52.5 1711.5,-46.5 1717.5,-40.5 1723.5,-40.5"/>
<text text-anchor="middle" x="1747" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1771.28,-171.37C1766.57,-149.68 1758.41,-112.08 1752.86,-86.51"/>
<polygon fill="black" stroke="black" points="1756.28,-85.73 1750.73,-76.7 1749.43,-87.22 1756.28,-85.73"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1935,-171.5C1935,-171.5 1965,-171.5 1965,-171.5 1971,-171.5 1977,-177.5 1977,-183.5 1977,-183.5 1977,-195.5 1977,-195.5 1977,-201.5 1971,-207.5 1965,-207.5 1965,-207.5 1935,-207.5 1935,-207.5 1929,-207.5 1923,-201.5 1923,-195.5 1923,-195.5 1923,-183.5 1923,-183.5 1923,-177.5 1929,-171.5 1935,-171.5"/>
<text text-anchor="middle" x="1950" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1921.5,-40.5C1921.5,-40.5 1968.5,-40.5 1968.5,-40.5 1974.5,-40.5 1980.5,-46.5 1980.5,-52.5 1980.5,-52.5 1980.5,-64.5 1980.5,-64.5 1980.5,-70.5 1974.5,-76.5 1968.5,-76.5 1968.5,-76.5 1921.5,-76.5 1921.5,-76.5 1915.5,-76.5 1909.5,-70.5 1909.5,-64.5 1909.5,-64.5 1909.5,-52.5 1909.5,-52.5 1909.5,-46.5 1915.5,-40.5 1921.5,-40.5"/>
<text text-anchor="middle" x="1945" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1949.34,-171.37C1948.5,-149.78 1947.05,-112.41 1946.06,-86.85"/>
<polygon fill="black" stroke="black" points="1949.55,-86.56 1945.67,-76.7 1942.56,-86.83 1949.55,-86.56"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1423,-40.5C1423,-40.5 1479,-40.5 1479,-40.5 1485,-40.5 1491,-46.5 1491,-52.5 1491,-52.5 1491,-64.5 1491,-64.5 1491,-70.5 1485,-76.5 1479,-76.5 1479,-76.5 1423,-76.5 1423,-76.5 1417,-76.5 1411,-70.5 1411,-64.5 1411,-64.5 1411,-52.5 1411,-52.5 1411,-46.5 1417,-40.5 1423,-40.5"/>
<text text-anchor="middle" x="1451" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1229,-40.5C1229,-40.5 1285,-40.5 1285,-40.5 1291,-40.5 1297,-46.5 1297,-52.5 1297,-52.5 1297,-64.5 1297,-64.5 1297,-70.5 1291,-76.5 1285,-76.5 1285,-76.5 1229,-76.5 1229,-76.5 1223,-76.5 1217,-70.5 1217,-64.5 1217,-64.5 1217,-52.5 1217,-52.5 1217,-46.5 1223,-40.5 1229,-40.5"/>
<text text-anchor="middle" x="1257" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1625,-40.5C1625,-40.5 1681,-40.5 1681,-40.5 1687,-40.5 1693,-46.5 1693,-52.5 1693,-52.5 1693,-64.5 1693,-64.5 1693,-70.5 1687,-76.5 1681,-76.5 1681,-76.5 1625,-76.5 1625,-76.5 1619,-76.5 1613,-70.5 1613,-64.5 1613,-64.5 1613,-52.5 1613,-52.5 1613,-46.5 1619,-40.5 1625,-40.5"/>
<text text-anchor="middle" x="1653" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1823,-40.5C1823,-40.5 1879,-40.5 1879,-40.5 1885,-40.5 1891,-46.5 1891,-52.5 1891,-52.5 1891,-64.5 1891,-64.5 1891,-70.5 1885,-76.5 1879,-76.5 1879,-76.5 1823,-76.5 1823,-76.5 1817,-76.5 1811,-70.5 1811,-64.5 1811,-64.5 1811,-52.5 1811,-52.5 1811,-46.5 1817,-40.5 1823,-40.5"/>
<text text-anchor="middle" x="1851" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1624.5,-171.5C1624.5,-171.5 1695.5,-171.5 1695.5,-171.5 1701.5,-171.5 1707.5,-177.5 1707.5,-183.5 1707.5,-183.5 1707.5,-195.5 1707.5,-195.5 1707.5,-201.5 1701.5,-207.5 1695.5,-207.5 1695.5,-207.5 1624.5,-207.5 1624.5,-207.5 1618.5,-207.5 1612.5,-201.5 1612.5,-195.5 1612.5,-195.5 1612.5,-183.5 1612.5,-183.5 1612.5,-177.5 1618.5,-171.5 1624.5,-171.5"/>
<text text-anchor="middle" x="1660" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1507.5,-171.5C1507.5,-171.5 1582.5,-171.5 1582.5,-171.5 1588.5,-171.5 1594.5,-177.5 1594.5,-183.5 1594.5,-183.5 1594.5,-195.5 1594.5,-195.5 1594.5,-201.5 1588.5,-207.5 1582.5,-207.5 1582.5,-207.5 1507.5,-207.5 1507.5,-207.5 1501.5,-207.5 1495.5,-201.5 1495.5,-195.5 1495.5,-195.5 1495.5,-183.5 1495.5,-183.5 1495.5,-177.5 1501.5,-171.5 1507.5,-171.5"/>
<text text-anchor="middle" x="1545" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1435,-171.5C1435,-171.5 1465,-171.5 1465,-171.5 1471,-171.5 1477,-177.5 1477,-183.5 1477,-183.5 1477,-195.5 1477,-195.5 1477,-201.5 1471,-207.5 1465,-207.5 1465,-207.5 1435,-207.5 1435,-207.5 1429,-207.5 1423,-201.5 1423,-195.5 1423,-195.5 1423,-183.5 1423,-183.5 1423,-177.5 1429,-171.5 1435,-171.5"/>
<text text-anchor="middle" x="1450" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M300.5,-40.5C300.5,-40.5 347.5,-40.5 347.5,-40.5 353.5,-40.5 359.5,-46.5 359.5,-52.5 359.5,-52.5 359.5,-64.5 359.5,-64.5 359.5,-70.5 353.5,-76.5 347.5,-76.5 347.5,-76.5 300.5,-76.5 300.5,-76.5 294.5,-76.5 288.5,-70.5 288.5,-64.5 288.5,-64.5 288.5,-52.5 288.5,-52.5 288.5,-46.5 294.5,-40.5 300.5,-40.5"/>
<text text-anchor="middle" x="324" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.46,-171.37C227.66,-148.91 270.25,-109.38 297.78,-83.83"/>
<polygon fill="black" stroke="black" points="300.52,-86.07 305.47,-76.7 295.75,-80.94 300.52,-86.07"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M80.5,-40.5C80.5,-40.5 127.5,-40.5 127.5,-40.5 133.5,-40.5 139.5,-46.5 139.5,-52.5 139.5,-52.5 139.5,-64.5 139.5,-64.5 139.5,-70.5 133.5,-76.5 127.5,-76.5 127.5,-76.5 80.5,-76.5 80.5,-76.5 74.5,-76.5 68.5,-70.5 68.5,-64.5 68.5,-64.5 68.5,-52.5 68.5,-52.5 68.5,-46.5 74.5,-40.5 80.5,-40.5"/>
<text text-anchor="middle" x="104" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.45,-171.37C85.82,-149.68 93.4,-112.08 98.56,-86.51"/>
<polygon fill="black" stroke="black" points="101.99,-87.2 100.53,-76.7 95.13,-85.81 101.99,-87.2"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M545.5,-40.5C545.5,-40.5 592.5,-40.5 592.5,-40.5 598.5,-40.5 604.5,-46.5 604.5,-52.5 604.5,-52.5 604.5,-64.5 604.5,-64.5 604.5,-70.5 598.5,-76.5 592.5,-76.5 592.5,-76.5 545.5,-76.5 545.5,-76.5 539.5,-76.5 533.5,-70.5 533.5,-64.5 533.5,-64.5 533.5,-52.5 533.5,-52.5 533.5,-46.5 539.5,-40.5 545.5,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.15,-171.37C589.27,-149.68 580.82,-112.08 575.07,-86.51"/>
<polygon fill="black" stroke="black" points="578.48,-85.69 572.87,-76.7 571.65,-87.23 578.48,-85.69"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M758,-171.5C758,-171.5 788,-171.5 788,-171.5 794,-171.5 800,-177.5 800,-183.5 800,-183.5 800,-195.5 800,-195.5 800,-201.5 794,-207.5 788,-207.5 788,-207.5 758,-207.5 758,-207.5 752,-207.5 746,-201.5 746,-195.5 746,-195.5 746,-183.5 746,-183.5 746,-177.5 752,-171.5 758,-171.5"/>
<text text-anchor="middle" x="773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M739.5,-40.5C739.5,-40.5 786.5,-40.5 786.5,-40.5 792.5,-40.5 798.5,-46.5 798.5,-52.5 798.5,-52.5 798.5,-64.5 798.5,-64.5 798.5,-70.5 792.5,-76.5 786.5,-76.5 786.5,-76.5 739.5,-76.5 739.5,-76.5 733.5,-76.5 727.5,-70.5 727.5,-64.5 727.5,-64.5 727.5,-52.5 727.5,-52.5 727.5,-46.5 733.5,-40.5 739.5,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.67,-171.37C770,-149.78 767.1,-112.41 765.12,-86.85"/>
<polygon fill="black" stroke="black" points="768.6,-86.4 764.33,-76.7 761.62,-86.94 768.6,-86.4"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M390,-40.5C390,-40.5 446,-40.5 446,-40.5 452,-40.5 458,-46.5 458,-52.5 458,-52.5 458,-64.5 458,-64.5 458,-70.5 452,-76.5 446,-76.5 446,-76.5 390,-76.5 390,-76.5 384,-76.5 378,-70.5 378,-64.5 378,-64.5 378,-52.5 378,-52.5 378,-46.5 384,-40.5 390,-40.5"/>
<text text-anchor="middle" x="418" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M170,-40.5C170,-40.5 226,-40.5 226,-40.5 232,-40.5 238,-46.5 238,-52.5 238,-52.5 238,-64.5 238,-64.5 238,-70.5 232,-76.5 226,-76.5 226,-76.5 170,-76.5 170,-76.5 164,-76.5 158,-70.5 158,-64.5 158,-64.5 158,-52.5 158,-52.5 158,-46.5 164,-40.5 170,-40.5"/>
<text text-anchor="middle" x="198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M635,-40.5C635,-40.5 691,-40.5 691,-40.5 697,-40.5 703,-46.5 703,-52.5 703,-52.5 703,-64.5 703,-64.5 703,-70.5 697,-76.5 691,-76.5 691,-76.5 635,-76.5 635,-76.5 629,-76.5 623,-70.5 623,-64.5 623,-64.5 623,-52.5 623,-52.5 623,-46.5 629,-40.5 635,-40.5"/>
<text text-anchor="middle" x="663" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M829,-40.5C829,-40.5 885,-40.5 885,-40.5 891,-40.5 897,-46.5 897,-52.5 897,-52.5 897,-64.5 897,-64.5 897,-70.5 891,-76.5 885,-76.5 885,-76.5 829,-76.5 829,-76.5 823,-76.5 817,-70.5 817,-64.5 817,-64.5 817,-52.5 817,-52.5 817,-46.5 823,-40.5 829,-40.5"/>
<text text-anchor="middle" x="857" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1315.35,-423.3C1411.15,-419.44 1582.4,-410.09 1604,-392 1660.09,-345.03 1662.58,-247.16 1661.09,-207.62"/>
<polygon fill="black" stroke="black" points="1315.04,-419.81 1305.19,-423.7 1315.32,-426.8 1315.04,-419.81"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1205.72,-404.87C1199.86,-402.89 1193.85,-401.18 1188,-400 1170.87,-396.55 573.31,-402.03 559,-392 497.01,-348.54 485.53,-247.76 483.45,-207.53"/>
<polygon fill="black" stroke="black" points="1204.81,-408.27 1215.4,-408.42 1207.22,-401.69 1204.81,-408.27"/>
</g>
<!-- system_l2_mem_side -->
<g id="node35" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M972,-40.5C972,-40.5 1028,-40.5 1028,-40.5 1034,-40.5 1040,-46.5 1040,-52.5 1040,-52.5 1040,-64.5 1040,-64.5 1040,-70.5 1034,-76.5 1028,-76.5 1028,-76.5 972,-76.5 972,-76.5 966,-76.5 960,-70.5 960,-64.5 960,-64.5 960,-52.5 960,-52.5 960,-46.5 966,-40.5 972,-40.5"/>
<text text-anchor="middle" x="1000" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M1205.47,-404.9C1199.69,-402.93 1193.77,-401.22 1188,-400 1173.91,-397.03 939.02,-402.34 929,-392 891.1,-352.91 910.8,-198.31 929,-147 939.07,-118.61 962.72,-92.71 979.96,-76.58"/>
<polygon fill="black" stroke="black" points="1204.45,-408.25 1215.04,-408.41 1206.86,-401.68 1204.45,-408.25"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node33" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1073,-408.5C1073,-408.5 1167,-408.5 1167,-408.5 1173,-408.5 1179,-414.5 1179,-420.5 1179,-420.5 1179,-432.5 1179,-432.5 1179,-438.5 1173,-444.5 1167,-444.5 1167,-444.5 1073,-444.5 1073,-444.5 1067,-444.5 1061,-438.5 1061,-432.5 1061,-432.5 1061,-420.5 1061,-420.5 1061,-414.5 1067,-408.5 1073,-408.5"/>
<text text-anchor="middle" x="1120" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1158.91,-408.39C1168.26,-404.99 1178.35,-401.88 1188,-400 1204.25,-396.83 1472.88,-402.11 1486,-392 1539.89,-350.49 1546.56,-262.42 1546.22,-217.74"/>
<polygon fill="black" stroke="black" points="1549.72,-217.54 1546.02,-207.62 1542.72,-217.69 1549.72,-217.54"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M1158.92,-408.45C1168.27,-405.04 1178.36,-401.92 1188,-400 1200.59,-397.49 1409.4,-400.53 1419,-392 1468.26,-348.24 1462.27,-261.58 1455.34,-217.54"/>
<polygon fill="black" stroke="black" points="1458.77,-216.84 1453.63,-207.57 1451.87,-218.02 1458.77,-216.84"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1060.71,-424.49C897.44,-421.47 451.71,-411.46 427,-392 373.56,-349.91 366.68,-262.11 366.88,-217.61"/>
<polygon fill="black" stroke="black" points="370.38,-217.59 367.05,-207.53 363.38,-217.47 370.38,-217.59"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M1060.87,-425.06C878.98,-423.43 338.26,-416.55 310,-392 260.02,-348.58 263.16,-261.76 268.6,-217.62"/>
<polygon fill="black" stroke="black" points="272.08,-218 269.96,-207.62 265.14,-217.05 272.08,-218"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node38" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M2118,-171.5C2118,-171.5 2148,-171.5 2148,-171.5 2154,-171.5 2160,-177.5 2160,-183.5 2160,-183.5 2160,-195.5 2160,-195.5 2160,-201.5 2154,-207.5 2148,-207.5 2148,-207.5 2118,-207.5 2118,-207.5 2112,-207.5 2106,-201.5 2106,-195.5 2106,-195.5 2106,-183.5 2106,-183.5 2106,-177.5 2112,-171.5 2118,-171.5"/>
<text text-anchor="middle" x="2133" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M1158.53,-408.4C1167.98,-404.95 1178.21,-401.82 1188,-400 1212.09,-395.52 2050.32,-406.6 2070,-392 2124.93,-351.24 2133.25,-262.83 2133.73,-217.9"/>
<polygon fill="black" stroke="black" points="2137.23,-217.72 2133.71,-207.73 2130.23,-217.73 2137.23,-217.72"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node34" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1070.5,-40.5C1070.5,-40.5 1117.5,-40.5 1117.5,-40.5 1123.5,-40.5 1129.5,-46.5 1129.5,-52.5 1129.5,-52.5 1129.5,-64.5 1129.5,-64.5 1129.5,-70.5 1123.5,-76.5 1117.5,-76.5 1117.5,-76.5 1070.5,-76.5 1070.5,-76.5 1064.5,-76.5 1058.5,-70.5 1058.5,-64.5 1058.5,-64.5 1058.5,-52.5 1058.5,-52.5 1058.5,-46.5 1064.5,-40.5 1070.5,-40.5"/>
<text text-anchor="middle" x="1094" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node36" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M953,-171.5C953,-171.5 1037,-171.5 1037,-171.5 1043,-171.5 1049,-177.5 1049,-183.5 1049,-183.5 1049,-195.5 1049,-195.5 1049,-201.5 1043,-207.5 1037,-207.5 1037,-207.5 953,-207.5 953,-207.5 947,-207.5 941,-201.5 941,-195.5 941,-195.5 941,-183.5 941,-183.5 941,-177.5 947,-171.5 953,-171.5"/>
<text text-anchor="middle" x="995" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1023.34,-165.39C1033.65,-158.22 1045.79,-151.13 1058,-147 1129.96,-122.64 1331.53,-157.91 1399,-123 1418.62,-112.85 1433.54,-91.71 1442.26,-76.61"/>
<polygon fill="black" stroke="black" points="1021.17,-162.64 1015.15,-171.36 1025.29,-168.3 1021.17,-162.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1025.69,-165.59C1035.63,-158.92 1046.95,-152.07 1058,-147 1093.29,-130.8 1106.11,-137.81 1142,-123 1173.41,-110.04 1207.22,-90.65 1229.99,-76.71"/>
<polygon fill="black" stroke="black" points="1023.59,-162.79 1017.36,-171.36 1027.57,-168.55 1023.59,-162.79"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1023.04,-165.38C1033.4,-158.14 1045.64,-151.01 1058,-147 1171.2,-110.28 1484.79,-172.53 1593,-123 1614.38,-113.22 1631.86,-92 1642.33,-76.78"/>
<polygon fill="black" stroke="black" points="1020.81,-162.68 1014.82,-171.42 1024.95,-168.32 1020.81,-162.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1023.01,-165.3C1033.37,-158.05 1045.61,-150.93 1058,-147 1136.09,-122.2 1720.88,-157.92 1795,-123 1815.74,-113.23 1832,-91.78 1841.54,-76.52"/>
<polygon fill="black" stroke="black" points="1020.77,-162.6 1014.79,-171.34 1024.92,-168.23 1020.77,-162.6"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M951.48,-167.19C933.76,-159.47 912.81,-151.54 893,-147 731.51,-109.97 678.86,-173.3 521,-123 489.98,-113.12 458.76,-91.92 438.96,-76.74"/>
<polygon fill="black" stroke="black" points="950.41,-170.54 960.97,-171.43 953.27,-164.15 950.41,-170.54"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M951.96,-167.11C934.16,-159.3 913.02,-151.32 893,-147 758.88,-118.04 404.37,-171.48 276,-123 250.52,-113.38 227.13,-91.9 212.74,-76.59"/>
<polygon fill="black" stroke="black" points="950.93,-170.48 961.48,-171.41 953.81,-164.1 950.93,-170.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M950.03,-167.35C932.56,-159.89 912.17,-152.1 893,-147 815.86,-126.46 784.69,-161.92 715,-123 695.84,-112.3 680.92,-91.49 672.06,-76.61"/>
<polygon fill="black" stroke="black" points="948.85,-170.65 959.41,-171.43 951.64,-164.23 948.85,-170.65"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M969.06,-164.25C941.75,-138.73 899.46,-99.19 875.4,-76.7"/>
<polygon fill="black" stroke="black" points="966.98,-167.1 976.67,-171.37 971.76,-161.98 966.98,-167.1"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node37" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1079,-171.5C1079,-171.5 1173,-171.5 1173,-171.5 1179,-171.5 1185,-177.5 1185,-183.5 1185,-183.5 1185,-195.5 1185,-195.5 1185,-201.5 1179,-207.5 1173,-207.5 1173,-207.5 1079,-207.5 1079,-207.5 1073,-207.5 1067,-201.5 1067,-195.5 1067,-195.5 1067,-183.5 1067,-183.5 1067,-177.5 1073,-171.5 1079,-171.5"/>
<text text-anchor="middle" x="1126" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge26" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1121.75,-171.37C1116.37,-149.68 1107.04,-112.08 1100.7,-86.51"/>
<polygon fill="black" stroke="black" points="1104.07,-85.56 1098.27,-76.7 1097.28,-87.25 1104.07,-85.56"/>
</g>
</g>
</svg>
