{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580942907119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580942907140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 17:48:26 2020 " "Processing started: Wed Feb 05 17:48:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580942907140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942907140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3Ripple -c Lab3Ripple " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3Ripple -c Lab3Ripple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942907140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580942908410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580942908411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-BHV " "Found design unit 1: fa-BHV" {  } { { "fa.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/fa.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929875 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/fa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942929875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/decoder7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929891 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942929891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA4-STR " "Found design unit 1: CLA4-STR" {  } { { "cla4.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929906 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA4 " "Found entity 1: CLA4" {  } { { "cla4.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942929906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA-BHV " "Found design unit 1: CLA-BHV" {  } { { "cla2.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929921 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "cla2.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942929921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cgen2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cgen2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CGEN-BHV " "Found design unit 1: CGEN-BHV" {  } { { "cgen2.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cgen2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929936 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGEN " "Found entity 1: CGEN" {  } { { "cgen2.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cgen2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942929936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file adder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_tb-TB " "Found design unit 1: adder_tb-TB" {  } { { "adder_tb.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TB_CONFIG " "Found design unit 2: TB_CONFIG" {  } { { "adder_tb.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_tb.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929950 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942929950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 5 1 " "Found 5 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-RIPPLE_CARRY " "Found design unit 1: adder-RIPPLE_CARRY" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder-HIERARCHICAL " "Found design unit 2: adder-HIERARCHICAL" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder-CARRY_LOOKAHEAD " "Found design unit 3: adder-CARRY_LOOKAHEAD" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder-CARRY_LOOKAHEAD_BAD_SYNTHESIS " "Found design unit 4: adder-CARRY_LOOKAHEAD_BAD_SYNTHESIS" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929968 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942929968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_top.vhd 3 1 " "Found 3 design units, including 1 entities, in source file adder_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_top-STR " "Found design unit 1: adder_top-STR" {  } { { "adder_top.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929986 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADDER_TOP_CONFIG " "Found design unit 2: ADDER_TOP_CONFIG" {  } { { "adder_top.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929986 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_top " "Found entity 1: adder_top" {  } { { "adder_top.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580942929986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942929986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_top " "Elaborating entity \"adder_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580942930101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder adder:U_ADDER A:hierarchical " "Elaborating entity \"adder\" using architecture \"A:hierarchical\" for hierarchy \"adder:U_ADDER\"" {  } { { "adder_top.vhd" "U_ADDER" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder_top.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580942930107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CS adder.vhd(41) " "Verilog HDL or VHDL warning at adder.vhd(41): object \"CS\" assigned a value but never read" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580942930109 "|adder_top|adder:U_ADDER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputs adder.vhd(45) " "Verilog HDL or VHDL warning at adder.vhd(45): object \"outputs\" assigned a value but never read" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580942930109 "|adder_top|adder:U_ADDER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extraCout adder.vhd(46) " "Verilog HDL or VHDL warning at adder.vhd(46): object \"extraCout\" assigned a value but never read" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580942930109 "|adder_top|adder:U_ADDER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extraCoutTwo adder.vhd(47) " "Verilog HDL or VHDL warning at adder.vhd(47): object \"extraCoutTwo\" assigned a value but never read" {  } { { "adder.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580942930109 "|adder_top|adder:U_ADDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 adder:U_ADDER\|CLA4:A1 " "Elaborating entity \"CLA4\" for hierarchy \"adder:U_ADDER\|CLA4:A1\"" {  } { { "adder.vhd" "A1" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/adder.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580942930121 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C1 cla4.vhd(12) " "VHDL Signal Declaration warning at cla4.vhd(12): used implicit default value for signal \"C1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cla4.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580942930123 "|adder_top|adder:U_ADDER|CLA4:A1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extraCout cla4.vhd(19) " "Verilog HDL or VHDL warning at cla4.vhd(19): object \"extraCout\" assigned a value but never read" {  } { { "cla4.vhd" "" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580942930123 "|adder_top|adder:U_ADDER|CLA4:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA adder:U_ADDER\|CLA4:A1\|CLA:A1 " "Elaborating entity \"CLA\" for hierarchy \"adder:U_ADDER\|CLA4:A1\|CLA:A1\"" {  } { { "cla4.vhd" "A1" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580942930125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CGEN adder:U_ADDER\|CLA4:A1\|CGEN:GEN " "Elaborating entity \"CGEN\" for hierarchy \"adder:U_ADDER\|CLA4:A1\|CGEN:GEN\"" {  } { { "cla4.vhd" "GEN" { Text "C:/Users/Koby/Desktop/School/Spring2020/DigitalDesign/Lab3Ripple/cla4.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580942930129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580942930613 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580942930613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580942930613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580942930613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580942930751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 17:48:50 2020 " "Processing ended: Wed Feb 05 17:48:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580942930751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580942930751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580942930751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580942930751 ""}
