
STM32G474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000733c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  08007514  08007514  00017514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007964  08007964  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08007964  08007964  00017964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800796c  0800796c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800796c  0800796c  0001796c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007970  08007970  00017970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007974  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  20000070  080079e4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  080079e4  0002043c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023ec3  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003938  00000000  00000000  00043f63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0001a1d3  00000000  00000000  0004789b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001448  00000000  00000000  00061a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000016b8  00000000  00000000  00062eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029e34  00000000  00000000  00064570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025064  00000000  00000000  0008e3a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011580f  00000000  00000000  000b3408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001c8c17  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000380c  00000000  00000000  001c8c68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080074fc 	.word	0x080074fc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	080074fc 	.word	0x080074fc

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <cfPhaseLockedLoop>:

float cfPhaseLockedLoop(float ElectAngleErr, float Kp_PLL, float Ki_PLL, float *Integral_ElectAngleErr_Ki){
	float ElectAngVeloEstimate;


	*Integral_ElectAngleErr_Ki += ElectAngleErr * Ki_PLL;
 800051c:	ee20 1a01 	vmul.f32	s2, s0, s2
 8000520:	edd0 7a00 	vldr	s15, [r0]
 8000524:	ee31 1a27 	vadd.f32	s2, s2, s15
 8000528:	ed80 1a00 	vstr	s2, [r0]
	ElectAngVeloEstimate = Kp_PLL * ElectAngleErr + *Integral_ElectAngleErr_Ki;
 800052c:	ee20 0a20 	vmul.f32	s0, s0, s1

	return ElectAngVeloEstimate;
}
 8000530:	ee31 0a00 	vadd.f32	s0, s2, s0
 8000534:	4770      	bx	lr

08000536 <gfDivideAvoidZero>:
#include "GeneralFunctions.h"
#include "GlogalVariables.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
	float result;
	if ( den >= 0 && den < threshold )
 8000536:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800053a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800053e:	db04      	blt.n	800054a <gfDivideAvoidZero+0x14>
 8000540:	eef4 0ac1 	vcmpe.f32	s1, s2
 8000544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000548:	d411      	bmi.n	800056e <gfDivideAvoidZero+0x38>
		den = threshold;
	else if( den < 0 && den > -threshold)
 800054a:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800054e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000552:	d402      	bmi.n	800055a <gfDivideAvoidZero+0x24>
		den = -threshold;

	result = num / den;
	return result;
}
 8000554:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8000558:	4770      	bx	lr
	else if( den < 0 && den > -threshold)
 800055a:	eeb1 1a41 	vneg.f32	s2, s2
 800055e:	eeb4 1ae0 	vcmpe.f32	s2, s1
 8000562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000566:	d5f5      	bpl.n	8000554 <gfDivideAvoidZero+0x1e>
		den = -threshold;
 8000568:	eef0 0a41 	vmov.f32	s1, s2
 800056c:	e7f2      	b.n	8000554 <gfDivideAvoidZero+0x1e>
		den = threshold;
 800056e:	eef0 0a41 	vmov.f32	s1, s2
 8000572:	e7ef      	b.n	8000554 <gfDivideAvoidZero+0x1e>

08000574 <gfWrapTheta>:

float gfWrapTheta(float theta){
 8000574:	b508      	push	{r3, lr}
	theta = fmodf(theta, TWOPI);
 8000576:	eddf 0a0e 	vldr	s1, [pc, #56]	; 80005b0 <gfWrapTheta+0x3c>
 800057a:	f006 f871 	bl	8006660 <fmodf>
	if( theta > PI)
 800057e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80005b4 <gfWrapTheta+0x40>
 8000582:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000586:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800058a:	dd04      	ble.n	8000596 <gfWrapTheta+0x22>
		theta -= TWOPI;
 800058c:	eddf 7a08 	vldr	s15, [pc, #32]	; 80005b0 <gfWrapTheta+0x3c>
 8000590:	ee30 0a67 	vsub.f32	s0, s0, s15
	else if( theta < -PI)
		theta += TWOPI;

	return theta;
}
 8000594:	bd08      	pop	{r3, pc}
	else if( theta < -PI)
 8000596:	eddf 7a08 	vldr	s15, [pc, #32]	; 80005b8 <gfWrapTheta+0x44>
 800059a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800059e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005a2:	d5f7      	bpl.n	8000594 <gfWrapTheta+0x20>
		theta += TWOPI;
 80005a4:	eddf 7a02 	vldr	s15, [pc, #8]	; 80005b0 <gfWrapTheta+0x3c>
 80005a8:	ee30 0a27 	vadd.f32	s0, s0, s15
	return theta;
 80005ac:	e7f2      	b.n	8000594 <gfWrapTheta+0x20>
 80005ae:	bf00      	nop
 80005b0:	40c90fdb 	.word	0x40c90fdb
 80005b4:	40490fdb 	.word	0x40490fdb
 80005b8:	c0490fdb 	.word	0xc0490fdb

080005bc <gUpperLowerLimit>:
	*theta += omega * Ts;
	wrapTheta = gfWrapTheta(*theta);
	*theta = wrapTheta;
}

float gUpperLowerLimit(float input, float Upper, float Lower){
 80005bc:	eef0 7a40 	vmov.f32	s15, s0
 80005c0:	eeb0 0a41 	vmov.f32	s0, s2
	if(input > Upper) input = Upper;
 80005c4:	eef4 7ae0 	vcmpe.f32	s15, s1
 80005c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005cc:	dc01      	bgt.n	80005d2 <gUpperLowerLimit+0x16>
 80005ce:	eef0 0a67 	vmov.f32	s1, s15
	if(input < Lower) input = Lower;
 80005d2:	eef4 0ac0 	vcmpe.f32	s1, s0
 80005d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005da:	d401      	bmi.n	80005e0 <gUpperLowerLimit+0x24>
 80005dc:	eeb0 0a60 	vmov.f32	s0, s1
	return input;
}
 80005e0:	4770      	bx	lr

080005e2 <gOffDuty>:

void gOffDuty(float* Duty, int8_t* outputMode){
	outputMode[0] = OUTPUTMODE_OPEN;
 80005e2:	2300      	movs	r3, #0
 80005e4:	700b      	strb	r3, [r1, #0]
	outputMode[1] = OUTPUTMODE_OPEN;
 80005e6:	704b      	strb	r3, [r1, #1]
	outputMode[2] = OUTPUTMODE_OPEN;
 80005e8:	708b      	strb	r3, [r1, #2]
	Duty[0] = 0.0f;
 80005ea:	2300      	movs	r3, #0
 80005ec:	6003      	str	r3, [r0, #0]
	Duty[1] = 0.0f;
 80005ee:	6043      	str	r3, [r0, #4]
	Duty[2] = 0.0f;
 80005f0:	6083      	str	r3, [r0, #8]
}
 80005f2:	4770      	bx	lr

080005f4 <gLPF>:
	// Under approximation  1/wc >> Ts
	// time constant tau = 1/wc
	float gainLPF;
	float yn_1;

	gainLPF = wc * Ts;
 80005f4:	ee20 1a81 	vmul.f32	s2, s1, s2
	yn_1 = *y;
 80005f8:	ed90 7a00 	vldr	s14, [r0]

	*y = (1 - gainLPF) * yn_1 + gainLPF * r;
 80005fc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000600:	ee77 7ac1 	vsub.f32	s15, s15, s2
 8000604:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000608:	ee21 1a00 	vmul.f32	s2, s2, s0
 800060c:	ee77 7a81 	vadd.f32	s15, s15, s2
 8000610:	edc0 7a00 	vstr	s15, [r0]
}
 8000614:	4770      	bx	lr
	...

08000618 <slctPosModeForSensorless>:
			*drvMode = DRVMODE_VECTORCONTROL;
	}
}

static void slctPosModeForSensorless(uint8_t button, uint8_t* posMode){
	if (sElectAngVeloRefRateLimit < 1000.0f)
 8000618:	4b07      	ldr	r3, [pc, #28]	; (8000638 <slctPosModeForSensorless+0x20>)
 800061a:	ed93 7a00 	vldr	s14, [r3]
 800061e:	eddf 7a07 	vldr	s15, [pc, #28]	; 800063c <slctPosModeForSensorless+0x24>
 8000622:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800062a:	d502      	bpl.n	8000632 <slctPosModeForSensorless+0x1a>
		*posMode = POSMODE_FREERUN;
 800062c:	2301      	movs	r3, #1
 800062e:	700b      	strb	r3, [r1, #0]
 8000630:	4770      	bx	lr
	else
		*posMode = POSMODE_SENSORLESS;
 8000632:	2304      	movs	r3, #4
 8000634:	700b      	strb	r3, [r1, #0]
}
 8000636:	4770      	bx	lr
 8000638:	200000e4 	.word	0x200000e4
 800063c:	447a0000 	.word	0x447a0000

08000640 <slctDrvModeForSensorless>:

static void slctDrvModeForSensorless(uint8_t button, uint8_t* drvMode){
	if (sElectAngVeloRefRateLimit < 1000.0f)
 8000640:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <slctDrvModeForSensorless+0x34>)
 8000642:	edd3 7a00 	vldr	s15, [r3]
 8000646:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8000678 <slctDrvModeForSensorless+0x38>
 800064a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800064e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000652:	d502      	bpl.n	800065a <slctDrvModeForSensorless+0x1a>
		*drvMode = DRVMODE_OPENLOOP;
 8000654:	2302      	movs	r3, #2
 8000656:	700b      	strb	r3, [r1, #0]
 8000658:	4770      	bx	lr
	else if(sElectAngVeloRefRateLimit < 2000.0f)
 800065a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800067c <slctDrvModeForSensorless+0x3c>
 800065e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000666:	d502      	bpl.n	800066e <slctDrvModeForSensorless+0x2e>
		*drvMode = DRVMODE_OPENLOOP_SENSORLESS;
 8000668:	2303      	movs	r3, #3
 800066a:	700b      	strb	r3, [r1, #0]
 800066c:	4770      	bx	lr
	else
		*drvMode = DRVMODE_VECTORCONTROL;
 800066e:	2304      	movs	r3, #4
 8000670:	700b      	strb	r3, [r1, #0]
}
 8000672:	4770      	bx	lr
 8000674:	200000e4 	.word	0x200000e4
 8000678:	447a0000 	.word	0x447a0000
 800067c:	44fa0000 	.word	0x44fa0000

08000680 <slctElectAngleFromPosMode>:

void slctElectAngleFromPosMode(uint8_t posMode, float *electAngle, float *electAngVelo){
 8000680:	b510      	push	{r4, lr}
 8000682:	460c      	mov	r4, r1
	uint8_t flgPLL;

	switch(posMode){
 8000684:	2804      	cmp	r0, #4
 8000686:	d83c      	bhi.n	8000702 <slctElectAngleFromPosMode+0x82>
 8000688:	e8df f000 	tbb	[pc, r0]
 800068c:	221e0903 	.word	0x221e0903
 8000690:	26          	.byte	0x26
 8000691:	00          	.byte	0x00
	case POSMODE_STOP:
		*electAngle = 0.0f;
 8000692:	2300      	movs	r3, #0
 8000694:	600b      	str	r3, [r1, #0]
		*electAngVelo = 0.0f;
 8000696:	6013      	str	r3, [r2, #0]
		sElectAngVeloRef = 0.0f;
 8000698:	4a1c      	ldr	r2, [pc, #112]	; (800070c <slctElectAngleFromPosMode+0x8c>)
 800069a:	6013      	str	r3, [r2, #0]
	default:
		*electAngle = 0;
		*electAngVelo = 0;
		break;
	}
}
 800069c:	bd10      	pop	{r4, pc}
		*electAngVelo = sElectAngVeloRefRateLimit;
 800069e:	4b1c      	ldr	r3, [pc, #112]	; (8000710 <slctElectAngleFromPosMode+0x90>)
 80006a0:	edd3 7a00 	vldr	s15, [r3]
 80006a4:	edc2 7a00 	vstr	s15, [r2]
		sElectAngle = sElectAngle + sElectAngVeloRefRateLimit * CARRIERCYCLE ;
 80006a8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000714 <slctElectAngleFromPosMode+0x94>
 80006ac:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80006b0:	4b19      	ldr	r3, [pc, #100]	; (8000718 <slctElectAngleFromPosMode+0x98>)
 80006b2:	edd3 7a00 	vldr	s15, [r3]
 80006b6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80006ba:	ed83 0a00 	vstr	s0, [r3]
		*electAngle = gfWrapTheta(sElectAngle);
 80006be:	f7ff ff59 	bl	8000574 <gfWrapTheta>
 80006c2:	ed84 0a00 	vstr	s0, [r4]
		break;
 80006c6:	e7e9      	b.n	800069c <slctElectAngleFromPosMode+0x1c>
		calcElectAngle(flgPLL, electAngle, electAngVelo);
 80006c8:	2000      	movs	r0, #0
 80006ca:	f000 f9fd 	bl	8000ac8 <calcElectAngle>
		break;
 80006ce:	e7e5      	b.n	800069c <slctElectAngleFromPosMode+0x1c>
		calcElectAngle(flgPLL, electAngle, electAngVelo);
 80006d0:	2001      	movs	r0, #1
 80006d2:	f000 f9f9 	bl	8000ac8 <calcElectAngle>
		break;
 80006d6:	e7e1      	b.n	800069c <slctElectAngleFromPosMode+0x1c>
		*electAngVelo = sElectAngVeloRefRateLimit;
 80006d8:	4b0d      	ldr	r3, [pc, #52]	; (8000710 <slctElectAngleFromPosMode+0x90>)
 80006da:	edd3 7a00 	vldr	s15, [r3]
 80006de:	edc2 7a00 	vstr	s15, [r2]
		sElectAngle = sElectAngle + sElectAngVeloRefRateLimit * CARRIERCYCLE ;
 80006e2:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8000714 <slctElectAngleFromPosMode+0x94>
 80006e6:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <slctElectAngleFromPosMode+0x98>)
 80006ec:	edd3 7a00 	vldr	s15, [r3]
 80006f0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80006f4:	ed83 0a00 	vstr	s0, [r3]
		*electAngle = gfWrapTheta(sElectAngle);
 80006f8:	f7ff ff3c 	bl	8000574 <gfWrapTheta>
 80006fc:	ed84 0a00 	vstr	s0, [r4]
		break;
 8000700:	e7cc      	b.n	800069c <slctElectAngleFromPosMode+0x1c>
		*electAngle = 0;
 8000702:	2300      	movs	r3, #0
 8000704:	600b      	str	r3, [r1, #0]
		*electAngVelo = 0;
 8000706:	6013      	str	r3, [r2, #0]
}
 8000708:	e7c8      	b.n	800069c <slctElectAngleFromPosMode+0x1c>
 800070a:	bf00      	nop
 800070c:	200000e0 	.word	0x200000e0
 8000710:	200000e4 	.word	0x200000e4
 8000714:	4684d000 	.word	0x4684d000
 8000718:	200000e8 	.word	0x200000e8

0800071c <slctCntlFromDrvMode>:

void slctCntlFromDrvMode(uint8_t drvMode, float* Duty, int8_t* outputMode){
 800071c:	b500      	push	{lr}
 800071e:	b085      	sub	sp, #20
 8000720:	460b      	mov	r3, r1
 8000722:	4611      	mov	r1, r2
	uint8_t flgFB;
	uint8_t flgPLL;
	// MotorDrive

	float Idq_ref[2];
	Idq_ref[0] = 0.0f;//gVolume * 2;//-0.0f;//gVolume;//0.05f;
 8000724:	2200      	movs	r2, #0
 8000726:	9202      	str	r2, [sp, #8]
	Idq_ref[1] = IQREFMAX * gVolume;
 8000728:	4a2c      	ldr	r2, [pc, #176]	; (80007dc <slctCntlFromDrvMode+0xc0>)
 800072a:	edd2 7a00 	vldr	s15, [r2]
 800072e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000732:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000736:	edcd 7a03 	vstr	s15, [sp, #12]

	switch(drvMode){
 800073a:	2804      	cmp	r0, #4
 800073c:	d849      	bhi.n	80007d2 <slctCntlFromDrvMode+0xb6>
 800073e:	e8df f000 	tbb	[pc, r0]
 8000742:	4803      	.short	0x4803
 8000744:	1e09      	.short	0x1e09
 8000746:	33          	.byte	0x33
 8000747:	00          	.byte	0x00
		case DRVMODE_OFFDUTY:
			gOffDuty(Duty, outputMode);
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ff4a 	bl	80005e2 <gOffDuty>
			VectorControlTasks(Idq_ref, sElectAngle, sElectAngVeloRefRateLimit, gIuvw, gVdc, gTwoDivVdc, flgFB, flgPLL, Duty, outputMode);
			break;
		default :
			gOffDuty(Duty, outputMode);
	}
}
 800074e:	b005      	add	sp, #20
 8000750:	f85d fb04 	ldr.w	pc, [sp], #4
			VectorControlTasks(Idq_ref, sElectAngle, sElectAngVeloRefRateLimit, gIuvw, gVdc, gTwoDivVdc, flgFB, flgPLL, Duty, outputMode);
 8000754:	9101      	str	r1, [sp, #4]
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	2300      	movs	r3, #0
 800075a:	461a      	mov	r2, r3
 800075c:	4920      	ldr	r1, [pc, #128]	; (80007e0 <slctCntlFromDrvMode+0xc4>)
 800075e:	edd1 1a00 	vldr	s3, [r1]
 8000762:	4920      	ldr	r1, [pc, #128]	; (80007e4 <slctCntlFromDrvMode+0xc8>)
 8000764:	ed91 1a00 	vldr	s2, [r1]
 8000768:	491f      	ldr	r1, [pc, #124]	; (80007e8 <slctCntlFromDrvMode+0xcc>)
 800076a:	4820      	ldr	r0, [pc, #128]	; (80007ec <slctCntlFromDrvMode+0xd0>)
 800076c:	edd0 0a00 	vldr	s1, [r0]
 8000770:	481f      	ldr	r0, [pc, #124]	; (80007f0 <slctCntlFromDrvMode+0xd4>)
 8000772:	ed90 0a00 	vldr	s0, [r0]
 8000776:	a802      	add	r0, sp, #8
 8000778:	f000 fc28 	bl	8000fcc <VectorControlTasks>
			break;
 800077c:	e7e7      	b.n	800074e <slctCntlFromDrvMode+0x32>
			VectorControlTasks(Idq_ref, sElectAngle, sElectAngVeloRefRateLimit, gIuvw, gVdc, gTwoDivVdc, flgFB, flgPLL, Duty, outputMode);
 800077e:	9101      	str	r1, [sp, #4]
 8000780:	9300      	str	r3, [sp, #0]
 8000782:	2301      	movs	r3, #1
 8000784:	2200      	movs	r2, #0
 8000786:	4916      	ldr	r1, [pc, #88]	; (80007e0 <slctCntlFromDrvMode+0xc4>)
 8000788:	edd1 1a00 	vldr	s3, [r1]
 800078c:	4915      	ldr	r1, [pc, #84]	; (80007e4 <slctCntlFromDrvMode+0xc8>)
 800078e:	ed91 1a00 	vldr	s2, [r1]
 8000792:	4915      	ldr	r1, [pc, #84]	; (80007e8 <slctCntlFromDrvMode+0xcc>)
 8000794:	4815      	ldr	r0, [pc, #84]	; (80007ec <slctCntlFromDrvMode+0xd0>)
 8000796:	edd0 0a00 	vldr	s1, [r0]
 800079a:	4815      	ldr	r0, [pc, #84]	; (80007f0 <slctCntlFromDrvMode+0xd4>)
 800079c:	ed90 0a00 	vldr	s0, [r0]
 80007a0:	a802      	add	r0, sp, #8
 80007a2:	f000 fc13 	bl	8000fcc <VectorControlTasks>
			break;
 80007a6:	e7d2      	b.n	800074e <slctCntlFromDrvMode+0x32>
			VectorControlTasks(Idq_ref, sElectAngle, sElectAngVeloRefRateLimit, gIuvw, gVdc, gTwoDivVdc, flgFB, flgPLL, Duty, outputMode);
 80007a8:	9101      	str	r1, [sp, #4]
 80007aa:	9300      	str	r3, [sp, #0]
 80007ac:	2301      	movs	r3, #1
 80007ae:	461a      	mov	r2, r3
 80007b0:	490b      	ldr	r1, [pc, #44]	; (80007e0 <slctCntlFromDrvMode+0xc4>)
 80007b2:	edd1 1a00 	vldr	s3, [r1]
 80007b6:	490b      	ldr	r1, [pc, #44]	; (80007e4 <slctCntlFromDrvMode+0xc8>)
 80007b8:	ed91 1a00 	vldr	s2, [r1]
 80007bc:	490a      	ldr	r1, [pc, #40]	; (80007e8 <slctCntlFromDrvMode+0xcc>)
 80007be:	480b      	ldr	r0, [pc, #44]	; (80007ec <slctCntlFromDrvMode+0xd0>)
 80007c0:	edd0 0a00 	vldr	s1, [r0]
 80007c4:	480a      	ldr	r0, [pc, #40]	; (80007f0 <slctCntlFromDrvMode+0xd4>)
 80007c6:	ed90 0a00 	vldr	s0, [r0]
 80007ca:	a802      	add	r0, sp, #8
 80007cc:	f000 fbfe 	bl	8000fcc <VectorControlTasks>
			break;
 80007d0:	e7bd      	b.n	800074e <slctCntlFromDrvMode+0x32>
			gOffDuty(Duty, outputMode);
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff ff05 	bl	80005e2 <gOffDuty>
}
 80007d8:	e7b9      	b.n	800074e <slctCntlFromDrvMode+0x32>
 80007da:	bf00      	nop
 80007dc:	200000c8 	.word	0x200000c8
 80007e0:	200000c0 	.word	0x200000c0
 80007e4:	200000c4 	.word	0x200000c4
 80007e8:	200000a8 	.word	0x200000a8
 80007ec:	200000e4 	.word	0x200000e4
 80007f0:	200000e8 	.word	0x200000e8

080007f4 <Sequence>:
void Sequence(void){
 80007f4:	b538      	push	{r3, r4, r5, lr}
	if(sInitCnt < 500){
 80007f6:	4b1e      	ldr	r3, [pc, #120]	; (8000870 <Sequence+0x7c>)
 80007f8:	881b      	ldrh	r3, [r3, #0]
 80007fa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80007fe:	d228      	bcs.n	8000852 <Sequence+0x5e>
		sInitCnt++;
 8000800:	3301      	adds	r3, #1
 8000802:	4a1b      	ldr	r2, [pc, #108]	; (8000870 <Sequence+0x7c>)
 8000804:	8013      	strh	r3, [r2, #0]
		sPosMode = POSMODE_HALL;
 8000806:	4b1b      	ldr	r3, [pc, #108]	; (8000874 <Sequence+0x80>)
 8000808:	2202      	movs	r2, #2
 800080a:	701a      	strb	r2, [r3, #0]
		sDrvMode = DRVMODE_OFFDUTY;
 800080c:	4b1a      	ldr	r3, [pc, #104]	; (8000878 <Sequence+0x84>)
 800080e:	2200      	movs	r2, #0
 8000810:	701a      	strb	r2, [r3, #0]
		sElectAngVeloRefRateLimit = 0;
 8000812:	4b1a      	ldr	r3, [pc, #104]	; (800087c <Sequence+0x88>)
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
	slctElectAngleFromPosMode(sPosMode, &sElectAngle, &sElectAngVelo);
 8000818:	4c19      	ldr	r4, [pc, #100]	; (8000880 <Sequence+0x8c>)
 800081a:	4d1a      	ldr	r5, [pc, #104]	; (8000884 <Sequence+0x90>)
 800081c:	4622      	mov	r2, r4
 800081e:	4629      	mov	r1, r5
 8000820:	4b14      	ldr	r3, [pc, #80]	; (8000874 <Sequence+0x80>)
 8000822:	7818      	ldrb	r0, [r3, #0]
 8000824:	f7ff ff2c 	bl	8000680 <slctElectAngleFromPosMode>
	gTheta = sElectAngle;
 8000828:	682a      	ldr	r2, [r5, #0]
 800082a:	4b17      	ldr	r3, [pc, #92]	; (8000888 <Sequence+0x94>)
 800082c:	601a      	str	r2, [r3, #0]
	gElectAngVelo = sElectAngVelo;
 800082e:	6822      	ldr	r2, [r4, #0]
 8000830:	4b16      	ldr	r3, [pc, #88]	; (800088c <Sequence+0x98>)
 8000832:	601a      	str	r2, [r3, #0]
	slctCntlFromDrvMode(sDrvMode, sDuty, sOutputMode);
 8000834:	4d16      	ldr	r5, [pc, #88]	; (8000890 <Sequence+0x9c>)
 8000836:	4c17      	ldr	r4, [pc, #92]	; (8000894 <Sequence+0xa0>)
 8000838:	462a      	mov	r2, r5
 800083a:	4621      	mov	r1, r4
 800083c:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <Sequence+0x84>)
 800083e:	7818      	ldrb	r0, [r3, #0]
 8000840:	f7ff ff6c 	bl	800071c <slctCntlFromDrvMode>
	writeOutputMode(sOutputMode);
 8000844:	4628      	mov	r0, r5
 8000846:	f000 f8e1 	bl	8000a0c <writeOutputMode>
	writeDuty(sDuty);
 800084a:	4620      	mov	r0, r4
 800084c:	f000 f914 	bl	8000a78 <writeDuty>
}
 8000850:	bd38      	pop	{r3, r4, r5, pc}
	sElectAngVeloRef = 100.0f;// * gVolume;
 8000852:	4b11      	ldr	r3, [pc, #68]	; (8000898 <Sequence+0xa4>)
 8000854:	4a11      	ldr	r2, [pc, #68]	; (800089c <Sequence+0xa8>)
 8000856:	6013      	str	r3, [r2, #0]
	sElectAngVeloRefRateLimit = sElectAngVeloRef;
 8000858:	4a08      	ldr	r2, [pc, #32]	; (800087c <Sequence+0x88>)
 800085a:	6013      	str	r3, [r2, #0]
	slctPosModeForSensorless(gButton1, &sPosMode);
 800085c:	4c10      	ldr	r4, [pc, #64]	; (80008a0 <Sequence+0xac>)
 800085e:	4905      	ldr	r1, [pc, #20]	; (8000874 <Sequence+0x80>)
 8000860:	7820      	ldrb	r0, [r4, #0]
 8000862:	f7ff fed9 	bl	8000618 <slctPosModeForSensorless>
	slctDrvModeForSensorless(gButton1, &sDrvMode);
 8000866:	4904      	ldr	r1, [pc, #16]	; (8000878 <Sequence+0x84>)
 8000868:	7820      	ldrb	r0, [r4, #0]
 800086a:	f7ff fee9 	bl	8000640 <slctDrvModeForSensorless>
 800086e:	e7d3      	b.n	8000818 <Sequence+0x24>
 8000870:	200000ec 	.word	0x200000ec
 8000874:	200000f3 	.word	0x200000f3
 8000878:	200000cc 	.word	0x200000cc
 800087c:	200000e4 	.word	0x200000e4
 8000880:	200000dc 	.word	0x200000dc
 8000884:	200000e8 	.word	0x200000e8
 8000888:	200000bc 	.word	0x200000bc
 800088c:	20000094 	.word	0x20000094
 8000890:	200000f0 	.word	0x200000f0
 8000894:	200000d0 	.word	0x200000d0
 8000898:	42c80000 	.word	0x42c80000
 800089c:	200000e0 	.word	0x200000e0
 80008a0:	20000090 	.word	0x20000090

080008a4 <readButton1>:
#include "SignalReadWrite.h"


uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 80008a4:	b500      	push	{lr}
 80008a6:	b083      	sub	sp, #12
	volatile uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 80008a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ac:	4804      	ldr	r0, [pc, #16]	; (80008c0 <readButton1+0x1c>)
 80008ae:	f003 fc2d 	bl	800410c <HAL_GPIO_ReadPin>
 80008b2:	f88d 0007 	strb.w	r0, [sp, #7]
	return B1;
 80008b6:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80008ba:	b003      	add	sp, #12
 80008bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80008c0:	48000800 	.word	0x48000800

080008c4 <readInputCaptureCnt>:

uint32_t readInputCaptureCnt(void){
 80008c4:	b082      	sub	sp, #8
	// Read Input Capture Count of GPIO
	// CCR1:TIM2 Channel1 = H1, CCR2:Channel2 = H2, CCR3:Channel3 = H3
	volatile uint32_t inputCaptureCnt;

	inputCaptureCnt = TIM2 -> CCR1;
 80008c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008cc:	9301      	str	r3, [sp, #4]

	return inputCaptureCnt;
 80008ce:	9801      	ldr	r0, [sp, #4]
}
 80008d0:	b002      	add	sp, #8
 80008d2:	4770      	bx	lr

080008d4 <readTimeInterval>:

float readTimeInterval(uint32_t inputCaptureCnt, uint32_t inputCaptureCnt_pre){
 80008d4:	ee07 0a90 	vmov	s15, r0
 80008d8:	ee00 1a10 	vmov	s0, r1
	float timeInterval;
	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;

	// TIM2 -> ARR Means Counter Period of TIM2
	inputCaptureCntMax = TIM2 -> ARR;
 80008dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 80008e2:	1c53      	adds	r3, r2, #1
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ee07 3a10 	vmov	s14, r3


	inputCaptureCntDiff = (float)inputCaptureCnt - (float)inputCaptureCnt_pre;
 80008ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008ee:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 80008f2:	ee77 7ac0 	vsub.f32	s15, s15, s0

	if( inputCaptureCntDiff < - (float)inputCaptureCntHalf)
 80008f6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80008fa:	eeb1 7a47 	vneg.f32	s14, s14
 80008fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000906:	dd05      	ble.n	8000914 <readTimeInterval+0x40>
	  inputCaptureCntDiff += (float)inputCaptureCntMax;
 8000908:	ee07 2a10 	vmov	s14, r2
 800090c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000910:	ee77 7a87 	vadd.f32	s15, s15, s14

	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;

	return timeInterval;
}
 8000914:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8000920 <readTimeInterval+0x4c>
 8000918:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	4d221fe8 	.word	0x4d221fe8

08000924 <readVolume>:
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];

	Volume = ((int16_t)Volume_ad - 99)* 0.0002442f;
 8000924:	4b0a      	ldr	r3, [pc, #40]	; (8000950 <readVolume+0x2c>)
 8000926:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800092a:	3b63      	subs	r3, #99	; 0x63
 800092c:	ee00 3a10 	vmov	s0, r3
 8000930:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8000934:	eddf 7a07 	vldr	s15, [pc, #28]	; 8000954 <readVolume+0x30>
 8000938:	ee20 0a27 	vmul.f32	s0, s0, s15
	//Volume = ((int16_t)Volume_ad - 950) * 0.000573394f;
	if( Volume < 0) Volume = 0;
 800093c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000944:	d400      	bmi.n	8000948 <readVolume+0x24>
	return Volume;
}
 8000946:	4770      	bx	lr
	if( Volume < 0) Volume = 0;
 8000948:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8000958 <readVolume+0x34>
	return Volume;
 800094c:	e7fb      	b.n	8000946 <readVolume+0x22>
 800094e:	bf00      	nop
 8000950:	2000008c 	.word	0x2000008c
 8000954:	398007f8 	.word	0x398007f8
 8000958:	00000000 	.word	0x00000000

0800095c <readCurrent>:
	uint16_t Vdc_ad = gAdcValue[0];
	Vdc = Vdc_ad * AD2VOLTAGE;
	return Vdc;
}

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 800095c:	b410      	push	{r4}
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 800095e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000962:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8000966:	b29b      	uxth	r3, r3
 8000968:	8003      	strh	r3, [r0, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 800096a:	f8d2 4084 	ldr.w	r4, [r2, #132]	; 0x84
 800096e:	8044      	strh	r4, [r0, #2]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 8000970:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000974:	8082      	strh	r2, [r0, #4]

	Iuvw[0] = ((float)Iuvw_AD[0] - IU_ADOffSET) * AD2CURRENT;
 8000976:	ee07 3a90 	vmov	s15, r3
 800097a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800097e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80009cc <readCurrent+0x70>
 8000982:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000986:	eddf 6a12 	vldr	s13, [pc, #72]	; 80009d0 <readCurrent+0x74>
 800098a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800098e:	edc1 7a00 	vstr	s15, [r1]
	Iuvw[1] = ((float)Iuvw_AD[1] - IV_ADOffSET) * AD2CURRENT;
 8000992:	8843      	ldrh	r3, [r0, #2]
 8000994:	ee07 3a10 	vmov	s14, r3
 8000998:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800099c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80009d4 <readCurrent+0x78>
 80009a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009a4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80009a8:	ed81 7a01 	vstr	s14, [r1, #4]
	Iuvw[2] = ((float)Iuvw_AD[2] - IW_ADOffSET) * AD2CURRENT;
 80009ac:	8883      	ldrh	r3, [r0, #4]
 80009ae:	ee07 3a90 	vmov	s15, r3
 80009b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009b6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80009d8 <readCurrent+0x7c>
 80009ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80009be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80009c2:	edc1 7a02 	vstr	s15, [r1, #8]
}
 80009c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80009ca:	4770      	bx	lr
 80009cc:	44f7e000 	.word	0x44f7e000
 80009d0:	bc71f4bc 	.word	0xbc71f4bc
 80009d4:	44f8e000 	.word	0x44f8e000
 80009d8:	44fbc000 	.word	0x44fbc000

080009dc <readHallSignal>:

void readHallSignal(uint8_t* Hall){
 80009dc:	b538      	push	{r3, r4, r5, lr}
 80009de:	4604      	mov	r4, r0
	//Hall[0] = u, Hall[1] = v, Hall[2] = w
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 80009e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e8:	f003 fb90 	bl	800410c <HAL_GPIO_ReadPin>
 80009ec:	7020      	strb	r0, [r4, #0]
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
 80009ee:	4d06      	ldr	r5, [pc, #24]	; (8000a08 <readHallSignal+0x2c>)
 80009f0:	2108      	movs	r1, #8
 80009f2:	4628      	mov	r0, r5
 80009f4:	f003 fb8a 	bl	800410c <HAL_GPIO_ReadPin>
 80009f8:	7060      	strb	r0, [r4, #1]
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
 80009fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009fe:	4628      	mov	r0, r5
 8000a00:	f003 fb84 	bl	800410c <HAL_GPIO_ReadPin>
 8000a04:	70a0      	strb	r0, [r4, #2]
}
 8000a06:	bd38      	pop	{r3, r4, r5, pc}
 8000a08:	48000400 	.word	0x48000400

08000a0c <writeOutputMode>:

void writeOutputMode(int8_t* outputMode){
 8000a0c:	b510      	push	{r4, lr}
 8000a0e:	4604      	mov	r4, r0

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 8000a10:	f990 3000 	ldrsb.w	r3, [r0]
 8000a14:	b9c3      	cbnz	r3, 8000a48 <writeOutputMode+0x3c>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a1c:	4815      	ldr	r0, [pc, #84]	; (8000a74 <writeOutputMode+0x68>)
 8000a1e:	f003 fb7c 	bl	800411a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);

	if(outputMode[1] == OUTPUTMODE_OPEN )
 8000a22:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8000a26:	b9b3      	cbnz	r3, 8000a56 <writeOutputMode+0x4a>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a2e:	4811      	ldr	r0, [pc, #68]	; (8000a74 <writeOutputMode+0x68>)
 8000a30:	f003 fb73 	bl	800411a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);

	if(outputMode[2] == OUTPUTMODE_OPEN )
 8000a34:	f994 3002 	ldrsb.w	r3, [r4, #2]
 8000a38:	b9a3      	cbnz	r3, 8000a64 <writeOutputMode+0x58>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a40:	480c      	ldr	r0, [pc, #48]	; (8000a74 <writeOutputMode+0x68>)
 8000a42:	f003 fb6a 	bl	800411a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 8000a46:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a4e:	4809      	ldr	r0, [pc, #36]	; (8000a74 <writeOutputMode+0x68>)
 8000a50:	f003 fb63 	bl	800411a <HAL_GPIO_WritePin>
 8000a54:	e7e5      	b.n	8000a22 <writeOutputMode+0x16>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a5c:	4805      	ldr	r0, [pc, #20]	; (8000a74 <writeOutputMode+0x68>)
 8000a5e:	f003 fb5c 	bl	800411a <HAL_GPIO_WritePin>
 8000a62:	e7e7      	b.n	8000a34 <writeOutputMode+0x28>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000a64:	2201      	movs	r2, #1
 8000a66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a6a:	4802      	ldr	r0, [pc, #8]	; (8000a74 <writeOutputMode+0x68>)
 8000a6c:	f003 fb55 	bl	800411a <HAL_GPIO_WritePin>
}
 8000a70:	e7e9      	b.n	8000a46 <writeOutputMode+0x3a>
 8000a72:	bf00      	nop
 8000a74:	48000800 	.word	0x48000800

08000a78 <writeDuty>:

void writeDuty(float* Duty){
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 8000a78:	ed90 7a00 	vldr	s14, [r0]
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <writeDuty+0x4c>)
 8000a7e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a8e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 8000a92:	ed90 7a01 	vldr	s14, [r0, #4]
 8000a96:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000aa6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 8000aaa:	ed90 7a02 	vldr	s14, [r0, #8]
 8000aae:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ab6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000abe:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 8000ac2:	4770      	bx	lr
 8000ac4:	40012c00 	.word	0x40012c00

08000ac8 <calcElectAngle>:
	outputMode[1] = sOutputMode[1];
	outputMode[2] = sOutputMode[2];

}

void calcElectAngle(uint8_t flgPLL, float* electAngle, float* electAngVelo){
 8000ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000acc:	ed2d 8b02 	vpush	{d8}
 8000ad0:	4604      	mov	r4, r0
 8000ad2:	460e      	mov	r6, r1
 8000ad4:	4615      	mov	r5, r2
	float Ki_PLL;
	float Ts_PLL;
	float timeInterval;

	// Read Hall Signals
	readHallSignal(gHall);
 8000ad6:	488b      	ldr	r0, [pc, #556]	; (8000d04 <calcElectAngle+0x23c>)
 8000ad8:	f7ff ff80 	bl	80009dc <readHallSignal>

	// Hold & Read Input Capture Count
	gInputCaptureCnt_pre = gInputCaptureCnt;
 8000adc:	4f8a      	ldr	r7, [pc, #552]	; (8000d08 <calcElectAngle+0x240>)
 8000ade:	f8df 8294 	ldr.w	r8, [pc, #660]	; 8000d74 <calcElectAngle+0x2ac>
 8000ae2:	f8d8 3000 	ldr.w	r3, [r8]
 8000ae6:	603b      	str	r3, [r7, #0]
	gInputCaptureCnt = readInputCaptureCnt();
 8000ae8:	f7ff feec 	bl	80008c4 <readInputCaptureCnt>
 8000aec:	f8c8 0000 	str.w	r0, [r8]

	// Calculate Electrical Freq From Input Capture Count
	if(gInputCaptureCnt != gInputCaptureCnt_pre){
 8000af0:	6839      	ldr	r1, [r7, #0]
 8000af2:	4288      	cmp	r0, r1
 8000af4:	d108      	bne.n	8000b08 <calcElectAngle+0x40>
		if( timeInterval > 0.0001f)
			gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);

		sNoInputCaptureCnt = 0;
	}
	else if(sNoInputCaptureCnt < 2000)
 8000af6:	4b85      	ldr	r3, [pc, #532]	; (8000d0c <calcElectAngle+0x244>)
 8000af8:	881b      	ldrh	r3, [r3, #0]
 8000afa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000afe:	d24e      	bcs.n	8000b9e <calcElectAngle+0xd6>
		sNoInputCaptureCnt ++;
 8000b00:	3301      	adds	r3, #1
 8000b02:	4a82      	ldr	r2, [pc, #520]	; (8000d0c <calcElectAngle+0x244>)
 8000b04:	8013      	strh	r3, [r2, #0]
 8000b06:	e00b      	b.n	8000b20 <calcElectAngle+0x58>
		timeInterval = readTimeInterval(gInputCaptureCnt, gInputCaptureCnt_pre);
 8000b08:	f7ff fee4 	bl	80008d4 <readTimeInterval>
		if( timeInterval > 0.0001f)
 8000b0c:	eddf 7a80 	vldr	s15, [pc, #512]	; 8000d10 <calcElectAngle+0x248>
 8000b10:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b18:	dc35      	bgt.n	8000b86 <calcElectAngle+0xbe>
		sNoInputCaptureCnt = 0;
 8000b1a:	4b7c      	ldr	r3, [pc, #496]	; (8000d0c <calcElectAngle+0x244>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	801a      	strh	r2, [r3, #0]
	else
		gElectFreq = 0;


	// Calculate PLL Gain based on Electrical Angle Velocity
	wc_PLL = sElectAngVeloEstimate * 0.5f;
 8000b20:	4b7c      	ldr	r3, [pc, #496]	; (8000d14 <calcElectAngle+0x24c>)
 8000b22:	edd3 7a00 	vldr	s15, [r3]
 8000b26:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 8000b2a:	ee67 8aa8 	vmul.f32	s17, s15, s17
	Ts_PLL = 1.0f / (sElectAngVeloEstimate * ONEDIVTWOPI * 6.0f);
 8000b2e:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8000d18 <calcElectAngle+0x250>
 8000b32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b36:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8000b3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b3e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000b42:	ee87 8a27 	vdiv.f32	s16, s14, s15
	Kp_PLL = wc_PLL;
	Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;
 8000b46:	eddf 7a75 	vldr	s15, [pc, #468]	; 8000d1c <calcElectAngle+0x254>
 8000b4a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8000b4e:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8000b52:	ee27 8a88 	vmul.f32	s16, s15, s16


	// Hold & Calculate Voltage Mode Based on Hall Signals
	sVoltageMode_pre = sVoltageMode;
 8000b56:	4b72      	ldr	r3, [pc, #456]	; (8000d20 <calcElectAngle+0x258>)
 8000b58:	781a      	ldrb	r2, [r3, #0]
 8000b5a:	4b72      	ldr	r3, [pc, #456]	; (8000d24 <calcElectAngle+0x25c>)
 8000b5c:	701a      	strb	r2, [r3, #0]
static uint8_t calcVoltageMode(uint8_t* Hall){
	uint8_t hallInput;
	uint8_t voltageMode = 0;

	// Convert hall input to digital signal
	hallInput = (Hall[2] << 2) + (Hall[1] << 1) + Hall[0];
 8000b5e:	4869      	ldr	r0, [pc, #420]	; (8000d04 <calcElectAngle+0x23c>)
 8000b60:	7883      	ldrb	r3, [r0, #2]
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	7841      	ldrb	r1, [r0, #1]
 8000b68:	0049      	lsls	r1, r1, #1
 8000b6a:	b2c9      	uxtb	r1, r1
 8000b6c:	440b      	add	r3, r1
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	7801      	ldrb	r1, [r0, #0]
 8000b72:	440b      	add	r3, r1
 8000b74:	b2db      	uxtb	r3, r3

	// Decode digital signal to voltage mode
	switch(hallInput){
 8000b76:	1e59      	subs	r1, r3, #1
 8000b78:	2905      	cmp	r1, #5
 8000b7a:	d81c      	bhi.n	8000bb6 <calcElectAngle+0xee>
 8000b7c:	e8df f001 	tbb	[pc, r1]
 8000b80:	151e1d19 	.word	0x151e1d19
 8000b84:	1317      	.short	0x1317
			gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);
 8000b86:	ed9f 1a68 	vldr	s2, [pc, #416]	; 8000d28 <calcElectAngle+0x260>
 8000b8a:	eef0 0a40 	vmov.f32	s1, s0
 8000b8e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000b92:	f7ff fcd0 	bl	8000536 <gfDivideAvoidZero>
 8000b96:	4b65      	ldr	r3, [pc, #404]	; (8000d2c <calcElectAngle+0x264>)
 8000b98:	ed83 0a00 	vstr	s0, [r3]
 8000b9c:	e7bd      	b.n	8000b1a <calcElectAngle+0x52>
		gElectFreq = 0;
 8000b9e:	4b63      	ldr	r3, [pc, #396]	; (8000d2c <calcElectAngle+0x264>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	e7bc      	b.n	8000b20 <calcElectAngle+0x58>
		break;
	  case 2:
		voltageMode = 4;
		break;
	  case 6:
		voltageMode = 5;
 8000ba6:	2305      	movs	r3, #5
		break;
 8000ba8:	e008      	b.n	8000bbc <calcElectAngle+0xf4>
	  case 4:
		voltageMode = 6;
 8000baa:	2306      	movs	r3, #6
		break;
 8000bac:	e006      	b.n	8000bbc <calcElectAngle+0xf4>
	  case 5:
		voltageMode = 1;
 8000bae:	2301      	movs	r3, #1
		break;
 8000bb0:	e004      	b.n	8000bbc <calcElectAngle+0xf4>
	  case 1:
		voltageMode = 2;
 8000bb2:	2302      	movs	r3, #2
		break;
 8000bb4:	e002      	b.n	8000bbc <calcElectAngle+0xf4>
	  default :
		voltageMode = 0;
 8000bb6:	2300      	movs	r3, #0
	  break;
 8000bb8:	e000      	b.n	8000bbc <calcElectAngle+0xf4>
		voltageMode = 4;
 8000bba:	2304      	movs	r3, #4
	sVoltageMode = calcVoltageMode(gHall);
 8000bbc:	4958      	ldr	r1, [pc, #352]	; (8000d20 <calcElectAngle+0x258>)
 8000bbe:	700b      	strb	r3, [r1, #0]
	sElectAngleActual_pre = sElectAngleActual;
 8000bc0:	495b      	ldr	r1, [pc, #364]	; (8000d30 <calcElectAngle+0x268>)
 8000bc2:	6808      	ldr	r0, [r1, #0]
 8000bc4:	495b      	ldr	r1, [pc, #364]	; (8000d34 <calcElectAngle+0x26c>)
 8000bc6:	6008      	str	r0, [r1, #0]
	return voltageMode;
}
static void calcRotDirFromVoltageMode(uint8_t voltageMode_pre, uint8_t voltageMode, int8_t* rotDir){
	int8_t voltageMode_Diff;

	voltageMode_Diff = (int8_t)voltageMode - (int8_t)voltageMode_pre;
 8000bc8:	1a9a      	subs	r2, r3, r2
 8000bca:	b2d1      	uxtb	r1, r2
 8000bcc:	b252      	sxtb	r2, r2

	// Limit voltageMode_Diff minus1-prus1
	if(voltageMode_Diff > 1)
 8000bce:	2a01      	cmp	r2, #1
 8000bd0:	dd11      	ble.n	8000bf6 <calcElectAngle+0x12e>
		voltageMode_Diff -= 6;
 8000bd2:	1f8a      	subs	r2, r1, #6
 8000bd4:	b252      	sxtb	r2, r2
	else if(voltageMode_Diff < -1)
		voltageMode_Diff += 6;

	// if voltageMode changed, Calculate Rotation direction
	if(voltageMode_Diff != 0)
 8000bd6:	b10a      	cbz	r2, 8000bdc <calcElectAngle+0x114>
		*rotDir = voltageMode_Diff;
 8000bd8:	4957      	ldr	r1, [pc, #348]	; (8000d38 <calcElectAngle+0x270>)
 8000bda:	700a      	strb	r2, [r1, #0]
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 8000bdc:	4a56      	ldr	r2, [pc, #344]	; (8000d38 <calcElectAngle+0x270>)
 8000bde:	f992 2000 	ldrsb.w	r2, [r2]
 8000be2:	ee00 2a10 	vmov	s0, r2
		// Calculate ElectAngle in consideration of rotation direction
		float electAngle;
		float electAngle_Center;

		// Calculate Center ElectAngle of the Area
		switch(voltageMode){
 8000be6:	3b01      	subs	r3, #1
 8000be8:	2b05      	cmp	r3, #5
 8000bea:	d80a      	bhi.n	8000c02 <calcElectAngle+0x13a>
 8000bec:	e8df f003 	tbb	[pc, r3]
 8000bf0:	18091512 	.word	0x18091512
 8000bf4:	0f0c      	.short	0x0f0c
	else if(voltageMode_Diff < -1)
 8000bf6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8000bfa:	daec      	bge.n	8000bd6 <calcElectAngle+0x10e>
		voltageMode_Diff += 6;
 8000bfc:	1d8a      	adds	r2, r1, #6
 8000bfe:	b252      	sxtb	r2, r2
 8000c00:	e7e9      	b.n	8000bd6 <calcElectAngle+0x10e>
		switch(voltageMode){
 8000c02:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8000d3c <calcElectAngle+0x274>
 8000c06:	e00d      	b.n	8000c24 <calcElectAngle+0x15c>
			break;
		  case 4:
			  electAngle_Center = PIDIV3;
			break;
		  case 5:
			  electAngle_Center = PIDIV3 * 2.0f;
 8000c08:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8000d40 <calcElectAngle+0x278>
			break;
 8000c0c:	e00a      	b.n	8000c24 <calcElectAngle+0x15c>
		  case 6:
			  electAngle_Center = PI;
 8000c0e:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8000d44 <calcElectAngle+0x27c>
			break;
 8000c12:	e007      	b.n	8000c24 <calcElectAngle+0x15c>
		  case 1:
			  electAngle_Center = -PIDIV3 * 2.0f;
 8000c14:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8000d48 <calcElectAngle+0x280>
			break;
 8000c18:	e004      	b.n	8000c24 <calcElectAngle+0x15c>
		  case 2:
			  electAngle_Center = -PIDIV3;
 8000c1a:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8000d4c <calcElectAngle+0x284>
			break;
 8000c1e:	e001      	b.n	8000c24 <calcElectAngle+0x15c>
			  electAngle_Center = PIDIV3;
 8000c20:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8000d50 <calcElectAngle+0x288>
		  default :
			  electAngle_Center = 0.0f;
		  break;
		}

		electAngle = electAngle_Center - PIDIV6 * (float)rotDir;
 8000c24:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8000c28:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8000d54 <calcElectAngle+0x28c>
 8000c2c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8000c30:	ee37 0ac0 	vsub.f32	s0, s15, s0
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 8000c34:	4f3e      	ldr	r7, [pc, #248]	; (8000d30 <calcElectAngle+0x268>)
 8000c36:	ed87 0a00 	vstr	s0, [r7]
	sElectAngleActual = gfWrapTheta(sElectAngleActual);
 8000c3a:	f7ff fc9b 	bl	8000574 <gfWrapTheta>
 8000c3e:	ed87 0a00 	vstr	s0, [r7]
	sFlgPLL_pre = sFlgPLL;
 8000c42:	4b45      	ldr	r3, [pc, #276]	; (8000d58 <calcElectAngle+0x290>)
 8000c44:	781a      	ldrb	r2, [r3, #0]
 8000c46:	4945      	ldr	r1, [pc, #276]	; (8000d5c <calcElectAngle+0x294>)
 8000c48:	700a      	strb	r2, [r1, #0]
	sFlgPLL = flgPLL;
 8000c4a:	701c      	strb	r4, [r3, #0]
	if(flgPLL == 1){
 8000c4c:	2c01      	cmp	r4, #1
 8000c4e:	d016      	beq.n	8000c7e <calcElectAngle+0x1b6>
		sElectAngleEstimate = sElectAngleActual;
 8000c50:	4b43      	ldr	r3, [pc, #268]	; (8000d60 <calcElectAngle+0x298>)
 8000c52:	ed83 0a00 	vstr	s0, [r3]
		sElectAngVeloEstimate = gElectFreq * TWOPI;
 8000c56:	4b35      	ldr	r3, [pc, #212]	; (8000d2c <calcElectAngle+0x264>)
 8000c58:	edd3 7a00 	vldr	s15, [r3]
 8000c5c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8000d64 <calcElectAngle+0x29c>
 8000c60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c64:	4b2b      	ldr	r3, [pc, #172]	; (8000d14 <calcElectAngle+0x24c>)
 8000c66:	edc3 7a00 	vstr	s15, [r3]
	*electAngle = sElectAngleEstimate;
 8000c6a:	4b3d      	ldr	r3, [pc, #244]	; (8000d60 <calcElectAngle+0x298>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	6033      	str	r3, [r6, #0]
	*electAngVelo = sElectAngVeloEstimate;
 8000c70:	4b28      	ldr	r3, [pc, #160]	; (8000d14 <calcElectAngle+0x24c>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	602b      	str	r3, [r5, #0]
}
 8000c76:	ecbd 8b02 	vpop	{d8}
 8000c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if ( sFlgPLL_pre == 0 ){
 8000c7e:	b97a      	cbnz	r2, 8000ca0 <calcElectAngle+0x1d8>
			sElectAngVeloEstimate = gElectFreq * TWOPI;
 8000c80:	4b2a      	ldr	r3, [pc, #168]	; (8000d2c <calcElectAngle+0x264>)
 8000c82:	edd3 7a00 	vldr	s15, [r3]
 8000c86:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8000d64 <calcElectAngle+0x29c>
 8000c8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c8e:	4b21      	ldr	r3, [pc, #132]	; (8000d14 <calcElectAngle+0x24c>)
 8000c90:	edc3 7a00 	vstr	s15, [r3]
			sIntegral_ElectAngleErr_Ki = sElectAngVeloEstimate;
 8000c94:	4b34      	ldr	r3, [pc, #208]	; (8000d68 <calcElectAngle+0x2a0>)
 8000c96:	edc3 7a00 	vstr	s15, [r3]
			sElectAngleEstimate = sElectAngleActual;
 8000c9a:	4b31      	ldr	r3, [pc, #196]	; (8000d60 <calcElectAngle+0x298>)
 8000c9c:	ed83 0a00 	vstr	s0, [r3]
		sElectAngleEstimate += sElectAngVeloEstimate * CARRIERCYCLE;
 8000ca0:	4b1c      	ldr	r3, [pc, #112]	; (8000d14 <calcElectAngle+0x24c>)
 8000ca2:	ed93 7a00 	vldr	s14, [r3]
 8000ca6:	eddf 7a31 	vldr	s15, [pc, #196]	; 8000d6c <calcElectAngle+0x2a4>
 8000caa:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8000cae:	4c2c      	ldr	r4, [pc, #176]	; (8000d60 <calcElectAngle+0x298>)
 8000cb0:	edd4 7a00 	vldr	s15, [r4]
 8000cb4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8000cb8:	ed84 0a00 	vstr	s0, [r4]
		sElectAngleEstimate = gfWrapTheta(sElectAngleEstimate);
 8000cbc:	f7ff fc5a 	bl	8000574 <gfWrapTheta>
 8000cc0:	ed84 0a00 	vstr	s0, [r4]
		if( sElectAngleActual != sElectAngleActual_pre){
 8000cc4:	4b1a      	ldr	r3, [pc, #104]	; (8000d30 <calcElectAngle+0x268>)
 8000cc6:	edd3 7a00 	vldr	s15, [r3]
 8000cca:	4b1a      	ldr	r3, [pc, #104]	; (8000d34 <calcElectAngle+0x26c>)
 8000ccc:	ed93 7a00 	vldr	s14, [r3]
 8000cd0:	eef4 7a47 	vcmp.f32	s15, s14
 8000cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cd8:	d0c7      	beq.n	8000c6a <calcElectAngle+0x1a2>
			sElectAngleErr = sElectAngleActual - sElectAngleEstimate;
 8000cda:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8000cde:	4c24      	ldr	r4, [pc, #144]	; (8000d70 <calcElectAngle+0x2a8>)
 8000ce0:	ed84 0a00 	vstr	s0, [r4]
			sElectAngleErr = gfWrapTheta(sElectAngleErr);
 8000ce4:	f7ff fc46 	bl	8000574 <gfWrapTheta>
 8000ce8:	ed84 0a00 	vstr	s0, [r4]
			sElectAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 8000cec:	481e      	ldr	r0, [pc, #120]	; (8000d68 <calcElectAngle+0x2a0>)
 8000cee:	eeb0 1a48 	vmov.f32	s2, s16
 8000cf2:	eef0 0a68 	vmov.f32	s1, s17
 8000cf6:	f7ff fc11 	bl	800051c <cfPhaseLockedLoop>
 8000cfa:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <calcElectAngle+0x24c>)
 8000cfc:	ed83 0a00 	vstr	s0, [r3]
 8000d00:	e7b3      	b.n	8000c6a <calcElectAngle+0x1a2>
 8000d02:	bf00      	nop
 8000d04:	2000009c 	.word	0x2000009c
 8000d08:	200000a4 	.word	0x200000a4
 8000d0c:	20000110 	.word	0x20000110
 8000d10:	38d1b717 	.word	0x38d1b717
 8000d14:	200000f4 	.word	0x200000f4
 8000d18:	3e22f983 	.word	0x3e22f983
 8000d1c:	3e4ccccd 	.word	0x3e4ccccd
 8000d20:	20000113 	.word	0x20000113
 8000d24:	20000114 	.word	0x20000114
 8000d28:	31ca1db9 	.word	0x31ca1db9
 8000d2c:	20000098 	.word	0x20000098
 8000d30:	200000f8 	.word	0x200000f8
 8000d34:	200000fc 	.word	0x200000fc
 8000d38:	20000112 	.word	0x20000112
 8000d3c:	00000000 	.word	0x00000000
 8000d40:	40060a92 	.word	0x40060a92
 8000d44:	40490fdb 	.word	0x40490fdb
 8000d48:	c0060a92 	.word	0xc0060a92
 8000d4c:	bf860a92 	.word	0xbf860a92
 8000d50:	3f860a92 	.word	0x3f860a92
 8000d54:	3f060a92 	.word	0x3f060a92
 8000d58:	20000108 	.word	0x20000108
 8000d5c:	20000109 	.word	0x20000109
 8000d60:	20000104 	.word	0x20000104
 8000d64:	40c90fdb 	.word	0x40c90fdb
 8000d68:	2000010c 	.word	0x2000010c
 8000d6c:	4684d000 	.word	0x4684d000
 8000d70:	20000100 	.word	0x20000100
 8000d74:	200000a0 	.word	0x200000a0

08000d78 <OpenLoopTasks>:

	gLPF(sIdq[1], 125.6f, CARRIERCYCLE, &sIq_LPF);

}

void OpenLoopTasks(float VamRef, float theta, float *Iuvw, float twoDivVdc, float* Duty, int8_t* outputMode){
 8000d78:	b510      	push	{r4, lr}
 8000d7a:	ed2d 8b08 	vpush	{d8-d11}
 8000d7e:	eef0 aa40 	vmov.f32	s21, s0
 8000d82:	eeb0 ba60 	vmov.f32	s22, s1
 8000d86:	eef0 8a41 	vmov.f32	s17, s2
 8000d8a:	460c      	mov	r4, r1
	outputMode[0] = OUTPUTMODE_POSITIVE;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	7013      	strb	r3, [r2, #0]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 8000d90:	7053      	strb	r3, [r2, #1]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 8000d92:	7093      	strb	r3, [r2, #2]
	sIdq_1000[0] = sIdq[0] * 1000.0f;
	sIdq_1000[1] = sIdq[1] * 1000.0f;
}

static void uvw2ab(float* uvw, float* ab){
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 8000d94:	4b82      	ldr	r3, [pc, #520]	; (8000fa0 <OpenLoopTasks+0x228>)
 8000d96:	ed93 8a00 	vldr	s16, [r3]
 8000d9a:	edd3 7a01 	vldr	s15, [r3, #4]
 8000d9e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8000da2:	ee27 7aa6 	vmul.f32	s14, s15, s13
 8000da6:	ee38 8a47 	vsub.f32	s16, s16, s14
 8000daa:	ed93 7a02 	vldr	s14, [r3, #8]
 8000dae:	ee67 6a26 	vmul.f32	s13, s14, s13
 8000db2:	ee38 8a66 	vsub.f32	s16, s16, s13
 8000db6:	eddf 9a7b 	vldr	s19, [pc, #492]	; 8000fa4 <OpenLoopTasks+0x22c>
 8000dba:	ee28 8a29 	vmul.f32	s16, s16, s19
 8000dbe:	4b7a      	ldr	r3, [pc, #488]	; (8000fa8 <OpenLoopTasks+0x230>)
 8000dc0:	ed83 8a00 	vstr	s16, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 8000dc4:	ed9f aa79 	vldr	s20, [pc, #484]	; 8000fac <OpenLoopTasks+0x234>
 8000dc8:	ee27 9a8a 	vmul.f32	s18, s15, s20
 8000dcc:	ee27 7a0a 	vmul.f32	s14, s14, s20
 8000dd0:	ee39 9a47 	vsub.f32	s18, s18, s14
 8000dd4:	ee29 9a29 	vmul.f32	s18, s18, s19
 8000dd8:	ed83 9a01 	vstr	s18, [r3, #4]
}

static void ab2dq(float theta, float* ab, float* dq){
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8000ddc:	eeb0 0a60 	vmov.f32	s0, s1
 8000de0:	f005 fbf6 	bl	80065d0 <sinf>
 8000de4:	eef0 ba40 	vmov.f32	s23, s0
	cosTheta = cosf(theta);
 8000de8:	eeb0 0a4b 	vmov.f32	s0, s22
 8000dec:	f005 fbac 	bl	8006548 <cosf>
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 8000df0:	ee60 7a08 	vmul.f32	s15, s0, s16
 8000df4:	ee2b 7a89 	vmul.f32	s14, s23, s18
 8000df8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000dfc:	4b6c      	ldr	r3, [pc, #432]	; (8000fb0 <OpenLoopTasks+0x238>)
 8000dfe:	edc3 7a00 	vstr	s15, [r3]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 8000e02:	ee28 8a6b 	vnmul.f32	s16, s16, s23
 8000e06:	ee20 9a09 	vmul.f32	s18, s0, s18
 8000e0a:	ee38 9a09 	vadd.f32	s18, s16, s18
 8000e0e:	ed83 9a01 	vstr	s18, [r3, #4]
	sVdq[0] = 0.0f;
 8000e12:	4b68      	ldr	r3, [pc, #416]	; (8000fb4 <OpenLoopTasks+0x23c>)
 8000e14:	ed9f 9a68 	vldr	s18, [pc, #416]	; 8000fb8 <OpenLoopTasks+0x240>
 8000e18:	ed83 9a00 	vstr	s18, [r3]
	sVdq[1] = VamRef;
 8000e1c:	edc3 aa01 	vstr	s21, [r3, #4]
}

static void dq2ab(float theta, float* dq, float* ab){
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8000e20:	eeb0 0a4b 	vmov.f32	s0, s22
 8000e24:	f005 fbd4 	bl	80065d0 <sinf>
 8000e28:	eeb0 8a40 	vmov.f32	s16, s0
	cosTheta = cosf(theta);
 8000e2c:	eeb0 0a4b 	vmov.f32	s0, s22
 8000e30:	f005 fb8a 	bl	8006548 <cosf>
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 8000e34:	ee20 7a09 	vmul.f32	s14, s0, s18
 8000e38:	ee68 7a2a 	vmul.f32	s15, s16, s21
 8000e3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e40:	4b5e      	ldr	r3, [pc, #376]	; (8000fbc <OpenLoopTasks+0x244>)
 8000e42:	ed83 7a00 	vstr	s14, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 8000e46:	ee28 8a09 	vmul.f32	s16, s16, s18
 8000e4a:	ee20 0a2a 	vmul.f32	s0, s0, s21
 8000e4e:	ee38 8a00 	vadd.f32	s16, s16, s0
 8000e52:	ed83 8a01 	vstr	s16, [r3, #4]
	uvw[0] = SQRT_2DIV3 * ab[0];
 8000e56:	ee27 0a29 	vmul.f32	s0, s14, s19
 8000e5a:	4b59      	ldr	r3, [pc, #356]	; (8000fc0 <OpenLoopTasks+0x248>)
 8000e5c:	ed83 0a00 	vstr	s0, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 8000e60:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8000e64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e68:	ee28 8a0a 	vmul.f32	s16, s16, s20
 8000e6c:	ee77 7a88 	vadd.f32	s15, s15, s16
 8000e70:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8000e74:	edc3 7a01 	vstr	s15, [r3, #4]
	uvw[2] = - uvw[0] - uvw[1];
 8000e78:	eeb1 7a40 	vneg.f32	s14, s0
 8000e7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e80:	ed83 7a02 	vstr	s14, [r3, #8]
	float vo;

	// third-harmonic injection

	max = Vuvw[0];
	if(Vuvw[1] > max)
 8000e84:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e8c:	f100 8082 	bmi.w	8000f94 <OpenLoopTasks+0x21c>
	max = Vuvw[0];
 8000e90:	eeb0 7a40 	vmov.f32	s14, s0
		max = Vuvw[1];
	if(Vuvw[2] > max)
 8000e94:	4b4a      	ldr	r3, [pc, #296]	; (8000fc0 <OpenLoopTasks+0x248>)
 8000e96:	edd3 6a02 	vldr	s13, [r3, #8]
 8000e9a:	eef4 6ac7 	vcmpe.f32	s13, s14
 8000e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea2:	dd01      	ble.n	8000ea8 <OpenLoopTasks+0x130>
		max = Vuvw[2];
 8000ea4:	eeb0 7a66 	vmov.f32	s14, s13

	min = Vuvw[0];
	if(Vuvw[1] < min)
 8000ea8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb0:	dc73      	bgt.n	8000f9a <OpenLoopTasks+0x222>
	min = Vuvw[0];
 8000eb2:	eeb0 6a40 	vmov.f32	s12, s0
		min = Vuvw[1];
	if(Vuvw[2] < min)
 8000eb6:	eef4 6ac6 	vcmpe.f32	s13, s12
 8000eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ebe:	d501      	bpl.n	8000ec4 <OpenLoopTasks+0x14c>
		min = Vuvw[2];
 8000ec0:	eeb0 6a66 	vmov.f32	s12, s13

	vo = (max + min) * 0.5f;
 8000ec4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8000ec8:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8000ecc:	ee27 7a08 	vmul.f32	s14, s14, s16

	Vuvw[0] = Vuvw[0] - vo;
 8000ed0:	ee30 0a47 	vsub.f32	s0, s0, s14
 8000ed4:	4b3a      	ldr	r3, [pc, #232]	; (8000fc0 <OpenLoopTasks+0x248>)
 8000ed6:	ed83 0a00 	vstr	s0, [r3]
	Vuvw[1] = Vuvw[1] - vo;
 8000eda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ede:	edc3 7a01 	vstr	s15, [r3, #4]
	Vuvw[2] = Vuvw[2] - vo;
 8000ee2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8000ee6:	ed83 7a02 	vstr	s14, [r3, #8]



	Duty[0] = (Vuvw[0] * twoDivVdc);
 8000eea:	ee28 0a80 	vmul.f32	s0, s17, s0
 8000eee:	ed84 0a00 	vstr	s0, [r4]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 8000ef2:	edd3 7a01 	vldr	s15, [r3, #4]
 8000ef6:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8000efa:	edc4 7a01 	vstr	s15, [r4, #4]
	Duty[2] = (Vuvw[2] * twoDivVdc);//-Duty[0] - Duty[1];
 8000efe:	ed93 1a02 	vldr	s2, [r3, #8]
 8000f02:	ee68 8a81 	vmul.f32	s17, s17, s2
 8000f06:	edc4 8a02 	vstr	s17, [r4, #8]

	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8000f0a:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000f0e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000f12:	f7ff fb53 	bl	80005bc <gUpperLowerLimit>
 8000f16:	ed84 0a00 	vstr	s0, [r4]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 8000f1a:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000f1e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000f22:	ed94 0a01 	vldr	s0, [r4, #4]
 8000f26:	f7ff fb49 	bl	80005bc <gUpperLowerLimit>
 8000f2a:	ed84 0a01 	vstr	s0, [r4, #4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 8000f2e:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000f32:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000f36:	ed94 0a02 	vldr	s0, [r4, #8]
 8000f3a:	f7ff fb3f 	bl	80005bc <gUpperLowerLimit>
 8000f3e:	ed84 0a02 	vstr	s0, [r4, #8]

	//50% CENTER
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 8000f42:	edd4 7a00 	vldr	s15, [r4]
 8000f46:	ee67 7a88 	vmul.f32	s15, s15, s16
 8000f4a:	ee77 7a88 	vadd.f32	s15, s15, s16
 8000f4e:	edc4 7a00 	vstr	s15, [r4]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 8000f52:	edd4 7a01 	vldr	s15, [r4, #4]
 8000f56:	ee67 7a88 	vmul.f32	s15, s15, s16
 8000f5a:	ee77 7a88 	vadd.f32	s15, s15, s16
 8000f5e:	edc4 7a01 	vstr	s15, [r4, #4]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 8000f62:	ee20 0a08 	vmul.f32	s0, s0, s16
 8000f66:	ee30 0a08 	vadd.f32	s0, s0, s16
 8000f6a:	ed84 0a02 	vstr	s0, [r4, #8]
	sIdq_1000[0] = sIdq[0] * 1000.0f;
 8000f6e:	4a10      	ldr	r2, [pc, #64]	; (8000fb0 <OpenLoopTasks+0x238>)
 8000f70:	ed92 7a00 	vldr	s14, [r2]
 8000f74:	eddf 6a13 	vldr	s13, [pc, #76]	; 8000fc4 <OpenLoopTasks+0x24c>
 8000f78:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000f7c:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <OpenLoopTasks+0x250>)
 8000f7e:	ed83 7a00 	vstr	s14, [r3]
	sIdq_1000[1] = sIdq[1] * 1000.0f;
 8000f82:	edd2 7a01 	vldr	s15, [r2, #4]
 8000f86:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f8a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8000f8e:	ecbd 8b08 	vpop	{d8-d11}
 8000f92:	bd10      	pop	{r4, pc}
		max = Vuvw[1];
 8000f94:	eeb0 7a67 	vmov.f32	s14, s15
 8000f98:	e77c      	b.n	8000e94 <OpenLoopTasks+0x11c>
		min = Vuvw[1];
 8000f9a:	eeb0 6a67 	vmov.f32	s12, s15
 8000f9e:	e78a      	b.n	8000eb6 <OpenLoopTasks+0x13e>
 8000fa0:	200000a8 	.word	0x200000a8
 8000fa4:	3f5105ec 	.word	0x3f5105ec
 8000fa8:	2000012c 	.word	0x2000012c
 8000fac:	3f5db3d7 	.word	0x3f5db3d7
 8000fb0:	20000134 	.word	0x20000134
 8000fb4:	20000168 	.word	0x20000168
 8000fb8:	00000000 	.word	0x00000000
 8000fbc:	2000015c 	.word	0x2000015c
 8000fc0:	20000178 	.word	0x20000178
 8000fc4:	447a0000 	.word	0x447a0000
 8000fc8:	2000013c 	.word	0x2000013c

08000fcc <VectorControlTasks>:
void VectorControlTasks(float *Idq_ref, float electAngle, float electAngVelo, float *Iuvw, float Vdc, float twoDivVdc, uint8_t flgFB, uint8_t flgPLL, float* Duty, int8_t* outputMode){
 8000fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fd0:	ed2d 8b08 	vpush	{d8-d11}
 8000fd4:	b082      	sub	sp, #8
 8000fd6:	4605      	mov	r5, r0
 8000fd8:	eef0 9a40 	vmov.f32	s19, s0
 8000fdc:	eef0 8a60 	vmov.f32	s17, s1
 8000fe0:	4688      	mov	r8, r1
 8000fe2:	eeb0 8a41 	vmov.f32	s16, s2
 8000fe6:	eeb0 9a61 	vmov.f32	s18, s3
 8000fea:	4616      	mov	r6, r2
 8000fec:	461f      	mov	r7, r3
 8000fee:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8000ff0:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
	float wc_PLL;
	float Kp_PLL;
	float Ki_PLL;
	float Ts_PLL;

	sElectAngleErr = FluxObserver(sIdq, sVdq, *electAngleEstimate, sEdq);
 8000ff4:	4b48      	ldr	r3, [pc, #288]	; (8001118 <VectorControlTasks+0x14c>)
 8000ff6:	edd3 6a00 	vldr	s13, [r3]
	Egd[0] = Vgd[0] - Ra * Igd[0] + La * electAngVelo * Igd[1];
 8000ffa:	4a48      	ldr	r2, [pc, #288]	; (800111c <VectorControlTasks+0x150>)
 8000ffc:	edd2 7a00 	vldr	s15, [r2]
 8001000:	4b47      	ldr	r3, [pc, #284]	; (8001120 <VectorControlTasks+0x154>)
 8001002:	edd3 0a00 	vldr	s1, [r3]
 8001006:	eddf 5a47 	vldr	s11, [pc, #284]	; 8001124 <VectorControlTasks+0x158>
 800100a:	ee20 0aa5 	vmul.f32	s0, s1, s11
 800100e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001012:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8001128 <VectorControlTasks+0x15c>
 8001016:	ee66 6a87 	vmul.f32	s13, s13, s14
 800101a:	ed93 6a01 	vldr	s12, [r3, #4]
 800101e:	ee26 0a86 	vmul.f32	s0, s13, s12
 8001022:	ee37 0a80 	vadd.f32	s0, s15, s0
 8001026:	4b41      	ldr	r3, [pc, #260]	; (800112c <VectorControlTasks+0x160>)
 8001028:	ed83 0a00 	vstr	s0, [r3]
	Egd[1] = Vgd[1] - Ra * Igd[1] - La * electAngVelo * Igd[0];
 800102c:	ed92 7a01 	vldr	s14, [r2, #4]
 8001030:	ee26 6a25 	vmul.f32	s12, s12, s11
 8001034:	ee37 7a46 	vsub.f32	s14, s14, s12
 8001038:	ee66 6aa0 	vmul.f32	s13, s13, s1
 800103c:	ee77 0a66 	vsub.f32	s1, s14, s13
 8001040:	edc3 0a01 	vstr	s1, [r3, #4]
	angleErr = atan2f(-1.0f * sEdq[0], sEdq[1]); //qq
 8001044:	eeb1 0a40 	vneg.f32	s0, s0
 8001048:	f005 fb08 	bl	800665c <atan2f>
	sElectAngleErr = FluxObserver(sIdq, sVdq, *electAngleEstimate, sEdq);
 800104c:	4b38      	ldr	r3, [pc, #224]	; (8001130 <VectorControlTasks+0x164>)
 800104e:	ed83 0a00 	vstr	s0, [r3]

	if( flgPLL == 0){
 8001052:	2f00      	cmp	r7, #0
 8001054:	d13b      	bne.n	80010ce <VectorControlTasks+0x102>
		*electAngVeloEstimate = electAngVelo;
 8001056:	4b37      	ldr	r3, [pc, #220]	; (8001134 <VectorControlTasks+0x168>)
 8001058:	edc3 8a00 	vstr	s17, [r3]
		*electAngleEstimate = electAngle;
 800105c:	4b2e      	ldr	r3, [pc, #184]	; (8001118 <VectorControlTasks+0x14c>)
 800105e:	edc3 9a00 	vstr	s19, [r3]
		sIntegral_ElectAngleErr_Ki = electAngVelo;
 8001062:	4b35      	ldr	r3, [pc, #212]	; (8001138 <VectorControlTasks+0x16c>)
 8001064:	edc3 8a00 	vstr	s17, [r3]
	theta = sElectAngleEstimate;
 8001068:	4b2b      	ldr	r3, [pc, #172]	; (8001118 <VectorControlTasks+0x14c>)
 800106a:	ed93 aa00 	vldr	s20, [r3]
	omega = sElectAngVeloEstimate;
 800106e:	4b31      	ldr	r3, [pc, #196]	; (8001134 <VectorControlTasks+0x168>)
 8001070:	edd3 aa00 	vldr	s21, [r3]
	if ( flgFB == 0 ){
 8001074:	2e00      	cmp	r6, #0
 8001076:	d175      	bne.n	8001164 <VectorControlTasks+0x198>
		Vq_ref_open = Vdc * SQRT3DIV2_DIV2 * 0.1f;//gVolume;
 8001078:	ed9f 1a30 	vldr	s2, [pc, #192]	; 800113c <VectorControlTasks+0x170>
 800107c:	ee28 8a01 	vmul.f32	s16, s16, s2
 8001080:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 8001140 <VectorControlTasks+0x174>
 8001084:	ee28 8a01 	vmul.f32	s16, s16, s2
		OpenLoopTasks(Vq_ref_open, theta, Iuvw, twoDivVdc, Duty, outputMode);
 8001088:	464a      	mov	r2, r9
 800108a:	4621      	mov	r1, r4
 800108c:	eeb0 1a49 	vmov.f32	s2, s18
 8001090:	4640      	mov	r0, r8
 8001092:	eef0 0a4a 	vmov.f32	s1, s20
 8001096:	eeb0 0a48 	vmov.f32	s0, s16
 800109a:	f7ff fe6d 	bl	8000d78 <OpenLoopTasks>
		sVdq_i[0] = 0.0f;
 800109e:	4b29      	ldr	r3, [pc, #164]	; (8001144 <VectorControlTasks+0x178>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
		sVdq_i[1] = Vq_ref_open;
 80010a4:	ed83 8a01 	vstr	s16, [r3, #4]
		sIq_ref_LPF = sIq_LPF;
 80010a8:	4b27      	ldr	r3, [pc, #156]	; (8001148 <VectorControlTasks+0x17c>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	4b27      	ldr	r3, [pc, #156]	; (800114c <VectorControlTasks+0x180>)
 80010ae:	601a      	str	r2, [r3, #0]
	gLPF(sIdq[1], 125.6f, CARRIERCYCLE, &sIq_LPF);
 80010b0:	4825      	ldr	r0, [pc, #148]	; (8001148 <VectorControlTasks+0x17c>)
 80010b2:	ed9f 1a27 	vldr	s2, [pc, #156]	; 8001150 <VectorControlTasks+0x184>
 80010b6:	eddf 0a27 	vldr	s1, [pc, #156]	; 8001154 <VectorControlTasks+0x188>
 80010ba:	4b19      	ldr	r3, [pc, #100]	; (8001120 <VectorControlTasks+0x154>)
 80010bc:	ed93 0a01 	vldr	s0, [r3, #4]
 80010c0:	f7ff fa98 	bl	80005f4 <gLPF>
}
 80010c4:	b002      	add	sp, #8
 80010c6:	ecbd 8b08 	vpop	{d8-d11}
 80010ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		Ts_PLL = CARRIERCYCLE;
		Kp_PLL = wc_PLL;
		Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;

		// Estimate Electrical Angle & Velocity using PLL
		*electAngleEstimate += (*electAngVeloEstimate) * CARRIERCYCLE;
 80010ce:	f8df a064 	ldr.w	sl, [pc, #100]	; 8001134 <VectorControlTasks+0x168>
 80010d2:	ed9a 7a00 	vldr	s14, [sl]
 80010d6:	eddf 7a20 	vldr	s15, [pc, #128]	; 8001158 <VectorControlTasks+0x18c>
 80010da:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80010de:	4f0e      	ldr	r7, [pc, #56]	; (8001118 <VectorControlTasks+0x14c>)
 80010e0:	edd7 7a00 	vldr	s15, [r7]
 80010e4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80010e8:	ed87 0a00 	vstr	s0, [r7]
		*electAngleEstimate = gfWrapTheta(*electAngleEstimate);
 80010ec:	f7ff fa42 	bl	8000574 <gfWrapTheta>
 80010f0:	ed87 0a00 	vstr	s0, [r7]

		// wrap Electrical Angle Err
		sElectAngleErr = gfWrapTheta(sElectAngleErr);
 80010f4:	4f0e      	ldr	r7, [pc, #56]	; (8001130 <VectorControlTasks+0x164>)
 80010f6:	ed97 0a00 	vldr	s0, [r7]
 80010fa:	f7ff fa3b 	bl	8000574 <gfWrapTheta>
 80010fe:	ed87 0a00 	vstr	s0, [r7]

		//PLL
		*electAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 8001102:	480d      	ldr	r0, [pc, #52]	; (8001138 <VectorControlTasks+0x16c>)
 8001104:	ed9f 1a15 	vldr	s2, [pc, #84]	; 800115c <VectorControlTasks+0x190>
 8001108:	eddf 0a15 	vldr	s1, [pc, #84]	; 8001160 <VectorControlTasks+0x194>
 800110c:	f7ff fa06 	bl	800051c <cfPhaseLockedLoop>
 8001110:	ed8a 0a00 	vstr	s0, [sl]
 8001114:	e7a8      	b.n	8001068 <VectorControlTasks+0x9c>
 8001116:	bf00      	nop
 8001118:	20000128 	.word	0x20000128
 800111c:	20000168 	.word	0x20000168
 8001120:	20000134 	.word	0x20000134
 8001124:	3cf5c28f 	.word	0x3cf5c28f
 8001128:	3849539c 	.word	0x3849539c
 800112c:	20000118 	.word	0x20000118
 8001130:	20000124 	.word	0x20000124
 8001134:	20000120 	.word	0x20000120
 8001138:	2000014c 	.word	0x2000014c
 800113c:	3f1cc471 	.word	0x3f1cc471
 8001140:	3dcccccd 	.word	0x3dcccccd
 8001144:	20000170 	.word	0x20000170
 8001148:	20000150 	.word	0x20000150
 800114c:	20000154 	.word	0x20000154
 8001150:	3876b949 	.word	0x3876b949
 8001154:	42fb3333 	.word	0x42fb3333
 8001158:	4684d000 	.word	0x4684d000
 800115c:	3f949fe9 	.word	0x3f949fe9
 8001160:	439d1463 	.word	0x439d1463
		outputMode[0] = OUTPUTMODE_POSITIVE;
 8001164:	2301      	movs	r3, #1
 8001166:	f889 3000 	strb.w	r3, [r9]
		outputMode[1] = OUTPUTMODE_POSITIVE;
 800116a:	f889 3001 	strb.w	r3, [r9, #1]
		outputMode[2] = OUTPUTMODE_POSITIVE;
 800116e:	f889 3002 	strb.w	r3, [r9, #2]
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 8001172:	4bcd      	ldr	r3, [pc, #820]	; (80014a8 <VectorControlTasks+0x4dc>)
 8001174:	edd3 8a00 	vldr	s17, [r3]
 8001178:	edd3 7a01 	vldr	s15, [r3, #4]
 800117c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001180:	ee27 7aa6 	vmul.f32	s14, s15, s13
 8001184:	ee78 8ac7 	vsub.f32	s17, s17, s14
 8001188:	ed93 7a02 	vldr	s14, [r3, #8]
 800118c:	ee67 6a26 	vmul.f32	s13, s14, s13
 8001190:	ee78 8ae6 	vsub.f32	s17, s17, s13
 8001194:	eddf 6ac5 	vldr	s13, [pc, #788]	; 80014ac <VectorControlTasks+0x4e0>
 8001198:	ee68 8aa6 	vmul.f32	s17, s17, s13
 800119c:	4bc4      	ldr	r3, [pc, #784]	; (80014b0 <VectorControlTasks+0x4e4>)
 800119e:	edc3 8a00 	vstr	s17, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 80011a2:	eddf 9ac4 	vldr	s19, [pc, #784]	; 80014b4 <VectorControlTasks+0x4e8>
 80011a6:	ee67 7aa9 	vmul.f32	s15, s15, s19
 80011aa:	ee67 9a29 	vmul.f32	s19, s14, s19
 80011ae:	ee77 9ae9 	vsub.f32	s19, s15, s19
 80011b2:	ee69 9aa6 	vmul.f32	s19, s19, s13
 80011b6:	edc3 9a01 	vstr	s19, [r3, #4]
	sinTheta = sinf(theta);
 80011ba:	eeb0 0a4a 	vmov.f32	s0, s20
 80011be:	f005 fa07 	bl	80065d0 <sinf>
 80011c2:	eeb0 ba40 	vmov.f32	s22, s0
	cosTheta = cosf(theta);
 80011c6:	eeb0 0a4a 	vmov.f32	s0, s20
 80011ca:	f005 f9bd 	bl	8006548 <cosf>
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 80011ce:	ee60 7a28 	vmul.f32	s15, s0, s17
 80011d2:	ee2b 7a29 	vmul.f32	s14, s22, s19
 80011d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011da:	4eb7      	ldr	r6, [pc, #732]	; (80014b8 <VectorControlTasks+0x4ec>)
 80011dc:	edc6 7a00 	vstr	s15, [r6]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 80011e0:	ee68 8acb 	vnmul.f32	s17, s17, s22
 80011e4:	ee20 0a29 	vmul.f32	s0, s0, s19
 80011e8:	ee78 8a80 	vadd.f32	s17, s17, s0
 80011ec:	edc6 8a01 	vstr	s17, [r6, #4]
		gLPF(Idq_ref[1], 62.8f, CARRIERCYCLE, &sIq_ref_LPF);
 80011f0:	4fb2      	ldr	r7, [pc, #712]	; (80014bc <VectorControlTasks+0x4f0>)
 80011f2:	4638      	mov	r0, r7
 80011f4:	ed9f 1ab2 	vldr	s2, [pc, #712]	; 80014c0 <VectorControlTasks+0x4f4>
 80011f8:	eddf 0ab2 	vldr	s1, [pc, #712]	; 80014c4 <VectorControlTasks+0x4f8>
 80011fc:	ed95 0a01 	vldr	s0, [r5, #4]
 8001200:	f7ff f9f8 	bl	80005f4 <gLPF>
		Idq_ref[1] = sIq_ref_LPF; // zanteisyori
 8001204:	edd7 7a00 	vldr	s15, [r7]
 8001208:	edc5 7a01 	vstr	s15, [r5, #4]
	Ierr[0] = Igd_ref[0] - Igd[0];
 800120c:	ed95 7a00 	vldr	s14, [r5]
 8001210:	edd6 0a00 	vldr	s1, [r6]
 8001214:	ee37 7a60 	vsub.f32	s14, s14, s1
 8001218:	ed8d 7a00 	vstr	s14, [sp]
	Ierr[1] = Igd_ref[1] - Igd[1];
 800121c:	ed96 0a01 	vldr	s0, [r6, #4]
 8001220:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001224:	edcd 7a01 	vstr	s15, [sp, #4]
	sVdq_i[0] += Kig * Ierr[0];
 8001228:	ed9f 0aa7 	vldr	s0, [pc, #668]	; 80014c8 <VectorControlTasks+0x4fc>
 800122c:	ee67 0a00 	vmul.f32	s1, s14, s0
 8001230:	4ba6      	ldr	r3, [pc, #664]	; (80014cc <VectorControlTasks+0x500>)
 8001232:	edd3 6a00 	vldr	s13, [r3]
 8001236:	ee70 0aa6 	vadd.f32	s1, s1, s13
 800123a:	edc3 0a00 	vstr	s1, [r3]
	sVdq_i[1] += Kid * Ierr[1];
 800123e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001242:	edd3 6a01 	vldr	s13, [r3, #4]
 8001246:	ee30 0a26 	vadd.f32	s0, s0, s13
 800124a:	ed83 0a01 	vstr	s0, [r3, #4]
	Vgd[0] = Kp * Ierr[0] + sVdq_i[0];
 800124e:	eddf 6aa0 	vldr	s13, [pc, #640]	; 80014d0 <VectorControlTasks+0x504>
 8001252:	ee27 7a26 	vmul.f32	s14, s14, s13
 8001256:	ee70 0a87 	vadd.f32	s1, s1, s14
 800125a:	4e9e      	ldr	r6, [pc, #632]	; (80014d4 <VectorControlTasks+0x508>)
 800125c:	edc6 0a00 	vstr	s1, [r6]
	Vgd[1] = Kp * Ierr[1] + sVdq_i[1];// + Ke * electAngVelo;// + Vgd[1] + Kid * Ierr[1] + ;
 8001260:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001264:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001268:	ed86 0a01 	vstr	s0, [r6, #4]
	Vphase = atan2f(Vgd[1], Vgd[0]);
 800126c:	f005 f9f6 	bl	800665c <atan2f>
 8001270:	eef0 8a40 	vmov.f32	s17, s0
	amp2 = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 8001274:	edd6 7a00 	vldr	s15, [r6]
 8001278:	ee27 0aa7 	vmul.f32	s0, s15, s15
 800127c:	edd6 7a01 	vldr	s15, [r6, #4]
 8001280:	ee67 7aa7 	vmul.f32	s15, s15, s15
	amp = sqrtf(amp2);
 8001284:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001288:	f005 fa0a 	bl	80066a0 <sqrtf>
	*Vamp = calcAmpFromVect(Vgd);
 800128c:	4b92      	ldr	r3, [pc, #584]	; (80014d8 <VectorControlTasks+0x50c>)
 800128e:	ed83 0a00 	vstr	s0, [r3]
	VampLimit = Vdc * SQRT3DIV2_DIV2 * 1.15f;
 8001292:	ed9f 1a92 	vldr	s2, [pc, #584]	; 80014dc <VectorControlTasks+0x510>
 8001296:	ee28 8a01 	vmul.f32	s16, s16, s2
 800129a:	ed9f 1a91 	vldr	s2, [pc, #580]	; 80014e0 <VectorControlTasks+0x514>
 800129e:	ee28 8a01 	vmul.f32	s16, s16, s2
	if( *Vamp > VampLimit ){
 80012a2:	eeb4 8ac0 	vcmpe.f32	s16, s0
 80012a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012aa:	d51b      	bpl.n	80012e4 <VectorControlTasks+0x318>
		Vgd[0] = VampLimit * cosf(Vphase);
 80012ac:	eeb0 0a68 	vmov.f32	s0, s17
 80012b0:	f005 f94a 	bl	8006548 <cosf>
 80012b4:	ee28 0a00 	vmul.f32	s0, s16, s0
 80012b8:	4637      	mov	r7, r6
 80012ba:	ed86 0a00 	vstr	s0, [r6]
		sVdq_i[0] = Vgd[0];
 80012be:	4e83      	ldr	r6, [pc, #524]	; (80014cc <VectorControlTasks+0x500>)
 80012c0:	ed86 0a00 	vstr	s0, [r6]
		Vgd[1] = VampLimit * sinf(Vphase);
 80012c4:	eeb0 0a68 	vmov.f32	s0, s17
 80012c8:	f005 f982 	bl	80065d0 <sinf>
 80012cc:	ee28 8a00 	vmul.f32	s16, s16, s0
 80012d0:	ed87 8a01 	vstr	s16, [r7, #4]
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;
 80012d4:	eddf 7a83 	vldr	s15, [pc, #524]	; 80014e4 <VectorControlTasks+0x518>
 80012d8:	ee6a aaa7 	vmul.f32	s21, s21, s15
 80012dc:	ee38 8a6a 	vsub.f32	s16, s16, s21
 80012e0:	ed86 8a01 	vstr	s16, [r6, #4]
		sMod = calcModFromVamp(sVamp, gTwoDivVdc);
 80012e4:	4b7c      	ldr	r3, [pc, #496]	; (80014d8 <VectorControlTasks+0x50c>)
 80012e6:	edd3 7a00 	vldr	s15, [r3]
 80012ea:	4b7f      	ldr	r3, [pc, #508]	; (80014e8 <VectorControlTasks+0x51c>)
 80012ec:	ed93 7a00 	vldr	s14, [r3]
	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 80012f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f4:	eddf 8a6d 	vldr	s17, [pc, #436]	; 80014ac <VectorControlTasks+0x4e0>
 80012f8:	ee67 7aa8 	vmul.f32	s15, s15, s17
		sMod = calcModFromVamp(sVamp, gTwoDivVdc);
 80012fc:	4b7b      	ldr	r3, [pc, #492]	; (80014ec <VectorControlTasks+0x520>)
 80012fe:	edc3 7a00 	vstr	s15, [r3]
	sinTheta = sinf(theta);
 8001302:	eeb0 0a4a 	vmov.f32	s0, s20
 8001306:	f005 f963 	bl	80065d0 <sinf>
 800130a:	eeb0 8a40 	vmov.f32	s16, s0
	cosTheta = cosf(theta);
 800130e:	eeb0 0a4a 	vmov.f32	s0, s20
 8001312:	f005 f919 	bl	8006548 <cosf>
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 8001316:	4b6f      	ldr	r3, [pc, #444]	; (80014d4 <VectorControlTasks+0x508>)
 8001318:	edd3 6a00 	vldr	s13, [r3]
 800131c:	ee20 7a26 	vmul.f32	s14, s0, s13
 8001320:	edd3 7a01 	vldr	s15, [r3, #4]
 8001324:	ee28 6a27 	vmul.f32	s12, s16, s15
 8001328:	ee37 7a46 	vsub.f32	s14, s14, s12
 800132c:	4b70      	ldr	r3, [pc, #448]	; (80014f0 <VectorControlTasks+0x524>)
 800132e:	ed83 7a00 	vstr	s14, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 8001332:	ee28 8a26 	vmul.f32	s16, s16, s13
 8001336:	ee20 0a27 	vmul.f32	s0, s0, s15
 800133a:	ee38 8a00 	vadd.f32	s16, s16, s0
 800133e:	ed83 8a01 	vstr	s16, [r3, #4]
	uvw[0] = SQRT_2DIV3 * ab[0];
 8001342:	ee27 0a28 	vmul.f32	s0, s14, s17
 8001346:	4b6b      	ldr	r3, [pc, #428]	; (80014f4 <VectorControlTasks+0x528>)
 8001348:	ed83 0a00 	vstr	s0, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 800134c:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8001350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001354:	ed9f 7a57 	vldr	s14, [pc, #348]	; 80014b4 <VectorControlTasks+0x4e8>
 8001358:	ee28 8a07 	vmul.f32	s16, s16, s14
 800135c:	ee77 7a88 	vadd.f32	s15, s15, s16
 8001360:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8001364:	edc3 7a01 	vstr	s15, [r3, #4]
	uvw[2] = - uvw[0] - uvw[1];
 8001368:	eeb1 7a40 	vneg.f32	s14, s0
 800136c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001370:	ed83 7a02 	vstr	s14, [r3, #8]
	if(Vuvw[1] > max)
 8001374:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137c:	f100 808d 	bmi.w	800149a <VectorControlTasks+0x4ce>
	max = Vuvw[0];
 8001380:	eeb0 7a40 	vmov.f32	s14, s0
	if(Vuvw[2] > max)
 8001384:	4b5b      	ldr	r3, [pc, #364]	; (80014f4 <VectorControlTasks+0x528>)
 8001386:	edd3 6a02 	vldr	s13, [r3, #8]
 800138a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800138e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001392:	dd01      	ble.n	8001398 <VectorControlTasks+0x3cc>
		max = Vuvw[2];
 8001394:	eeb0 7a66 	vmov.f32	s14, s13
	if(Vuvw[1] < min)
 8001398:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800139c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a0:	dc7e      	bgt.n	80014a0 <VectorControlTasks+0x4d4>
	min = Vuvw[0];
 80013a2:	eeb0 6a40 	vmov.f32	s12, s0
	if(Vuvw[2] < min)
 80013a6:	eef4 6ac6 	vcmpe.f32	s13, s12
 80013aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ae:	d501      	bpl.n	80013b4 <VectorControlTasks+0x3e8>
		min = Vuvw[2];
 80013b0:	eeb0 6a66 	vmov.f32	s12, s13
	vo = (max + min) * 0.5f;
 80013b4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80013b8:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 80013bc:	ee27 7a08 	vmul.f32	s14, s14, s16
	Vuvw[0] = Vuvw[0] - vo;
 80013c0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80013c4:	4b4b      	ldr	r3, [pc, #300]	; (80014f4 <VectorControlTasks+0x528>)
 80013c6:	ed83 0a00 	vstr	s0, [r3]
	Vuvw[1] = Vuvw[1] - vo;
 80013ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80013ce:	edc3 7a01 	vstr	s15, [r3, #4]
	Vuvw[2] = Vuvw[2] - vo;
 80013d2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80013d6:	ed83 7a02 	vstr	s14, [r3, #8]
	Duty[0] = (Vuvw[0] * twoDivVdc);
 80013da:	ee29 0a00 	vmul.f32	s0, s18, s0
 80013de:	ed84 0a00 	vstr	s0, [r4]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 80013e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80013e6:	ee69 7a27 	vmul.f32	s15, s18, s15
 80013ea:	edc4 7a01 	vstr	s15, [r4, #4]
	Duty[2] = (Vuvw[2] * twoDivVdc);//-Duty[0] - Duty[1];
 80013ee:	edd3 1a02 	vldr	s3, [r3, #8]
 80013f2:	ee29 9a21 	vmul.f32	s18, s18, s3
 80013f6:	ed84 9a02 	vstr	s18, [r4, #8]
	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 80013fa:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80013fe:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001402:	f7ff f8db 	bl	80005bc <gUpperLowerLimit>
 8001406:	ed84 0a00 	vstr	s0, [r4]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 800140a:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 800140e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001412:	ed94 0a01 	vldr	s0, [r4, #4]
 8001416:	f7ff f8d1 	bl	80005bc <gUpperLowerLimit>
 800141a:	ed84 0a01 	vstr	s0, [r4, #4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 800141e:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001422:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001426:	ed94 0a02 	vldr	s0, [r4, #8]
 800142a:	f7ff f8c7 	bl	80005bc <gUpperLowerLimit>
 800142e:	ed84 0a02 	vstr	s0, [r4, #8]
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 8001432:	edd4 7a00 	vldr	s15, [r4]
 8001436:	ee67 7a88 	vmul.f32	s15, s15, s16
 800143a:	ee77 7a88 	vadd.f32	s15, s15, s16
 800143e:	edc4 7a00 	vstr	s15, [r4]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 8001442:	edd4 7a01 	vldr	s15, [r4, #4]
 8001446:	ee67 7a88 	vmul.f32	s15, s15, s16
 800144a:	ee77 7a88 	vadd.f32	s15, s15, s16
 800144e:	edc4 7a01 	vstr	s15, [r4, #4]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 8001452:	ee20 0a08 	vmul.f32	s0, s0, s16
 8001456:	ee30 0a08 	vadd.f32	s0, s0, s16
 800145a:	ed84 0a02 	vstr	s0, [r4, #8]
		sIdq_ref_1000[0] = Idq_ref[0] * 1000.0f;
 800145e:	ed95 7a00 	vldr	s14, [r5]
 8001462:	eddf 7a25 	vldr	s15, [pc, #148]	; 80014f8 <VectorControlTasks+0x52c>
 8001466:	ee27 7a27 	vmul.f32	s14, s14, s15
 800146a:	4b24      	ldr	r3, [pc, #144]	; (80014fc <VectorControlTasks+0x530>)
 800146c:	ed83 7a00 	vstr	s14, [r3]
		sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
 8001470:	ed95 7a01 	vldr	s14, [r5, #4]
 8001474:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001478:	ed83 7a01 	vstr	s14, [r3, #4]
		sIdq_1000[0] = sIdq[0] * 1000.0f;
 800147c:	4a0e      	ldr	r2, [pc, #56]	; (80014b8 <VectorControlTasks+0x4ec>)
 800147e:	ed92 7a00 	vldr	s14, [r2]
 8001482:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001486:	4b1e      	ldr	r3, [pc, #120]	; (8001500 <VectorControlTasks+0x534>)
 8001488:	ed83 7a00 	vstr	s14, [r3]
		sIdq_1000[1] = sIdq[1] * 1000.0f;
 800148c:	ed92 7a01 	vldr	s14, [r2, #4]
 8001490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001494:	edc3 7a01 	vstr	s15, [r3, #4]
 8001498:	e60a      	b.n	80010b0 <VectorControlTasks+0xe4>
		max = Vuvw[1];
 800149a:	eeb0 7a67 	vmov.f32	s14, s15
 800149e:	e771      	b.n	8001384 <VectorControlTasks+0x3b8>
		min = Vuvw[1];
 80014a0:	eeb0 6a67 	vmov.f32	s12, s15
 80014a4:	e77f      	b.n	80013a6 <VectorControlTasks+0x3da>
 80014a6:	bf00      	nop
 80014a8:	200000a8 	.word	0x200000a8
 80014ac:	3f5105ec 	.word	0x3f5105ec
 80014b0:	2000012c 	.word	0x2000012c
 80014b4:	3f5db3d7 	.word	0x3f5db3d7
 80014b8:	20000134 	.word	0x20000134
 80014bc:	20000154 	.word	0x20000154
 80014c0:	3876b949 	.word	0x3876b949
 80014c4:	427b3333 	.word	0x427b3333
 80014c8:	38e8881c 	.word	0x38e8881c
 80014cc:	20000170 	.word	0x20000170
 80014d0:	3b45a6e5 	.word	0x3b45a6e5
 80014d4:	20000168 	.word	0x20000168
 80014d8:	20000164 	.word	0x20000164
 80014dc:	3f1cc471 	.word	0x3f1cc471
 80014e0:	3f933333 	.word	0x3f933333
 80014e4:	3c449ba6 	.word	0x3c449ba6
 80014e8:	200000c0 	.word	0x200000c0
 80014ec:	20000158 	.word	0x20000158
 80014f0:	2000015c 	.word	0x2000015c
 80014f4:	20000178 	.word	0x20000178
 80014f8:	447a0000 	.word	0x447a0000
 80014fc:	20000144 	.word	0x20000144
 8001500:	2000013c 	.word	0x2000013c

08001504 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001504:	b570      	push	{r4, r5, r6, lr}
 8001506:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001508:	2400      	movs	r4, #0
 800150a:	9405      	str	r4, [sp, #20]
 800150c:	9406      	str	r4, [sp, #24]
 800150e:	9407      	str	r4, [sp, #28]
 8001510:	9408      	str	r4, [sp, #32]
 8001512:	9409      	str	r4, [sp, #36]	; 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001514:	4b2d      	ldr	r3, [pc, #180]	; (80015cc <MX_GPIO_Init+0xc8>)
 8001516:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001518:	f042 0204 	orr.w	r2, r2, #4
 800151c:	64da      	str	r2, [r3, #76]	; 0x4c
 800151e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001520:	f002 0204 	and.w	r2, r2, #4
 8001524:	9201      	str	r2, [sp, #4]
 8001526:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001528:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800152a:	f042 0220 	orr.w	r2, r2, #32
 800152e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001530:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001532:	f002 0220 	and.w	r2, r2, #32
 8001536:	9202      	str	r2, [sp, #8]
 8001538:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800153c:	f042 0201 	orr.w	r2, r2, #1
 8001540:	64da      	str	r2, [r3, #76]	; 0x4c
 8001542:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001544:	f002 0201 	and.w	r2, r2, #1
 8001548:	9203      	str	r2, [sp, #12]
 800154a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800154c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800154e:	f042 0202 	orr.w	r2, r2, #2
 8001552:	64da      	str	r2, [r3, #76]	; 0x4c
 8001554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	9304      	str	r3, [sp, #16]
 800155c:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800155e:	4622      	mov	r2, r4
 8001560:	2120      	movs	r1, #32
 8001562:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001566:	f002 fdd8 	bl	800411a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 800156a:	4d19      	ldr	r5, [pc, #100]	; (80015d0 <MX_GPIO_Init+0xcc>)
 800156c:	4622      	mov	r2, r4
 800156e:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001572:	4628      	mov	r0, r5
 8001574:	f002 fdd1 	bl	800411a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001578:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800157c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800157e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001582:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001586:	a905      	add	r1, sp, #20
 8001588:	4628      	mov	r0, r5
 800158a:	f002 fcd5 	bl	8003f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800158e:	2320      	movs	r3, #32
 8001590:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001592:	2601      	movs	r6, #1
 8001594:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001598:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800159a:	a905      	add	r1, sp, #20
 800159c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015a0:	f002 fcca 	bl	8003f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 80015a4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80015a8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ae:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b0:	a905      	add	r1, sp, #20
 80015b2:	4628      	mov	r0, r5
 80015b4:	f002 fcc0 	bl	8003f38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015b8:	4622      	mov	r2, r4
 80015ba:	4621      	mov	r1, r4
 80015bc:	2028      	movs	r0, #40	; 0x28
 80015be:	f002 f991 	bl	80038e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015c2:	2028      	movs	r0, #40	; 0x28
 80015c4:	f002 f9c6 	bl	8003954 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015c8:	b00a      	add	sp, #40	; 0x28
 80015ca:	bd70      	pop	{r4, r5, r6, pc}
 80015cc:	40021000 	.word	0x40021000
 80015d0:	48000800 	.word	0x48000800

080015d4 <MX_DMA_Init>:
{
 80015d4:	b500      	push	{lr}
 80015d6:	b083      	sub	sp, #12
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80015d8:	4b12      	ldr	r3, [pc, #72]	; (8001624 <MX_DMA_Init+0x50>)
 80015da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015dc:	f042 0204 	orr.w	r2, r2, #4
 80015e0:	649a      	str	r2, [r3, #72]	; 0x48
 80015e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015e4:	f002 0204 	and.w	r2, r2, #4
 80015e8:	9200      	str	r2, [sp, #0]
 80015ea:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015ee:	f042 0201 	orr.w	r2, r2, #1
 80015f2:	649a      	str	r2, [r3, #72]	; 0x48
 80015f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	9301      	str	r3, [sp, #4]
 80015fc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015fe:	2200      	movs	r2, #0
 8001600:	4611      	mov	r1, r2
 8001602:	200b      	movs	r0, #11
 8001604:	f002 f96e 	bl	80038e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001608:	200b      	movs	r0, #11
 800160a:	f002 f9a3 	bl	8003954 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	4611      	mov	r1, r2
 8001612:	200c      	movs	r0, #12
 8001614:	f002 f966 	bl	80038e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001618:	200c      	movs	r0, #12
 800161a:	f002 f99b 	bl	8003954 <HAL_NVIC_EnableIRQ>
}
 800161e:	b003      	add	sp, #12
 8001620:	f85d fb04 	ldr.w	pc, [sp], #4
 8001624:	40021000 	.word	0x40021000

08001628 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001628:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800162a:	e7fe      	b.n	800162a <Error_Handler+0x2>

0800162c <MX_LPUART1_UART_Init>:
{
 800162c:	b508      	push	{r3, lr}
  hlpuart1.Instance = LPUART1;
 800162e:	4815      	ldr	r0, [pc, #84]	; (8001684 <MX_LPUART1_UART_Init+0x58>)
 8001630:	4b15      	ldr	r3, [pc, #84]	; (8001688 <MX_LPUART1_UART_Init+0x5c>)
 8001632:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001634:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001638:	6043      	str	r3, [r0, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800163a:	2300      	movs	r3, #0
 800163c:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800163e:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001640:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001642:	220c      	movs	r2, #12
 8001644:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001646:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001648:	6203      	str	r3, [r0, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800164a:	6243      	str	r3, [r0, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800164c:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800164e:	f004 fe86 	bl	800635e <HAL_UART_Init>
 8001652:	b970      	cbnz	r0, 8001672 <MX_LPUART1_UART_Init+0x46>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001654:	2100      	movs	r1, #0
 8001656:	480b      	ldr	r0, [pc, #44]	; (8001684 <MX_LPUART1_UART_Init+0x58>)
 8001658:	f004 fef9 	bl	800644e <HAL_UARTEx_SetTxFifoThreshold>
 800165c:	b958      	cbnz	r0, 8001676 <MX_LPUART1_UART_Init+0x4a>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800165e:	2100      	movs	r1, #0
 8001660:	4808      	ldr	r0, [pc, #32]	; (8001684 <MX_LPUART1_UART_Init+0x58>)
 8001662:	f004 ff19 	bl	8006498 <HAL_UARTEx_SetRxFifoThreshold>
 8001666:	b940      	cbnz	r0, 800167a <MX_LPUART1_UART_Init+0x4e>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001668:	4806      	ldr	r0, [pc, #24]	; (8001684 <MX_LPUART1_UART_Init+0x58>)
 800166a:	f004 fed1 	bl	8006410 <HAL_UARTEx_DisableFifoMode>
 800166e:	b930      	cbnz	r0, 800167e <MX_LPUART1_UART_Init+0x52>
}
 8001670:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001672:	f7ff ffd9 	bl	8001628 <Error_Handler>
    Error_Handler();
 8001676:	f7ff ffd7 	bl	8001628 <Error_Handler>
    Error_Handler();
 800167a:	f7ff ffd5 	bl	8001628 <Error_Handler>
    Error_Handler();
 800167e:	f7ff ffd3 	bl	8001628 <Error_Handler>
 8001682:	bf00      	nop
 8001684:	200002c4 	.word	0x200002c4
 8001688:	40008000 	.word	0x40008000

0800168c <MX_ADC1_Init>:
{
 800168c:	b510      	push	{r4, lr}
 800168e:	b09a      	sub	sp, #104	; 0x68
  ADC_MultiModeTypeDef multimode = {0};
 8001690:	2400      	movs	r4, #0
 8001692:	9417      	str	r4, [sp, #92]	; 0x5c
 8001694:	9418      	str	r4, [sp, #96]	; 0x60
 8001696:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_ChannelConfTypeDef sConfig = {0};
 8001698:	2220      	movs	r2, #32
 800169a:	4621      	mov	r1, r4
 800169c:	a80f      	add	r0, sp, #60	; 0x3c
 800169e:	f004 ff4b 	bl	8006538 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80016a2:	223c      	movs	r2, #60	; 0x3c
 80016a4:	4621      	mov	r1, r4
 80016a6:	4668      	mov	r0, sp
 80016a8:	f004 ff46 	bl	8006538 <memset>
  hadc1.Instance = ADC1;
 80016ac:	4841      	ldr	r0, [pc, #260]	; (80017b4 <MX_ADC1_Init+0x128>)
 80016ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80016b2:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016b4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80016b8:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016ba:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016bc:	60c4      	str	r4, [r0, #12]
  hadc1.Init.GainCompensation = 0;
 80016be:	6104      	str	r4, [r0, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80016c0:	2301      	movs	r3, #1
 80016c2:	6143      	str	r3, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016c4:	2204      	movs	r2, #4
 80016c6:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80016c8:	7704      	strb	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80016ca:	7743      	strb	r3, [r0, #29]
  hadc1.Init.NbrOfConversion = 2;
 80016cc:	2202      	movs	r2, #2
 80016ce:	6202      	str	r2, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016d0:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016d4:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016d6:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80016d8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80016dc:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80016de:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016e2:	f000 fd67 	bl	80021b4 <HAL_ADC_Init>
 80016e6:	2800      	cmp	r0, #0
 80016e8:	d155      	bne.n	8001796 <MX_ADC1_Init+0x10a>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80016ea:	2300      	movs	r3, #0
 80016ec:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80016ee:	a917      	add	r1, sp, #92	; 0x5c
 80016f0:	4830      	ldr	r0, [pc, #192]	; (80017b4 <MX_ADC1_Init+0x128>)
 80016f2:	f001 fffb 	bl	80036ec <HAL_ADCEx_MultiModeConfigChannel>
 80016f6:	2800      	cmp	r0, #0
 80016f8:	d14f      	bne.n	800179a <MX_ADC1_Init+0x10e>
  sConfig.Channel = ADC_CHANNEL_2;
 80016fa:	4b2f      	ldr	r3, [pc, #188]	; (80017b8 <MX_ADC1_Init+0x12c>)
 80016fc:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016fe:	2306      	movs	r3, #6
 8001700:	9310      	str	r3, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001702:	2300      	movs	r3, #0
 8001704:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001706:	227f      	movs	r2, #127	; 0x7f
 8001708:	9212      	str	r2, [sp, #72]	; 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800170a:	2204      	movs	r2, #4
 800170c:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfig.Offset = 0;
 800170e:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001710:	a90f      	add	r1, sp, #60	; 0x3c
 8001712:	4828      	ldr	r0, [pc, #160]	; (80017b4 <MX_ADC1_Init+0x128>)
 8001714:	f001 f870 	bl	80027f8 <HAL_ADC_ConfigChannel>
 8001718:	2800      	cmp	r0, #0
 800171a:	d140      	bne.n	800179e <MX_ADC1_Init+0x112>
  sConfig.Channel = ADC_CHANNEL_12;
 800171c:	4b27      	ldr	r3, [pc, #156]	; (80017bc <MX_ADC1_Init+0x130>)
 800171e:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001720:	230c      	movs	r3, #12
 8001722:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001724:	a90f      	add	r1, sp, #60	; 0x3c
 8001726:	4823      	ldr	r0, [pc, #140]	; (80017b4 <MX_ADC1_Init+0x128>)
 8001728:	f001 f866 	bl	80027f8 <HAL_ADC_ConfigChannel>
 800172c:	2800      	cmp	r0, #0
 800172e:	d138      	bne.n	80017a2 <MX_ADC1_Init+0x116>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001730:	4b23      	ldr	r3, [pc, #140]	; (80017c0 <MX_ADC1_Init+0x134>)
 8001732:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001734:	2309      	movs	r3, #9
 8001736:	9301      	str	r3, [sp, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001738:	2300      	movs	r3, #0
 800173a:	9302      	str	r3, [sp, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 800173c:	227f      	movs	r2, #127	; 0x7f
 800173e:	9203      	str	r2, [sp, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001740:	2204      	movs	r2, #4
 8001742:	9204      	str	r2, [sp, #16]
  sConfigInjected.InjectedOffset = 0;
 8001744:	9305      	str	r3, [sp, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8001746:	2203      	movs	r2, #3
 8001748:	9208      	str	r2, [sp, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800174a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 800174e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001752:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001756:	2280      	movs	r2, #128	; 0x80
 8001758:	920a      	str	r2, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800175a:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800175c:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001760:	4669      	mov	r1, sp
 8001762:	4814      	ldr	r0, [pc, #80]	; (80017b4 <MX_ADC1_Init+0x128>)
 8001764:	f001 fc8a 	bl	800307c <HAL_ADCEx_InjectedConfigChannel>
 8001768:	b9e8      	cbnz	r0, 80017a6 <MX_ADC1_Init+0x11a>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 800176a:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <MX_ADC1_Init+0x138>)
 800176c:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800176e:	f240 130f 	movw	r3, #271	; 0x10f
 8001772:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001774:	4669      	mov	r1, sp
 8001776:	480f      	ldr	r0, [pc, #60]	; (80017b4 <MX_ADC1_Init+0x128>)
 8001778:	f001 fc80 	bl	800307c <HAL_ADCEx_InjectedConfigChannel>
 800177c:	b9a8      	cbnz	r0, 80017aa <MX_ADC1_Init+0x11e>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 800177e:	4b12      	ldr	r3, [pc, #72]	; (80017c8 <MX_ADC1_Init+0x13c>)
 8001780:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001782:	f240 2315 	movw	r3, #533	; 0x215
 8001786:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001788:	4669      	mov	r1, sp
 800178a:	480a      	ldr	r0, [pc, #40]	; (80017b4 <MX_ADC1_Init+0x128>)
 800178c:	f001 fc76 	bl	800307c <HAL_ADCEx_InjectedConfigChannel>
 8001790:	b968      	cbnz	r0, 80017ae <MX_ADC1_Init+0x122>
}
 8001792:	b01a      	add	sp, #104	; 0x68
 8001794:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001796:	f7ff ff47 	bl	8001628 <Error_Handler>
    Error_Handler();
 800179a:	f7ff ff45 	bl	8001628 <Error_Handler>
    Error_Handler();
 800179e:	f7ff ff43 	bl	8001628 <Error_Handler>
    Error_Handler();
 80017a2:	f7ff ff41 	bl	8001628 <Error_Handler>
    Error_Handler();
 80017a6:	f7ff ff3f 	bl	8001628 <Error_Handler>
    Error_Handler();
 80017aa:	f7ff ff3d 	bl	8001628 <Error_Handler>
    Error_Handler();
 80017ae:	f7ff ff3b 	bl	8001628 <Error_Handler>
 80017b2:	bf00      	nop
 80017b4:	20000184 	.word	0x20000184
 80017b8:	08600004 	.word	0x08600004
 80017bc:	32601000 	.word	0x32601000
 80017c0:	04300002 	.word	0x04300002
 80017c4:	1d500080 	.word	0x1d500080
 80017c8:	19200040 	.word	0x19200040

080017cc <MX_TIM1_Init>:
{
 80017cc:	b510      	push	{r4, lr}
 80017ce:	b098      	sub	sp, #96	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d0:	2400      	movs	r4, #0
 80017d2:	9415      	str	r4, [sp, #84]	; 0x54
 80017d4:	9416      	str	r4, [sp, #88]	; 0x58
 80017d6:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017d8:	940e      	str	r4, [sp, #56]	; 0x38
 80017da:	940f      	str	r4, [sp, #60]	; 0x3c
 80017dc:	9410      	str	r4, [sp, #64]	; 0x40
 80017de:	9411      	str	r4, [sp, #68]	; 0x44
 80017e0:	9412      	str	r4, [sp, #72]	; 0x48
 80017e2:	9413      	str	r4, [sp, #76]	; 0x4c
 80017e4:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017e6:	2234      	movs	r2, #52	; 0x34
 80017e8:	4621      	mov	r1, r4
 80017ea:	a801      	add	r0, sp, #4
 80017ec:	f004 fea4 	bl	8006538 <memset>
  htim1.Instance = TIM1;
 80017f0:	4835      	ldr	r0, [pc, #212]	; (80018c8 <MX_TIM1_Init+0xfc>)
 80017f2:	4b36      	ldr	r3, [pc, #216]	; (80018cc <MX_TIM1_Init+0x100>)
 80017f4:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 80017f6:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80017f8:	2320      	movs	r3, #32
 80017fa:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 4999;
 80017fc:	f241 3387 	movw	r3, #4999	; 0x1387
 8001800:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001802:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001804:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001806:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001808:	f003 fdf6 	bl	80053f8 <HAL_TIM_PWM_Init>
 800180c:	2800      	cmp	r0, #0
 800180e:	d14c      	bne.n	80018aa <MX_TIM1_Init+0xde>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001810:	2370      	movs	r3, #112	; 0x70
 8001812:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001814:	2300      	movs	r3, #0
 8001816:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001818:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800181a:	a915      	add	r1, sp, #84	; 0x54
 800181c:	482a      	ldr	r0, [pc, #168]	; (80018c8 <MX_TIM1_Init+0xfc>)
 800181e:	f004 fa0d 	bl	8005c3c <HAL_TIMEx_MasterConfigSynchronization>
 8001822:	2800      	cmp	r0, #0
 8001824:	d143      	bne.n	80018ae <MX_TIM1_Init+0xe2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001826:	2360      	movs	r3, #96	; 0x60
 8001828:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800182a:	2200      	movs	r2, #0
 800182c:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800182e:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001830:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001832:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001834:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001836:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001838:	a90e      	add	r1, sp, #56	; 0x38
 800183a:	4823      	ldr	r0, [pc, #140]	; (80018c8 <MX_TIM1_Init+0xfc>)
 800183c:	f003 fe8a 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 8001840:	2800      	cmp	r0, #0
 8001842:	d136      	bne.n	80018b2 <MX_TIM1_Init+0xe6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001844:	2204      	movs	r2, #4
 8001846:	a90e      	add	r1, sp, #56	; 0x38
 8001848:	481f      	ldr	r0, [pc, #124]	; (80018c8 <MX_TIM1_Init+0xfc>)
 800184a:	f003 fe83 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 800184e:	2800      	cmp	r0, #0
 8001850:	d131      	bne.n	80018b6 <MX_TIM1_Init+0xea>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001852:	2208      	movs	r2, #8
 8001854:	a90e      	add	r1, sp, #56	; 0x38
 8001856:	481c      	ldr	r0, [pc, #112]	; (80018c8 <MX_TIM1_Init+0xfc>)
 8001858:	f003 fe7c 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 800185c:	2800      	cmp	r0, #0
 800185e:	d12c      	bne.n	80018ba <MX_TIM1_Init+0xee>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001860:	2370      	movs	r3, #112	; 0x70
 8001862:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001864:	220c      	movs	r2, #12
 8001866:	a90e      	add	r1, sp, #56	; 0x38
 8001868:	4817      	ldr	r0, [pc, #92]	; (80018c8 <MX_TIM1_Init+0xfc>)
 800186a:	f003 fe73 	bl	8005554 <HAL_TIM_PWM_ConfigChannel>
 800186e:	bb30      	cbnz	r0, 80018be <MX_TIM1_Init+0xf2>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001874:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001876:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 100;
 8001878:	2264      	movs	r2, #100	; 0x64
 800187a:	9204      	str	r2, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800187c:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800187e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001882:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001884:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001886:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001888:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800188a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800188e:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001890:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001892:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001894:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001896:	a901      	add	r1, sp, #4
 8001898:	480b      	ldr	r0, [pc, #44]	; (80018c8 <MX_TIM1_Init+0xfc>)
 800189a:	f004 fa25 	bl	8005ce8 <HAL_TIMEx_ConfigBreakDeadTime>
 800189e:	b980      	cbnz	r0, 80018c2 <MX_TIM1_Init+0xf6>
  HAL_TIM_MspPostInit(&htim1);
 80018a0:	4809      	ldr	r0, [pc, #36]	; (80018c8 <MX_TIM1_Init+0xfc>)
 80018a2:	f000 fb37 	bl	8001f14 <HAL_TIM_MspPostInit>
}
 80018a6:	b018      	add	sp, #96	; 0x60
 80018a8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80018aa:	f7ff febd 	bl	8001628 <Error_Handler>
    Error_Handler();
 80018ae:	f7ff febb 	bl	8001628 <Error_Handler>
    Error_Handler();
 80018b2:	f7ff feb9 	bl	8001628 <Error_Handler>
    Error_Handler();
 80018b6:	f7ff feb7 	bl	8001628 <Error_Handler>
    Error_Handler();
 80018ba:	f7ff feb5 	bl	8001628 <Error_Handler>
    Error_Handler();
 80018be:	f7ff feb3 	bl	8001628 <Error_Handler>
    Error_Handler();
 80018c2:	f7ff feb1 	bl	8001628 <Error_Handler>
 80018c6:	bf00      	nop
 80018c8:	20000354 	.word	0x20000354
 80018cc:	40012c00 	.word	0x40012c00

080018d0 <MX_TIM2_Init>:
{
 80018d0:	b500      	push	{lr}
 80018d2:	b089      	sub	sp, #36	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d4:	2300      	movs	r3, #0
 80018d6:	9305      	str	r3, [sp, #20]
 80018d8:	9306      	str	r3, [sp, #24]
 80018da:	9307      	str	r3, [sp, #28]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80018dc:	9301      	str	r3, [sp, #4]
 80018de:	9302      	str	r3, [sp, #8]
 80018e0:	9303      	str	r3, [sp, #12]
 80018e2:	9304      	str	r3, [sp, #16]
  htim2.Instance = TIM2;
 80018e4:	481d      	ldr	r0, [pc, #116]	; (800195c <MX_TIM2_Init+0x8c>)
 80018e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018ea:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 80018ec:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ee:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4.294967295E9;
 80018f0:	f04f 32ff 	mov.w	r2, #4294967295
 80018f4:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018f6:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80018fa:	f003 fdad 	bl	8005458 <HAL_TIM_IC_Init>
 80018fe:	bb10      	cbnz	r0, 8001946 <MX_TIM2_Init+0x76>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001900:	2300      	movs	r3, #0
 8001902:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001904:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001906:	a905      	add	r1, sp, #20
 8001908:	4814      	ldr	r0, [pc, #80]	; (800195c <MX_TIM2_Init+0x8c>)
 800190a:	f004 f997 	bl	8005c3c <HAL_TIMEx_MasterConfigSynchronization>
 800190e:	b9e0      	cbnz	r0, 800194a <MX_TIM2_Init+0x7a>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001910:	2200      	movs	r2, #0
 8001912:	9201      	str	r2, [sp, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001914:	2301      	movs	r3, #1
 8001916:	9302      	str	r3, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001918:	9203      	str	r2, [sp, #12]
  sConfigIC.ICFilter = 1;
 800191a:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800191c:	a901      	add	r1, sp, #4
 800191e:	480f      	ldr	r0, [pc, #60]	; (800195c <MX_TIM2_Init+0x8c>)
 8001920:	f003 fef4 	bl	800570c <HAL_TIM_IC_ConfigChannel>
 8001924:	b998      	cbnz	r0, 800194e <MX_TIM2_Init+0x7e>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001926:	2204      	movs	r2, #4
 8001928:	eb0d 0102 	add.w	r1, sp, r2
 800192c:	480b      	ldr	r0, [pc, #44]	; (800195c <MX_TIM2_Init+0x8c>)
 800192e:	f003 feed 	bl	800570c <HAL_TIM_IC_ConfigChannel>
 8001932:	b970      	cbnz	r0, 8001952 <MX_TIM2_Init+0x82>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001934:	2208      	movs	r2, #8
 8001936:	a901      	add	r1, sp, #4
 8001938:	4808      	ldr	r0, [pc, #32]	; (800195c <MX_TIM2_Init+0x8c>)
 800193a:	f003 fee7 	bl	800570c <HAL_TIM_IC_ConfigChannel>
 800193e:	b950      	cbnz	r0, 8001956 <MX_TIM2_Init+0x86>
}
 8001940:	b009      	add	sp, #36	; 0x24
 8001942:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001946:	f7ff fe6f 	bl	8001628 <Error_Handler>
    Error_Handler();
 800194a:	f7ff fe6d 	bl	8001628 <Error_Handler>
    Error_Handler();
 800194e:	f7ff fe6b 	bl	8001628 <Error_Handler>
    Error_Handler();
 8001952:	f7ff fe69 	bl	8001628 <Error_Handler>
    Error_Handler();
 8001956:	f7ff fe67 	bl	8001628 <Error_Handler>
 800195a:	bf00      	nop
 800195c:	200003a0 	.word	0x200003a0

08001960 <MX_DAC1_Init>:
{
 8001960:	b500      	push	{lr}
 8001962:	b08d      	sub	sp, #52	; 0x34
  DAC_ChannelConfTypeDef sConfig = {0};
 8001964:	2230      	movs	r2, #48	; 0x30
 8001966:	2100      	movs	r1, #0
 8001968:	4668      	mov	r0, sp
 800196a:	f004 fde5 	bl	8006538 <memset>
  hdac1.Instance = DAC1;
 800196e:	4810      	ldr	r0, [pc, #64]	; (80019b0 <MX_DAC1_Init+0x50>)
 8001970:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <MX_DAC1_Init+0x54>)
 8001972:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001974:	f002 f810 	bl	8003998 <HAL_DAC_Init>
 8001978:	b9a8      	cbnz	r0, 80019a6 <MX_DAC1_Init+0x46>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800197a:	2302      	movs	r3, #2
 800197c:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800197e:	2200      	movs	r2, #0
 8001980:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001984:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001988:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 800198a:	9303      	str	r3, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800198c:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800198e:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001990:	2301      	movs	r3, #1
 8001992:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001994:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001996:	4669      	mov	r1, sp
 8001998:	4805      	ldr	r0, [pc, #20]	; (80019b0 <MX_DAC1_Init+0x50>)
 800199a:	f002 f85d 	bl	8003a58 <HAL_DAC_ConfigChannel>
 800199e:	b920      	cbnz	r0, 80019aa <MX_DAC1_Init+0x4a>
}
 80019a0:	b00d      	add	sp, #52	; 0x34
 80019a2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80019a6:	f7ff fe3f 	bl	8001628 <Error_Handler>
    Error_Handler();
 80019aa:	f7ff fe3d 	bl	8001628 <Error_Handler>
 80019ae:	bf00      	nop
 80019b0:	200001f0 	.word	0x200001f0
 80019b4:	50000800 	.word	0x50000800

080019b8 <MX_TIM7_Init>:
{
 80019b8:	b500      	push	{lr}
 80019ba:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019bc:	2300      	movs	r3, #0
 80019be:	9301      	str	r3, [sp, #4]
 80019c0:	9302      	str	r3, [sp, #8]
 80019c2:	9303      	str	r3, [sp, #12]
  htim7.Instance = TIM7;
 80019c4:	480d      	ldr	r0, [pc, #52]	; (80019fc <MX_TIM7_Init+0x44>)
 80019c6:	4a0e      	ldr	r2, [pc, #56]	; (8001a00 <MX_TIM7_Init+0x48>)
 80019c8:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 0;
 80019ca:	6043      	str	r3, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019cc:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 4999;
 80019ce:	f241 3287 	movw	r2, #4999	; 0x1387
 80019d2:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80019d6:	f003 fcdf 	bl	8005398 <HAL_TIM_Base_Init>
 80019da:	b958      	cbnz	r0, 80019f4 <MX_TIM7_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80019dc:	2320      	movs	r3, #32
 80019de:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80019e4:	a901      	add	r1, sp, #4
 80019e6:	4805      	ldr	r0, [pc, #20]	; (80019fc <MX_TIM7_Init+0x44>)
 80019e8:	f004 f928 	bl	8005c3c <HAL_TIMEx_MasterConfigSynchronization>
 80019ec:	b920      	cbnz	r0, 80019f8 <MX_TIM7_Init+0x40>
}
 80019ee:	b005      	add	sp, #20
 80019f0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80019f4:	f7ff fe18 	bl	8001628 <Error_Handler>
    Error_Handler();
 80019f8:	f7ff fe16 	bl	8001628 <Error_Handler>
 80019fc:	200003ec 	.word	0x200003ec
 8001a00:	40001400 	.word	0x40001400

08001a04 <SystemClock_Config>:
{
 8001a04:	b500      	push	{lr}
 8001a06:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a08:	2238      	movs	r2, #56	; 0x38
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	a806      	add	r0, sp, #24
 8001a0e:	f004 fd93 	bl	8006538 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a12:	2000      	movs	r0, #0
 8001a14:	9001      	str	r0, [sp, #4]
 8001a16:	9002      	str	r0, [sp, #8]
 8001a18:	9003      	str	r0, [sp, #12]
 8001a1a:	9004      	str	r0, [sp, #16]
 8001a1c:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001a1e:	f002 fb99 	bl	8004154 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a22:	2302      	movs	r3, #2
 8001a24:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a2a:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a2c:	2240      	movs	r2, #64	; 0x40
 8001a2e:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a30:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a32:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001a34:	2204      	movs	r2, #4
 8001a36:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001a38:	2255      	movs	r2, #85	; 0x55
 8001a3a:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a3c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a3e:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a40:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a42:	a806      	add	r0, sp, #24
 8001a44:	f002 fc40 	bl	80042c8 <HAL_RCC_OscConfig>
 8001a48:	b980      	cbnz	r0, 8001a6c <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a4a:	230f      	movs	r3, #15
 8001a4c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a52:	2300      	movs	r3, #0
 8001a54:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a56:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a58:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a5a:	2104      	movs	r1, #4
 8001a5c:	eb0d 0001 	add.w	r0, sp, r1
 8001a60:	f002 feea 	bl	8004838 <HAL_RCC_ClockConfig>
 8001a64:	b920      	cbnz	r0, 8001a70 <SystemClock_Config+0x6c>
}
 8001a66:	b015      	add	sp, #84	; 0x54
 8001a68:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001a6c:	f7ff fddc 	bl	8001628 <Error_Handler>
    Error_Handler();
 8001a70:	f7ff fdda 	bl	8001628 <Error_Handler>

08001a74 <main>:
{
 8001a74:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 8001a76:	f000 fb67 	bl	8002148 <HAL_Init>
  SystemClock_Config();
 8001a7a:	f7ff ffc3 	bl	8001a04 <SystemClock_Config>
  MX_GPIO_Init();
 8001a7e:	f7ff fd41 	bl	8001504 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a82:	f7ff fda7 	bl	80015d4 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8001a86:	f7ff fdd1 	bl	800162c <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8001a8a:	f7ff fdff 	bl	800168c <MX_ADC1_Init>
  MX_TIM1_Init();
 8001a8e:	f7ff fe9d 	bl	80017cc <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a92:	f7ff ff1d 	bl	80018d0 <MX_TIM2_Init>
  MX_DAC1_Init();
 8001a96:	f7ff ff63 	bl	8001960 <MX_DAC1_Init>
  MX_TIM7_Init();
 8001a9a:	f7ff ff8d 	bl	80019b8 <MX_TIM7_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8001a9e:	4c3d      	ldr	r4, [pc, #244]	; (8001b94 <main+0x120>)
 8001aa0:	4620      	mov	r0, r4
 8001aa2:	f003 fba9 	bl	80051f8 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001aa6:	4d3c      	ldr	r5, [pc, #240]	; (8001b98 <main+0x124>)
 8001aa8:	4628      	mov	r0, r5
 8001aaa:	f001 fa29 	bl	8002f00 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001aae:	4e3b      	ldr	r6, [pc, #236]	; (8001b9c <main+0x128>)
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ab6:	4630      	mov	r0, r6
 8001ab8:	f002 fb2f 	bl	800411a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001abc:	2201      	movs	r2, #1
 8001abe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ac2:	4630      	mov	r0, r6
 8001ac4:	f002 fb29 	bl	800411a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ace:	4630      	mov	r0, r6
 8001ad0:	f002 fb23 	bl	800411a <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	f003 fe8a 	bl	80057f0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001adc:	2100      	movs	r1, #0
 8001ade:	4620      	mov	r0, r4
 8001ae0:	f004 f82a 	bl	8005b38 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001ae4:	2104      	movs	r1, #4
 8001ae6:	4620      	mov	r0, r4
 8001ae8:	f003 fe82 	bl	80057f0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001aec:	2104      	movs	r1, #4
 8001aee:	4620      	mov	r0, r4
 8001af0:	f004 f822 	bl	8005b38 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001af4:	2108      	movs	r1, #8
 8001af6:	4620      	mov	r0, r4
 8001af8:	f003 fe7a 	bl	80057f0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001afc:	2108      	movs	r1, #8
 8001afe:	4620      	mov	r0, r4
 8001b00:	f004 f81a 	bl	8005b38 <HAL_TIMEx_PWMN_Start>
  TIM1 -> RCR = 1;
 8001b04:	4b26      	ldr	r3, [pc, #152]	; (8001ba0 <main+0x12c>)
 8001b06:	2601      	movs	r6, #1
 8001b08:	631e      	str	r6, [r3, #48]	; 0x30
  TIM1 -> EGR  |= TIM_EGR_UG;
 8001b0a:	695a      	ldr	r2, [r3, #20]
 8001b0c:	4332      	orrs	r2, r6
 8001b0e:	615a      	str	r2, [r3, #20]
  TIM1 -> CNT = TIM1 -> ARR;
 8001b10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b12:	625a      	str	r2, [r3, #36]	; 0x24
  TIM1 -> CR1 &= ~(TIM_CR1_CMS);
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001b1a:	601a      	str	r2, [r3, #0]
  TIM1 -> CR1 |= TIM_CR1_DIR;
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	f042 0210 	orr.w	r2, r2, #16
 8001b22:	601a      	str	r2, [r3, #0]
  TIM1 -> CR1 |= TIM_CR1_CMS;
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001b2a:	601a      	str	r2, [r3, #0]
  TIM1 -> CCR4 = (TIM1 -> ARR) - 40;//for Carrier Top Interrupt
 8001b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b2e:	3a28      	subs	r2, #40	; 0x28
 8001b30:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_Base_Start_IT(&htim2);
 8001b32:	4c1c      	ldr	r4, [pc, #112]	; (8001ba4 <main+0x130>)
 8001b34:	4620      	mov	r0, r4
 8001b36:	f003 fb5f 	bl	80051f8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	f003 ff0f 	bl	8005960 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8001b42:	2104      	movs	r1, #4
 8001b44:	4620      	mov	r0, r4
 8001b46:	f003 ff0b 	bl	8005960 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8001b4a:	2108      	movs	r1, #8
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	f003 ff07 	bl	8005960 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start(&htim7);
 8001b52:	4c15      	ldr	r4, [pc, #84]	; (8001ba8 <main+0x134>)
 8001b54:	4620      	mov	r0, r4
 8001b56:	f003 fb09 	bl	800516c <HAL_TIM_Base_Start>
  HAL_TIM_GenerateEvent(&htim7, TIM_EVENTSOURCE_UPDATE);
 8001b5a:	4631      	mov	r1, r6
 8001b5c:	4620      	mov	r0, r4
 8001b5e:	f003 fb95 	bl	800528c <HAL_TIM_GenerateEvent>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 8001b62:	2202      	movs	r2, #2
 8001b64:	4911      	ldr	r1, [pc, #68]	; (8001bac <main+0x138>)
 8001b66:	4628      	mov	r0, r5
 8001b68:	f001 f92e 	bl	8002dc8 <HAL_ADC_Start_DMA>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001b6c:	4c10      	ldr	r4, [pc, #64]	; (8001bb0 <main+0x13c>)
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4620      	mov	r0, r4
 8001b72:	f001 ff23 	bl	80039bc <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 8001b76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	4620      	mov	r0, r4
 8001b80:	f001 ff51 	bl	8003a26 <HAL_DAC_SetValue>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 8001b84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b88:	2200      	movs	r2, #0
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	4808      	ldr	r0, [pc, #32]	; (8001bb0 <main+0x13c>)
 8001b8e:	f001 ff4a 	bl	8003a26 <HAL_DAC_SetValue>
  while (1)
 8001b92:	e7f7      	b.n	8001b84 <main+0x110>
 8001b94:	20000354 	.word	0x20000354
 8001b98:	20000184 	.word	0x20000184
 8001b9c:	48000800 	.word	0x48000800
 8001ba0:	40012c00 	.word	0x40012c00
 8001ba4:	200003a0 	.word	0x200003a0
 8001ba8:	200003ec 	.word	0x200003ec
 8001bac:	2000008c 	.word	0x2000008c
 8001bb0:	200001f0 	.word	0x200001f0

08001bb4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bb4:	b500      	push	{lr}
 8001bb6:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <HAL_MspInit+0x34>)
 8001bba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bbc:	f042 0201 	orr.w	r2, r2, #1
 8001bc0:	661a      	str	r2, [r3, #96]	; 0x60
 8001bc2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bc4:	f002 0201 	and.w	r2, r2, #1
 8001bc8:	9200      	str	r2, [sp, #0]
 8001bca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bcc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001bd2:	659a      	str	r2, [r3, #88]	; 0x58
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bda:	9301      	str	r3, [sp, #4]
 8001bdc:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001bde:	f002 fb3f 	bl	8004260 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001be2:	b003      	add	sp, #12
 8001be4:	f85d fb04 	ldr.w	pc, [sp], #4
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bec:	b570      	push	{r4, r5, r6, lr}
 8001bee:	b09e      	sub	sp, #120	; 0x78
 8001bf0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	9119      	str	r1, [sp, #100]	; 0x64
 8001bf6:	911a      	str	r1, [sp, #104]	; 0x68
 8001bf8:	911b      	str	r1, [sp, #108]	; 0x6c
 8001bfa:	911c      	str	r1, [sp, #112]	; 0x70
 8001bfc:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bfe:	2254      	movs	r2, #84	; 0x54
 8001c00:	a804      	add	r0, sp, #16
 8001c02:	f004 fc99 	bl	8006538 <memset>
  if(hadc->Instance==ADC1)
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c0c:	d001      	beq.n	8001c12 <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c0e:	b01e      	add	sp, #120	; 0x78
 8001c10:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001c12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c16:	9304      	str	r3, [sp, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001c18:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001c1c:	9315      	str	r3, [sp, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c1e:	a804      	add	r0, sp, #16
 8001c20:	f002 ff30 	bl	8004a84 <HAL_RCCEx_PeriphCLKConfig>
 8001c24:	2800      	cmp	r0, #0
 8001c26:	d15f      	bne.n	8001ce8 <HAL_ADC_MspInit+0xfc>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c28:	4b32      	ldr	r3, [pc, #200]	; (8001cf4 <HAL_ADC_MspInit+0x108>)
 8001c2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c30:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c34:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001c38:	9200      	str	r2, [sp, #0]
 8001c3a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c3e:	f042 0204 	orr.w	r2, r2, #4
 8001c42:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c46:	f002 0204 	and.w	r2, r2, #4
 8001c4a:	9201      	str	r2, [sp, #4]
 8001c4c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c50:	f042 0201 	orr.w	r2, r2, #1
 8001c54:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c58:	f002 0201 	and.w	r2, r2, #1
 8001c5c:	9202      	str	r2, [sp, #8]
 8001c5e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c62:	f042 0202 	orr.w	r2, r2, #2
 8001c66:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	9303      	str	r3, [sp, #12]
 8001c70:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001c72:	2307      	movs	r3, #7
 8001c74:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c76:	2603      	movs	r6, #3
 8001c78:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2500      	movs	r5, #0
 8001c7c:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7e:	a919      	add	r1, sp, #100	; 0x64
 8001c80:	481d      	ldr	r0, [pc, #116]	; (8001cf8 <HAL_ADC_MspInit+0x10c>)
 8001c82:	f002 f959 	bl	8003f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c86:	9619      	str	r6, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c88:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8c:	a919      	add	r1, sp, #100	; 0x64
 8001c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c92:	f002 f951 	bl	8003f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c96:	2302      	movs	r3, #2
 8001c98:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c9a:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	951b      	str	r5, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9e:	a919      	add	r1, sp, #100	; 0x64
 8001ca0:	4816      	ldr	r0, [pc, #88]	; (8001cfc <HAL_ADC_MspInit+0x110>)
 8001ca2:	f002 f949 	bl	8003f38 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8001ca6:	4816      	ldr	r0, [pc, #88]	; (8001d00 <HAL_ADC_MspInit+0x114>)
 8001ca8:	4b16      	ldr	r3, [pc, #88]	; (8001d04 <HAL_ADC_MspInit+0x118>)
 8001caa:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001cac:	2305      	movs	r3, #5
 8001cae:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cb0:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cb2:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cbc:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cc2:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001cc4:	2320      	movs	r3, #32
 8001cc6:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001cc8:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001cca:	f002 f81d 	bl	8003d08 <HAL_DMA_Init>
 8001cce:	b970      	cbnz	r0, 8001cee <HAL_ADC_MspInit+0x102>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <HAL_ADC_MspInit+0x114>)
 8001cd2:	6563      	str	r3, [r4, #84]	; 0x54
 8001cd4:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	4611      	mov	r1, r2
 8001cda:	2012      	movs	r0, #18
 8001cdc:	f001 fe02 	bl	80038e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001ce0:	2012      	movs	r0, #18
 8001ce2:	f001 fe37 	bl	8003954 <HAL_NVIC_EnableIRQ>
}
 8001ce6:	e792      	b.n	8001c0e <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8001ce8:	f7ff fc9e 	bl	8001628 <Error_Handler>
 8001cec:	e79c      	b.n	8001c28 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 8001cee:	f7ff fc9b 	bl	8001628 <Error_Handler>
 8001cf2:	e7ed      	b.n	8001cd0 <HAL_ADC_MspInit+0xe4>
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	48000800 	.word	0x48000800
 8001cfc:	48000400 	.word	0x48000400
 8001d00:	20000204 	.word	0x20000204
 8001d04:	40020008 	.word	0x40020008

08001d08 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001d08:	b530      	push	{r4, r5, lr}
 8001d0a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	9303      	str	r3, [sp, #12]
 8001d10:	9304      	str	r3, [sp, #16]
 8001d12:	9305      	str	r3, [sp, #20]
 8001d14:	9306      	str	r3, [sp, #24]
 8001d16:	9307      	str	r3, [sp, #28]
  if(hdac->Instance==DAC1)
 8001d18:	6802      	ldr	r2, [r0, #0]
 8001d1a:	4b21      	ldr	r3, [pc, #132]	; (8001da0 <HAL_DAC_MspInit+0x98>)
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d001      	beq.n	8001d24 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001d20:	b009      	add	sp, #36	; 0x24
 8001d22:	bd30      	pop	{r4, r5, pc}
 8001d24:	4604      	mov	r4, r0
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001d26:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8001d2a:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001d2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d30:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001d34:	64da      	str	r2, [r3, #76]	; 0x4c
 8001d36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d38:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8001d3c:	9201      	str	r2, [sp, #4]
 8001d3e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d42:	f042 0201 	orr.w	r2, r2, #1
 8001d46:	64da      	str	r2, [r3, #76]	; 0x4c
 8001d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	9302      	str	r3, [sp, #8]
 8001d50:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d52:	2510      	movs	r5, #16
 8001d54:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d56:	2303      	movs	r3, #3
 8001d58:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5a:	a903      	add	r1, sp, #12
 8001d5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d60:	f002 f8ea 	bl	8003f38 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8001d64:	480f      	ldr	r0, [pc, #60]	; (8001da4 <HAL_DAC_MspInit+0x9c>)
 8001d66:	4b10      	ldr	r3, [pc, #64]	; (8001da8 <HAL_DAC_MspInit+0xa0>)
 8001d68:	6003      	str	r3, [r0, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8001d6a:	2306      	movs	r3, #6
 8001d6c:	6043      	str	r3, [r0, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d6e:	6085      	str	r5, [r0, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d70:	2300      	movs	r3, #0
 8001d72:	60c3      	str	r3, [r0, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001d74:	2280      	movs	r2, #128	; 0x80
 8001d76:	6102      	str	r2, [r0, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001d78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d7c:	6142      	str	r2, [r0, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d82:	6182      	str	r2, [r0, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001d84:	2220      	movs	r2, #32
 8001d86:	61c2      	str	r2, [r0, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001d88:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001d8a:	f001 ffbd 	bl	8003d08 <HAL_DMA_Init>
 8001d8e:	b918      	cbnz	r0, 8001d98 <HAL_DAC_MspInit+0x90>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001d90:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <HAL_DAC_MspInit+0x9c>)
 8001d92:	60a3      	str	r3, [r4, #8]
 8001d94:	629c      	str	r4, [r3, #40]	; 0x28
}
 8001d96:	e7c3      	b.n	8001d20 <HAL_DAC_MspInit+0x18>
      Error_Handler();
 8001d98:	f7ff fc46 	bl	8001628 <Error_Handler>
 8001d9c:	e7f8      	b.n	8001d90 <HAL_DAC_MspInit+0x88>
 8001d9e:	bf00      	nop
 8001da0:	50000800 	.word	0x50000800
 8001da4:	20000264 	.word	0x20000264
 8001da8:	4002001c 	.word	0x4002001c

08001dac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dac:	b510      	push	{r4, lr}
 8001dae:	b09c      	sub	sp, #112	; 0x70
 8001db0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db2:	2100      	movs	r1, #0
 8001db4:	9117      	str	r1, [sp, #92]	; 0x5c
 8001db6:	9118      	str	r1, [sp, #96]	; 0x60
 8001db8:	9119      	str	r1, [sp, #100]	; 0x64
 8001dba:	911a      	str	r1, [sp, #104]	; 0x68
 8001dbc:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dbe:	2254      	movs	r2, #84	; 0x54
 8001dc0:	a802      	add	r0, sp, #8
 8001dc2:	f004 fbb9 	bl	8006538 <memset>
  if(huart->Instance==LPUART1)
 8001dc6:	6822      	ldr	r2, [r4, #0]
 8001dc8:	4b17      	ldr	r3, [pc, #92]	; (8001e28 <HAL_UART_MspInit+0x7c>)
 8001dca:	429a      	cmp	r2, r3
 8001dcc:	d001      	beq.n	8001dd2 <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001dce:	b01c      	add	sp, #112	; 0x70
 8001dd0:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001dd2:	2320      	movs	r3, #32
 8001dd4:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dd6:	a802      	add	r0, sp, #8
 8001dd8:	f002 fe54 	bl	8004a84 <HAL_RCCEx_PeriphCLKConfig>
 8001ddc:	bb00      	cbnz	r0, 8001e20 <HAL_UART_MspInit+0x74>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001dde:	4b13      	ldr	r3, [pc, #76]	; (8001e2c <HAL_UART_MspInit+0x80>)
 8001de0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001de2:	f042 0201 	orr.w	r2, r2, #1
 8001de6:	65da      	str	r2, [r3, #92]	; 0x5c
 8001de8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001dea:	f002 0201 	and.w	r2, r2, #1
 8001dee:	9200      	str	r2, [sp, #0]
 8001df0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001df4:	f042 0201 	orr.w	r2, r2, #1
 8001df8:	64da      	str	r2, [r3, #76]	; 0x4c
 8001dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfc:	f003 0301 	and.w	r3, r3, #1
 8001e00:	9301      	str	r3, [sp, #4]
 8001e02:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001e04:	230c      	movs	r3, #12
 8001e06:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e08:	2202      	movs	r2, #2
 8001e0a:	9218      	str	r2, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	9219      	str	r2, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e10:	921a      	str	r2, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001e12:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e14:	a917      	add	r1, sp, #92	; 0x5c
 8001e16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e1a:	f002 f88d 	bl	8003f38 <HAL_GPIO_Init>
}
 8001e1e:	e7d6      	b.n	8001dce <HAL_UART_MspInit+0x22>
      Error_Handler();
 8001e20:	f7ff fc02 	bl	8001628 <Error_Handler>
 8001e24:	e7db      	b.n	8001dde <HAL_UART_MspInit+0x32>
 8001e26:	bf00      	nop
 8001e28:	40008000 	.word	0x40008000
 8001e2c:	40021000 	.word	0x40021000

08001e30 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8001e30:	6802      	ldr	r2, [r0, #0]
 8001e32:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <HAL_TIM_PWM_MspInit+0x28>)
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d000      	beq.n	8001e3a <HAL_TIM_PWM_MspInit+0xa>
 8001e38:	4770      	bx	lr
{
 8001e3a:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e3c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001e40:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e46:	661a      	str	r2, [r3, #96]	; 0x60
 8001e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e4e:	9301      	str	r3, [sp, #4]
 8001e50:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e52:	b002      	add	sp, #8
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	40012c00 	.word	0x40012c00

08001e5c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001e5c:	b530      	push	{r4, r5, lr}
 8001e5e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e60:	2300      	movs	r3, #0
 8001e62:	9303      	str	r3, [sp, #12]
 8001e64:	9304      	str	r3, [sp, #16]
 8001e66:	9305      	str	r3, [sp, #20]
 8001e68:	9306      	str	r3, [sp, #24]
 8001e6a:	9307      	str	r3, [sp, #28]
  if(htim_ic->Instance==TIM2)
 8001e6c:	6803      	ldr	r3, [r0, #0]
 8001e6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e72:	d001      	beq.n	8001e78 <HAL_TIM_IC_MspInit+0x1c>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e74:	b009      	add	sp, #36	; 0x24
 8001e76:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e78:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001e7c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e7e:	f042 0201 	orr.w	r2, r2, #1
 8001e82:	659a      	str	r2, [r3, #88]	; 0x58
 8001e84:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001e86:	f002 0201 	and.w	r2, r2, #1
 8001e8a:	9200      	str	r2, [sp, #0]
 8001e8c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e90:	f042 0202 	orr.w	r2, r2, #2
 8001e94:	64da      	str	r2, [r3, #76]	; 0x4c
 8001e96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001e98:	f002 0202 	and.w	r2, r2, #2
 8001e9c:	9201      	str	r2, [sp, #4]
 8001e9e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ea2:	f042 0201 	orr.w	r2, r2, #1
 8001ea6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	9302      	str	r3, [sp, #8]
 8001eb0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 8001eb2:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001eb6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb8:	2502      	movs	r5, #2
 8001eba:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ebc:	2401      	movs	r4, #1
 8001ebe:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec0:	a903      	add	r1, sp, #12
 8001ec2:	4808      	ldr	r0, [pc, #32]	; (8001ee4 <HAL_TIM_IC_MspInit+0x88>)
 8001ec4:	f002 f838 	bl	8003f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = H1_Pin;
 8001ec8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ecc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ed6:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 8001ed8:	a903      	add	r1, sp, #12
 8001eda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ede:	f002 f82b 	bl	8003f38 <HAL_GPIO_Init>
}
 8001ee2:	e7c7      	b.n	8001e74 <HAL_TIM_IC_MspInit+0x18>
 8001ee4:	48000400 	.word	0x48000400

08001ee8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM7)
 8001ee8:	6802      	ldr	r2, [r0, #0]
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <HAL_TIM_Base_MspInit+0x28>)
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d000      	beq.n	8001ef2 <HAL_TIM_Base_MspInit+0xa>
 8001ef0:	4770      	bx	lr
{
 8001ef2:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001ef4:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8001ef8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001efa:	f042 0220 	orr.w	r2, r2, #32
 8001efe:	659a      	str	r2, [r3, #88]	; 0x58
 8001f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f02:	f003 0320 	and.w	r3, r3, #32
 8001f06:	9301      	str	r3, [sp, #4]
 8001f08:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001f0a:	b002      	add	sp, #8
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	40001400 	.word	0x40001400

08001f14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f14:	b570      	push	{r4, r5, r6, lr}
 8001f16:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9303      	str	r3, [sp, #12]
 8001f1c:	9304      	str	r3, [sp, #16]
 8001f1e:	9305      	str	r3, [sp, #20]
 8001f20:	9306      	str	r3, [sp, #24]
 8001f22:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 8001f24:	6802      	ldr	r2, [r0, #0]
 8001f26:	4b29      	ldr	r3, [pc, #164]	; (8001fcc <HAL_TIM_MspPostInit+0xb8>)
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d001      	beq.n	8001f30 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f2c:	b008      	add	sp, #32
 8001f2e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f30:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001f34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f36:	f042 0204 	orr.w	r2, r2, #4
 8001f3a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f3e:	f002 0204 	and.w	r2, r2, #4
 8001f42:	9200      	str	r2, [sp, #0]
 8001f44:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f48:	f042 0201 	orr.w	r2, r2, #1
 8001f4c:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f50:	f002 0201 	and.w	r2, r2, #1
 8001f54:	9201      	str	r2, [sp, #4]
 8001f56:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f5a:	f042 0202 	orr.w	r2, r2, #2
 8001f5e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f62:	f003 0302 	and.w	r3, r3, #2
 8001f66:	9302      	str	r3, [sp, #8]
 8001f68:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f6a:	2308      	movs	r3, #8
 8001f6c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6e:	2502      	movs	r5, #2
 8001f70:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001f72:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f74:	a903      	add	r1, sp, #12
 8001f76:	4816      	ldr	r0, [pc, #88]	; (8001fd0 <HAL_TIM_MspPostInit+0xbc>)
 8001f78:	f001 ffde 	bl	8003f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001f7c:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8001f80:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f82:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2400      	movs	r4, #0
 8001f86:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f88:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001f8a:	2606      	movs	r6, #6
 8001f8c:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8e:	a903      	add	r1, sp, #12
 8001f90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f94:	f001 ffd0 	bl	8003f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa0:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001fa2:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa4:	4e0b      	ldr	r6, [pc, #44]	; (8001fd4 <HAL_TIM_MspPostInit+0xc0>)
 8001fa6:	a903      	add	r1, sp, #12
 8001fa8:	4630      	mov	r0, r6
 8001faa:	f001 ffc5 	bl	8003f38 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb8:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8001fba:	230c      	movs	r3, #12
 8001fbc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fbe:	eb0d 0103 	add.w	r1, sp, r3
 8001fc2:	4630      	mov	r0, r6
 8001fc4:	f001 ffb8 	bl	8003f38 <HAL_GPIO_Init>
}
 8001fc8:	e7b0      	b.n	8001f2c <HAL_TIM_MspPostInit+0x18>
 8001fca:	bf00      	nop
 8001fcc:	40012c00 	.word	0x40012c00
 8001fd0:	48000800 	.word	0x48000800
 8001fd4:	48000400 	.word	0x48000400

08001fd8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fd8:	e7fe      	b.n	8001fd8 <NMI_Handler>

08001fda <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fda:	e7fe      	b.n	8001fda <HardFault_Handler>

08001fdc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fdc:	e7fe      	b.n	8001fdc <MemManage_Handler>

08001fde <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fde:	e7fe      	b.n	8001fde <BusFault_Handler>

08001fe0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <UsageFault_Handler>

08001fe2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fe2:	4770      	bx	lr

08001fe4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fe4:	4770      	bx	lr

08001fe6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe6:	4770      	bx	lr

08001fe8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fea:	f000 f8bd 	bl	8002168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fee:	bd08      	pop	{r3, pc}

08001ff0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ff0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ff2:	4802      	ldr	r0, [pc, #8]	; (8001ffc <DMA1_Channel1_IRQHandler+0xc>)
 8001ff4:	f001 ff3e 	bl	8003e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ff8:	bd08      	pop	{r3, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000204 	.word	0x20000204

08002000 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002000:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002002:	4802      	ldr	r0, [pc, #8]	; (800200c <DMA1_Channel2_IRQHandler+0xc>)
 8002004:	f001 ff36 	bl	8003e74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002008:	bd08      	pop	{r3, pc}
 800200a:	bf00      	nop
 800200c:	20000264 	.word	0x20000264

08002010 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002010:	b508      	push	{r3, lr}
	float Idq_ref[2];
	uint8_t leadAngleModeFlg;
	uint8_t flgFB;
  int8_t outputMode[3];
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002012:	4815      	ldr	r0, [pc, #84]	; (8002068 <ADC1_2_IRQHandler+0x58>)
 8002014:	f000 fa2c 	bl	8002470 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002018:	2120      	movs	r1, #32
 800201a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800201e:	f002 f881 	bl	8004124 <HAL_GPIO_TogglePin>

	//read IO signals
	gButton1 = readButton1();
 8002022:	f7fe fc3f 	bl	80008a4 <readButton1>
 8002026:	4b11      	ldr	r3, [pc, #68]	; (800206c <ADC1_2_IRQHandler+0x5c>)
 8002028:	7018      	strb	r0, [r3, #0]
	gVolume = readVolume();
 800202a:	f7fe fc7b 	bl	8000924 <readVolume>
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <ADC1_2_IRQHandler+0x60>)
 8002030:	ed83 0a00 	vstr	s0, [r3]
	readCurrent(gIuvw_AD, gIuvw);
 8002034:	490f      	ldr	r1, [pc, #60]	; (8002074 <ADC1_2_IRQHandler+0x64>)
 8002036:	4810      	ldr	r0, [pc, #64]	; (8002078 <ADC1_2_IRQHandler+0x68>)
 8002038:	f7fe fc90 	bl	800095c <readCurrent>
	gVdc = 13.0f;//readVdc();
 800203c:	eef2 0a0a 	vmov.f32	s1, #42	; 0x41500000  13.0
 8002040:	4b0e      	ldr	r3, [pc, #56]	; (800207c <ADC1_2_IRQHandler+0x6c>)
 8002042:	edc3 0a00 	vstr	s1, [r3]
	gTwoDivVdc = gfDivideAvoidZero(2.0f, gVdc, 1.0f);
 8002046:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800204a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800204e:	f7fe fa72 	bl	8000536 <gfDivideAvoidZero>
 8002052:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <ADC1_2_IRQHandler+0x70>)
 8002054:	ed83 0a00 	vstr	s0, [r3]

	// Sequence Control
	Sequence();
 8002058:	f7fe fbcc 	bl	80007f4 <Sequence>

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800205c:	2120      	movs	r1, #32
 800205e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002062:	f002 f85f 	bl	8004124 <HAL_GPIO_TogglePin>

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002066:	bd08      	pop	{r3, pc}
 8002068:	20000184 	.word	0x20000184
 800206c:	20000090 	.word	0x20000090
 8002070:	200000c8 	.word	0x200000c8
 8002074:	200000a8 	.word	0x200000a8
 8002078:	200000b4 	.word	0x200000b4
 800207c:	200000c4 	.word	0x200000c4
 8002080:	200000c0 	.word	0x200000c0

08002084 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002084:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002086:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800208a:	f002 f855 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800208e:	bd08      	pop	{r3, pc}

08002090 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002090:	4a03      	ldr	r2, [pc, #12]	; (80020a0 <SystemInit+0x10>)
 8002092:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002096:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800209a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800209e:	4770      	bx	lr
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020a4:	480d      	ldr	r0, [pc, #52]	; (80020dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020a6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020a8:	480d      	ldr	r0, [pc, #52]	; (80020e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80020aa:	490e      	ldr	r1, [pc, #56]	; (80020e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020ac:	4a0e      	ldr	r2, [pc, #56]	; (80020e8 <LoopForever+0xe>)
  movs r3, #0
 80020ae:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80020b0:	e002      	b.n	80020b8 <LoopCopyDataInit>

080020b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020b6:	3304      	adds	r3, #4

080020b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020bc:	d3f9      	bcc.n	80020b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020be:	4a0b      	ldr	r2, [pc, #44]	; (80020ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80020c0:	4c0b      	ldr	r4, [pc, #44]	; (80020f0 <LoopForever+0x16>)
  movs r3, #0
 80020c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c4:	e001      	b.n	80020ca <LoopFillZerobss>

080020c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c8:	3204      	adds	r2, #4

080020ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020cc:	d3fb      	bcc.n	80020c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80020ce:	f7ff ffdf 	bl	8002090 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020d2:	f004 fa0d 	bl	80064f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020d6:	f7ff fccd 	bl	8001a74 <main>

080020da <LoopForever>:

LoopForever:
    b LoopForever
 80020da:	e7fe      	b.n	80020da <LoopForever>
  ldr   r0, =_estack
 80020dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020e4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80020e8:	08007974 	.word	0x08007974
  ldr r2, =_sbss
 80020ec:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80020f0:	2000043c 	.word	0x2000043c

080020f4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020f4:	e7fe      	b.n	80020f4 <ADC3_IRQHandler>
	...

080020f8 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80020f8:	4b10      	ldr	r3, [pc, #64]	; (800213c <HAL_InitTick+0x44>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	b90b      	cbnz	r3, 8002102 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80020fe:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002100:	4770      	bx	lr
{
 8002102:	b510      	push	{r4, lr}
 8002104:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002106:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800210a:	fbb0 f3f3 	udiv	r3, r0, r3
 800210e:	4a0c      	ldr	r2, [pc, #48]	; (8002140 <HAL_InitTick+0x48>)
 8002110:	6810      	ldr	r0, [r2, #0]
 8002112:	fbb0 f0f3 	udiv	r0, r0, r3
 8002116:	f001 fc2b 	bl	8003970 <HAL_SYSTICK_Config>
 800211a:	b968      	cbnz	r0, 8002138 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800211c:	2c0f      	cmp	r4, #15
 800211e:	d901      	bls.n	8002124 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8002120:	2001      	movs	r0, #1
 8002122:	e00a      	b.n	800213a <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002124:	2200      	movs	r2, #0
 8002126:	4621      	mov	r1, r4
 8002128:	f04f 30ff 	mov.w	r0, #4294967295
 800212c:	f001 fbda 	bl	80038e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002130:	4b04      	ldr	r3, [pc, #16]	; (8002144 <HAL_InitTick+0x4c>)
 8002132:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8002134:	2000      	movs	r0, #0
 8002136:	e000      	b.n	800213a <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8002138:	2001      	movs	r0, #1
}
 800213a:	bd10      	pop	{r4, pc}
 800213c:	20000004 	.word	0x20000004
 8002140:	20000000 	.word	0x20000000
 8002144:	20000008 	.word	0x20000008

08002148 <HAL_Init>:
{
 8002148:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800214a:	2003      	movs	r0, #3
 800214c:	f001 fbb8 	bl	80038c0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002150:	2000      	movs	r0, #0
 8002152:	f7ff ffd1 	bl	80020f8 <HAL_InitTick>
 8002156:	b110      	cbz	r0, 800215e <HAL_Init+0x16>
    status = HAL_ERROR;
 8002158:	2401      	movs	r4, #1
}
 800215a:	4620      	mov	r0, r4
 800215c:	bd10      	pop	{r4, pc}
 800215e:	4604      	mov	r4, r0
    HAL_MspInit();
 8002160:	f7ff fd28 	bl	8001bb4 <HAL_MspInit>
 8002164:	e7f9      	b.n	800215a <HAL_Init+0x12>
	...

08002168 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002168:	4a03      	ldr	r2, [pc, #12]	; (8002178 <HAL_IncTick+0x10>)
 800216a:	6813      	ldr	r3, [r2, #0]
 800216c:	4903      	ldr	r1, [pc, #12]	; (800217c <HAL_IncTick+0x14>)
 800216e:	6809      	ldr	r1, [r1, #0]
 8002170:	440b      	add	r3, r1
 8002172:	6013      	str	r3, [r2, #0]
}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	20000438 	.word	0x20000438
 800217c:	20000004 	.word	0x20000004

08002180 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002180:	4b01      	ldr	r3, [pc, #4]	; (8002188 <HAL_GetTick+0x8>)
 8002182:	6818      	ldr	r0, [r3, #0]
}
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	20000438 	.word	0x20000438

0800218c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800218c:	b538      	push	{r3, r4, r5, lr}
 800218e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002190:	f7ff fff6 	bl	8002180 <HAL_GetTick>
 8002194:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002196:	f1b4 3fff 	cmp.w	r4, #4294967295
 800219a:	d002      	beq.n	80021a2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800219c:	4b04      	ldr	r3, [pc, #16]	; (80021b0 <HAL_Delay+0x24>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021a2:	f7ff ffed 	bl	8002180 <HAL_GetTick>
 80021a6:	1b40      	subs	r0, r0, r5
 80021a8:	42a0      	cmp	r0, r4
 80021aa:	d3fa      	bcc.n	80021a2 <HAL_Delay+0x16>
  {
  }
}
 80021ac:	bd38      	pop	{r3, r4, r5, pc}
 80021ae:	bf00      	nop
 80021b0:	20000004 	.word	0x20000004

080021b4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021b4:	b530      	push	{r4, r5, lr}
 80021b6:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80021bc:	2800      	cmp	r0, #0
 80021be:	f000 8138 	beq.w	8002432 <HAL_ADC_Init+0x27e>
 80021c2:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021c4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80021c6:	b313      	cbz	r3, 800220e <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80021c8:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 80021d0:	d005      	beq.n	80021de <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021d2:	689a      	ldr	r2, [r3, #8]
 80021d4:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 80021d8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80021dc:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021de:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80021e0:	6893      	ldr	r3, [r2, #8]
 80021e2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80021e6:	d11f      	bne.n	8002228 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 80021e8:	6893      	ldr	r3, [r2, #8]
 80021ea:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80021ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f6:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021f8:	4b8f      	ldr	r3, [pc, #572]	; (8002438 <HAL_ADC_Init+0x284>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	099b      	lsrs	r3, r3, #6
 80021fe:	4a8f      	ldr	r2, [pc, #572]	; (800243c <HAL_ADC_Init+0x288>)
 8002200:	fba2 2303 	umull	r2, r3, r2, r3
 8002204:	099b      	lsrs	r3, r3, #6
 8002206:	3301      	adds	r3, #1
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800220c:	e009      	b.n	8002222 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 800220e:	f7ff fced 	bl	8001bec <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002212:	2300      	movs	r3, #0
 8002214:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8002216:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 800221a:	e7d5      	b.n	80021c8 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 800221c:	9b01      	ldr	r3, [sp, #4]
 800221e:	3b01      	subs	r3, #1
 8002220:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002222:	9b01      	ldr	r3, [sp, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1f9      	bne.n	800221c <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002228:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800222a:	6893      	ldr	r3, [r2, #8]
 800222c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002230:	d13d      	bne.n	80022ae <HAL_ADC_Init+0xfa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002232:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002234:	f043 0310 	orr.w	r3, r3, #16
 8002238:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800223a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	6623      	str	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002242:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002244:	6893      	ldr	r3, [r2, #8]
 8002246:	f013 0304 	ands.w	r3, r3, #4
 800224a:	d000      	beq.n	800224e <HAL_ADC_Init+0x9a>
 800224c:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800224e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8002250:	f011 0f10 	tst.w	r1, #16
 8002254:	f040 80e6 	bne.w	8002424 <HAL_ADC_Init+0x270>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002258:	2b00      	cmp	r3, #0
 800225a:	f040 80e3 	bne.w	8002424 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800225e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002260:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002264:	f043 0302 	orr.w	r3, r3, #2
 8002268:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800226a:	6893      	ldr	r3, [r2, #8]
 800226c:	f013 0f01 	tst.w	r3, #1
 8002270:	d13e      	bne.n	80022f0 <HAL_ADC_Init+0x13c>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002272:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002276:	d01c      	beq.n	80022b2 <HAL_ADC_Init+0xfe>
 8002278:	4b71      	ldr	r3, [pc, #452]	; (8002440 <HAL_ADC_Init+0x28c>)
 800227a:	429a      	cmp	r2, r3
 800227c:	d019      	beq.n	80022b2 <HAL_ADC_Init+0xfe>
 800227e:	4b71      	ldr	r3, [pc, #452]	; (8002444 <HAL_ADC_Init+0x290>)
 8002280:	6899      	ldr	r1, [r3, #8]
 8002282:	f011 0101 	ands.w	r1, r1, #1
 8002286:	d000      	beq.n	800228a <HAL_ADC_Init+0xd6>
 8002288:	2101      	movs	r1, #1
 800228a:	4b6f      	ldr	r3, [pc, #444]	; (8002448 <HAL_ADC_Init+0x294>)
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f013 0301 	ands.w	r3, r3, #1
 8002292:	d000      	beq.n	8002296 <HAL_ADC_Init+0xe2>
 8002294:	2301      	movs	r3, #1
 8002296:	430b      	orrs	r3, r1
 8002298:	496c      	ldr	r1, [pc, #432]	; (800244c <HAL_ADC_Init+0x298>)
 800229a:	6889      	ldr	r1, [r1, #8]
 800229c:	f011 0101 	ands.w	r1, r1, #1
 80022a0:	d000      	beq.n	80022a4 <HAL_ADC_Init+0xf0>
 80022a2:	2101      	movs	r1, #1
 80022a4:	430b      	orrs	r3, r1
 80022a6:	bf0c      	ite	eq
 80022a8:	2301      	moveq	r3, #1
 80022aa:	2300      	movne	r3, #0
 80022ac:	e012      	b.n	80022d4 <HAL_ADC_Init+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ae:	2000      	movs	r0, #0
 80022b0:	e7c8      	b.n	8002244 <HAL_ADC_Init+0x90>
 80022b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f013 0301 	ands.w	r3, r3, #1
 80022bc:	d000      	beq.n	80022c0 <HAL_ADC_Init+0x10c>
 80022be:	2301      	movs	r3, #1
 80022c0:	495f      	ldr	r1, [pc, #380]	; (8002440 <HAL_ADC_Init+0x28c>)
 80022c2:	6889      	ldr	r1, [r1, #8]
 80022c4:	f011 0101 	ands.w	r1, r1, #1
 80022c8:	d000      	beq.n	80022cc <HAL_ADC_Init+0x118>
 80022ca:	2101      	movs	r1, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80022cc:	430b      	orrs	r3, r1
 80022ce:	bf0c      	ite	eq
 80022d0:	2301      	moveq	r3, #1
 80022d2:	2300      	movne	r3, #0
 80022d4:	b163      	cbz	r3, 80022f0 <HAL_ADC_Init+0x13c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80022d6:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80022da:	d072      	beq.n	80023c2 <HAL_ADC_Init+0x20e>
 80022dc:	4b58      	ldr	r3, [pc, #352]	; (8002440 <HAL_ADC_Init+0x28c>)
 80022de:	429a      	cmp	r2, r3
 80022e0:	d06d      	beq.n	80023be <HAL_ADC_Init+0x20a>
 80022e2:	495b      	ldr	r1, [pc, #364]	; (8002450 <HAL_ADC_Init+0x29c>)
 80022e4:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80022e6:	688a      	ldr	r2, [r1, #8]
 80022e8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80022ec:	4313      	orrs	r3, r2
 80022ee:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022f0:	7f62      	ldrb	r2, [r4, #29]
                hadc->Init.Overrun                                                     |
 80022f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022f4:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 80022f8:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 80022fa:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 80022fc:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 80022fe:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002300:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002304:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002308:	2a01      	cmp	r2, #1
 800230a:	d05c      	beq.n	80023c6 <HAL_ADC_Init+0x212>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800230c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800230e:	b122      	cbz	r2, 800231a <HAL_ADC_Init+0x166>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002310:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002314:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002316:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002318:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800231a:	6821      	ldr	r1, [r4, #0]
 800231c:	68cd      	ldr	r5, [r1, #12]
 800231e:	4a4d      	ldr	r2, [pc, #308]	; (8002454 <HAL_ADC_Init+0x2a0>)
 8002320:	402a      	ands	r2, r5
 8002322:	4313      	orrs	r3, r2
 8002324:	60cb      	str	r3, [r1, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002326:	6822      	ldr	r2, [r4, #0]
 8002328:	6913      	ldr	r3, [r2, #16]
 800232a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800232e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002330:	430b      	orrs	r3, r1
 8002332:	6113      	str	r3, [r2, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002334:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002336:	688b      	ldr	r3, [r1, #8]
 8002338:	f013 0304 	ands.w	r3, r3, #4
 800233c:	d000      	beq.n	8002340 <HAL_ADC_Init+0x18c>
 800233e:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002340:	688a      	ldr	r2, [r1, #8]
 8002342:	f012 0208 	ands.w	r2, r2, #8
 8002346:	d000      	beq.n	800234a <HAL_ADC_Init+0x196>
 8002348:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800234a:	bb4b      	cbnz	r3, 80023a0 <HAL_ADC_Init+0x1ec>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800234c:	bb42      	cbnz	r2, 80023a0 <HAL_ADC_Init+0x1ec>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800234e:	7f22      	ldrb	r2, [r4, #28]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002350:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002354:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002356:	ea43 3282 	orr.w	r2, r3, r2, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800235a:	68cb      	ldr	r3, [r1, #12]
 800235c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002360:	f023 0302 	bic.w	r3, r3, #2
 8002364:	4313      	orrs	r3, r2
 8002366:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002368:	6923      	ldr	r3, [r4, #16]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d030      	beq.n	80023d0 <HAL_ADC_Init+0x21c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800236e:	6822      	ldr	r2, [r4, #0]
 8002370:	6913      	ldr	r3, [r2, #16]
 8002372:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002376:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002378:	6822      	ldr	r2, [r4, #0]
 800237a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800237e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002382:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002386:	6921      	ldr	r1, [r4, #16]
 8002388:	430b      	orrs	r3, r1
 800238a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800238e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8002392:	2b01      	cmp	r3, #1
 8002394:	d02b      	beq.n	80023ee <HAL_ADC_Init+0x23a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002396:	6822      	ldr	r2, [r4, #0]
 8002398:	6913      	ldr	r3, [r2, #16]
 800239a:	f023 0301 	bic.w	r3, r3, #1
 800239e:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023a0:	6963      	ldr	r3, [r4, #20]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d035      	beq.n	8002412 <HAL_ADC_Init+0x25e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023a6:	6822      	ldr	r2, [r4, #0]
 80023a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80023aa:	f023 030f 	bic.w	r3, r3, #15
 80023ae:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023b0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80023b2:	f023 0303 	bic.w	r3, r3, #3
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	65e3      	str	r3, [r4, #92]	; 0x5c
 80023bc:	e037      	b.n	800242e <HAL_ADC_Init+0x27a>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023be:	4926      	ldr	r1, [pc, #152]	; (8002458 <HAL_ADC_Init+0x2a4>)
 80023c0:	e790      	b.n	80022e4 <HAL_ADC_Init+0x130>
 80023c2:	4925      	ldr	r1, [pc, #148]	; (8002458 <HAL_ADC_Init+0x2a4>)
 80023c4:	e78e      	b.n	80022e4 <HAL_ADC_Init+0x130>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80023c6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80023c8:	3a01      	subs	r2, #1
 80023ca:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80023ce:	e79d      	b.n	800230c <HAL_ADC_Init+0x158>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80023d0:	6822      	ldr	r2, [r4, #0]
 80023d2:	6913      	ldr	r3, [r2, #16]
 80023d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023d8:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80023da:	6822      	ldr	r2, [r4, #0]
 80023dc:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80023e0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80023e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80023e8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80023ec:	e7cf      	b.n	800238e <HAL_ADC_Init+0x1da>
        MODIFY_REG(hadc->Instance->CFGR2,
 80023ee:	6821      	ldr	r1, [r4, #0]
 80023f0:	690b      	ldr	r3, [r1, #16]
 80023f2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80023f6:	f023 0304 	bic.w	r3, r3, #4
 80023fa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80023fc:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80023fe:	432a      	orrs	r2, r5
 8002400:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8002402:	432a      	orrs	r2, r5
 8002404:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8002406:	432a      	orrs	r2, r5
 8002408:	4313      	orrs	r3, r2
 800240a:	f043 0301 	orr.w	r3, r3, #1
 800240e:	610b      	str	r3, [r1, #16]
 8002410:	e7c6      	b.n	80023a0 <HAL_ADC_Init+0x1ec>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002412:	6821      	ldr	r1, [r4, #0]
 8002414:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002416:	f023 030f 	bic.w	r3, r3, #15
 800241a:	6a22      	ldr	r2, [r4, #32]
 800241c:	3a01      	subs	r2, #1
 800241e:	4313      	orrs	r3, r2
 8002420:	630b      	str	r3, [r1, #48]	; 0x30
 8002422:	e7c5      	b.n	80023b0 <HAL_ADC_Init+0x1fc>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002424:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002426:	f043 0310 	orr.w	r3, r3, #16
 800242a:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800242c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800242e:	b003      	add	sp, #12
 8002430:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002432:	2001      	movs	r0, #1
 8002434:	e7fb      	b.n	800242e <HAL_ADC_Init+0x27a>
 8002436:	bf00      	nop
 8002438:	20000000 	.word	0x20000000
 800243c:	053e2d63 	.word	0x053e2d63
 8002440:	50000100 	.word	0x50000100
 8002444:	50000400 	.word	0x50000400
 8002448:	50000500 	.word	0x50000500
 800244c:	50000600 	.word	0x50000600
 8002450:	50000700 	.word	0x50000700
 8002454:	fff04007 	.word	0xfff04007
 8002458:	50000300 	.word	0x50000300

0800245c <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800245c:	4770      	bx	lr

0800245e <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800245e:	4770      	bx	lr

08002460 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002460:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002462:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002464:	f7ff fffb 	bl	800245e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002468:	bd08      	pop	{r3, pc}

0800246a <HAL_ADC_LevelOutOfWindowCallback>:
}
 800246a:	4770      	bx	lr

0800246c <HAL_ADC_ErrorCallback>:
}
 800246c:	4770      	bx	lr
	...

08002470 <HAL_ADC_IRQHandler>:
{
 8002470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002472:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002474:	6803      	ldr	r3, [r0, #0]
 8002476:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002478:	685f      	ldr	r7, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800247a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800247e:	d046      	beq.n	800250e <HAL_ADC_IRQHandler+0x9e>
 8002480:	4a97      	ldr	r2, [pc, #604]	; (80026e0 <HAL_ADC_IRQHandler+0x270>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d041      	beq.n	800250a <HAL_ADC_IRQHandler+0x9a>
 8002486:	4b97      	ldr	r3, [pc, #604]	; (80026e4 <HAL_ADC_IRQHandler+0x274>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002488:	689d      	ldr	r5, [r3, #8]
 800248a:	f005 051f 	and.w	r5, r5, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800248e:	f016 0f02 	tst.w	r6, #2
 8002492:	d010      	beq.n	80024b6 <HAL_ADC_IRQHandler+0x46>
 8002494:	f017 0f02 	tst.w	r7, #2
 8002498:	d00d      	beq.n	80024b6 <HAL_ADC_IRQHandler+0x46>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800249a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800249c:	f013 0f10 	tst.w	r3, #16
 80024a0:	d103      	bne.n	80024aa <HAL_ADC_IRQHandler+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80024a2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80024a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024a8:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80024aa:	4620      	mov	r0, r4
 80024ac:	f000 fde4 	bl	8003078 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80024b0:	6823      	ldr	r3, [r4, #0]
 80024b2:	2202      	movs	r2, #2
 80024b4:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80024b6:	f016 0f04 	tst.w	r6, #4
 80024ba:	d002      	beq.n	80024c2 <HAL_ADC_IRQHandler+0x52>
 80024bc:	f017 0f04 	tst.w	r7, #4
 80024c0:	d105      	bne.n	80024ce <HAL_ADC_IRQHandler+0x5e>
 80024c2:	f016 0f08 	tst.w	r6, #8
 80024c6:	d055      	beq.n	8002574 <HAL_ADC_IRQHandler+0x104>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80024c8:	f017 0f08 	tst.w	r7, #8
 80024cc:	d052      	beq.n	8002574 <HAL_ADC_IRQHandler+0x104>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024ce:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80024d0:	f013 0f10 	tst.w	r3, #16
 80024d4:	d103      	bne.n	80024de <HAL_ADC_IRQHandler+0x6e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024d6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80024d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024dc:	65e3      	str	r3, [r4, #92]	; 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80024de:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80024e6:	d13f      	bne.n	8002568 <HAL_ADC_IRQHandler+0xf8>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024e8:	4a7d      	ldr	r2, [pc, #500]	; (80026e0 <HAL_ADC_IRQHandler+0x270>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d014      	beq.n	8002518 <HAL_ADC_IRQHandler+0xa8>
 80024ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d00d      	beq.n	8002512 <HAL_ADC_IRQHandler+0xa2>
 80024f6:	461a      	mov	r2, r3
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d010      	beq.n	800251e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024fc:	b17d      	cbz	r5, 800251e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024fe:	2d05      	cmp	r5, #5
 8002500:	d00d      	beq.n	800251e <HAL_ADC_IRQHandler+0xae>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002502:	2d09      	cmp	r5, #9
 8002504:	d00b      	beq.n	800251e <HAL_ADC_IRQHandler+0xae>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002506:	68d2      	ldr	r2, [r2, #12]
 8002508:	e00a      	b.n	8002520 <HAL_ADC_IRQHandler+0xb0>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800250a:	4b77      	ldr	r3, [pc, #476]	; (80026e8 <HAL_ADC_IRQHandler+0x278>)
 800250c:	e7bc      	b.n	8002488 <HAL_ADC_IRQHandler+0x18>
 800250e:	4b76      	ldr	r3, [pc, #472]	; (80026e8 <HAL_ADC_IRQHandler+0x278>)
 8002510:	e7ba      	b.n	8002488 <HAL_ADC_IRQHandler+0x18>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002512:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002516:	e7ef      	b.n	80024f8 <HAL_ADC_IRQHandler+0x88>
 8002518:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800251c:	e7ec      	b.n	80024f8 <HAL_ADC_IRQHandler+0x88>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800251e:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002520:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8002524:	d120      	bne.n	8002568 <HAL_ADC_IRQHandler+0xf8>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	f012 0f08 	tst.w	r2, #8
 800252c:	d01c      	beq.n	8002568 <HAL_ADC_IRQHandler+0xf8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	f012 0f04 	tst.w	r2, #4
 8002534:	d110      	bne.n	8002558 <HAL_ADC_IRQHandler+0xe8>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	f022 020c 	bic.w	r2, r2, #12
 800253c:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800253e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002540:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002544:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002546:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002548:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800254c:	d10c      	bne.n	8002568 <HAL_ADC_IRQHandler+0xf8>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800254e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002556:	e007      	b.n	8002568 <HAL_ADC_IRQHandler+0xf8>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002558:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800255a:	f043 0310 	orr.w	r3, r3, #16
 800255e:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002560:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 8002568:	4620      	mov	r0, r4
 800256a:	f7ff ff77 	bl	800245c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	220c      	movs	r2, #12
 8002572:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002574:	f016 0f20 	tst.w	r6, #32
 8002578:	d002      	beq.n	8002580 <HAL_ADC_IRQHandler+0x110>
 800257a:	f017 0f20 	tst.w	r7, #32
 800257e:	d105      	bne.n	800258c <HAL_ADC_IRQHandler+0x11c>
 8002580:	f016 0f40 	tst.w	r6, #64	; 0x40
 8002584:	d063      	beq.n	800264e <HAL_ADC_IRQHandler+0x1de>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002586:	f017 0f40 	tst.w	r7, #64	; 0x40
 800258a:	d060      	beq.n	800264e <HAL_ADC_IRQHandler+0x1de>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800258c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800258e:	f013 0f10 	tst.w	r3, #16
 8002592:	d103      	bne.n	800259c <HAL_ADC_IRQHandler+0x12c>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002594:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002596:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800259a:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800259c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800259e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025a0:	f412 7fc0 	tst.w	r2, #384	; 0x180
 80025a4:	d116      	bne.n	80025d4 <HAL_ADC_IRQHandler+0x164>
 80025a6:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80025ae:	d113      	bne.n	80025d8 <HAL_ADC_IRQHandler+0x168>
 80025b0:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025b2:	4a4b      	ldr	r2, [pc, #300]	; (80026e0 <HAL_ADC_IRQHandler+0x270>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d014      	beq.n	80025e2 <HAL_ADC_IRQHandler+0x172>
 80025b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025bc:	4293      	cmp	r3, r2
 80025be:	d00d      	beq.n	80025dc <HAL_ADC_IRQHandler+0x16c>
 80025c0:	461a      	mov	r2, r3
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d010      	beq.n	80025e8 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025c6:	b17d      	cbz	r5, 80025e8 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80025c8:	2d06      	cmp	r5, #6
 80025ca:	d00d      	beq.n	80025e8 <HAL_ADC_IRQHandler+0x178>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80025cc:	2d07      	cmp	r5, #7
 80025ce:	d00b      	beq.n	80025e8 <HAL_ADC_IRQHandler+0x178>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80025d0:	68d2      	ldr	r2, [r2, #12]
 80025d2:	e00a      	b.n	80025ea <HAL_ADC_IRQHandler+0x17a>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80025d4:	2100      	movs	r1, #0
 80025d6:	e7e7      	b.n	80025a8 <HAL_ADC_IRQHandler+0x138>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80025d8:	2000      	movs	r0, #0
 80025da:	e7ea      	b.n	80025b2 <HAL_ADC_IRQHandler+0x142>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025dc:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 80025e0:	e7ef      	b.n	80025c2 <HAL_ADC_IRQHandler+0x152>
 80025e2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80025e6:	e7ec      	b.n	80025c2 <HAL_ADC_IRQHandler+0x152>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80025e8:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80025ea:	b351      	cbz	r1, 8002642 <HAL_ADC_IRQHandler+0x1d2>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80025ec:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80025f0:	d003      	beq.n	80025fa <HAL_ADC_IRQHandler+0x18a>
 80025f2:	b330      	cbz	r0, 8002642 <HAL_ADC_IRQHandler+0x1d2>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80025f4:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 80025f8:	d123      	bne.n	8002642 <HAL_ADC_IRQHandler+0x1d2>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80025fa:	6819      	ldr	r1, [r3, #0]
 80025fc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002600:	d01f      	beq.n	8002642 <HAL_ADC_IRQHandler+0x1d2>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002602:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8002606:	d11c      	bne.n	8002642 <HAL_ADC_IRQHandler+0x1d2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	f012 0f08 	tst.w	r2, #8
 800260e:	d110      	bne.n	8002632 <HAL_ADC_IRQHandler+0x1c2>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002616:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002618:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800261a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800261e:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002620:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002622:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002626:	d10c      	bne.n	8002642 <HAL_ADC_IRQHandler+0x1d2>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002628:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002630:	e007      	b.n	8002642 <HAL_ADC_IRQHandler+0x1d2>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002632:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002634:	f043 0310 	orr.w	r3, r3, #16
 8002638:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800263a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002642:	4620      	mov	r0, r4
 8002644:	f000 fd14 	bl	8003070 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002648:	6823      	ldr	r3, [r4, #0]
 800264a:	2260      	movs	r2, #96	; 0x60
 800264c:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800264e:	f016 0f80 	tst.w	r6, #128	; 0x80
 8002652:	d002      	beq.n	800265a <HAL_ADC_IRQHandler+0x1ea>
 8002654:	f017 0f80 	tst.w	r7, #128	; 0x80
 8002658:	d136      	bne.n	80026c8 <HAL_ADC_IRQHandler+0x258>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800265a:	f416 7f80 	tst.w	r6, #256	; 0x100
 800265e:	d002      	beq.n	8002666 <HAL_ADC_IRQHandler+0x1f6>
 8002660:	f417 7f80 	tst.w	r7, #256	; 0x100
 8002664:	d142      	bne.n	80026ec <HAL_ADC_IRQHandler+0x27c>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002666:	f416 7f00 	tst.w	r6, #512	; 0x200
 800266a:	d002      	beq.n	8002672 <HAL_ADC_IRQHandler+0x202>
 800266c:	f417 7f00 	tst.w	r7, #512	; 0x200
 8002670:	d148      	bne.n	8002704 <HAL_ADC_IRQHandler+0x294>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002672:	f016 0f10 	tst.w	r6, #16
 8002676:	d020      	beq.n	80026ba <HAL_ADC_IRQHandler+0x24a>
 8002678:	f017 0f10 	tst.w	r7, #16
 800267c:	d01d      	beq.n	80026ba <HAL_ADC_IRQHandler+0x24a>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800267e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002680:	b16b      	cbz	r3, 800269e <HAL_ADC_IRQHandler+0x22e>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002682:	2d00      	cmp	r5, #0
 8002684:	d04e      	beq.n	8002724 <HAL_ADC_IRQHandler+0x2b4>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002686:	6823      	ldr	r3, [r4, #0]
 8002688:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800268c:	d048      	beq.n	8002720 <HAL_ADC_IRQHandler+0x2b0>
 800268e:	4a14      	ldr	r2, [pc, #80]	; (80026e0 <HAL_ADC_IRQHandler+0x270>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d043      	beq.n	800271c <HAL_ADC_IRQHandler+0x2ac>
 8002694:	4b13      	ldr	r3, [pc, #76]	; (80026e4 <HAL_ADC_IRQHandler+0x274>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 800269c:	d00a      	beq.n	80026b4 <HAL_ADC_IRQHandler+0x244>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800269e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80026a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026a4:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80026a6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80026a8:	f043 0302 	orr.w	r3, r3, #2
 80026ac:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 80026ae:	4620      	mov	r0, r4
 80026b0:	f7ff fedc 	bl	800246c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026b4:	6823      	ldr	r3, [r4, #0]
 80026b6:	2210      	movs	r2, #16
 80026b8:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80026ba:	f416 6f80 	tst.w	r6, #1024	; 0x400
 80026be:	d002      	beq.n	80026c6 <HAL_ADC_IRQHandler+0x256>
 80026c0:	f417 6f80 	tst.w	r7, #1024	; 0x400
 80026c4:	d134      	bne.n	8002730 <HAL_ADC_IRQHandler+0x2c0>
}
 80026c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80026c8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80026ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ce:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80026d0:	4620      	mov	r0, r4
 80026d2:	f7ff feca 	bl	800246a <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80026d6:	6823      	ldr	r3, [r4, #0]
 80026d8:	2280      	movs	r2, #128	; 0x80
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	e7bd      	b.n	800265a <HAL_ADC_IRQHandler+0x1ea>
 80026de:	bf00      	nop
 80026e0:	50000100 	.word	0x50000100
 80026e4:	50000700 	.word	0x50000700
 80026e8:	50000300 	.word	0x50000300
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80026ec:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80026ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f2:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80026f4:	4620      	mov	r0, r4
 80026f6:	f000 fcbd 	bl	8003074 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80026fa:	6823      	ldr	r3, [r4, #0]
 80026fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	e7b0      	b.n	8002666 <HAL_ADC_IRQHandler+0x1f6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002704:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002706:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800270a:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800270c:	4620      	mov	r0, r4
 800270e:	f000 fcb2 	bl	8003076 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	e7aa      	b.n	8002672 <HAL_ADC_IRQHandler+0x202>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800271c:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <HAL_ADC_IRQHandler+0x2e0>)
 800271e:	e7ba      	b.n	8002696 <HAL_ADC_IRQHandler+0x226>
 8002720:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <HAL_ADC_IRQHandler+0x2e0>)
 8002722:	e7b8      	b.n	8002696 <HAL_ADC_IRQHandler+0x226>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002724:	6823      	ldr	r3, [r4, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	f013 0f01 	tst.w	r3, #1
 800272c:	d0c2      	beq.n	80026b4 <HAL_ADC_IRQHandler+0x244>
 800272e:	e7b6      	b.n	800269e <HAL_ADC_IRQHandler+0x22e>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002730:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002732:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002736:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002738:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800273a:	f043 0308 	orr.w	r3, r3, #8
 800273e:	6623      	str	r3, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002740:	6823      	ldr	r3, [r4, #0]
 8002742:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002746:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002748:	4620      	mov	r0, r4
 800274a:	f000 fc92 	bl	8003072 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 800274e:	e7ba      	b.n	80026c6 <HAL_ADC_IRQHandler+0x256>
 8002750:	50000300 	.word	0x50000300

08002754 <ADC_DMAConvCplt>:
{
 8002754:	b508      	push	{r3, lr}
 8002756:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002758:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800275a:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800275c:	f012 0f50 	tst.w	r2, #80	; 0x50
 8002760:	d130      	bne.n	80027c4 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002762:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002764:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002768:	65c3      	str	r3, [r0, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800276a:	6803      	ldr	r3, [r0, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	f012 0f08 	tst.w	r2, #8
 8002772:	d014      	beq.n	800279e <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800277a:	d120      	bne.n	80027be <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002782:	d11c      	bne.n	80027be <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002784:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002786:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800278a:	65c3      	str	r3, [r0, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800278c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800278e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002792:	d114      	bne.n	80027be <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002794:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002796:	f043 0301 	orr.w	r3, r3, #1
 800279a:	65c3      	str	r3, [r0, #92]	; 0x5c
 800279c:	e00f      	b.n	80027be <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	f013 0f02 	tst.w	r3, #2
 80027a4:	d10b      	bne.n	80027be <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027a6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80027a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027ac:	65c3      	str	r3, [r0, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80027ae:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80027b0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80027b4:	d103      	bne.n	80027be <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027b6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 80027be:	f7ff fe4d 	bl	800245c <HAL_ADC_ConvCpltCallback>
}
 80027c2:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027c4:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80027c6:	f012 0f10 	tst.w	r2, #16
 80027ca:	d104      	bne.n	80027d6 <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027cc:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80027ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027d0:	4618      	mov	r0, r3
 80027d2:	4790      	blx	r2
}
 80027d4:	e7f5      	b.n	80027c2 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 80027d6:	f7ff fe49 	bl	800246c <HAL_ADC_ErrorCallback>
 80027da:	e7f2      	b.n	80027c2 <ADC_DMAConvCplt+0x6e>

080027dc <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80027dc:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027de:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80027e0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80027e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027e6:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80027e8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80027ea:	f043 0304 	orr.w	r3, r3, #4
 80027ee:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80027f0:	f7ff fe3c 	bl	800246c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027f4:	bd08      	pop	{r3, pc}
	...

080027f8 <HAL_ADC_ConfigChannel>:
{
 80027f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027fa:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80027fc:	2200      	movs	r2, #0
 80027fe:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002800:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8002804:	2a01      	cmp	r2, #1
 8002806:	f000 8284 	beq.w	8002d12 <HAL_ADC_ConfigChannel+0x51a>
 800280a:	4603      	mov	r3, r0
 800280c:	2201      	movs	r2, #1
 800280e:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002812:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002814:	68a8      	ldr	r0, [r5, #8]
 8002816:	f010 0f04 	tst.w	r0, #4
 800281a:	d009      	beq.n	8002830 <HAL_ADC_ConfigChannel+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800281c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800281e:	f042 0220 	orr.w	r2, r2, #32
 8002822:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8002824:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 800282c:	b003      	add	sp, #12
 800282e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002830:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002832:	3530      	adds	r5, #48	; 0x30
 8002834:	0a22      	lsrs	r2, r4, #8
 8002836:	0092      	lsls	r2, r2, #2
 8002838:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 800283c:	58a8      	ldr	r0, [r5, r2]
 800283e:	f004 0e1f 	and.w	lr, r4, #31
 8002842:	241f      	movs	r4, #31
 8002844:	fa04 f40e 	lsl.w	r4, r4, lr
 8002848:	ea20 0004 	bic.w	r0, r0, r4
 800284c:	680c      	ldr	r4, [r1, #0]
 800284e:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8002852:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002856:	ea40 000c 	orr.w	r0, r0, ip
 800285a:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800285c:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800285e:	6882      	ldr	r2, [r0, #8]
 8002860:	f012 0204 	ands.w	r2, r2, #4
 8002864:	d000      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x70>
 8002866:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002868:	6884      	ldr	r4, [r0, #8]
 800286a:	f014 0408 	ands.w	r4, r4, #8
 800286e:	d000      	beq.n	8002872 <HAL_ADC_ConfigChannel+0x7a>
 8002870:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002872:	2a00      	cmp	r2, #0
 8002874:	d150      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x120>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002876:	2c00      	cmp	r4, #0
 8002878:	d14e      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x120>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800287a:	688f      	ldr	r7, [r1, #8]
 800287c:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 8002880:	f000 8086 	beq.w	8002990 <HAL_ADC_ConfigChannel+0x198>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002884:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002886:	3014      	adds	r0, #20
 8002888:	0e72      	lsrs	r2, r6, #25
 800288a:	0092      	lsls	r2, r2, #2
 800288c:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8002890:	5885      	ldr	r5, [r0, r2]
 8002892:	f3c6 5e04 	ubfx	lr, r6, #20, #5
 8002896:	f04f 0c07 	mov.w	ip, #7
 800289a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800289e:	ea25 0c0c 	bic.w	ip, r5, ip
 80028a2:	fa07 f50e 	lsl.w	r5, r7, lr
 80028a6:	ea4c 0505 	orr.w	r5, ip, r5
 80028aa:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80028ac:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80028ae:	6942      	ldr	r2, [r0, #20]
 80028b0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80028b4:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028b6:	694d      	ldr	r5, [r1, #20]
 80028b8:	6818      	ldr	r0, [r3, #0]
 80028ba:	68c2      	ldr	r2, [r0, #12]
 80028bc:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80028c0:	0052      	lsls	r2, r2, #1
 80028c2:	fa05 f202 	lsl.w	r2, r5, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028c6:	690e      	ldr	r6, [r1, #16]
 80028c8:	2e04      	cmp	r6, #4
 80028ca:	d079      	beq.n	80029c0 <HAL_ADC_ConfigChannel+0x1c8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028cc:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 80028ce:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 80028d2:	4dae      	ldr	r5, [pc, #696]	; (8002b8c <HAL_ADC_ConfigChannel+0x394>)
 80028d4:	403d      	ands	r5, r7
 80028d6:	680f      	ldr	r7, [r1, #0]
 80028d8:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 80028dc:	433a      	orrs	r2, r7
 80028de:	4315      	orrs	r5, r2
 80028e0:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80028e4:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	690e      	ldr	r6, [r1, #16]
 80028ec:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028ee:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 80028f0:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 80028f4:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 80028f8:	4328      	orrs	r0, r5
 80028fa:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	690d      	ldr	r5, [r1, #16]
 8002902:	7f08      	ldrb	r0, [r1, #28]
 8002904:	2801      	cmp	r0, #1
 8002906:	d058      	beq.n	80029ba <HAL_ADC_ConfigChannel+0x1c2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002908:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 800290a:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800290e:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8002912:	4304      	orrs	r4, r0
 8002914:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002918:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800291a:	6890      	ldr	r0, [r2, #8]
 800291c:	f010 0f01 	tst.w	r0, #1
 8002920:	d112      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x150>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002922:	6808      	ldr	r0, [r1, #0]
 8002924:	68cd      	ldr	r5, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002926:	4c9a      	ldr	r4, [pc, #616]	; (8002b90 <HAL_ADC_ConfigChannel+0x398>)
 8002928:	42a5      	cmp	r5, r4
 800292a:	f000 80b1 	beq.w	8002a90 <HAL_ADC_ConfigChannel+0x298>
    CLEAR_BIT(ADCx->DIFSEL,
 800292e:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8002932:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8002936:	ea24 0000 	bic.w	r0, r4, r0
 800293a:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800293e:	68c8      	ldr	r0, [r1, #12]
 8002940:	4a93      	ldr	r2, [pc, #588]	; (8002b90 <HAL_ADC_ConfigChannel+0x398>)
 8002942:	4290      	cmp	r0, r2
 8002944:	f000 80ac 	beq.w	8002aa0 <HAL_ADC_ConfigChannel+0x2a8>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002948:	680a      	ldr	r2, [r1, #0]
 800294a:	4992      	ldr	r1, [pc, #584]	; (8002b94 <HAL_ADC_ConfigChannel+0x39c>)
 800294c:	420a      	tst	r2, r1
 800294e:	f000 81da 	beq.w	8002d06 <HAL_ADC_ConfigChannel+0x50e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002952:	6819      	ldr	r1, [r3, #0]
 8002954:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8002958:	f000 8173 	beq.w	8002c42 <HAL_ADC_ConfigChannel+0x44a>
 800295c:	488e      	ldr	r0, [pc, #568]	; (8002b98 <HAL_ADC_ConfigChannel+0x3a0>)
 800295e:	4281      	cmp	r1, r0
 8002960:	f000 816c 	beq.w	8002c3c <HAL_ADC_ConfigChannel+0x444>
 8002964:	488d      	ldr	r0, [pc, #564]	; (8002b9c <HAL_ADC_ConfigChannel+0x3a4>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002966:	6880      	ldr	r0, [r0, #8]
 8002968:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800296c:	4d8c      	ldr	r5, [pc, #560]	; (8002ba0 <HAL_ADC_ConfigChannel+0x3a8>)
 800296e:	42aa      	cmp	r2, r5
 8002970:	f000 8169 	beq.w	8002c46 <HAL_ADC_ConfigChannel+0x44e>
 8002974:	4d8b      	ldr	r5, [pc, #556]	; (8002ba4 <HAL_ADC_ConfigChannel+0x3ac>)
 8002976:	42aa      	cmp	r2, r5
 8002978:	f000 8165 	beq.w	8002c46 <HAL_ADC_ConfigChannel+0x44e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800297c:	4d8a      	ldr	r5, [pc, #552]	; (8002ba8 <HAL_ADC_ConfigChannel+0x3b0>)
 800297e:	42aa      	cmp	r2, r5
 8002980:	f000 8194 	beq.w	8002cac <HAL_ADC_ConfigChannel+0x4b4>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002984:	4d89      	ldr	r5, [pc, #548]	; (8002bac <HAL_ADC_ConfigChannel+0x3b4>)
 8002986:	42aa      	cmp	r2, r5
 8002988:	f000 81a8 	beq.w	8002cdc <HAL_ADC_ConfigChannel+0x4e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800298c:	2000      	movs	r0, #0
 800298e:	e74a      	b.n	8002826 <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002990:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002992:	3014      	adds	r0, #20
 8002994:	0e6a      	lsrs	r2, r5, #25
 8002996:	0092      	lsls	r2, r2, #2
 8002998:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 800299c:	5886      	ldr	r6, [r0, r2]
 800299e:	f3c5 5504 	ubfx	r5, r5, #20, #5
 80029a2:	2707      	movs	r7, #7
 80029a4:	fa07 f505 	lsl.w	r5, r7, r5
 80029a8:	ea26 0505 	bic.w	r5, r6, r5
 80029ac:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80029ae:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80029b0:	6942      	ldr	r2, [r0, #20]
 80029b2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80029b6:	6142      	str	r2, [r0, #20]
}
 80029b8:	e77d      	b.n	80028b6 <HAL_ADC_ConfigChannel+0xbe>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80029ba:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 80029be:	e7a3      	b.n	8002908 <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029c0:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80029c2:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029c4:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029c8:	680a      	ldr	r2, [r1, #0]
 80029ca:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80029ce:	bb85      	cbnz	r5, 8002a32 <HAL_ADC_ConfigChannel+0x23a>
 80029d0:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029d4:	4294      	cmp	r4, r2
 80029d6:	d034      	beq.n	8002a42 <HAL_ADC_ConfigChannel+0x24a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029d8:	681c      	ldr	r4, [r3, #0]
 80029da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80029dc:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80029de:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029e2:	680a      	ldr	r2, [r1, #0]
 80029e4:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80029e8:	bb85      	cbnz	r5, 8002a4c <HAL_ADC_ConfigChannel+0x254>
 80029ea:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029ee:	4290      	cmp	r0, r2
 80029f0:	d034      	beq.n	8002a5c <HAL_ADC_ConfigChannel+0x264>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029f2:	681c      	ldr	r4, [r3, #0]
 80029f4:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80029f6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80029f8:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029fc:	680a      	ldr	r2, [r1, #0]
 80029fe:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002a02:	bb85      	cbnz	r5, 8002a66 <HAL_ADC_ConfigChannel+0x26e>
 8002a04:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a08:	4290      	cmp	r0, r2
 8002a0a:	d034      	beq.n	8002a76 <HAL_ADC_ConfigChannel+0x27e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a0c:	681c      	ldr	r4, [r3, #0]
 8002a0e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002a10:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002a12:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a16:	680a      	ldr	r2, [r1, #0]
 8002a18:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002a1c:	bb85      	cbnz	r5, 8002a80 <HAL_ADC_ConfigChannel+0x288>
 8002a1e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a22:	4290      	cmp	r0, r2
 8002a24:	f47f af78 	bne.w	8002918 <HAL_ADC_ConfigChannel+0x120>
  MODIFY_REG(*preg,
 8002a28:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002a2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a2e:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8002a30:	e772      	b.n	8002918 <HAL_ADC_ConfigChannel+0x120>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a36:	b112      	cbz	r2, 8002a3e <HAL_ADC_ConfigChannel+0x246>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002a38:	fab2 f282 	clz	r2, r2
 8002a3c:	e7ca      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x1dc>
    return 32U;
 8002a3e:	2220      	movs	r2, #32
 8002a40:	e7c8      	b.n	80029d4 <HAL_ADC_ConfigChannel+0x1dc>
  MODIFY_REG(*preg,
 8002a42:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8002a44:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a48:	6602      	str	r2, [r0, #96]	; 0x60
}
 8002a4a:	e7c5      	b.n	80029d8 <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002a50:	b112      	cbz	r2, 8002a58 <HAL_ADC_ConfigChannel+0x260>
  return __builtin_clz(value);
 8002a52:	fab2 f282 	clz	r2, r2
 8002a56:	e7ca      	b.n	80029ee <HAL_ADC_ConfigChannel+0x1f6>
    return 32U;
 8002a58:	2220      	movs	r2, #32
 8002a5a:	e7c8      	b.n	80029ee <HAL_ADC_ConfigChannel+0x1f6>
  MODIFY_REG(*preg,
 8002a5c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002a5e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a62:	6662      	str	r2, [r4, #100]	; 0x64
}
 8002a64:	e7c5      	b.n	80029f2 <HAL_ADC_ConfigChannel+0x1fa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a66:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002a6a:	b112      	cbz	r2, 8002a72 <HAL_ADC_ConfigChannel+0x27a>
  return __builtin_clz(value);
 8002a6c:	fab2 f282 	clz	r2, r2
 8002a70:	e7ca      	b.n	8002a08 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 8002a72:	2220      	movs	r2, #32
 8002a74:	e7c8      	b.n	8002a08 <HAL_ADC_ConfigChannel+0x210>
  MODIFY_REG(*preg,
 8002a76:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8002a78:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002a7c:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8002a7e:	e7c5      	b.n	8002a0c <HAL_ADC_ConfigChannel+0x214>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a80:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002a84:	b112      	cbz	r2, 8002a8c <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 8002a86:	fab2 f282 	clz	r2, r2
 8002a8a:	e7ca      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x22a>
    return 32U;
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	e7c8      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x22a>
    SET_BIT(ADCx->DIFSEL,
 8002a90:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8002a94:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8002a98:	4320      	orrs	r0, r4
 8002a9a:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
 8002a9e:	e74e      	b.n	800293e <HAL_ADC_ConfigChannel+0x146>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002aa0:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002aa2:	680a      	ldr	r2, [r1, #0]
 8002aa4:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002aa8:	2d00      	cmp	r5, #0
 8002aaa:	d138      	bne.n	8002b1e <HAL_ADC_ConfigChannel+0x326>
 8002aac:	0e90      	lsrs	r0, r2, #26
 8002aae:	3001      	adds	r0, #1
 8002ab0:	f000 001f 	and.w	r0, r0, #31
 8002ab4:	2809      	cmp	r0, #9
 8002ab6:	bf8c      	ite	hi
 8002ab8:	2000      	movhi	r0, #0
 8002aba:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002abc:	2800      	cmp	r0, #0
 8002abe:	d077      	beq.n	8002bb0 <HAL_ADC_ConfigChannel+0x3b8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ac0:	2d00      	cmp	r5, #0
 8002ac2:	d13b      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x344>
 8002ac4:	0e90      	lsrs	r0, r2, #26
 8002ac6:	3001      	adds	r0, #1
 8002ac8:	0680      	lsls	r0, r0, #26
 8002aca:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002ace:	2d00      	cmp	r5, #0
 8002ad0:	d140      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x35c>
 8002ad2:	0e96      	lsrs	r6, r2, #26
 8002ad4:	3601      	adds	r6, #1
 8002ad6:	f006 071f 	and.w	r7, r6, #31
 8002ada:	2601      	movs	r6, #1
 8002adc:	40be      	lsls	r6, r7
 8002ade:	4330      	orrs	r0, r6
 8002ae0:	2d00      	cmp	r5, #0
 8002ae2:	d145      	bne.n	8002b70 <HAL_ADC_ConfigChannel+0x378>
 8002ae4:	0e92      	lsrs	r2, r2, #26
 8002ae6:	3201      	adds	r2, #1
 8002ae8:	f002 021f 	and.w	r2, r2, #31
 8002aec:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002af0:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002af2:	4302      	orrs	r2, r0
 8002af4:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002af6:	f104 0614 	add.w	r6, r4, #20
 8002afa:	0e55      	lsrs	r5, r2, #25
 8002afc:	00ad      	lsls	r5, r5, #2
 8002afe:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8002b02:	5974      	ldr	r4, [r6, r5]
 8002b04:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8002b08:	f04f 0c07 	mov.w	ip, #7
 8002b0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8002b10:	ea24 0c0c 	bic.w	ip, r4, ip
 8002b14:	4090      	lsls	r0, r2
 8002b16:	ea4c 0000 	orr.w	r0, ip, r0
 8002b1a:	5170      	str	r0, [r6, r5]
}
 8002b1c:	e714      	b.n	8002948 <HAL_ADC_ConfigChannel+0x150>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002b22:	b148      	cbz	r0, 8002b38 <HAL_ADC_ConfigChannel+0x340>
  return __builtin_clz(value);
 8002b24:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b28:	3001      	adds	r0, #1
 8002b2a:	f000 001f 	and.w	r0, r0, #31
 8002b2e:	2809      	cmp	r0, #9
 8002b30:	bf8c      	ite	hi
 8002b32:	2000      	movhi	r0, #0
 8002b34:	2001      	movls	r0, #1
 8002b36:	e7c1      	b.n	8002abc <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8002b38:	2020      	movs	r0, #32
 8002b3a:	e7f5      	b.n	8002b28 <HAL_ADC_ConfigChannel+0x330>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3c:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002b40:	b130      	cbz	r0, 8002b50 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002b42:	fab0 f080 	clz	r0, r0
 8002b46:	3001      	adds	r0, #1
 8002b48:	0680      	lsls	r0, r0, #26
 8002b4a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002b4e:	e7be      	b.n	8002ace <HAL_ADC_ConfigChannel+0x2d6>
    return 32U;
 8002b50:	2020      	movs	r0, #32
 8002b52:	e7f8      	b.n	8002b46 <HAL_ADC_ConfigChannel+0x34e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b54:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002b58:	b146      	cbz	r6, 8002b6c <HAL_ADC_ConfigChannel+0x374>
  return __builtin_clz(value);
 8002b5a:	fab6 f686 	clz	r6, r6
 8002b5e:	3601      	adds	r6, #1
 8002b60:	f006 061f 	and.w	r6, r6, #31
 8002b64:	2701      	movs	r7, #1
 8002b66:	fa07 f606 	lsl.w	r6, r7, r6
 8002b6a:	e7b8      	b.n	8002ade <HAL_ADC_ConfigChannel+0x2e6>
    return 32U;
 8002b6c:	2620      	movs	r6, #32
 8002b6e:	e7f6      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x366>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b70:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002b74:	b142      	cbz	r2, 8002b88 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002b76:	fab2 f282 	clz	r2, r2
 8002b7a:	3201      	adds	r2, #1
 8002b7c:	f002 021f 	and.w	r2, r2, #31
 8002b80:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002b84:	0512      	lsls	r2, r2, #20
 8002b86:	e7b4      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8002b88:	2220      	movs	r2, #32
 8002b8a:	e7f6      	b.n	8002b7a <HAL_ADC_ConfigChannel+0x382>
 8002b8c:	03fff000 	.word	0x03fff000
 8002b90:	407f0000 	.word	0x407f0000
 8002b94:	80080000 	.word	0x80080000
 8002b98:	50000100 	.word	0x50000100
 8002b9c:	50000700 	.word	0x50000700
 8002ba0:	c3210000 	.word	0xc3210000
 8002ba4:	90c00010 	.word	0x90c00010
 8002ba8:	c7520000 	.word	0xc7520000
 8002bac:	cb840000 	.word	0xcb840000
 8002bb0:	b9cd      	cbnz	r5, 8002be6 <HAL_ADC_ConfigChannel+0x3ee>
 8002bb2:	0e90      	lsrs	r0, r2, #26
 8002bb4:	3001      	adds	r0, #1
 8002bb6:	0680      	lsls	r0, r0, #26
 8002bb8:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002bbc:	b9fd      	cbnz	r5, 8002bfe <HAL_ADC_ConfigChannel+0x406>
 8002bbe:	0e96      	lsrs	r6, r2, #26
 8002bc0:	3601      	adds	r6, #1
 8002bc2:	f006 071f 	and.w	r7, r6, #31
 8002bc6:	2601      	movs	r6, #1
 8002bc8:	40be      	lsls	r6, r7
 8002bca:	4330      	orrs	r0, r6
 8002bcc:	bb2d      	cbnz	r5, 8002c1a <HAL_ADC_ConfigChannel+0x422>
 8002bce:	0e92      	lsrs	r2, r2, #26
 8002bd0:	3201      	adds	r2, #1
 8002bd2:	f002 021f 	and.w	r2, r2, #31
 8002bd6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002bda:	3a1e      	subs	r2, #30
 8002bdc:	0512      	lsls	r2, r2, #20
 8002bde:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002be2:	4302      	orrs	r2, r0
 8002be4:	e786      	b.n	8002af4 <HAL_ADC_ConfigChannel+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8002bea:	b130      	cbz	r0, 8002bfa <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002bec:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002bf0:	3001      	adds	r0, #1
 8002bf2:	0680      	lsls	r0, r0, #26
 8002bf4:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002bf8:	e7e0      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x3c4>
    return 32U;
 8002bfa:	2020      	movs	r0, #32
 8002bfc:	e7f8      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfe:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002c02:	b146      	cbz	r6, 8002c16 <HAL_ADC_ConfigChannel+0x41e>
  return __builtin_clz(value);
 8002c04:	fab6 f686 	clz	r6, r6
 8002c08:	3601      	adds	r6, #1
 8002c0a:	f006 061f 	and.w	r6, r6, #31
 8002c0e:	2701      	movs	r7, #1
 8002c10:	fa07 f606 	lsl.w	r6, r7, r6
 8002c14:	e7d9      	b.n	8002bca <HAL_ADC_ConfigChannel+0x3d2>
    return 32U;
 8002c16:	2620      	movs	r6, #32
 8002c18:	e7f6      	b.n	8002c08 <HAL_ADC_ConfigChannel+0x410>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002c1e:	b15a      	cbz	r2, 8002c38 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8002c20:	fab2 f282 	clz	r2, r2
 8002c24:	3201      	adds	r2, #1
 8002c26:	f002 021f 	and.w	r2, r2, #31
 8002c2a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002c2e:	3a1e      	subs	r2, #30
 8002c30:	0512      	lsls	r2, r2, #20
 8002c32:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002c36:	e7d4      	b.n	8002be2 <HAL_ADC_ConfigChannel+0x3ea>
    return 32U;
 8002c38:	2220      	movs	r2, #32
 8002c3a:	e7f3      	b.n	8002c24 <HAL_ADC_ConfigChannel+0x42c>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c3c:	f500 7000 	add.w	r0, r0, #512	; 0x200
 8002c40:	e691      	b.n	8002966 <HAL_ADC_ConfigChannel+0x16e>
 8002c42:	4835      	ldr	r0, [pc, #212]	; (8002d18 <HAL_ADC_ConfigChannel+0x520>)
 8002c44:	e68f      	b.n	8002966 <HAL_ADC_ConfigChannel+0x16e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c46:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8002c4a:	f47f ae97 	bne.w	800297c <HAL_ADC_ConfigChannel+0x184>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c4e:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8002c52:	d004      	beq.n	8002c5e <HAL_ADC_ConfigChannel+0x466>
 8002c54:	4a31      	ldr	r2, [pc, #196]	; (8002d1c <HAL_ADC_ConfigChannel+0x524>)
 8002c56:	4291      	cmp	r1, r2
 8002c58:	d001      	beq.n	8002c5e <HAL_ADC_ConfigChannel+0x466>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	e5e3      	b.n	8002826 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c5e:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8002c62:	d019      	beq.n	8002c98 <HAL_ADC_ConfigChannel+0x4a0>
 8002c64:	4a2e      	ldr	r2, [pc, #184]	; (8002d20 <HAL_ADC_ConfigChannel+0x528>)
 8002c66:	4291      	cmp	r1, r2
 8002c68:	d014      	beq.n	8002c94 <HAL_ADC_ConfigChannel+0x49c>
 8002c6a:	492e      	ldr	r1, [pc, #184]	; (8002d24 <HAL_ADC_ConfigChannel+0x52c>)
 8002c6c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002c70:	688a      	ldr	r2, [r1, #8]
 8002c72:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002c76:	4314      	orrs	r4, r2
 8002c78:	608c      	str	r4, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c7a:	4a2b      	ldr	r2, [pc, #172]	; (8002d28 <HAL_ADC_ConfigChannel+0x530>)
 8002c7c:	6812      	ldr	r2, [r2, #0]
 8002c7e:	0992      	lsrs	r2, r2, #6
 8002c80:	492a      	ldr	r1, [pc, #168]	; (8002d2c <HAL_ADC_ConfigChannel+0x534>)
 8002c82:	fba1 1202 	umull	r1, r2, r1, r2
 8002c86:	0992      	lsrs	r2, r2, #6
 8002c88:	3201      	adds	r2, #1
 8002c8a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002c8e:	0092      	lsls	r2, r2, #2
 8002c90:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002c92:	e006      	b.n	8002ca2 <HAL_ADC_ConfigChannel+0x4aa>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c94:	4920      	ldr	r1, [pc, #128]	; (8002d18 <HAL_ADC_ConfigChannel+0x520>)
 8002c96:	e7e9      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x474>
 8002c98:	491f      	ldr	r1, [pc, #124]	; (8002d18 <HAL_ADC_ConfigChannel+0x520>)
 8002c9a:	e7e7      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x474>
            wait_loop_index--;
 8002c9c:	9a01      	ldr	r2, [sp, #4]
 8002c9e:	3a01      	subs	r2, #1
 8002ca0:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8002ca2:	9a01      	ldr	r2, [sp, #4]
 8002ca4:	2a00      	cmp	r2, #0
 8002ca6:	d1f9      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x4a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ca8:	2000      	movs	r0, #0
 8002caa:	e5bc      	b.n	8002826 <HAL_ADC_ConfigChannel+0x2e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002cac:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8002cb0:	f47f ae68 	bne.w	8002984 <HAL_ADC_ConfigChannel+0x18c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cb4:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8002cb8:	d00e      	beq.n	8002cd8 <HAL_ADC_ConfigChannel+0x4e0>
 8002cba:	4a19      	ldr	r2, [pc, #100]	; (8002d20 <HAL_ADC_ConfigChannel+0x528>)
 8002cbc:	4291      	cmp	r1, r2
 8002cbe:	d009      	beq.n	8002cd4 <HAL_ADC_ConfigChannel+0x4dc>
 8002cc0:	4918      	ldr	r1, [pc, #96]	; (8002d24 <HAL_ADC_ConfigChannel+0x52c>)
 8002cc2:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 8002cc6:	688a      	ldr	r2, [r1, #8]
 8002cc8:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8002ccc:	4314      	orrs	r4, r2
 8002cce:	608c      	str	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cd0:	2000      	movs	r0, #0
}
 8002cd2:	e5a8      	b.n	8002826 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cd4:	4910      	ldr	r1, [pc, #64]	; (8002d18 <HAL_ADC_ConfigChannel+0x520>)
 8002cd6:	e7f4      	b.n	8002cc2 <HAL_ADC_ConfigChannel+0x4ca>
 8002cd8:	490f      	ldr	r1, [pc, #60]	; (8002d18 <HAL_ADC_ConfigChannel+0x520>)
 8002cda:	e7f2      	b.n	8002cc2 <HAL_ADC_ConfigChannel+0x4ca>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002cdc:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8002ce0:	d113      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x512>
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ce2:	4a0f      	ldr	r2, [pc, #60]	; (8002d20 <HAL_ADC_ConfigChannel+0x528>)
 8002ce4:	4291      	cmp	r1, r2
 8002ce6:	d012      	beq.n	8002d0e <HAL_ADC_ConfigChannel+0x516>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ce8:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8002cec:	d009      	beq.n	8002d02 <HAL_ADC_ConfigChannel+0x50a>
 8002cee:	480d      	ldr	r0, [pc, #52]	; (8002d24 <HAL_ADC_ConfigChannel+0x52c>)
 8002cf0:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002cf4:	6881      	ldr	r1, [r0, #8]
 8002cf6:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cfe:	2000      	movs	r0, #0
}
 8002d00:	e591      	b.n	8002826 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d02:	4805      	ldr	r0, [pc, #20]	; (8002d18 <HAL_ADC_ConfigChannel+0x520>)
 8002d04:	e7f4      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0x4f8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d06:	2000      	movs	r0, #0
 8002d08:	e58d      	b.n	8002826 <HAL_ADC_ConfigChannel+0x2e>
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	e58b      	b.n	8002826 <HAL_ADC_ConfigChannel+0x2e>
 8002d0e:	2000      	movs	r0, #0
 8002d10:	e589      	b.n	8002826 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8002d12:	2002      	movs	r0, #2
 8002d14:	e58a      	b.n	800282c <HAL_ADC_ConfigChannel+0x34>
 8002d16:	bf00      	nop
 8002d18:	50000300 	.word	0x50000300
 8002d1c:	50000600 	.word	0x50000600
 8002d20:	50000100 	.word	0x50000100
 8002d24:	50000700 	.word	0x50000700
 8002d28:	20000000 	.word	0x20000000
 8002d2c:	053e2d63 	.word	0x053e2d63

08002d30 <ADC_Enable>:
{
 8002d30:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d32:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	f012 0f01 	tst.w	r2, #1
 8002d3a:	d140      	bne.n	8002dbe <ADC_Enable+0x8e>
 8002d3c:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002d3e:	6899      	ldr	r1, [r3, #8]
 8002d40:	4a20      	ldr	r2, [pc, #128]	; (8002dc4 <ADC_Enable+0x94>)
 8002d42:	4211      	tst	r1, r2
 8002d44:	d009      	beq.n	8002d5a <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d46:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002d48:	f043 0310 	orr.w	r3, r3, #16
 8002d4c:	65c3      	str	r3, [r0, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d4e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	6603      	str	r3, [r0, #96]	; 0x60
      return HAL_ERROR;
 8002d56:	2001      	movs	r0, #1
 8002d58:	e032      	b.n	8002dc0 <ADC_Enable+0x90>
  MODIFY_REG(ADCx->CR,
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d60:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002d64:	f042 0201 	orr.w	r2, r2, #1
 8002d68:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002d6a:	f7ff fa09 	bl	8002180 <HAL_GetTick>
 8002d6e:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	f012 0f01 	tst.w	r2, #1
 8002d78:	d11f      	bne.n	8002dba <ADC_Enable+0x8a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	f012 0f01 	tst.w	r2, #1
 8002d80:	d107      	bne.n	8002d92 <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d88:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002d8c:	f042 0201 	orr.w	r2, r2, #1
 8002d90:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d92:	f7ff f9f5 	bl	8002180 <HAL_GetTick>
 8002d96:	1b43      	subs	r3, r0, r5
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d9e9      	bls.n	8002d70 <ADC_Enable+0x40>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d9c:	6823      	ldr	r3, [r4, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f013 0f01 	tst.w	r3, #1
 8002da4:	d1e4      	bne.n	8002d70 <ADC_Enable+0x40>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002da8:	f043 0310 	orr.w	r3, r3, #16
 8002dac:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dae:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002db0:	f043 0301 	orr.w	r3, r3, #1
 8002db4:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 8002db6:	2001      	movs	r0, #1
 8002db8:	e002      	b.n	8002dc0 <ADC_Enable+0x90>
  return HAL_OK;
 8002dba:	2000      	movs	r0, #0
 8002dbc:	e000      	b.n	8002dc0 <ADC_Enable+0x90>
 8002dbe:	2000      	movs	r0, #0
}
 8002dc0:	bd38      	pop	{r3, r4, r5, pc}
 8002dc2:	bf00      	nop
 8002dc4:	8000003f 	.word	0x8000003f

08002dc8 <HAL_ADC_Start_DMA>:
{
 8002dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dcc:	4604      	mov	r4, r0
 8002dce:	460f      	mov	r7, r1
 8002dd0:	4690      	mov	r8, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002dd2:	6800      	ldr	r0, [r0, #0]
 8002dd4:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002dd8:	d021      	beq.n	8002e1e <HAL_ADC_Start_DMA+0x56>
 8002dda:	4b42      	ldr	r3, [pc, #264]	; (8002ee4 <HAL_ADC_Start_DMA+0x11c>)
 8002ddc:	4298      	cmp	r0, r3
 8002dde:	d01b      	beq.n	8002e18 <HAL_ADC_Start_DMA+0x50>
 8002de0:	4b41      	ldr	r3, [pc, #260]	; (8002ee8 <HAL_ADC_Start_DMA+0x120>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002de2:	689e      	ldr	r6, [r3, #8]
 8002de4:	f006 061f 	and.w	r6, r6, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002de8:	6885      	ldr	r5, [r0, #8]
 8002dea:	f015 0f04 	tst.w	r5, #4
 8002dee:	d174      	bne.n	8002eda <HAL_ADC_Start_DMA+0x112>
    __HAL_LOCK(hadc);
 8002df0:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d073      	beq.n	8002ee0 <HAL_ADC_Start_DMA+0x118>
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002dfe:	4b3b      	ldr	r3, [pc, #236]	; (8002eec <HAL_ADC_Start_DMA+0x124>)
 8002e00:	4298      	cmp	r0, r3
 8002e02:	d00e      	beq.n	8002e22 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e04:	b16e      	cbz	r6, 8002e22 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e06:	2e05      	cmp	r6, #5
 8002e08:	d00b      	beq.n	8002e22 <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e0a:	2e09      	cmp	r6, #9
 8002e0c:	d009      	beq.n	8002e22 <HAL_ADC_Start_DMA+0x5a>
      __HAL_UNLOCK(hadc);
 8002e0e:	2300      	movs	r3, #0
 8002e10:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8002e14:	2001      	movs	r0, #1
 8002e16:	e061      	b.n	8002edc <HAL_ADC_Start_DMA+0x114>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e18:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002e1c:	e7e1      	b.n	8002de2 <HAL_ADC_Start_DMA+0x1a>
 8002e1e:	4b34      	ldr	r3, [pc, #208]	; (8002ef0 <HAL_ADC_Start_DMA+0x128>)
 8002e20:	e7df      	b.n	8002de2 <HAL_ADC_Start_DMA+0x1a>
      tmp_hal_status = ADC_Enable(hadc);
 8002e22:	4620      	mov	r0, r4
 8002e24:	f7ff ff84 	bl	8002d30 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002e28:	2800      	cmp	r0, #0
 8002e2a:	d152      	bne.n	8002ed2 <HAL_ADC_Start_DMA+0x10a>
        ADC_STATE_CLR_SET(hadc->State,
 8002e2c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002e2e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e32:	f023 0301 	bic.w	r3, r3, #1
 8002e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e3a:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	4a29      	ldr	r2, [pc, #164]	; (8002ee4 <HAL_ADC_Start_DMA+0x11c>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d040      	beq.n	8002ec6 <HAL_ADC_Start_DMA+0xfe>
 8002e44:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d039      	beq.n	8002ec0 <HAL_ADC_Start_DMA+0xf8>
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d000      	beq.n	8002e54 <HAL_ADC_Start_DMA+0x8c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e52:	b91e      	cbnz	r6, 8002e5c <HAL_ADC_Start_DMA+0x94>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e54:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002e56:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002e5a:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e5c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002e5e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002e62:	d033      	beq.n	8002ecc <HAL_ADC_Start_DMA+0x104>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e64:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002e66:	f023 0306 	bic.w	r3, r3, #6
 8002e6a:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e6c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e6e:	4a21      	ldr	r2, [pc, #132]	; (8002ef4 <HAL_ADC_Start_DMA+0x12c>)
 8002e70:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e72:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e74:	4a20      	ldr	r2, [pc, #128]	; (8002ef8 <HAL_ADC_Start_DMA+0x130>)
 8002e76:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e78:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e7a:	4a20      	ldr	r2, [pc, #128]	; (8002efc <HAL_ADC_Start_DMA+0x134>)
 8002e7c:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002e7e:	6823      	ldr	r3, [r4, #0]
 8002e80:	221c      	movs	r2, #28
 8002e82:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8002e84:	2300      	movs	r3, #0
 8002e86:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e8a:	6822      	ldr	r2, [r4, #0]
 8002e8c:	6853      	ldr	r3, [r2, #4]
 8002e8e:	f043 0310 	orr.w	r3, r3, #16
 8002e92:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e94:	6822      	ldr	r2, [r4, #0]
 8002e96:	68d3      	ldr	r3, [r2, #12]
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e9e:	6821      	ldr	r1, [r4, #0]
 8002ea0:	4643      	mov	r3, r8
 8002ea2:	463a      	mov	r2, r7
 8002ea4:	3140      	adds	r1, #64	; 0x40
 8002ea6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002ea8:	f000 ff9a 	bl	8003de0 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002eac:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002eae:	6893      	ldr	r3, [r2, #8]
 8002eb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002eb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002eb8:	f043 0304 	orr.w	r3, r3, #4
 8002ebc:	6093      	str	r3, [r2, #8]
}
 8002ebe:	e00d      	b.n	8002edc <HAL_ADC_Start_DMA+0x114>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ec0:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8002ec4:	e7c3      	b.n	8002e4e <HAL_ADC_Start_DMA+0x86>
 8002ec6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002eca:	e7c0      	b.n	8002e4e <HAL_ADC_Start_DMA+0x86>
          ADC_CLEAR_ERRORCODE(hadc);
 8002ecc:	2300      	movs	r3, #0
 8002ece:	6623      	str	r3, [r4, #96]	; 0x60
 8002ed0:	e7cc      	b.n	8002e6c <HAL_ADC_Start_DMA+0xa4>
        __HAL_UNLOCK(hadc);
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8002ed8:	e000      	b.n	8002edc <HAL_ADC_Start_DMA+0x114>
    tmp_hal_status = HAL_BUSY;
 8002eda:	2002      	movs	r0, #2
}
 8002edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8002ee0:	2002      	movs	r0, #2
 8002ee2:	e7fb      	b.n	8002edc <HAL_ADC_Start_DMA+0x114>
 8002ee4:	50000100 	.word	0x50000100
 8002ee8:	50000700 	.word	0x50000700
 8002eec:	50000600 	.word	0x50000600
 8002ef0:	50000300 	.word	0x50000300
 8002ef4:	08002755 	.word	0x08002755
 8002ef8:	08002461 	.word	0x08002461
 8002efc:	080027dd 	.word	0x080027dd

08002f00 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8002f00:	b538      	push	{r3, r4, r5, lr}
 8002f02:	4604      	mov	r4, r0
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f04:	6803      	ldr	r3, [r0, #0]
 8002f06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f0a:	d073      	beq.n	8002ff4 <HAL_ADCEx_InjectedStart_IT+0xf4>
 8002f0c:	4a55      	ldr	r2, [pc, #340]	; (8003064 <HAL_ADCEx_InjectedStart_IT+0x164>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d06d      	beq.n	8002fee <HAL_ADCEx_InjectedStart_IT+0xee>
 8002f12:	4a55      	ldr	r2, [pc, #340]	; (8003068 <HAL_ADCEx_InjectedStart_IT+0x168>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002f14:	6895      	ldr	r5, [r2, #8]
 8002f16:	f005 051f 	and.w	r5, r5, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	f012 0f08 	tst.w	r2, #8
 8002f20:	f040 809b 	bne.w	800305a <HAL_ADCEx_InjectedStart_IT+0x15a>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8002f24:	68da      	ldr	r2, [r3, #12]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8002f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f28:	f413 7fc0 	tst.w	r3, #384	; 0x180
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADCEx_InjectedStart_IT+0x32>
        && (tmp_config_injected_queue == 0UL)
 8002f2e:	2a00      	cmp	r2, #0
 8002f30:	da62      	bge.n	8002ff8 <HAL_ADCEx_InjectedStart_IT+0xf8>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
      return HAL_ERROR;
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8002f32:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	f000 8091 	beq.w	800305e <HAL_ADCEx_InjectedStart_IT+0x15e>
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f42:	4620      	mov	r0, r4
 8002f44:	f7ff fef4 	bl	8002d30 <ADC_Enable>

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f48:	2800      	cmp	r0, #0
 8002f4a:	f040 8082 	bne.w	8003052 <HAL_ADCEx_InjectedStart_IT+0x152>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8002f4e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f50:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f54:	d056      	beq.n	8003004 <HAL_ADCEx_InjectedStart_IT+0x104>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002f56:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002f58:	f023 0308 	bic.w	r3, r3, #8
 8002f5c:	6623      	str	r3, [r4, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8002f5e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f60:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f64:	f023 0301 	bic.w	r3, r3, #1
 8002f68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002f6c:	65e3      	str	r3, [r4, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f6e:	6823      	ldr	r3, [r4, #0]
 8002f70:	4a3c      	ldr	r2, [pc, #240]	; (8003064 <HAL_ADCEx_InjectedStart_IT+0x164>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d04c      	beq.n	8003010 <HAL_ADCEx_InjectedStart_IT+0x110>
 8002f76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d045      	beq.n	800300a <HAL_ADCEx_InjectedStart_IT+0x10a>
 8002f7e:	461a      	mov	r2, r3
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d000      	beq.n	8002f86 <HAL_ADCEx_InjectedStart_IT+0x86>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f84:	b91d      	cbnz	r5, 8002f8e <HAL_ADCEx_InjectedStart_IT+0x8e>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f86:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002f88:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002f8c:	65e2      	str	r2, [r4, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8002f8e:	2260      	movs	r2, #96	; 0x60
 8002f90:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f92:	2300      	movs	r3, #0
 8002f94:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8002fa0:	d003      	beq.n	8002faa <HAL_ADCEx_InjectedStart_IT+0xaa>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002fa8:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002faa:	69a3      	ldr	r3, [r4, #24]
 8002fac:	2b08      	cmp	r3, #8
 8002fae:	d032      	beq.n	8003016 <HAL_ADCEx_InjectedStart_IT+0x116>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
          break;
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002fb0:	6822      	ldr	r2, [r4, #0]
 8002fb2:	6853      	ldr	r3, [r2, #4]
 8002fb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fb8:	6053      	str	r3, [r2, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002fba:	6822      	ldr	r2, [r4, #0]
 8002fbc:	6853      	ldr	r3, [r2, #4]
 8002fbe:	f043 0320 	orr.w	r3, r3, #32
 8002fc2:	6053      	str	r3, [r2, #4]
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	4a27      	ldr	r2, [pc, #156]	; (8003064 <HAL_ADCEx_InjectedStart_IT+0x164>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d032      	beq.n	8003032 <HAL_ADCEx_InjectedStart_IT+0x132>
 8002fcc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d02b      	beq.n	800302c <HAL_ADCEx_InjectedStart_IT+0x12c>
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d02e      	beq.n	8003038 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fda:	b36d      	cbz	r5, 8003038 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002fdc:	2d06      	cmp	r5, #6
 8002fde:	d02b      	beq.n	8003038 <HAL_ADCEx_InjectedStart_IT+0x138>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002fe0:	2d07      	cmp	r5, #7
 8002fe2:	d029      	beq.n	8003038 <HAL_ADCEx_InjectedStart_IT+0x138>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fe4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002fe6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fea:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002fec:	e036      	b.n	800305c <HAL_ADCEx_InjectedStart_IT+0x15c>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fee:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8002ff2:	e78f      	b.n	8002f14 <HAL_ADCEx_InjectedStart_IT+0x14>
 8002ff4:	4a1d      	ldr	r2, [pc, #116]	; (800306c <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8002ff6:	e78d      	b.n	8002f14 <HAL_ADCEx_InjectedStart_IT+0x14>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ff8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ffa:	f043 0320 	orr.w	r3, r3, #32
 8002ffe:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8003000:	2001      	movs	r0, #1
 8003002:	e02b      	b.n	800305c <HAL_ADCEx_InjectedStart_IT+0x15c>
        ADC_CLEAR_ERRORCODE(hadc);
 8003004:	2300      	movs	r3, #0
 8003006:	6623      	str	r3, [r4, #96]	; 0x60
 8003008:	e7a9      	b.n	8002f5e <HAL_ADCEx_InjectedStart_IT+0x5e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800300a:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800300e:	e7b7      	b.n	8002f80 <HAL_ADCEx_InjectedStart_IT+0x80>
 8003010:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003014:	e7b4      	b.n	8002f80 <HAL_ADCEx_InjectedStart_IT+0x80>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003016:	6822      	ldr	r2, [r4, #0]
 8003018:	6853      	ldr	r3, [r2, #4]
 800301a:	f023 0320 	bic.w	r3, r3, #32
 800301e:	6053      	str	r3, [r2, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003020:	6822      	ldr	r2, [r4, #0]
 8003022:	6853      	ldr	r3, [r2, #4]
 8003024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003028:	6053      	str	r3, [r2, #4]
          break;
 800302a:	e7cb      	b.n	8002fc4 <HAL_ADCEx_InjectedStart_IT+0xc4>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800302c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8003030:	e7d1      	b.n	8002fd6 <HAL_ADCEx_InjectedStart_IT+0xd6>
 8003032:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003036:	e7ce      	b.n	8002fd6 <HAL_ADCEx_InjectedStart_IT+0xd6>
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8003038:	68da      	ldr	r2, [r3, #12]
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800303a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800303e:	d10d      	bne.n	800305c <HAL_ADCEx_InjectedStart_IT+0x15c>
  MODIFY_REG(ADCx->CR,
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003046:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800304a:	f042 0208 	orr.w	r2, r2, #8
 800304e:	609a      	str	r2, [r3, #8]
}
 8003050:	e004      	b.n	800305c <HAL_ADCEx_InjectedStart_IT+0x15c>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003052:	2300      	movs	r3, #0
 8003054:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8003058:	e000      	b.n	800305c <HAL_ADCEx_InjectedStart_IT+0x15c>
    return HAL_BUSY;
 800305a:	2002      	movs	r0, #2
  }
}
 800305c:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 800305e:	2002      	movs	r0, #2
 8003060:	e7fc      	b.n	800305c <HAL_ADCEx_InjectedStart_IT+0x15c>
 8003062:	bf00      	nop
 8003064:	50000100 	.word	0x50000100
 8003068:	50000700 	.word	0x50000700
 800306c:	50000300 	.word	0x50000300

08003070 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003070:	4770      	bx	lr

08003072 <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003072:	4770      	bx	lr

08003074 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003074:	4770      	bx	lr

08003076 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003076:	4770      	bx	lr

08003078 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003078:	4770      	bx	lr
	...

0800307c <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 800307c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800307e:	b083      	sub	sp, #12
 8003080:	4603      	mov	r3, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8003082:	2200      	movs	r2, #0
 8003084:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfigInjected->InjectedOffset));
  assert_param(IS_ADC_OFFSET_SIGN(sConfigInjected->InjectedOffsetSign));
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedOffsetSaturation));
  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjecOversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003086:	6940      	ldr	r0, [r0, #20]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003088:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800308c:	2a01      	cmp	r2, #1
 800308e:	f000 831f 	beq.w	80036d0 <HAL_ADCEx_InjectedConfigChannel+0x654>
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003098:	b1a8      	cbz	r0, 80030c6 <HAL_ADCEx_InjectedConfigChannel+0x4a>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 800309a:	6a0a      	ldr	r2, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800309c:	2a01      	cmp	r2, #1
 800309e:	d012      	beq.n	80030c6 <HAL_ADCEx_InjectedConfigChannel+0x4a>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80030a0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80030a2:	2800      	cmp	r0, #0
 80030a4:	f040 80cd 	bne.w	8003242 <HAL_ADCEx_InjectedConfigChannel+0x1c6>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 80030a8:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80030aa:	2200      	movs	r2, #0
 80030ac:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80030ae:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80030b0:	2c00      	cmp	r4, #0
 80030b2:	f000 80c3 	beq.w	800323c <HAL_ADCEx_InjectedConfigChannel+0x1c0>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80030b6:	6a0a      	ldr	r2, [r1, #32]
 80030b8:	3a01      	subs	r2, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80030ba:	f004 047c 	and.w	r4, r4, #124	; 0x7c
 80030be:	4322      	orrs	r2, r4
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 80030c0:	6acc      	ldr	r4, [r1, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 80030c2:	4314      	orrs	r4, r2
 80030c4:	e0be      	b.n	8003244 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80030c6:	684a      	ldr	r2, [r1, #4]
 80030c8:	2a09      	cmp	r2, #9
 80030ca:	f000 8097 	beq.w	80031fc <HAL_ADCEx_InjectedConfigChannel+0x180>
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80030ce:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80030d0:	6890      	ldr	r0, [r2, #8]
 80030d2:	f010 0f08 	tst.w	r0, #8
 80030d6:	d110      	bne.n	80030fa <HAL_ADCEx_InjectedConfigChannel+0x7e>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80030d8:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 80030dc:	2800      	cmp	r0, #0
 80030de:	f040 80d0 	bne.w	8003282 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80030e2:	68d0      	ldr	r0, [r2, #12]
 80030e4:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 80030e8:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 80030ec:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 80030f0:	0524      	lsls	r4, r4, #20
 80030f2:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 80030f6:	4320      	orrs	r0, r4
 80030f8:	60d0      	str	r0, [r2, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030fa:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030fc:	68a2      	ldr	r2, [r4, #8]
 80030fe:	f012 0204 	ands.w	r2, r2, #4
 8003102:	d000      	beq.n	8003106 <HAL_ADCEx_InjectedConfigChannel+0x8a>
 8003104:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003106:	68a5      	ldr	r5, [r4, #8]
 8003108:	f015 0508 	ands.w	r5, r5, #8
 800310c:	d000      	beq.n	8003110 <HAL_ADCEx_InjectedConfigChannel+0x94>
 800310e:	2501      	movs	r5, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003110:	2a00      	cmp	r2, #0
 8003112:	f040 8161 	bne.w	80033d8 <HAL_ADCEx_InjectedConfigChannel+0x35c>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003116:	2d00      	cmp	r5, #0
 8003118:	f040 819b 	bne.w	8003452 <HAL_ADCEx_InjectedConfigChannel+0x3d6>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800311c:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800311e:	b11a      	cbz	r2, 8003128 <HAL_ADCEx_InjectedConfigChannel+0xac>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8003120:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8003122:	2a00      	cmp	r2, #0
 8003124:	f040 80bc 	bne.w	80032a0 <HAL_ADCEx_InjectedConfigChannel+0x224>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003128:	f891 2025 	ldrb.w	r2, [r1, #37]	; 0x25
 800312c:	2a01      	cmp	r2, #1
 800312e:	f000 80b1 	beq.w	8003294 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003132:	68e2      	ldr	r2, [r4, #12]
 8003134:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8003138:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800313a:	2000      	movs	r0, #0
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 800313c:	f891 2030 	ldrb.w	r2, [r1, #48]	; 0x30
 8003140:	2a01      	cmp	r2, #1
 8003142:	f000 80bc 	beq.w	80032be <HAL_ADCEx_InjectedConfigChannel+0x242>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8003146:	681c      	ldr	r4, [r3, #0]
 8003148:	6922      	ldr	r2, [r4, #16]
 800314a:	f022 0202 	bic.w	r2, r2, #2
 800314e:	6122      	str	r2, [r4, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003150:	688a      	ldr	r2, [r1, #8]
 8003152:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8003156:	f000 80be 	beq.w	80032d6 <HAL_ADCEx_InjectedConfigChannel+0x25a>
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 800315a:	681c      	ldr	r4, [r3, #0]
 800315c:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800315e:	f104 0c14 	add.w	ip, r4, #20
 8003162:	0e77      	lsrs	r7, r6, #25
 8003164:	00bf      	lsls	r7, r7, #2
 8003166:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 800316a:	f85c 4007 	ldr.w	r4, [ip, r7]
 800316e:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8003172:	f04f 0e07 	mov.w	lr, #7
 8003176:	fa0e fe06 	lsl.w	lr, lr, r6
 800317a:	ea24 040e 	bic.w	r4, r4, lr
 800317e:	40b2      	lsls	r2, r6
 8003180:	4322      	orrs	r2, r4
 8003182:	f84c 2007 	str.w	r2, [ip, r7]

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003186:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003188:	6962      	ldr	r2, [r4, #20]
 800318a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800318e:	6162      	str	r2, [r4, #20]

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003190:	694c      	ldr	r4, [r1, #20]
 8003192:	681e      	ldr	r6, [r3, #0]
 8003194:	68f2      	ldr	r2, [r6, #12]
 8003196:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800319a:	0052      	lsls	r2, r2, #1
 800319c:	fa04 f202 	lsl.w	r2, r4, r2

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80031a0:	f8d1 c010 	ldr.w	ip, [r1, #16]
 80031a4:	f1bc 0f04 	cmp.w	ip, #4
 80031a8:	f000 80af 	beq.w	800330a <HAL_ADCEx_InjectedConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031ac:	3660      	adds	r6, #96	; 0x60
  MODIFY_REG(*preg,
 80031ae:	f856 402c 	ldr.w	r4, [r6, ip, lsl #2]
 80031b2:	4fa9      	ldr	r7, [pc, #676]	; (8003458 <HAL_ADCEx_InjectedConfigChannel+0x3dc>)
 80031b4:	4027      	ands	r7, r4
 80031b6:	680c      	ldr	r4, [r1, #0]
 80031b8:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80031bc:	4322      	orrs	r2, r4
 80031be:	4317      	orrs	r7, r2
 80031c0:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 80031c4:	f846 702c 	str.w	r7, [r6, ip, lsl #2]
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	690f      	ldr	r7, [r1, #16]
 80031cc:	698c      	ldr	r4, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031ce:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 80031d0:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 80031d4:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 80031d8:	4334      	orrs	r4, r6
 80031da:	f842 4027 	str.w	r4, [r2, r7, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	690e      	ldr	r6, [r1, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80031e2:	7f0c      	ldrb	r4, [r1, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 80031e4:	2c01      	cmp	r4, #1
 80031e6:	f000 808d 	beq.w	8003304 <HAL_ADCEx_InjectedConfigChannel+0x288>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031ea:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 80031ec:	f852 4026 	ldr.w	r4, [r2, r6, lsl #2]
 80031f0:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 80031f4:	4325      	orrs	r5, r4
 80031f6:	f842 5026 	str.w	r5, [r2, r6, lsl #2]
}
 80031fa:	e0ee      	b.n	80033da <HAL_ADCEx_InjectedConfigChannel+0x35e>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80031fc:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80031fe:	b1bc      	cbz	r4, 8003230 <HAL_ADCEx_InjectedConfigChannel+0x1b4>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003200:	6808      	ldr	r0, [r1, #0]
 8003202:	0e82      	lsrs	r2, r0, #26
 8003204:	0252      	lsls	r2, r2, #9
 8003206:	f402 5278 	and.w	r2, r2, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800320a:	f004 047c 	and.w	r4, r4, #124	; 0x7c
 800320e:	4322      	orrs	r2, r4
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8003210:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003212:	4302      	orrs	r2, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8003214:	681c      	ldr	r4, [r3, #0]
 8003216:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003218:	f020 407b 	bic.w	r0, r0, #4211081216	; 0xfb000000
 800321c:	f420 006f 	bic.w	r0, r0, #15663104	; 0xef0000
 8003220:	f420 403f 	bic.w	r0, r0, #48896	; 0xbf00
 8003224:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8003228:	4310      	orrs	r0, r2
 800322a:	64e0      	str	r0, [r4, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800322c:	665a      	str	r2, [r3, #100]	; 0x64
 800322e:	e74e      	b.n	80030ce <HAL_ADCEx_InjectedConfigChannel+0x52>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8003230:	680a      	ldr	r2, [r1, #0]
 8003232:	0e92      	lsrs	r2, r2, #26
 8003234:	0252      	lsls	r2, r2, #9
 8003236:	f402 5278 	and.w	r2, r2, #15872	; 0x3e00
 800323a:	e7eb      	b.n	8003214 <HAL_ADCEx_InjectedConfigChannel+0x198>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 800323c:	6a0a      	ldr	r2, [r1, #32]
 800323e:	1e54      	subs	r4, r2, #1
 8003240:	e000      	b.n	8003244 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8003242:	2400      	movs	r4, #0
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8003244:	6808      	ldr	r0, [r1, #0]
 8003246:	f3c0 6084 	ubfx	r0, r0, #26, #5
 800324a:	684a      	ldr	r2, [r1, #4]
 800324c:	f002 021f 	and.w	r2, r2, #31
 8003250:	fa00 f202 	lsl.w	r2, r0, r2
 8003254:	4322      	orrs	r2, r4
    hadc->InjectionConfig.ChannelCount--;
 8003256:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8003258:	3801      	subs	r0, #1
 800325a:	6698      	str	r0, [r3, #104]	; 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 800325c:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 800325e:	4322      	orrs	r2, r4
 8003260:	665a      	str	r2, [r3, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003262:	2800      	cmp	r0, #0
 8003264:	f47f af33 	bne.w	80030ce <HAL_ADCEx_InjectedConfigChannel+0x52>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8003268:	681c      	ldr	r4, [r3, #0]
 800326a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800326c:	f020 407b 	bic.w	r0, r0, #4211081216	; 0xfb000000
 8003270:	f420 006f 	bic.w	r0, r0, #15663104	; 0xef0000
 8003274:	f420 403f 	bic.w	r0, r0, #48896	; 0xbf00
 8003278:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 800327c:	4302      	orrs	r2, r0
 800327e:	64e2      	str	r2, [r4, #76]	; 0x4c
 8003280:	e725      	b.n	80030ce <HAL_ADCEx_InjectedConfigChannel+0x52>
      MODIFY_REG(hadc->Instance->CFGR,
 8003282:	68d0      	ldr	r0, [r2, #12]
 8003284:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8003288:	f891 4026 	ldrb.w	r4, [r1, #38]	; 0x26
 800328c:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 8003290:	60d0      	str	r0, [r2, #12]
 8003292:	e732      	b.n	80030fa <HAL_ADCEx_InjectedConfigChannel+0x7e>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003294:	68e2      	ldr	r2, [r4, #12]
 8003296:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800329a:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800329c:	2000      	movs	r0, #0
 800329e:	e74d      	b.n	800313c <HAL_ADCEx_InjectedConfigChannel+0xc0>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80032a0:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 80032a4:	2801      	cmp	r0, #1
 80032a6:	d005      	beq.n	80032b4 <HAL_ADCEx_InjectedConfigChannel+0x238>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80032a8:	68e2      	ldr	r2, [r4, #12]
 80032aa:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80032ae:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032b0:	2000      	movs	r0, #0
 80032b2:	e743      	b.n	800313c <HAL_ADCEx_InjectedConfigChannel+0xc0>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80032b6:	f042 0220 	orr.w	r2, r2, #32
 80032ba:	65da      	str	r2, [r3, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 80032bc:	e73e      	b.n	800313c <HAL_ADCEx_InjectedConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->CFGR2,
 80032be:	681e      	ldr	r6, [r3, #0]
 80032c0:	6932      	ldr	r2, [r6, #16]
 80032c2:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80032c6:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 80032c8:	6b8f      	ldr	r7, [r1, #56]	; 0x38
 80032ca:	433c      	orrs	r4, r7
 80032cc:	4322      	orrs	r2, r4
 80032ce:	f042 0202 	orr.w	r2, r2, #2
 80032d2:	6132      	str	r2, [r6, #16]
 80032d4:	e73c      	b.n	8003150 <HAL_ADCEx_InjectedConfigChannel+0xd4>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80032d6:	681c      	ldr	r4, [r3, #0]
 80032d8:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80032da:	3414      	adds	r4, #20
 80032dc:	0e72      	lsrs	r2, r6, #25
 80032de:	0092      	lsls	r2, r2, #2
 80032e0:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80032e4:	58a7      	ldr	r7, [r4, r2]
 80032e6:	f3c6 5604 	ubfx	r6, r6, #20, #5
 80032ea:	f04f 0c07 	mov.w	ip, #7
 80032ee:	fa0c f606 	lsl.w	r6, ip, r6
 80032f2:	ea27 0606 	bic.w	r6, r7, r6
 80032f6:	50a6      	str	r6, [r4, r2]
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80032f8:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80032fa:	6962      	ldr	r2, [r4, #20]
 80032fc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003300:	6162      	str	r2, [r4, #20]
}
 8003302:	e745      	b.n	8003190 <HAL_ADCEx_InjectedConfigChannel+0x114>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8003304:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8003308:	e76f      	b.n	80031ea <HAL_ADCEx_InjectedConfigChannel+0x16e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800330a:	6e32      	ldr	r2, [r6, #96]	; 0x60
 800330c:	6e34      	ldr	r4, [r6, #96]	; 0x60
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800330e:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003312:	680a      	ldr	r2, [r1, #0]
 8003314:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003318:	bb7d      	cbnz	r5, 800337a <HAL_ADCEx_InjectedConfigChannel+0x2fe>
 800331a:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800331e:	4294      	cmp	r4, r2
 8003320:	d033      	beq.n	800338a <HAL_ADCEx_InjectedConfigChannel+0x30e>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003322:	681d      	ldr	r5, [r3, #0]
 8003324:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8003326:	6e6c      	ldr	r4, [r5, #100]	; 0x64
 8003328:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800332c:	680a      	ldr	r2, [r1, #0]
 800332e:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003332:	bb7e      	cbnz	r6, 8003394 <HAL_ADCEx_InjectedConfigChannel+0x318>
 8003334:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003338:	4294      	cmp	r4, r2
 800333a:	d033      	beq.n	80033a4 <HAL_ADCEx_InjectedConfigChannel+0x328>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800333c:	681d      	ldr	r5, [r3, #0]
 800333e:	6eaa      	ldr	r2, [r5, #104]	; 0x68
 8003340:	6eac      	ldr	r4, [r5, #104]	; 0x68
 8003342:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003346:	680a      	ldr	r2, [r1, #0]
 8003348:	f3c2 0612 	ubfx	r6, r2, #0, #19
 800334c:	bb7e      	cbnz	r6, 80033ae <HAL_ADCEx_InjectedConfigChannel+0x332>
 800334e:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003352:	4294      	cmp	r4, r2
 8003354:	d033      	beq.n	80033be <HAL_ADCEx_InjectedConfigChannel+0x342>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003356:	681d      	ldr	r5, [r3, #0]
 8003358:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 800335a:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 800335c:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003360:	680a      	ldr	r2, [r1, #0]
 8003362:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003366:	bb7e      	cbnz	r6, 80033c8 <HAL_ADCEx_InjectedConfigChannel+0x34c>
 8003368:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800336c:	4294      	cmp	r4, r2
 800336e:	d134      	bne.n	80033da <HAL_ADCEx_InjectedConfigChannel+0x35e>
  MODIFY_REG(*preg,
 8003370:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 8003372:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003376:	66ea      	str	r2, [r5, #108]	; 0x6c
}
 8003378:	e02f      	b.n	80033da <HAL_ADCEx_InjectedConfigChannel+0x35e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800337e:	b112      	cbz	r2, 8003386 <HAL_ADCEx_InjectedConfigChannel+0x30a>
  return __builtin_clz(value);
 8003380:	fab2 f282 	clz	r2, r2
 8003384:	e7cb      	b.n	800331e <HAL_ADCEx_InjectedConfigChannel+0x2a2>
    return 32U;
 8003386:	2220      	movs	r2, #32
 8003388:	e7c9      	b.n	800331e <HAL_ADCEx_InjectedConfigChannel+0x2a2>
  MODIFY_REG(*preg,
 800338a:	6e32      	ldr	r2, [r6, #96]	; 0x60
 800338c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003390:	6632      	str	r2, [r6, #96]	; 0x60
}
 8003392:	e7c6      	b.n	8003322 <HAL_ADCEx_InjectedConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003394:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003398:	b112      	cbz	r2, 80033a0 <HAL_ADCEx_InjectedConfigChannel+0x324>
  return __builtin_clz(value);
 800339a:	fab2 f282 	clz	r2, r2
 800339e:	e7cb      	b.n	8003338 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    return 32U;
 80033a0:	2220      	movs	r2, #32
 80033a2:	e7c9      	b.n	8003338 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
  MODIFY_REG(*preg,
 80033a4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80033a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033aa:	666a      	str	r2, [r5, #100]	; 0x64
}
 80033ac:	e7c6      	b.n	800333c <HAL_ADCEx_InjectedConfigChannel+0x2c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ae:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80033b2:	b112      	cbz	r2, 80033ba <HAL_ADCEx_InjectedConfigChannel+0x33e>
  return __builtin_clz(value);
 80033b4:	fab2 f282 	clz	r2, r2
 80033b8:	e7cb      	b.n	8003352 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
    return 32U;
 80033ba:	2220      	movs	r2, #32
 80033bc:	e7c9      	b.n	8003352 <HAL_ADCEx_InjectedConfigChannel+0x2d6>
  MODIFY_REG(*preg,
 80033be:	6eaa      	ldr	r2, [r5, #104]	; 0x68
 80033c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033c4:	66aa      	str	r2, [r5, #104]	; 0x68
}
 80033c6:	e7c6      	b.n	8003356 <HAL_ADCEx_InjectedConfigChannel+0x2da>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c8:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80033cc:	b112      	cbz	r2, 80033d4 <HAL_ADCEx_InjectedConfigChannel+0x358>
  return __builtin_clz(value);
 80033ce:	fab2 f282 	clz	r2, r2
 80033d2:	e7cb      	b.n	800336c <HAL_ADCEx_InjectedConfigChannel+0x2f0>
    return 32U;
 80033d4:	2220      	movs	r2, #32
 80033d6:	e7c9      	b.n	800336c <HAL_ADCEx_InjectedConfigChannel+0x2f0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033d8:	2000      	movs	r0, #0
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033da:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033dc:	6894      	ldr	r4, [r2, #8]
 80033de:	f014 0f01 	tst.w	r4, #1
 80033e2:	d110      	bne.n	8003406 <HAL_ADCEx_InjectedConfigChannel+0x38a>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 80033e4:	680c      	ldr	r4, [r1, #0]
 80033e6:	68ce      	ldr	r6, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80033e8:	4d1c      	ldr	r5, [pc, #112]	; (800345c <HAL_ADCEx_InjectedConfigChannel+0x3e0>)
 80033ea:	42ae      	cmp	r6, r5
 80033ec:	d046      	beq.n	800347c <HAL_ADCEx_InjectedConfigChannel+0x400>
    CLEAR_BIT(ADCx->DIFSEL,
 80033ee:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
 80033f2:	f3c4 0412 	ubfx	r4, r4, #0, #19
 80033f6:	ea25 0404 	bic.w	r4, r5, r4
 80033fa:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80033fe:	68cc      	ldr	r4, [r1, #12]
 8003400:	4a16      	ldr	r2, [pc, #88]	; (800345c <HAL_ADCEx_InjectedConfigChannel+0x3e0>)
 8003402:	4294      	cmp	r4, r2
 8003404:	d042      	beq.n	800348c <HAL_ADCEx_InjectedConfigChannel+0x410>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8003406:	680a      	ldr	r2, [r1, #0]
 8003408:	4915      	ldr	r1, [pc, #84]	; (8003460 <HAL_ADCEx_InjectedConfigChannel+0x3e4>)
 800340a:	420a      	tst	r2, r1
 800340c:	d01c      	beq.n	8003448 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800340e:	6819      	ldr	r1, [r3, #0]
 8003410:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003414:	f000 80fb 	beq.w	800360e <HAL_ADCEx_InjectedConfigChannel+0x592>
 8003418:	4c12      	ldr	r4, [pc, #72]	; (8003464 <HAL_ADCEx_InjectedConfigChannel+0x3e8>)
 800341a:	42a1      	cmp	r1, r4
 800341c:	f000 80f4 	beq.w	8003608 <HAL_ADCEx_InjectedConfigChannel+0x58c>
 8003420:	4c11      	ldr	r4, [pc, #68]	; (8003468 <HAL_ADCEx_InjectedConfigChannel+0x3ec>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003422:	68a4      	ldr	r4, [r4, #8]
 8003424:	f004 75e0 	and.w	r5, r4, #29360128	; 0x1c00000

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8003428:	4e10      	ldr	r6, [pc, #64]	; (800346c <HAL_ADCEx_InjectedConfigChannel+0x3f0>)
 800342a:	42b2      	cmp	r2, r6
 800342c:	f000 80f1 	beq.w	8003612 <HAL_ADCEx_InjectedConfigChannel+0x596>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003430:	4e0f      	ldr	r6, [pc, #60]	; (8003470 <HAL_ADCEx_InjectedConfigChannel+0x3f4>)
 8003432:	42b2      	cmp	r2, r6
 8003434:	f000 80ed 	beq.w	8003612 <HAL_ADCEx_InjectedConfigChannel+0x596>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8003438:	4e0e      	ldr	r6, [pc, #56]	; (8003474 <HAL_ADCEx_InjectedConfigChannel+0x3f8>)
 800343a:	42b2      	cmp	r2, r6
 800343c:	f000 811a 	beq.w	8003674 <HAL_ADCEx_InjectedConfigChannel+0x5f8>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8003440:	4e0d      	ldr	r6, [pc, #52]	; (8003478 <HAL_ADCEx_InjectedConfigChannel+0x3fc>)
 8003442:	42b2      	cmp	r2, r6
 8003444:	f000 812d 	beq.w	80036a2 <HAL_ADCEx_InjectedConfigChannel+0x626>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800344e:	b003      	add	sp, #12
 8003450:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003452:	2000      	movs	r0, #0
 8003454:	e7c1      	b.n	80033da <HAL_ADCEx_InjectedConfigChannel+0x35e>
 8003456:	bf00      	nop
 8003458:	03fff000 	.word	0x03fff000
 800345c:	407f0000 	.word	0x407f0000
 8003460:	80080000 	.word	0x80080000
 8003464:	50000100 	.word	0x50000100
 8003468:	50000700 	.word	0x50000700
 800346c:	c3210000 	.word	0xc3210000
 8003470:	90c00010 	.word	0x90c00010
 8003474:	c7520000 	.word	0xc7520000
 8003478:	cb840000 	.word	0xcb840000
    SET_BIT(ADCx->DIFSEL,
 800347c:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
 8003480:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8003484:	432c      	orrs	r4, r5
 8003486:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
 800348a:	e7b8      	b.n	80033fe <HAL_ADCEx_InjectedConfigChannel+0x382>
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800348c:	681d      	ldr	r5, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800348e:	680a      	ldr	r2, [r1, #0]
 8003490:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8003494:	2e00      	cmp	r6, #0
 8003496:	d137      	bne.n	8003508 <HAL_ADCEx_InjectedConfigChannel+0x48c>
 8003498:	0e94      	lsrs	r4, r2, #26
 800349a:	3401      	adds	r4, #1
 800349c:	f004 041f 	and.w	r4, r4, #31
 80034a0:	2c09      	cmp	r4, #9
 80034a2:	bf8c      	ite	hi
 80034a4:	2400      	movhi	r4, #0
 80034a6:	2401      	movls	r4, #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034a8:	2c00      	cmp	r4, #0
 80034aa:	d065      	beq.n	8003578 <HAL_ADCEx_InjectedConfigChannel+0x4fc>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80034ac:	2e00      	cmp	r6, #0
 80034ae:	d13a      	bne.n	8003526 <HAL_ADCEx_InjectedConfigChannel+0x4aa>
 80034b0:	0e94      	lsrs	r4, r2, #26
 80034b2:	3401      	adds	r4, #1
 80034b4:	06a4      	lsls	r4, r4, #26
 80034b6:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80034ba:	2e00      	cmp	r6, #0
 80034bc:	d13f      	bne.n	800353e <HAL_ADCEx_InjectedConfigChannel+0x4c2>
 80034be:	0e97      	lsrs	r7, r2, #26
 80034c0:	3701      	adds	r7, #1
 80034c2:	f007 0c1f 	and.w	ip, r7, #31
 80034c6:	2701      	movs	r7, #1
 80034c8:	fa07 f70c 	lsl.w	r7, r7, ip
 80034cc:	433c      	orrs	r4, r7
 80034ce:	2e00      	cmp	r6, #0
 80034d0:	d144      	bne.n	800355c <HAL_ADCEx_InjectedConfigChannel+0x4e0>
 80034d2:	0e92      	lsrs	r2, r2, #26
 80034d4:	3201      	adds	r2, #1
 80034d6:	f002 021f 	and.w	r2, r2, #31
 80034da:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80034de:	0512      	lsls	r2, r2, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034e0:	4322      	orrs	r2, r4
 80034e2:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80034e4:	3514      	adds	r5, #20
 80034e6:	0e56      	lsrs	r6, r2, #25
 80034e8:	00b6      	lsls	r6, r6, #2
 80034ea:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 80034ee:	59af      	ldr	r7, [r5, r6]
 80034f0:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80034f4:	f04f 0c07 	mov.w	ip, #7
 80034f8:	fa0c fc02 	lsl.w	ip, ip, r2
 80034fc:	ea27 070c 	bic.w	r7, r7, ip
 8003500:	4094      	lsls	r4, r2
 8003502:	433c      	orrs	r4, r7
 8003504:	51ac      	str	r4, [r5, r6]
}
 8003506:	e77e      	b.n	8003406 <HAL_ADCEx_InjectedConfigChannel+0x38a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003508:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 800350c:	b14c      	cbz	r4, 8003522 <HAL_ADCEx_InjectedConfigChannel+0x4a6>
  return __builtin_clz(value);
 800350e:	fab4 f484 	clz	r4, r4
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8003512:	3401      	adds	r4, #1
 8003514:	f004 041f 	and.w	r4, r4, #31
 8003518:	2c09      	cmp	r4, #9
 800351a:	bf8c      	ite	hi
 800351c:	2400      	movhi	r4, #0
 800351e:	2401      	movls	r4, #1
 8003520:	e7c2      	b.n	80034a8 <HAL_ADCEx_InjectedConfigChannel+0x42c>
    return 32U;
 8003522:	2420      	movs	r4, #32
 8003524:	e7f5      	b.n	8003512 <HAL_ADCEx_InjectedConfigChannel+0x496>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003526:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 800352a:	b134      	cbz	r4, 800353a <HAL_ADCEx_InjectedConfigChannel+0x4be>
  return __builtin_clz(value);
 800352c:	fab4 f484 	clz	r4, r4
 8003530:	3401      	adds	r4, #1
 8003532:	06a4      	lsls	r4, r4, #26
 8003534:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003538:	e7bf      	b.n	80034ba <HAL_ADCEx_InjectedConfigChannel+0x43e>
    return 32U;
 800353a:	2420      	movs	r4, #32
 800353c:	e7f8      	b.n	8003530 <HAL_ADCEx_InjectedConfigChannel+0x4b4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353e:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 8003542:	b14f      	cbz	r7, 8003558 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003544:	fab7 f787 	clz	r7, r7
 8003548:	3701      	adds	r7, #1
 800354a:	f007 071f 	and.w	r7, r7, #31
 800354e:	f04f 0c01 	mov.w	ip, #1
 8003552:	fa0c f707 	lsl.w	r7, ip, r7
 8003556:	e7b9      	b.n	80034cc <HAL_ADCEx_InjectedConfigChannel+0x450>
    return 32U;
 8003558:	2720      	movs	r7, #32
 800355a:	e7f5      	b.n	8003548 <HAL_ADCEx_InjectedConfigChannel+0x4cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003560:	b142      	cbz	r2, 8003574 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003562:	fab2 f282 	clz	r2, r2
 8003566:	3201      	adds	r2, #1
 8003568:	f002 021f 	and.w	r2, r2, #31
 800356c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003570:	0512      	lsls	r2, r2, #20
 8003572:	e7b5      	b.n	80034e0 <HAL_ADCEx_InjectedConfigChannel+0x464>
    return 32U;
 8003574:	2220      	movs	r2, #32
 8003576:	e7f6      	b.n	8003566 <HAL_ADCEx_InjectedConfigChannel+0x4ea>
 8003578:	b9d6      	cbnz	r6, 80035b0 <HAL_ADCEx_InjectedConfigChannel+0x534>
 800357a:	0e94      	lsrs	r4, r2, #26
 800357c:	3401      	adds	r4, #1
 800357e:	06a4      	lsls	r4, r4, #26
 8003580:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8003584:	bb06      	cbnz	r6, 80035c8 <HAL_ADCEx_InjectedConfigChannel+0x54c>
 8003586:	0e97      	lsrs	r7, r2, #26
 8003588:	3701      	adds	r7, #1
 800358a:	f007 0c1f 	and.w	ip, r7, #31
 800358e:	2701      	movs	r7, #1
 8003590:	fa07 f70c 	lsl.w	r7, r7, ip
 8003594:	433c      	orrs	r4, r7
 8003596:	bb36      	cbnz	r6, 80035e6 <HAL_ADCEx_InjectedConfigChannel+0x56a>
 8003598:	0e92      	lsrs	r2, r2, #26
 800359a:	3201      	adds	r2, #1
 800359c:	f002 021f 	and.w	r2, r2, #31
 80035a0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80035a4:	3a1e      	subs	r2, #30
 80035a6:	0512      	lsls	r2, r2, #20
 80035a8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035ac:	4322      	orrs	r2, r4
 80035ae:	e798      	b.n	80034e2 <HAL_ADCEx_InjectedConfigChannel+0x466>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b0:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 80035b4:	b134      	cbz	r4, 80035c4 <HAL_ADCEx_InjectedConfigChannel+0x548>
  return __builtin_clz(value);
 80035b6:	fab4 f484 	clz	r4, r4
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80035ba:	3401      	adds	r4, #1
 80035bc:	06a4      	lsls	r4, r4, #26
 80035be:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80035c2:	e7df      	b.n	8003584 <HAL_ADCEx_InjectedConfigChannel+0x508>
    return 32U;
 80035c4:	2420      	movs	r4, #32
 80035c6:	e7f8      	b.n	80035ba <HAL_ADCEx_InjectedConfigChannel+0x53e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c8:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 80035cc:	b14f      	cbz	r7, 80035e2 <HAL_ADCEx_InjectedConfigChannel+0x566>
  return __builtin_clz(value);
 80035ce:	fab7 f787 	clz	r7, r7
 80035d2:	3701      	adds	r7, #1
 80035d4:	f007 071f 	and.w	r7, r7, #31
 80035d8:	f04f 0c01 	mov.w	ip, #1
 80035dc:	fa0c f707 	lsl.w	r7, ip, r7
 80035e0:	e7d8      	b.n	8003594 <HAL_ADCEx_InjectedConfigChannel+0x518>
    return 32U;
 80035e2:	2720      	movs	r7, #32
 80035e4:	e7f5      	b.n	80035d2 <HAL_ADCEx_InjectedConfigChannel+0x556>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80035ea:	b15a      	cbz	r2, 8003604 <HAL_ADCEx_InjectedConfigChannel+0x588>
  return __builtin_clz(value);
 80035ec:	fab2 f282 	clz	r2, r2
 80035f0:	3201      	adds	r2, #1
 80035f2:	f002 021f 	and.w	r2, r2, #31
 80035f6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80035fa:	3a1e      	subs	r2, #30
 80035fc:	0512      	lsls	r2, r2, #20
 80035fe:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003602:	e7d3      	b.n	80035ac <HAL_ADCEx_InjectedConfigChannel+0x530>
    return 32U;
 8003604:	2220      	movs	r2, #32
 8003606:	e7f3      	b.n	80035f0 <HAL_ADCEx_InjectedConfigChannel+0x574>
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003608:	f504 7400 	add.w	r4, r4, #512	; 0x200
 800360c:	e709      	b.n	8003422 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
 800360e:	4c31      	ldr	r4, [pc, #196]	; (80036d4 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8003610:	e707      	b.n	8003422 <HAL_ADCEx_InjectedConfigChannel+0x3a6>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003612:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
 8003616:	f47f af0f 	bne.w	8003438 <HAL_ADCEx_InjectedConfigChannel+0x3bc>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800361a:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 800361e:	d003      	beq.n	8003628 <HAL_ADCEx_InjectedConfigChannel+0x5ac>
 8003620:	4a2d      	ldr	r2, [pc, #180]	; (80036d8 <HAL_ADCEx_InjectedConfigChannel+0x65c>)
 8003622:	4291      	cmp	r1, r2
 8003624:	f47f af10 	bne.w	8003448 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003628:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 800362c:	d019      	beq.n	8003662 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
 800362e:	4a2b      	ldr	r2, [pc, #172]	; (80036dc <HAL_ADCEx_InjectedConfigChannel+0x660>)
 8003630:	4291      	cmp	r1, r2
 8003632:	d014      	beq.n	800365e <HAL_ADCEx_InjectedConfigChannel+0x5e2>
 8003634:	492a      	ldr	r1, [pc, #168]	; (80036e0 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 8003636:	f445 0500 	orr.w	r5, r5, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800363a:	688a      	ldr	r2, [r1, #8]
 800363c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003640:	4315      	orrs	r5, r2
 8003642:	608d      	str	r5, [r1, #8]
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8003644:	4a27      	ldr	r2, [pc, #156]	; (80036e4 <HAL_ADCEx_InjectedConfigChannel+0x668>)
 8003646:	6812      	ldr	r2, [r2, #0]
 8003648:	0992      	lsrs	r2, r2, #6
 800364a:	4927      	ldr	r1, [pc, #156]	; (80036e8 <HAL_ADCEx_InjectedConfigChannel+0x66c>)
 800364c:	fba1 1202 	umull	r1, r2, r1, r2
 8003650:	0992      	lsrs	r2, r2, #6
 8003652:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003656:	0092      	lsls	r2, r2, #2
 8003658:	3218      	adds	r2, #24
 800365a:	9201      	str	r2, [sp, #4]
        while (wait_loop_index != 0UL)
 800365c:	e006      	b.n	800366c <HAL_ADCEx_InjectedConfigChannel+0x5f0>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800365e:	491d      	ldr	r1, [pc, #116]	; (80036d4 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8003660:	e7e9      	b.n	8003636 <HAL_ADCEx_InjectedConfigChannel+0x5ba>
 8003662:	491c      	ldr	r1, [pc, #112]	; (80036d4 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 8003664:	e7e7      	b.n	8003636 <HAL_ADCEx_InjectedConfigChannel+0x5ba>
          wait_loop_index--;
 8003666:	9a01      	ldr	r2, [sp, #4]
 8003668:	3a01      	subs	r2, #1
 800366a:	9201      	str	r2, [sp, #4]
        while (wait_loop_index != 0UL)
 800366c:	9a01      	ldr	r2, [sp, #4]
 800366e:	2a00      	cmp	r2, #0
 8003670:	d1f9      	bne.n	8003666 <HAL_ADCEx_InjectedConfigChannel+0x5ea>
 8003672:	e6e9      	b.n	8003448 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003674:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
 8003678:	f47f aee2 	bne.w	8003440 <HAL_ADCEx_InjectedConfigChannel+0x3c4>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800367c:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003680:	d00d      	beq.n	800369e <HAL_ADCEx_InjectedConfigChannel+0x622>
 8003682:	4a16      	ldr	r2, [pc, #88]	; (80036dc <HAL_ADCEx_InjectedConfigChannel+0x660>)
 8003684:	4291      	cmp	r1, r2
 8003686:	d008      	beq.n	800369a <HAL_ADCEx_InjectedConfigChannel+0x61e>
 8003688:	4915      	ldr	r1, [pc, #84]	; (80036e0 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 800368a:	f045 7580 	orr.w	r5, r5, #16777216	; 0x1000000
 800368e:	688a      	ldr	r2, [r1, #8]
 8003690:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003694:	4315      	orrs	r5, r2
 8003696:	608d      	str	r5, [r1, #8]
}
 8003698:	e6d6      	b.n	8003448 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 800369a:	490e      	ldr	r1, [pc, #56]	; (80036d4 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 800369c:	e7f5      	b.n	800368a <HAL_ADCEx_InjectedConfigChannel+0x60e>
 800369e:	490d      	ldr	r1, [pc, #52]	; (80036d4 <HAL_ADCEx_InjectedConfigChannel+0x658>)
 80036a0:	e7f3      	b.n	800368a <HAL_ADCEx_InjectedConfigChannel+0x60e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80036a2:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 80036a6:	f47f aecf 	bne.w	8003448 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
      if (ADC_VREFINT_INSTANCE(hadc))
 80036aa:	4a0c      	ldr	r2, [pc, #48]	; (80036dc <HAL_ADCEx_InjectedConfigChannel+0x660>)
 80036ac:	4291      	cmp	r1, r2
 80036ae:	f43f aecb 	beq.w	8003448 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036b2:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80036b6:	d008      	beq.n	80036ca <HAL_ADCEx_InjectedConfigChannel+0x64e>
 80036b8:	4909      	ldr	r1, [pc, #36]	; (80036e0 <HAL_ADCEx_InjectedConfigChannel+0x664>)
 80036ba:	f445 0580 	orr.w	r5, r5, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80036be:	688a      	ldr	r2, [r1, #8]
 80036c0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80036c4:	4315      	orrs	r5, r2
 80036c6:	608d      	str	r5, [r1, #8]
}
 80036c8:	e6be      	b.n	8003448 <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 80036ca:	f501 7140 	add.w	r1, r1, #768	; 0x300
 80036ce:	e7f4      	b.n	80036ba <HAL_ADCEx_InjectedConfigChannel+0x63e>
  __HAL_LOCK(hadc);
 80036d0:	2002      	movs	r0, #2
 80036d2:	e6bc      	b.n	800344e <HAL_ADCEx_InjectedConfigChannel+0x3d2>
 80036d4:	50000300 	.word	0x50000300
 80036d8:	50000600 	.word	0x50000600
 80036dc:	50000100 	.word	0x50000100
 80036e0:	50000700 	.word	0x50000700
 80036e4:	20000000 	.word	0x20000000
 80036e8:	053e2d63 	.word	0x053e2d63

080036ec <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036ec:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 80036f0:	2a01      	cmp	r2, #1
 80036f2:	f000 80d6 	beq.w	80038a2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
{
 80036f6:	b410      	push	{r4}
 80036f8:	b09d      	sub	sp, #116	; 0x74
 80036fa:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80036fc:	2201      	movs	r2, #1
 80036fe:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003702:	2200      	movs	r2, #0
 8003704:	9218      	str	r2, [sp, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003706:	9219      	str	r2, [sp, #100]	; 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003708:	6800      	ldr	r0, [r0, #0]
 800370a:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800370e:	d047      	beq.n	80037a0 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8003710:	4a65      	ldr	r2, [pc, #404]	; (80038a8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003712:	4290      	cmp	r0, r2
 8003714:	d047      	beq.n	80037a6 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8003716:	2200      	movs	r2, #0
 8003718:	9201      	str	r2, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 800371a:	9a01      	ldr	r2, [sp, #4]
 800371c:	2a00      	cmp	r2, #0
 800371e:	d046      	beq.n	80037ae <HAL_ADCEx_MultiModeConfigChannel+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003720:	6892      	ldr	r2, [r2, #8]
 8003722:	f012 0204 	ands.w	r2, r2, #4
 8003726:	d000      	beq.n	800372a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003728:	2201      	movs	r2, #1
 800372a:	6884      	ldr	r4, [r0, #8]
 800372c:	f014 0f04 	tst.w	r4, #4
 8003730:	f040 80a7 	bne.w	8003882 <HAL_ADCEx_MultiModeConfigChannel+0x196>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003734:	2a00      	cmp	r2, #0
 8003736:	f040 80a4 	bne.w	8003882 <HAL_ADCEx_MultiModeConfigChannel+0x196>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800373a:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800373e:	d042      	beq.n	80037c6 <HAL_ADCEx_MultiModeConfigChannel+0xda>
 8003740:	4a5a      	ldr	r2, [pc, #360]	; (80038ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003742:	4290      	cmp	r0, r2
 8003744:	d03c      	beq.n	80037c0 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8003746:	4a5a      	ldr	r2, [pc, #360]	; (80038b0 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003748:	6808      	ldr	r0, [r1, #0]
 800374a:	2800      	cmp	r0, #0
 800374c:	d05c      	beq.n	8003808 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800374e:	6890      	ldr	r0, [r2, #8]
 8003750:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8003754:	684c      	ldr	r4, [r1, #4]
 8003756:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 800375a:	ea44 344c 	orr.w	r4, r4, ip, lsl #13
 800375e:	4320      	orrs	r0, r4
 8003760:	6090      	str	r0, [r2, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003762:	6818      	ldr	r0, [r3, #0]
 8003764:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003768:	d02f      	beq.n	80037ca <HAL_ADCEx_MultiModeConfigChannel+0xde>
 800376a:	4c50      	ldr	r4, [pc, #320]	; (80038ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800376c:	42a0      	cmp	r0, r4
 800376e:	d02c      	beq.n	80037ca <HAL_ADCEx_MultiModeConfigChannel+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003770:	484d      	ldr	r0, [pc, #308]	; (80038a8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003772:	6884      	ldr	r4, [r0, #8]
 8003774:	f014 0401 	ands.w	r4, r4, #1
 8003778:	d000      	beq.n	800377c <HAL_ADCEx_MultiModeConfigChannel+0x90>
 800377a:	2401      	movs	r4, #1
 800377c:	484d      	ldr	r0, [pc, #308]	; (80038b4 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 800377e:	6880      	ldr	r0, [r0, #8]
 8003780:	f010 0001 	ands.w	r0, r0, #1
 8003784:	d000      	beq.n	8003788 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8003786:	2001      	movs	r0, #1
 8003788:	4320      	orrs	r0, r4
 800378a:	4c4b      	ldr	r4, [pc, #300]	; (80038b8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800378c:	68a4      	ldr	r4, [r4, #8]
 800378e:	f014 0401 	ands.w	r4, r4, #1
 8003792:	d000      	beq.n	8003796 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003794:	2401      	movs	r4, #1
 8003796:	4320      	orrs	r0, r4
 8003798:	bf0c      	ite	eq
 800379a:	2001      	moveq	r0, #1
 800379c:	2000      	movne	r0, #0
 800379e:	e025      	b.n	80037ec <HAL_ADCEx_MultiModeConfigChannel+0x100>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80037a0:	4a42      	ldr	r2, [pc, #264]	; (80038ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80037a2:	9201      	str	r2, [sp, #4]
 80037a4:	e7b9      	b.n	800371a <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 80037a6:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80037aa:	9201      	str	r2, [sp, #4]
 80037ac:	e7b5      	b.n	800371a <HAL_ADCEx_MultiModeConfigChannel+0x2e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80037b0:	f042 0220 	orr.w	r2, r2, #32
 80037b4:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_UNLOCK(hadc);
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 80037bc:	2001      	movs	r0, #1
 80037be:	e068      	b.n	8003892 <HAL_ADCEx_MultiModeConfigChannel+0x1a6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80037c0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80037c4:	e7c0      	b.n	8003748 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 80037c6:	4a3d      	ldr	r2, [pc, #244]	; (80038bc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80037c8:	e7be      	b.n	8003748 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 80037ca:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80037ce:	6880      	ldr	r0, [r0, #8]
 80037d0:	f010 0001 	ands.w	r0, r0, #1
 80037d4:	d000      	beq.n	80037d8 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 80037d6:	2001      	movs	r0, #1
 80037d8:	4c34      	ldr	r4, [pc, #208]	; (80038ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80037da:	68a4      	ldr	r4, [r4, #8]
 80037dc:	f014 0401 	ands.w	r4, r4, #1
 80037e0:	d000      	beq.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 80037e2:	2401      	movs	r4, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037e4:	4320      	orrs	r0, r4
 80037e6:	bf0c      	ite	eq
 80037e8:	2001      	moveq	r0, #1
 80037ea:	2000      	movne	r0, #0
 80037ec:	2800      	cmp	r0, #0
 80037ee:	d054      	beq.n	800389a <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80037f0:	6890      	ldr	r0, [r2, #8]
 80037f2:	f420 6071 	bic.w	r0, r0, #3856	; 0xf10
 80037f6:	f020 000f 	bic.w	r0, r0, #15
 80037fa:	680c      	ldr	r4, [r1, #0]
 80037fc:	6889      	ldr	r1, [r1, #8]
 80037fe:	4321      	orrs	r1, r4
 8003800:	4308      	orrs	r0, r1
 8003802:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003804:	2000      	movs	r0, #0
 8003806:	e041      	b.n	800388c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003808:	6891      	ldr	r1, [r2, #8]
 800380a:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800380e:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003810:	6819      	ldr	r1, [r3, #0]
 8003812:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003816:	d01a      	beq.n	800384e <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8003818:	4824      	ldr	r0, [pc, #144]	; (80038ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800381a:	4281      	cmp	r1, r0
 800381c:	d017      	beq.n	800384e <HAL_ADCEx_MultiModeConfigChannel+0x162>
 800381e:	4922      	ldr	r1, [pc, #136]	; (80038a8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003820:	6888      	ldr	r0, [r1, #8]
 8003822:	f010 0001 	ands.w	r0, r0, #1
 8003826:	d000      	beq.n	800382a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003828:	2001      	movs	r0, #1
 800382a:	4922      	ldr	r1, [pc, #136]	; (80038b4 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 800382c:	6889      	ldr	r1, [r1, #8]
 800382e:	f011 0101 	ands.w	r1, r1, #1
 8003832:	d000      	beq.n	8003836 <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 8003834:	2101      	movs	r1, #1
 8003836:	4301      	orrs	r1, r0
 8003838:	481f      	ldr	r0, [pc, #124]	; (80038b8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800383a:	6880      	ldr	r0, [r0, #8]
 800383c:	f010 0001 	ands.w	r0, r0, #1
 8003840:	d000      	beq.n	8003844 <HAL_ADCEx_MultiModeConfigChannel+0x158>
 8003842:	2001      	movs	r0, #1
 8003844:	4301      	orrs	r1, r0
 8003846:	bf0c      	ite	eq
 8003848:	2101      	moveq	r1, #1
 800384a:	2100      	movne	r1, #0
 800384c:	e010      	b.n	8003870 <HAL_ADCEx_MultiModeConfigChannel+0x184>
 800384e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8003852:	6889      	ldr	r1, [r1, #8]
 8003854:	f011 0101 	ands.w	r1, r1, #1
 8003858:	d000      	beq.n	800385c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800385a:	2101      	movs	r1, #1
 800385c:	4813      	ldr	r0, [pc, #76]	; (80038ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800385e:	6880      	ldr	r0, [r0, #8]
 8003860:	f010 0001 	ands.w	r0, r0, #1
 8003864:	d000      	beq.n	8003868 <HAL_ADCEx_MultiModeConfigChannel+0x17c>
 8003866:	2001      	movs	r0, #1
 8003868:	4301      	orrs	r1, r0
 800386a:	bf0c      	ite	eq
 800386c:	2101      	moveq	r1, #1
 800386e:	2100      	movne	r1, #0
 8003870:	b1a9      	cbz	r1, 800389e <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003872:	6891      	ldr	r1, [r2, #8]
 8003874:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 8003878:	f021 010f 	bic.w	r1, r1, #15
 800387c:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800387e:	2000      	movs	r0, #0
 8003880:	e004      	b.n	800388c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003882:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003884:	f042 0220 	orr.w	r2, r2, #32
 8003888:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800388a:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8003892:	b01d      	add	sp, #116	; 0x74
 8003894:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003898:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800389a:	2000      	movs	r0, #0
 800389c:	e7f6      	b.n	800388c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
 800389e:	2000      	movs	r0, #0
 80038a0:	e7f4      	b.n	800388c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  __HAL_LOCK(hadc);
 80038a2:	2002      	movs	r0, #2
}
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	50000400 	.word	0x50000400
 80038ac:	50000100 	.word	0x50000100
 80038b0:	50000700 	.word	0x50000700
 80038b4:	50000500 	.word	0x50000500
 80038b8:	50000600 	.word	0x50000600
 80038bc:	50000300 	.word	0x50000300

080038c0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038c0:	4a07      	ldr	r2, [pc, #28]	; (80038e0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80038c2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038c4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80038c8:	041b      	lsls	r3, r3, #16
 80038ca:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038cc:	0200      	lsls	r0, r0, #8
 80038ce:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038d2:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80038d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80038dc:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80038de:	4770      	bx	lr
 80038e0:	e000ed00 	.word	0xe000ed00

080038e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038e4:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038e6:	4b19      	ldr	r3, [pc, #100]	; (800394c <HAL_NVIC_SetPriority+0x68>)
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038ee:	f1c3 0c07 	rsb	ip, r3, #7
 80038f2:	f1bc 0f04 	cmp.w	ip, #4
 80038f6:	bf28      	it	cs
 80038f8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038fc:	f103 0e04 	add.w	lr, r3, #4
 8003900:	f1be 0f06 	cmp.w	lr, #6
 8003904:	d918      	bls.n	8003938 <HAL_NVIC_SetPriority+0x54>
 8003906:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003908:	f04f 3eff 	mov.w	lr, #4294967295
 800390c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003910:	ea21 010c 	bic.w	r1, r1, ip
 8003914:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003916:	fa0e f303 	lsl.w	r3, lr, r3
 800391a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800391e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8003920:	2800      	cmp	r0, #0
 8003922:	db0b      	blt.n	800393c <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003924:	0109      	lsls	r1, r1, #4
 8003926:	b2c9      	uxtb	r1, r1
 8003928:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800392c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003930:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003934:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003938:	2300      	movs	r3, #0
 800393a:	e7e5      	b.n	8003908 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800393c:	f000 000f 	and.w	r0, r0, #15
 8003940:	0109      	lsls	r1, r1, #4
 8003942:	b2c9      	uxtb	r1, r1
 8003944:	4b02      	ldr	r3, [pc, #8]	; (8003950 <HAL_NVIC_SetPriority+0x6c>)
 8003946:	5419      	strb	r1, [r3, r0]
 8003948:	e7f4      	b.n	8003934 <HAL_NVIC_SetPriority+0x50>
 800394a:	bf00      	nop
 800394c:	e000ed00 	.word	0xe000ed00
 8003950:	e000ed14 	.word	0xe000ed14

08003954 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003954:	2800      	cmp	r0, #0
 8003956:	db07      	blt.n	8003968 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003958:	f000 021f 	and.w	r2, r0, #31
 800395c:	0940      	lsrs	r0, r0, #5
 800395e:	2301      	movs	r3, #1
 8003960:	4093      	lsls	r3, r2
 8003962:	4a02      	ldr	r2, [pc, #8]	; (800396c <HAL_NVIC_EnableIRQ+0x18>)
 8003964:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	e000e100 	.word	0xe000e100

08003970 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003970:	3801      	subs	r0, #1
 8003972:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003976:	d20b      	bcs.n	8003990 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003978:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800397c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800397e:	4a05      	ldr	r2, [pc, #20]	; (8003994 <HAL_SYSTICK_Config+0x24>)
 8003980:	21f0      	movs	r1, #240	; 0xf0
 8003982:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003986:	2000      	movs	r0, #0
 8003988:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800398a:	2207      	movs	r2, #7
 800398c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800398e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003990:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003992:	4770      	bx	lr
 8003994:	e000ed00 	.word	0xe000ed00

08003998 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8003998:	b170      	cbz	r0, 80039b8 <HAL_DAC_Init+0x20>
{
 800399a:	b510      	push	{r4, lr}
 800399c:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800399e:	7903      	ldrb	r3, [r0, #4]
 80039a0:	b133      	cbz	r3, 80039b0 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80039a2:	2302      	movs	r3, #2
 80039a4:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80039a6:	2000      	movs	r0, #0
 80039a8:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80039aa:	2301      	movs	r3, #1
 80039ac:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 80039ae:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80039b0:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80039b2:	f7fe f9a9 	bl	8001d08 <HAL_DAC_MspInit>
 80039b6:	e7f4      	b.n	80039a2 <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 80039b8:	2001      	movs	r0, #1
}
 80039ba:	4770      	bx	lr

080039bc <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80039bc:	7943      	ldrb	r3, [r0, #5]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d02f      	beq.n	8003a22 <HAL_DAC_Start+0x66>
{
 80039c2:	b570      	push	{r4, r5, r6, lr}
 80039c4:	4604      	mov	r4, r0
 80039c6:	460d      	mov	r5, r1
  __HAL_LOCK(hdac);
 80039c8:	2001      	movs	r0, #1
 80039ca:	7160      	strb	r0, [r4, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80039cc:	2302      	movs	r3, #2
 80039ce:	7123      	strb	r3, [r4, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80039d0:	6822      	ldr	r2, [r4, #0]
 80039d2:	6813      	ldr	r3, [r2, #0]
 80039d4:	f001 0610 	and.w	r6, r1, #16
 80039d8:	fa00 f106 	lsl.w	r1, r0, r6
 80039dc:	430b      	orrs	r3, r1
 80039de:	6013      	str	r3, [r2, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 80039e0:	f7fe fbd4 	bl	800218c <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 80039e4:	b97d      	cbnz	r5, 8003a06 <HAL_DAC_Start+0x4a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80039e6:	6822      	ldr	r2, [r4, #0]
 80039e8:	6813      	ldr	r3, [r2, #0]
 80039ea:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d004      	beq.n	80039fc <HAL_DAC_Start+0x40>
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80039f2:	2301      	movs	r3, #1
 80039f4:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80039f6:	2000      	movs	r0, #0
 80039f8:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 80039fa:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80039fc:	6853      	ldr	r3, [r2, #4]
 80039fe:	f043 0301 	orr.w	r3, r3, #1
 8003a02:	6053      	str	r3, [r2, #4]
 8003a04:	e7f5      	b.n	80039f2 <HAL_DAC_Start+0x36>
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003a06:	6821      	ldr	r1, [r4, #0]
 8003a08:	680a      	ldr	r2, [r1, #0]
 8003a0a:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8003a0e:	2302      	movs	r3, #2
 8003a10:	fa03 f606 	lsl.w	r6, r3, r6
 8003a14:	42b2      	cmp	r2, r6
 8003a16:	d1ec      	bne.n	80039f2 <HAL_DAC_Start+0x36>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003a18:	684b      	ldr	r3, [r1, #4]
 8003a1a:	f043 0302 	orr.w	r3, r3, #2
 8003a1e:	604b      	str	r3, [r1, #4]
 8003a20:	e7e7      	b.n	80039f2 <HAL_DAC_Start+0x36>
  __HAL_LOCK(hdac);
 8003a22:	2002      	movs	r0, #2
}
 8003a24:	4770      	bx	lr

08003a26 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003a26:	b410      	push	{r4}
 8003a28:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 8003a2a:	2400      	movs	r4, #0
 8003a2c:	9401      	str	r4, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8003a2e:	6800      	ldr	r0, [r0, #0]
 8003a30:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003a32:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8003a34:	b951      	cbnz	r1, 8003a4c <HAL_DAC_SetValue+0x26>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003a36:	9901      	ldr	r1, [sp, #4]
 8003a38:	440a      	add	r2, r1
 8003a3a:	3208      	adds	r2, #8
 8003a3c:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003a3e:	9a01      	ldr	r2, [sp, #4]
 8003a40:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 8003a42:	2000      	movs	r0, #0
 8003a44:	b003      	add	sp, #12
 8003a46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a4a:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003a4c:	9901      	ldr	r1, [sp, #4]
 8003a4e:	440a      	add	r2, r1
 8003a50:	3214      	adds	r2, #20
 8003a52:	9201      	str	r2, [sp, #4]
 8003a54:	e7f3      	b.n	8003a3e <HAL_DAC_SetValue+0x18>
	...

08003a58 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a58:	7943      	ldrb	r3, [r0, #5]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	f000 80f4 	beq.w	8003c48 <HAL_DAC_ConfigChannel+0x1f0>
{
 8003a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a64:	4604      	mov	r4, r0
 8003a66:	460e      	mov	r6, r1
 8003a68:	4615      	mov	r5, r2
  __HAL_LOCK(hdac);
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a6e:	2302      	movs	r3, #2
 8003a70:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003a72:	688b      	ldr	r3, [r1, #8]
 8003a74:	2b04      	cmp	r3, #4
 8003a76:	d017      	beq.n	8003aa8 <HAL_DAC_ConfigChannel+0x50>
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003a78:	69f3      	ldr	r3, [r6, #28]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d05e      	beq.n	8003b3c <HAL_DAC_ConfigChannel+0xe4>
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003a82:	f005 0510 	and.w	r5, r5, #16
 8003a86:	2307      	movs	r3, #7
 8003a88:	40ab      	lsls	r3, r5
 8003a8a:	ea27 0703 	bic.w	r7, r7, r3
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003a8e:	69b3      	ldr	r3, [r6, #24]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d060      	beq.n	8003b56 <HAL_DAC_ConfigChannel+0xfe>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	f000 80bd 	beq.w	8003c14 <HAL_DAC_ConfigChannel+0x1bc>
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003a9a:	6973      	ldr	r3, [r6, #20]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f040 80bc 	bne.w	8003c1a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003aa2:	f04f 0801 	mov.w	r8, #1
 8003aa6:	e058      	b.n	8003b5a <HAL_DAC_ConfigChannel+0x102>
    tickstart = HAL_GetTick();
 8003aa8:	f7fe fb6a 	bl	8002180 <HAL_GetTick>
 8003aac:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8003aae:	b17d      	cbz	r5, 8003ad0 <HAL_DAC_ConfigChannel+0x78>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	da3a      	bge.n	8003b2e <HAL_DAC_ConfigChannel+0xd6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003ab8:	f7fe fb62 	bl	8002180 <HAL_GetTick>
 8003abc:	1bc0      	subs	r0, r0, r7
 8003abe:	2801      	cmp	r0, #1
 8003ac0:	d9f6      	bls.n	8003ab0 <HAL_DAC_ConfigChannel+0x58>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003ac2:	6923      	ldr	r3, [r4, #16]
 8003ac4:	f043 0308 	orr.w	r3, r3, #8
 8003ac8:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003aca:	2003      	movs	r0, #3
 8003acc:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8003ace:	e09f      	b.n	8003c10 <HAL_DAC_ConfigChannel+0x1b8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003ad8:	d00b      	beq.n	8003af2 <HAL_DAC_ConfigChannel+0x9a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003ada:	f7fe fb51 	bl	8002180 <HAL_GetTick>
 8003ade:	1bc0      	subs	r0, r0, r7
 8003ae0:	2801      	cmp	r0, #1
 8003ae2:	d9f5      	bls.n	8003ad0 <HAL_DAC_ConfigChannel+0x78>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003ae4:	6923      	ldr	r3, [r4, #16]
 8003ae6:	f043 0308 	orr.w	r3, r3, #8
 8003aea:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003aec:	2003      	movs	r0, #3
 8003aee:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8003af0:	e08e      	b.n	8003c10 <HAL_DAC_ConfigChannel+0x1b8>
      HAL_Delay(1);
 8003af2:	2001      	movs	r0, #1
 8003af4:	f7fe fb4a 	bl	800218c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003af8:	6823      	ldr	r3, [r4, #0]
 8003afa:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8003afc:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003afe:	6820      	ldr	r0, [r4, #0]
 8003b00:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003b02:	f005 0110 	and.w	r1, r5, #16
 8003b06:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003b0a:	408b      	lsls	r3, r1
 8003b0c:	ea22 0203 	bic.w	r2, r2, r3
 8003b10:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8003b12:	408b      	lsls	r3, r1
 8003b14:	431a      	orrs	r2, r3
 8003b16:	6482      	str	r2, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003b18:	6820      	ldr	r0, [r4, #0]
 8003b1a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003b1c:	22ff      	movs	r2, #255	; 0xff
 8003b1e:	408a      	lsls	r2, r1
 8003b20:	ea23 0302 	bic.w	r3, r3, r2
 8003b24:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8003b26:	408a      	lsls	r2, r1
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003b2c:	e7a4      	b.n	8003a78 <HAL_DAC_ConfigChannel+0x20>
      HAL_Delay(1U);
 8003b2e:	2001      	movs	r0, #1
 8003b30:	f7fe fb2c 	bl	800218c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8003b38:	645a      	str	r2, [r3, #68]	; 0x44
 8003b3a:	e7e0      	b.n	8003afe <HAL_DAC_ConfigChannel+0xa6>
    tmpreg1 = hdac->Instance->CCR;
 8003b3c:	6821      	ldr	r1, [r4, #0]
 8003b3e:	6b8a      	ldr	r2, [r1, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003b40:	f005 0010 	and.w	r0, r5, #16
 8003b44:	231f      	movs	r3, #31
 8003b46:	4083      	lsls	r3, r0
 8003b48:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003b4c:	6a33      	ldr	r3, [r6, #32]
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b4e:	4083      	lsls	r3, r0
 8003b50:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 8003b52:	638b      	str	r3, [r1, #56]	; 0x38
 8003b54:	e793      	b.n	8003a7e <HAL_DAC_ConfigChannel+0x26>
    connectOnChip = 0x00000000UL;
 8003b56:	f04f 0800 	mov.w	r8, #0
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003b5a:	68b3      	ldr	r3, [r6, #8]
 8003b5c:	6972      	ldr	r2, [r6, #20]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	ea43 0308 	orr.w	r3, r3, r8
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003b64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b68:	40aa      	lsls	r2, r5
 8003b6a:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003b6e:	7932      	ldrb	r2, [r6, #4]
 8003b70:	2a01      	cmp	r2, #1
 8003b72:	d055      	beq.n	8003c20 <HAL_DAC_ConfigChannel+0x1c8>
 8003b74:	f04f 0800 	mov.w	r8, #0
 8003b78:	ea48 0303 	orr.w	r3, r8, r3
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003b7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b80:	40aa      	lsls	r2, r5
 8003b82:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003b86:	7972      	ldrb	r2, [r6, #5]
 8003b88:	2a01      	cmp	r2, #1
 8003b8a:	d04c      	beq.n	8003c26 <HAL_DAC_ConfigChannel+0x1ce>
 8003b8c:	f04f 0800 	mov.w	r8, #0
 8003b90:	ea48 0803 	orr.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003b94:	f427 4740 	bic.w	r7, r7, #49152	; 0xc000
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003b98:	6833      	ldr	r3, [r6, #0]
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d046      	beq.n	8003c2c <HAL_DAC_ConfigChannel+0x1d4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003b9e:	431f      	orrs	r7, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ba0:	fa08 f805 	lsl.w	r8, r8, r5
 8003ba4:	ea48 0707 	orr.w	r7, r8, r7
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003ba8:	6823      	ldr	r3, [r4, #0]
 8003baa:	63df      	str	r7, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003bac:	6821      	ldr	r1, [r4, #0]
 8003bae:	680b      	ldr	r3, [r1, #0]
 8003bb0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003bb4:	40aa      	lsls	r2, r5
 8003bb6:	ea23 0302 	bic.w	r3, r3, r2
 8003bba:	600b      	str	r3, [r1, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003bbc:	6821      	ldr	r1, [r4, #0]
 8003bbe:	680b      	ldr	r3, [r1, #0]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003bc0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003bc4:	40aa      	lsls	r2, r5
 8003bc6:	ea23 0202 	bic.w	r2, r3, r2
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003bca:	68f3      	ldr	r3, [r6, #12]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003bcc:	40ab      	lsls	r3, r5
 8003bce:	4313      	orrs	r3, r2
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003bd0:	600b      	str	r3, [r1, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003bd2:	6821      	ldr	r1, [r4, #0]
 8003bd4:	680b      	ldr	r3, [r1, #0]
 8003bd6:	22c0      	movs	r2, #192	; 0xc0
 8003bd8:	40aa      	lsls	r2, r5
 8003bda:	ea23 0302 	bic.w	r3, r3, r2
 8003bde:	600b      	str	r3, [r1, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003be0:	68f2      	ldr	r2, [r6, #12]
 8003be2:	f3c2 0383 	ubfx	r3, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003be6:	6932      	ldr	r2, [r6, #16]
 8003be8:	0892      	lsrs	r2, r2, #2
 8003bea:	0212      	lsls	r2, r2, #8
 8003bec:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8003bf0:	431a      	orrs	r2, r3
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003bf2:	6820      	ldr	r0, [r4, #0]
 8003bf4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003bf6:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003bfa:	40a9      	lsls	r1, r5
 8003bfc:	ea23 0301 	bic.w	r3, r3, r1
 8003c00:	fa02 f505 	lsl.w	r5, r2, r5
 8003c04:	431d      	orrs	r5, r3
 8003c06:	6605      	str	r5, [r0, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003c0c:	2000      	movs	r0, #0
 8003c0e:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 8003c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 8003c14:	f04f 0801 	mov.w	r8, #1
 8003c18:	e79f      	b.n	8003b5a <HAL_DAC_ConfigChannel+0x102>
      connectOnChip = 0x00000000UL;
 8003c1a:	f04f 0800 	mov.w	r8, #0
 8003c1e:	e79c      	b.n	8003b5a <HAL_DAC_ConfigChannel+0x102>
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003c20:	f44f 7880 	mov.w	r8, #256	; 0x100
 8003c24:	e7a8      	b.n	8003b78 <HAL_DAC_ConfigChannel+0x120>
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003c26:	f44f 7800 	mov.w	r8, #512	; 0x200
 8003c2a:	e7b1      	b.n	8003b90 <HAL_DAC_ConfigChannel+0x138>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003c2c:	f000 ff00 	bl	8004a30 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003c30:	4b06      	ldr	r3, [pc, #24]	; (8003c4c <HAL_DAC_ConfigChannel+0x1f4>)
 8003c32:	4298      	cmp	r0, r3
 8003c34:	d902      	bls.n	8003c3c <HAL_DAC_ConfigChannel+0x1e4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003c36:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 8003c3a:	e7b1      	b.n	8003ba0 <HAL_DAC_ConfigChannel+0x148>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003c3c:	4b04      	ldr	r3, [pc, #16]	; (8003c50 <HAL_DAC_ConfigChannel+0x1f8>)
 8003c3e:	4298      	cmp	r0, r3
 8003c40:	d9ae      	bls.n	8003ba0 <HAL_DAC_ConfigChannel+0x148>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003c42:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8003c46:	e7ab      	b.n	8003ba0 <HAL_DAC_ConfigChannel+0x148>
  __HAL_LOCK(hdac);
 8003c48:	2002      	movs	r0, #2
}
 8003c4a:	4770      	bx	lr
 8003c4c:	09896800 	.word	0x09896800
 8003c50:	04c4b400 	.word	0x04c4b400

08003c54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c54:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c56:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003c58:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8003c5a:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003c5c:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003c5e:	b114      	cbz	r4, 8003c66 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c60:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003c62:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8003c64:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c66:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003c68:	f004 0c1f 	and.w	ip, r4, #31
 8003c6c:	2401      	movs	r4, #1
 8003c6e:	fa04 f40c 	lsl.w	r4, r4, ip
 8003c72:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003c74:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c76:	6804      	ldr	r4, [r0, #0]
 8003c78:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c7a:	6883      	ldr	r3, [r0, #8]
 8003c7c:	2b10      	cmp	r3, #16
 8003c7e:	d005      	beq.n	8003c8c <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003c80:	6803      	ldr	r3, [r0, #0]
 8003c82:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003c84:	6803      	ldr	r3, [r0, #0]
 8003c86:	60da      	str	r2, [r3, #12]
  }
}
 8003c88:	bc30      	pop	{r4, r5}
 8003c8a:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003c8c:	6803      	ldr	r3, [r0, #0]
 8003c8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003c90:	6803      	ldr	r3, [r0, #0]
 8003c92:	60d9      	str	r1, [r3, #12]
 8003c94:	e7f8      	b.n	8003c88 <DMA_SetConfig+0x34>
	...

08003c98 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003c98:	6803      	ldr	r3, [r0, #0]
 8003c9a:	4a0c      	ldr	r2, [pc, #48]	; (8003ccc <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d813      	bhi.n	8003cc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003ca0:	490b      	ldr	r1, [pc, #44]	; (8003cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	3b08      	subs	r3, #8
 8003ca6:	4a0b      	ldr	r2, [pc, #44]	; (8003cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8003ca8:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003cac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003cae:	f022 0203 	bic.w	r2, r2, #3
 8003cb2:	440a      	add	r2, r1
 8003cb4:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003cb6:	4a08      	ldr	r2, [pc, #32]	; (8003cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8003cb8:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003cba:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc4:	6503      	str	r3, [r0, #80]	; 0x50
}
 8003cc6:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003cc8:	4904      	ldr	r1, [pc, #16]	; (8003cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8003cca:	e7ea      	b.n	8003ca2 <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 8003ccc:	40020407 	.word	0x40020407
 8003cd0:	40020800 	.word	0x40020800
 8003cd4:	cccccccd 	.word	0xcccccccd
 8003cd8:	40020880 	.word	0x40020880
 8003cdc:	40020820 	.word	0x40020820

08003ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003ce0:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ce2:	4a07      	ldr	r2, [pc, #28]	; (8003d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8003ce4:	441a      	add	r2, r3
 8003ce6:	0092      	lsls	r2, r2, #2
 8003ce8:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003cea:	4a06      	ldr	r2, [pc, #24]	; (8003d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8003cec:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfa:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	1000823f 	.word	0x1000823f
 8003d04:	40020940 	.word	0x40020940

08003d08 <HAL_DMA_Init>:
  if (hdma == NULL)
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d05b      	beq.n	8003dc4 <HAL_DMA_Init+0xbc>
{
 8003d0c:	b510      	push	{r4, lr}
 8003d0e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003d10:	6801      	ldr	r1, [r0, #0]
 8003d12:	4b2d      	ldr	r3, [pc, #180]	; (8003dc8 <HAL_DMA_Init+0xc0>)
 8003d14:	4299      	cmp	r1, r3
 8003d16:	d83d      	bhi.n	8003d94 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003d18:	4b2c      	ldr	r3, [pc, #176]	; (8003dcc <HAL_DMA_Init+0xc4>)
 8003d1a:	440b      	add	r3, r1
 8003d1c:	4a2c      	ldr	r2, [pc, #176]	; (8003dd0 <HAL_DMA_Init+0xc8>)
 8003d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d22:	091b      	lsrs	r3, r3, #4
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003d28:	4b2a      	ldr	r3, [pc, #168]	; (8003dd4 <HAL_DMA_Init+0xcc>)
 8003d2a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8003d32:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d34:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8003d38:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8003d3c:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d3e:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8003d40:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d42:	6920      	ldr	r0, [r4, #16]
 8003d44:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d46:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d48:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d4a:	69a0      	ldr	r0, [r4, #24]
 8003d4c:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d4e:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d50:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d52:	6a20      	ldr	r0, [r4, #32]
 8003d54:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8003d56:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8003d58:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d5a:	4620      	mov	r0, r4
 8003d5c:	f7ff ff9c 	bl	8003c98 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003d60:	68a3      	ldr	r3, [r4, #8]
 8003d62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d66:	d020      	beq.n	8003daa <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003d68:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003d6a:	7922      	ldrb	r2, [r4, #4]
 8003d6c:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d6e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003d70:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003d72:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003d74:	6863      	ldr	r3, [r4, #4]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	2b03      	cmp	r3, #3
 8003d7a:	d919      	bls.n	8003db0 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003d80:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003d82:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d84:	2000      	movs	r0, #0
 8003d86:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8003d8e:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8003d92:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003d94:	4b10      	ldr	r3, [pc, #64]	; (8003dd8 <HAL_DMA_Init+0xd0>)
 8003d96:	440b      	add	r3, r1
 8003d98:	4a0d      	ldr	r2, [pc, #52]	; (8003dd0 <HAL_DMA_Init+0xc8>)
 8003d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9e:	091b      	lsrs	r3, r3, #4
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003da4:	4b0d      	ldr	r3, [pc, #52]	; (8003ddc <HAL_DMA_Init+0xd4>)
 8003da6:	6403      	str	r3, [r0, #64]	; 0x40
 8003da8:	e7c0      	b.n	8003d2c <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003daa:	2300      	movs	r3, #0
 8003dac:	6063      	str	r3, [r4, #4]
 8003dae:	e7db      	b.n	8003d68 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003db0:	4620      	mov	r0, r4
 8003db2:	f7ff ff95 	bl	8003ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003db6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003dbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003dbe:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003dc0:	605a      	str	r2, [r3, #4]
 8003dc2:	e7df      	b.n	8003d84 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8003dc4:	2001      	movs	r0, #1
}
 8003dc6:	4770      	bx	lr
 8003dc8:	40020407 	.word	0x40020407
 8003dcc:	bffdfff8 	.word	0xbffdfff8
 8003dd0:	cccccccd 	.word	0xcccccccd
 8003dd4:	40020000 	.word	0x40020000
 8003dd8:	bffdfbf8 	.word	0xbffdfbf8
 8003ddc:	40020400 	.word	0x40020400

08003de0 <HAL_DMA_Start_IT>:
{
 8003de0:	b538      	push	{r3, r4, r5, lr}
 8003de2:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003de4:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8003de8:	2801      	cmp	r0, #1
 8003dea:	d041      	beq.n	8003e70 <HAL_DMA_Start_IT+0x90>
 8003dec:	2001      	movs	r0, #1
 8003dee:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8003df2:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 8003df6:	b2c0      	uxtb	r0, r0
 8003df8:	2801      	cmp	r0, #1
 8003dfa:	d004      	beq.n	8003e06 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 8003e02:	2002      	movs	r0, #2
}
 8003e04:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e06:	2002      	movs	r0, #2
 8003e08:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e0c:	2000      	movs	r0, #0
 8003e0e:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003e10:	6825      	ldr	r5, [r4, #0]
 8003e12:	6828      	ldr	r0, [r5, #0]
 8003e14:	f020 0001 	bic.w	r0, r0, #1
 8003e18:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e1a:	4620      	mov	r0, r4
 8003e1c:	f7ff ff1a 	bl	8003c54 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8003e20:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003e22:	b1d3      	cbz	r3, 8003e5a <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e24:	6822      	ldr	r2, [r4, #0]
 8003e26:	6813      	ldr	r3, [r2, #0]
 8003e28:	f043 030e 	orr.w	r3, r3, #14
 8003e2c:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003e2e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8003e36:	d003      	beq.n	8003e40 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e3e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8003e40:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003e42:	b11b      	cbz	r3, 8003e4c <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e4a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003e4c:	6822      	ldr	r2, [r4, #0]
 8003e4e:	6813      	ldr	r3, [r2, #0]
 8003e50:	f043 0301 	orr.w	r3, r3, #1
 8003e54:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e56:	2000      	movs	r0, #0
 8003e58:	e7d4      	b.n	8003e04 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e5a:	6822      	ldr	r2, [r4, #0]
 8003e5c:	6813      	ldr	r3, [r2, #0]
 8003e5e:	f023 0304 	bic.w	r3, r3, #4
 8003e62:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e64:	6822      	ldr	r2, [r4, #0]
 8003e66:	6813      	ldr	r3, [r2, #0]
 8003e68:	f043 030a 	orr.w	r3, r3, #10
 8003e6c:	6013      	str	r3, [r2, #0]
 8003e6e:	e7de      	b.n	8003e2e <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8003e70:	2002      	movs	r0, #2
 8003e72:	e7c7      	b.n	8003e04 <HAL_DMA_Start_IT+0x24>

08003e74 <HAL_DMA_IRQHandler>:
{
 8003e74:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e76:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003e78:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003e7a:	6804      	ldr	r4, [r0, #0]
 8003e7c:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003e7e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003e80:	f003 031f 	and.w	r3, r3, #31
 8003e84:	2204      	movs	r2, #4
 8003e86:	409a      	lsls	r2, r3
 8003e88:	420a      	tst	r2, r1
 8003e8a:	d015      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x44>
 8003e8c:	f015 0f04 	tst.w	r5, #4
 8003e90:	d012      	beq.n	8003eb8 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e92:	6823      	ldr	r3, [r4, #0]
 8003e94:	f013 0f20 	tst.w	r3, #32
 8003e98:	d103      	bne.n	8003ea2 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e9a:	6823      	ldr	r3, [r4, #0]
 8003e9c:	f023 0304 	bic.w	r3, r3, #4
 8003ea0:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ea2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003ea4:	f003 021f 	and.w	r2, r3, #31
 8003ea8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003eaa:	2304      	movs	r3, #4
 8003eac:	4093      	lsls	r3, r2
 8003eae:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003eb0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003eb2:	b103      	cbz	r3, 8003eb6 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8003eb4:	4798      	blx	r3
}
 8003eb6:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003eb8:	2202      	movs	r2, #2
 8003eba:	409a      	lsls	r2, r3
 8003ebc:	420a      	tst	r2, r1
 8003ebe:	d01c      	beq.n	8003efa <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8003ec0:	f015 0f02 	tst.w	r5, #2
 8003ec4:	d019      	beq.n	8003efa <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ec6:	6823      	ldr	r3, [r4, #0]
 8003ec8:	f013 0f20 	tst.w	r3, #32
 8003ecc:	d106      	bne.n	8003edc <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ece:	6823      	ldr	r3, [r4, #0]
 8003ed0:	f023 030a 	bic.w	r3, r3, #10
 8003ed4:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003edc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003ede:	f003 021f 	and.w	r2, r3, #31
 8003ee2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	4093      	lsls	r3, r2
 8003ee8:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003eea:	2300      	movs	r3, #0
 8003eec:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8003ef0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0df      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8003ef6:	4798      	blx	r3
 8003ef8:	e7dd      	b.n	8003eb6 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003efa:	2208      	movs	r2, #8
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	420b      	tst	r3, r1
 8003f02:	d0d8      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 8003f04:	f015 0f08 	tst.w	r5, #8
 8003f08:	d0d5      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	f023 030e 	bic.w	r3, r3, #14
 8003f10:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f12:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003f14:	f003 031f 	and.w	r3, r3, #31
 8003f18:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f22:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003f24:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8003f2e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d0c0      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8003f34:	4798      	blx	r3
  return;
 8003f36:	e7be      	b.n	8003eb6 <HAL_DMA_IRQHandler+0x42>

08003f38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f3a:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8003f3c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f3e:	e062      	b.n	8004006 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f40:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f42:	005e      	lsls	r6, r3, #1
 8003f44:	2403      	movs	r4, #3
 8003f46:	40b4      	lsls	r4, r6
 8003f48:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f4c:	68cc      	ldr	r4, [r1, #12]
 8003f4e:	40b4      	lsls	r4, r6
 8003f50:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8003f52:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f54:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f56:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f5a:	684c      	ldr	r4, [r1, #4]
 8003f5c:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8003f60:	409c      	lsls	r4, r3
 8003f62:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8003f66:	6044      	str	r4, [r0, #4]
 8003f68:	e05e      	b.n	8004028 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f6a:	08dd      	lsrs	r5, r3, #3
 8003f6c:	3508      	adds	r5, #8
 8003f6e:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f72:	f003 0407 	and.w	r4, r3, #7
 8003f76:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8003f7a:	240f      	movs	r4, #15
 8003f7c:	fa04 f40c 	lsl.w	r4, r4, ip
 8003f80:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f84:	690c      	ldr	r4, [r1, #16]
 8003f86:	fa04 f40c 	lsl.w	r4, r4, ip
 8003f8a:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8003f8e:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8003f92:	e060      	b.n	8004056 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f94:	2405      	movs	r4, #5
 8003f96:	e000      	b.n	8003f9a <HAL_GPIO_Init+0x62>
 8003f98:	2400      	movs	r4, #0
 8003f9a:	fa04 f40e 	lsl.w	r4, r4, lr
 8003f9e:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fa0:	f10c 0c02 	add.w	ip, ip, #2
 8003fa4:	4d55      	ldr	r5, [pc, #340]	; (80040fc <HAL_GPIO_Init+0x1c4>)
 8003fa6:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003faa:	4c55      	ldr	r4, [pc, #340]	; (8004100 <HAL_GPIO_Init+0x1c8>)
 8003fac:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8003fae:	43d4      	mvns	r4, r2
 8003fb0:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fb4:	684f      	ldr	r7, [r1, #4]
 8003fb6:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8003fba:	d001      	beq.n	8003fc0 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8003fbc:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8003fc0:	4d4f      	ldr	r5, [pc, #316]	; (8004100 <HAL_GPIO_Init+0x1c8>)
 8003fc2:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8003fc4:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8003fc6:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fca:	684f      	ldr	r7, [r1, #4]
 8003fcc:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8003fd0:	d001      	beq.n	8003fd6 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8003fd2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8003fd6:	4d4a      	ldr	r5, [pc, #296]	; (8004100 <HAL_GPIO_Init+0x1c8>)
 8003fd8:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 8003fda:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8003fdc:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003fe0:	684f      	ldr	r7, [r1, #4]
 8003fe2:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8003fe6:	d001      	beq.n	8003fec <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8003fe8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8003fec:	4d44      	ldr	r5, [pc, #272]	; (8004100 <HAL_GPIO_Init+0x1c8>)
 8003fee:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ff0:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8003ff2:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ff4:	684e      	ldr	r6, [r1, #4]
 8003ff6:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8003ffa:	d001      	beq.n	8004000 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8003ffc:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8004000:	4a3f      	ldr	r2, [pc, #252]	; (8004100 <HAL_GPIO_Init+0x1c8>)
 8004002:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8004004:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004006:	680a      	ldr	r2, [r1, #0]
 8004008:	fa32 f403 	lsrs.w	r4, r2, r3
 800400c:	d074      	beq.n	80040f8 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800400e:	f04f 0c01 	mov.w	ip, #1
 8004012:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8004016:	ea1c 0202 	ands.w	r2, ip, r2
 800401a:	d0f3      	beq.n	8004004 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800401c:	684c      	ldr	r4, [r1, #4]
 800401e:	f004 0403 	and.w	r4, r4, #3
 8004022:	3c01      	subs	r4, #1
 8004024:	2c01      	cmp	r4, #1
 8004026:	d98b      	bls.n	8003f40 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004028:	684c      	ldr	r4, [r1, #4]
 800402a:	f004 0403 	and.w	r4, r4, #3
 800402e:	2c03      	cmp	r4, #3
 8004030:	d00c      	beq.n	800404c <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8004032:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004034:	005d      	lsls	r5, r3, #1
 8004036:	f04f 0c03 	mov.w	ip, #3
 800403a:	fa0c fc05 	lsl.w	ip, ip, r5
 800403e:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004042:	688c      	ldr	r4, [r1, #8]
 8004044:	40ac      	lsls	r4, r5
 8004046:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 800404a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800404c:	684c      	ldr	r4, [r1, #4]
 800404e:	f004 0403 	and.w	r4, r4, #3
 8004052:	2c02      	cmp	r4, #2
 8004054:	d089      	beq.n	8003f6a <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 8004056:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004058:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800405c:	f04f 0c03 	mov.w	ip, #3
 8004060:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004064:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004068:	684c      	ldr	r4, [r1, #4]
 800406a:	f004 0403 	and.w	r4, r4, #3
 800406e:	fa04 f40e 	lsl.w	r4, r4, lr
 8004072:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8004076:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004078:	684c      	ldr	r4, [r1, #4]
 800407a:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 800407e:	d0c1      	beq.n	8004004 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004080:	4c20      	ldr	r4, [pc, #128]	; (8004104 <HAL_GPIO_Init+0x1cc>)
 8004082:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004084:	f045 0501 	orr.w	r5, r5, #1
 8004088:	6625      	str	r5, [r4, #96]	; 0x60
 800408a:	6e24      	ldr	r4, [r4, #96]	; 0x60
 800408c:	f004 0401 	and.w	r4, r4, #1
 8004090:	9401      	str	r4, [sp, #4]
 8004092:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004094:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8004098:	f10c 0502 	add.w	r5, ip, #2
 800409c:	4c17      	ldr	r4, [pc, #92]	; (80040fc <HAL_GPIO_Init+0x1c4>)
 800409e:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80040a2:	f003 0403 	and.w	r4, r3, #3
 80040a6:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80040aa:	240f      	movs	r4, #15
 80040ac:	fa04 f40e 	lsl.w	r4, r4, lr
 80040b0:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040b4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80040b8:	f43f af6e 	beq.w	8003f98 <HAL_GPIO_Init+0x60>
 80040bc:	4c12      	ldr	r4, [pc, #72]	; (8004108 <HAL_GPIO_Init+0x1d0>)
 80040be:	42a0      	cmp	r0, r4
 80040c0:	d012      	beq.n	80040e8 <HAL_GPIO_Init+0x1b0>
 80040c2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80040c6:	42a0      	cmp	r0, r4
 80040c8:	d010      	beq.n	80040ec <HAL_GPIO_Init+0x1b4>
 80040ca:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80040ce:	42a0      	cmp	r0, r4
 80040d0:	d00e      	beq.n	80040f0 <HAL_GPIO_Init+0x1b8>
 80040d2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80040d6:	42a0      	cmp	r0, r4
 80040d8:	d00c      	beq.n	80040f4 <HAL_GPIO_Init+0x1bc>
 80040da:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80040de:	42a0      	cmp	r0, r4
 80040e0:	f43f af58 	beq.w	8003f94 <HAL_GPIO_Init+0x5c>
 80040e4:	2406      	movs	r4, #6
 80040e6:	e758      	b.n	8003f9a <HAL_GPIO_Init+0x62>
 80040e8:	2401      	movs	r4, #1
 80040ea:	e756      	b.n	8003f9a <HAL_GPIO_Init+0x62>
 80040ec:	2402      	movs	r4, #2
 80040ee:	e754      	b.n	8003f9a <HAL_GPIO_Init+0x62>
 80040f0:	2403      	movs	r4, #3
 80040f2:	e752      	b.n	8003f9a <HAL_GPIO_Init+0x62>
 80040f4:	2404      	movs	r4, #4
 80040f6:	e750      	b.n	8003f9a <HAL_GPIO_Init+0x62>
  }
}
 80040f8:	b003      	add	sp, #12
 80040fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040fc:	40010000 	.word	0x40010000
 8004100:	40010400 	.word	0x40010400
 8004104:	40021000 	.word	0x40021000
 8004108:	48000400 	.word	0x48000400

0800410c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800410c:	6903      	ldr	r3, [r0, #16]
 800410e:	4219      	tst	r1, r3
 8004110:	d001      	beq.n	8004116 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8004112:	2001      	movs	r0, #1
 8004114:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004116:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8004118:	4770      	bx	lr

0800411a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800411a:	b10a      	cbz	r2, 8004120 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800411c:	6181      	str	r1, [r0, #24]
 800411e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004120:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8004122:	4770      	bx	lr

08004124 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004124:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004126:	ea01 0203 	and.w	r2, r1, r3
 800412a:	ea21 0103 	bic.w	r1, r1, r3
 800412e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004132:	6181      	str	r1, [r0, #24]
}
 8004134:	4770      	bx	lr

08004136 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004136:	4770      	bx	lr

08004138 <HAL_GPIO_EXTI_IRQHandler>:
{
 8004138:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800413a:	4b05      	ldr	r3, [pc, #20]	; (8004150 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	4203      	tst	r3, r0
 8004140:	d100      	bne.n	8004144 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8004142:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004144:	4b02      	ldr	r3, [pc, #8]	; (8004150 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004146:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004148:	f7ff fff5 	bl	8004136 <HAL_GPIO_EXTI_Callback>
}
 800414c:	e7f9      	b.n	8004142 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800414e:	bf00      	nop
 8004150:	40010400 	.word	0x40010400

08004154 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004154:	2800      	cmp	r0, #0
 8004156:	d136      	bne.n	80041c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004158:	4b3e      	ldr	r3, [pc, #248]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004160:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004164:	d008      	beq.n	8004178 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004166:	4a3b      	ldr	r2, [pc, #236]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004168:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800416c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004170:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004174:	2000      	movs	r0, #0
 8004176:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004178:	4a36      	ldr	r2, [pc, #216]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800417a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800417e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004182:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004186:	6813      	ldr	r3, [r2, #0]
 8004188:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800418c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004190:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004192:	4b31      	ldr	r3, [pc, #196]	; (8004258 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2232      	movs	r2, #50	; 0x32
 8004198:	fb02 f303 	mul.w	r3, r2, r3
 800419c:	4a2f      	ldr	r2, [pc, #188]	; (800425c <HAL_PWREx_ControlVoltageScaling+0x108>)
 800419e:	fba2 2303 	umull	r2, r3, r2, r3
 80041a2:	0c9b      	lsrs	r3, r3, #18
 80041a4:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041a6:	e000      	b.n	80041aa <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 80041a8:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041aa:	4a2a      	ldr	r2, [pc, #168]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80041ac:	6952      	ldr	r2, [r2, #20]
 80041ae:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80041b2:	d001      	beq.n	80041b8 <HAL_PWREx_ControlVoltageScaling+0x64>
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1f7      	bne.n	80041a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041b8:	4b26      	ldr	r3, [pc, #152]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80041c0:	d144      	bne.n	800424c <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 80041c2:	2000      	movs	r0, #0
 80041c4:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041c6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80041ca:	d008      	beq.n	80041de <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80041cc:	4a21      	ldr	r2, [pc, #132]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80041ce:	6813      	ldr	r3, [r2, #0]
 80041d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80041d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041d8:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80041da:	2000      	movs	r0, #0
 80041dc:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80041de:	4b1d      	ldr	r3, [pc, #116]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80041e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041ea:	d008      	beq.n	80041fe <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041ec:	4a19      	ldr	r2, [pc, #100]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80041ee:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80041f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041f6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 80041fa:	2000      	movs	r0, #0
 80041fc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041fe:	4a15      	ldr	r2, [pc, #84]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004200:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004208:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800420c:	6813      	ldr	r3, [r2, #0]
 800420e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004212:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004216:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004218:	4b0f      	ldr	r3, [pc, #60]	; (8004258 <HAL_PWREx_ControlVoltageScaling+0x104>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2232      	movs	r2, #50	; 0x32
 800421e:	fb02 f303 	mul.w	r3, r2, r3
 8004222:	4a0e      	ldr	r2, [pc, #56]	; (800425c <HAL_PWREx_ControlVoltageScaling+0x108>)
 8004224:	fba2 2303 	umull	r2, r3, r2, r3
 8004228:	0c9b      	lsrs	r3, r3, #18
 800422a:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800422c:	e000      	b.n	8004230 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 800422e:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004230:	4a08      	ldr	r2, [pc, #32]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004232:	6952      	ldr	r2, [r2, #20]
 8004234:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004238:	d001      	beq.n	800423e <HAL_PWREx_ControlVoltageScaling+0xea>
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1f7      	bne.n	800422e <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800423e:	4b05      	ldr	r3, [pc, #20]	; (8004254 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004246:	d103      	bne.n	8004250 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8004248:	2000      	movs	r0, #0
 800424a:	4770      	bx	lr
        return HAL_TIMEOUT;
 800424c:	2003      	movs	r0, #3
 800424e:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004250:	2003      	movs	r0, #3
}
 8004252:	4770      	bx	lr
 8004254:	40007000 	.word	0x40007000
 8004258:	20000000 	.word	0x20000000
 800425c:	431bde83 	.word	0x431bde83

08004260 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004260:	4a02      	ldr	r2, [pc, #8]	; (800426c <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8004262:	6893      	ldr	r3, [r2, #8]
 8004264:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004268:	6093      	str	r3, [r2, #8]
}
 800426a:	4770      	bx	lr
 800426c:	40007000 	.word	0x40007000

08004270 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004270:	4b12      	ldr	r3, [pc, #72]	; (80042bc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004272:	68da      	ldr	r2, [r3, #12]
 8004274:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004278:	68d8      	ldr	r0, [r3, #12]
 800427a:	f3c0 1003 	ubfx	r0, r0, #4, #4
 800427e:	1c43      	adds	r3, r0, #1

  switch (pllsource)
 8004280:	2a03      	cmp	r2, #3
 8004282:	d011      	beq.n	80042a8 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004284:	480e      	ldr	r0, [pc, #56]	; (80042c0 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8004286:	fbb0 f0f3 	udiv	r0, r0, r3
 800428a:	4b0c      	ldr	r3, [pc, #48]	; (80042bc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8004292:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004296:	4b09      	ldr	r3, [pc, #36]	; (80042bc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800429e:	3301      	adds	r3, #1
 80042a0:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 80042a2:	fbb0 f0f3 	udiv	r0, r0, r3
 80042a6:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80042a8:	4806      	ldr	r0, [pc, #24]	; (80042c4 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 80042aa:	fbb0 f0f3 	udiv	r0, r0, r3
 80042ae:	4b03      	ldr	r3, [pc, #12]	; (80042bc <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80042b6:	fb03 f000 	mul.w	r0, r3, r0
    break;
 80042ba:	e7ec      	b.n	8004296 <RCC_GetSysClockFreqFromPLLSource+0x26>
 80042bc:	40021000 	.word	0x40021000
 80042c0:	00f42400 	.word	0x00f42400
 80042c4:	016e3600 	.word	0x016e3600

080042c8 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80042c8:	2800      	cmp	r0, #0
 80042ca:	f000 8254 	beq.w	8004776 <HAL_RCC_OscConfig+0x4ae>
{
 80042ce:	b570      	push	{r4, r5, r6, lr}
 80042d0:	b082      	sub	sp, #8
 80042d2:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042d4:	6803      	ldr	r3, [r0, #0]
 80042d6:	f013 0f01 	tst.w	r3, #1
 80042da:	d037      	beq.n	800434c <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042dc:	4aa4      	ldr	r2, [pc, #656]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 80042de:	6893      	ldr	r3, [r2, #8]
 80042e0:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042e4:	68d2      	ldr	r2, [r2, #12]
 80042e6:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80042ea:	2b0c      	cmp	r3, #12
 80042ec:	d023      	beq.n	8004336 <HAL_RCC_OscConfig+0x6e>
 80042ee:	2b08      	cmp	r3, #8
 80042f0:	d023      	beq.n	800433a <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042f2:	6863      	ldr	r3, [r4, #4]
 80042f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042f8:	d04e      	beq.n	8004398 <HAL_RCC_OscConfig+0xd0>
 80042fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042fe:	d051      	beq.n	80043a4 <HAL_RCC_OscConfig+0xdc>
 8004300:	4b9b      	ldr	r3, [pc, #620]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004310:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004312:	6863      	ldr	r3, [r4, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d052      	beq.n	80043be <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8004318:	f7fd ff32 	bl	8002180 <HAL_GetTick>
 800431c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800431e:	4b94      	ldr	r3, [pc, #592]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004326:	d111      	bne.n	800434c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004328:	f7fd ff2a 	bl	8002180 <HAL_GetTick>
 800432c:	1b40      	subs	r0, r0, r5
 800432e:	2864      	cmp	r0, #100	; 0x64
 8004330:	d9f5      	bls.n	800431e <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8004332:	2003      	movs	r0, #3
 8004334:	e228      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004336:	2a03      	cmp	r2, #3
 8004338:	d1d9      	bne.n	80042ee <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800433a:	4b8d      	ldr	r3, [pc, #564]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004342:	d003      	beq.n	800434c <HAL_RCC_OscConfig+0x84>
 8004344:	6863      	ldr	r3, [r4, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	f000 8217 	beq.w	800477a <HAL_RCC_OscConfig+0x4b2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800434c:	6823      	ldr	r3, [r4, #0]
 800434e:	f013 0f02 	tst.w	r3, #2
 8004352:	d05d      	beq.n	8004410 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004354:	4a86      	ldr	r2, [pc, #536]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004356:	6893      	ldr	r3, [r2, #8]
 8004358:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800435c:	68d2      	ldr	r2, [r2, #12]
 800435e:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004362:	2b0c      	cmp	r3, #12
 8004364:	d03a      	beq.n	80043dc <HAL_RCC_OscConfig+0x114>
 8004366:	2b04      	cmp	r3, #4
 8004368:	d03a      	beq.n	80043e0 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800436a:	68e3      	ldr	r3, [r4, #12]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d075      	beq.n	800445c <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8004370:	4a7f      	ldr	r2, [pc, #508]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004372:	6813      	ldr	r3, [r2, #0]
 8004374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004378:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800437a:	f7fd ff01 	bl	8002180 <HAL_GetTick>
 800437e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004380:	4b7b      	ldr	r3, [pc, #492]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004388:	d15f      	bne.n	800444a <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800438a:	f7fd fef9 	bl	8002180 <HAL_GetTick>
 800438e:	1b40      	subs	r0, r0, r5
 8004390:	2802      	cmp	r0, #2
 8004392:	d9f5      	bls.n	8004380 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8004394:	2003      	movs	r0, #3
 8004396:	e1f7      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004398:	4a75      	ldr	r2, [pc, #468]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 800439a:	6813      	ldr	r3, [r2, #0]
 800439c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	e7b6      	b.n	8004312 <HAL_RCC_OscConfig+0x4a>
 80043a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80043a8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80043b2:	601a      	str	r2, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80043ba:	601a      	str	r2, [r3, #0]
 80043bc:	e7a9      	b.n	8004312 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 80043be:	f7fd fedf 	bl	8002180 <HAL_GetTick>
 80043c2:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043c4:	4b6a      	ldr	r3, [pc, #424]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80043cc:	d0be      	beq.n	800434c <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043ce:	f7fd fed7 	bl	8002180 <HAL_GetTick>
 80043d2:	1b40      	subs	r0, r0, r5
 80043d4:	2864      	cmp	r0, #100	; 0x64
 80043d6:	d9f5      	bls.n	80043c4 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 80043d8:	2003      	movs	r0, #3
 80043da:	e1d5      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80043dc:	2a02      	cmp	r2, #2
 80043de:	d1c2      	bne.n	8004366 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e0:	4b63      	ldr	r3, [pc, #396]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80043e8:	d003      	beq.n	80043f2 <HAL_RCC_OscConfig+0x12a>
 80043ea:	68e3      	ldr	r3, [r4, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 81c6 	beq.w	800477e <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043f2:	4a5f      	ldr	r2, [pc, #380]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 80043f4:	6853      	ldr	r3, [r2, #4]
 80043f6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80043fa:	6921      	ldr	r1, [r4, #16]
 80043fc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004400:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004402:	4b5c      	ldr	r3, [pc, #368]	; (8004574 <HAL_RCC_OscConfig+0x2ac>)
 8004404:	6818      	ldr	r0, [r3, #0]
 8004406:	f7fd fe77 	bl	80020f8 <HAL_InitTick>
 800440a:	2800      	cmp	r0, #0
 800440c:	f040 81b9 	bne.w	8004782 <HAL_RCC_OscConfig+0x4ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	f013 0f08 	tst.w	r3, #8
 8004416:	d04c      	beq.n	80044b2 <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004418:	6963      	ldr	r3, [r4, #20]
 800441a:	b39b      	cbz	r3, 8004484 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 800441c:	4a54      	ldr	r2, [pc, #336]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 800441e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004422:	f043 0301 	orr.w	r3, r3, #1
 8004426:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800442a:	f7fd fea9 	bl	8002180 <HAL_GetTick>
 800442e:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004430:	4b4f      	ldr	r3, [pc, #316]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004432:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004436:	f013 0f02 	tst.w	r3, #2
 800443a:	d13a      	bne.n	80044b2 <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800443c:	f7fd fea0 	bl	8002180 <HAL_GetTick>
 8004440:	1b40      	subs	r0, r0, r5
 8004442:	2802      	cmp	r0, #2
 8004444:	d9f4      	bls.n	8004430 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8004446:	2003      	movs	r0, #3
 8004448:	e19e      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444a:	4a49      	ldr	r2, [pc, #292]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 800444c:	6853      	ldr	r3, [r2, #4]
 800444e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004452:	6921      	ldr	r1, [r4, #16]
 8004454:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004458:	6053      	str	r3, [r2, #4]
 800445a:	e7d9      	b.n	8004410 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 800445c:	4a44      	ldr	r2, [pc, #272]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 800445e:	6813      	ldr	r3, [r2, #0]
 8004460:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004464:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004466:	f7fd fe8b 	bl	8002180 <HAL_GetTick>
 800446a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800446c:	4b40      	ldr	r3, [pc, #256]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004474:	d0cc      	beq.n	8004410 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004476:	f7fd fe83 	bl	8002180 <HAL_GetTick>
 800447a:	1b40      	subs	r0, r0, r5
 800447c:	2802      	cmp	r0, #2
 800447e:	d9f5      	bls.n	800446c <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8004480:	2003      	movs	r0, #3
 8004482:	e181      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_LSI_DISABLE();
 8004484:	4a3a      	ldr	r2, [pc, #232]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004486:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800448a:	f023 0301 	bic.w	r3, r3, #1
 800448e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004492:	f7fd fe75 	bl	8002180 <HAL_GetTick>
 8004496:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004498:	4b35      	ldr	r3, [pc, #212]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 800449a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800449e:	f013 0f02 	tst.w	r3, #2
 80044a2:	d006      	beq.n	80044b2 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044a4:	f7fd fe6c 	bl	8002180 <HAL_GetTick>
 80044a8:	1b40      	subs	r0, r0, r5
 80044aa:	2802      	cmp	r0, #2
 80044ac:	d9f4      	bls.n	8004498 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 80044ae:	2003      	movs	r0, #3
 80044b0:	e16a      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044b2:	6823      	ldr	r3, [r4, #0]
 80044b4:	f013 0f04 	tst.w	r3, #4
 80044b8:	f000 8081 	beq.w	80045be <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044bc:	4b2c      	ldr	r3, [pc, #176]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 80044be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044c0:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80044c4:	d136      	bne.n	8004534 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 80044c6:	4b2a      	ldr	r3, [pc, #168]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 80044c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80044ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80044ce:	659a      	str	r2, [r3, #88]	; 0x58
 80044d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044d6:	9301      	str	r3, [sp, #4]
 80044d8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80044da:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044dc:	4b26      	ldr	r3, [pc, #152]	; (8004578 <HAL_RCC_OscConfig+0x2b0>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80044e4:	d028      	beq.n	8004538 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044e6:	68a3      	ldr	r3, [r4, #8]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d039      	beq.n	8004560 <HAL_RCC_OscConfig+0x298>
 80044ec:	2b05      	cmp	r3, #5
 80044ee:	d045      	beq.n	800457c <HAL_RCC_OscConfig+0x2b4>
 80044f0:	4b1f      	ldr	r3, [pc, #124]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 80044f2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80044f6:	f022 0201 	bic.w	r2, r2, #1
 80044fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80044fe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004502:	f022 0204 	bic.w	r2, r2, #4
 8004506:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800450a:	68a3      	ldr	r3, [r4, #8]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d043      	beq.n	8004598 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 8004510:	f7fd fe36 	bl	8002180 <HAL_GetTick>
 8004514:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004516:	4b16      	ldr	r3, [pc, #88]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800451c:	f013 0f02 	tst.w	r3, #2
 8004520:	d14c      	bne.n	80045bc <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004522:	f7fd fe2d 	bl	8002180 <HAL_GetTick>
 8004526:	1b80      	subs	r0, r0, r6
 8004528:	f241 3388 	movw	r3, #5000	; 0x1388
 800452c:	4298      	cmp	r0, r3
 800452e:	d9f2      	bls.n	8004516 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8004530:	2003      	movs	r0, #3
 8004532:	e129      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
    FlagStatus       pwrclkchanged = RESET;
 8004534:	2500      	movs	r5, #0
 8004536:	e7d1      	b.n	80044dc <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004538:	4a0f      	ldr	r2, [pc, #60]	; (8004578 <HAL_RCC_OscConfig+0x2b0>)
 800453a:	6813      	ldr	r3, [r2, #0]
 800453c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004540:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004542:	f7fd fe1d 	bl	8002180 <HAL_GetTick>
 8004546:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004548:	4b0b      	ldr	r3, [pc, #44]	; (8004578 <HAL_RCC_OscConfig+0x2b0>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004550:	d1c9      	bne.n	80044e6 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004552:	f7fd fe15 	bl	8002180 <HAL_GetTick>
 8004556:	1b80      	subs	r0, r0, r6
 8004558:	2802      	cmp	r0, #2
 800455a:	d9f5      	bls.n	8004548 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 800455c:	2003      	movs	r0, #3
 800455e:	e113      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004560:	4a03      	ldr	r2, [pc, #12]	; (8004570 <HAL_RCC_OscConfig+0x2a8>)
 8004562:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004566:	f043 0301 	orr.w	r3, r3, #1
 800456a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800456e:	e7cc      	b.n	800450a <HAL_RCC_OscConfig+0x242>
 8004570:	40021000 	.word	0x40021000
 8004574:	20000008 	.word	0x20000008
 8004578:	40007000 	.word	0x40007000
 800457c:	4b8a      	ldr	r3, [pc, #552]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 800457e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8004582:	f042 0204 	orr.w	r2, r2, #4
 8004586:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800458a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800458e:	f042 0201 	orr.w	r2, r2, #1
 8004592:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004596:	e7b8      	b.n	800450a <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8004598:	f7fd fdf2 	bl	8002180 <HAL_GetTick>
 800459c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800459e:	4b82      	ldr	r3, [pc, #520]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 80045a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a4:	f013 0f02 	tst.w	r3, #2
 80045a8:	d008      	beq.n	80045bc <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045aa:	f7fd fde9 	bl	8002180 <HAL_GetTick>
 80045ae:	1b80      	subs	r0, r0, r6
 80045b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80045b4:	4298      	cmp	r0, r3
 80045b6:	d9f2      	bls.n	800459e <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 80045b8:	2003      	movs	r0, #3
 80045ba:	e0e5      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
    if (pwrclkchanged == SET)
 80045bc:	b9e5      	cbnz	r5, 80045f8 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80045be:	6823      	ldr	r3, [r4, #0]
 80045c0:	f013 0f20 	tst.w	r3, #32
 80045c4:	d035      	beq.n	8004632 <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80045c6:	69a3      	ldr	r3, [r4, #24]
 80045c8:	b1e3      	cbz	r3, 8004604 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 80045ca:	4a77      	ldr	r2, [pc, #476]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 80045cc:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80045d0:	f043 0301 	orr.w	r3, r3, #1
 80045d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80045d8:	f7fd fdd2 	bl	8002180 <HAL_GetTick>
 80045dc:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80045de:	4b72      	ldr	r3, [pc, #456]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 80045e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80045e4:	f013 0f02 	tst.w	r3, #2
 80045e8:	d123      	bne.n	8004632 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045ea:	f7fd fdc9 	bl	8002180 <HAL_GetTick>
 80045ee:	1b40      	subs	r0, r0, r5
 80045f0:	2802      	cmp	r0, #2
 80045f2:	d9f4      	bls.n	80045de <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 80045f4:	2003      	movs	r0, #3
 80045f6:	e0c7      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 80045f8:	4a6b      	ldr	r2, [pc, #428]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 80045fa:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80045fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004600:	6593      	str	r3, [r2, #88]	; 0x58
 8004602:	e7dc      	b.n	80045be <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8004604:	4a68      	ldr	r2, [pc, #416]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 8004606:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 800460a:	f023 0301 	bic.w	r3, r3, #1
 800460e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004612:	f7fd fdb5 	bl	8002180 <HAL_GetTick>
 8004616:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004618:	4b63      	ldr	r3, [pc, #396]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 800461a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800461e:	f013 0f02 	tst.w	r3, #2
 8004622:	d006      	beq.n	8004632 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004624:	f7fd fdac 	bl	8002180 <HAL_GetTick>
 8004628:	1b40      	subs	r0, r0, r5
 800462a:	2802      	cmp	r0, #2
 800462c:	d9f4      	bls.n	8004618 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 800462e:	2003      	movs	r0, #3
 8004630:	e0aa      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004632:	69e3      	ldr	r3, [r4, #28]
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 80a6 	beq.w	8004786 <HAL_RCC_OscConfig+0x4be>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800463a:	4a5b      	ldr	r2, [pc, #364]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 800463c:	6892      	ldr	r2, [r2, #8]
 800463e:	f002 020c 	and.w	r2, r2, #12
 8004642:	2a0c      	cmp	r2, #12
 8004644:	d069      	beq.n	800471a <HAL_RCC_OscConfig+0x452>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004646:	2b02      	cmp	r3, #2
 8004648:	d01d      	beq.n	8004686 <HAL_RCC_OscConfig+0x3be>
        __HAL_RCC_PLL_DISABLE();
 800464a:	4b57      	ldr	r3, [pc, #348]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004652:	601a      	str	r2, [r3, #0]
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004654:	68da      	ldr	r2, [r3, #12]
 8004656:	f022 0203 	bic.w	r2, r2, #3
 800465a:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800465c:	68da      	ldr	r2, [r3, #12]
 800465e:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8004662:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004666:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8004668:	f7fd fd8a 	bl	8002180 <HAL_GetTick>
 800466c:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800466e:	4b4e      	ldr	r3, [pc, #312]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004676:	d04e      	beq.n	8004716 <HAL_RCC_OscConfig+0x44e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004678:	f7fd fd82 	bl	8002180 <HAL_GetTick>
 800467c:	1b00      	subs	r0, r0, r4
 800467e:	2802      	cmp	r0, #2
 8004680:	d9f5      	bls.n	800466e <HAL_RCC_OscConfig+0x3a6>
            return HAL_TIMEOUT;
 8004682:	2003      	movs	r0, #3
 8004684:	e080      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_DISABLE();
 8004686:	4a48      	ldr	r2, [pc, #288]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 8004688:	6813      	ldr	r3, [r2, #0]
 800468a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800468e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004690:	f7fd fd76 	bl	8002180 <HAL_GetTick>
 8004694:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004696:	4b44      	ldr	r3, [pc, #272]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800469e:	d006      	beq.n	80046ae <HAL_RCC_OscConfig+0x3e6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a0:	f7fd fd6e 	bl	8002180 <HAL_GetTick>
 80046a4:	1b40      	subs	r0, r0, r5
 80046a6:	2802      	cmp	r0, #2
 80046a8:	d9f5      	bls.n	8004696 <HAL_RCC_OscConfig+0x3ce>
            return HAL_TIMEOUT;
 80046aa:	2003      	movs	r0, #3
 80046ac:	e06c      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046ae:	4a3e      	ldr	r2, [pc, #248]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 80046b0:	68d3      	ldr	r3, [r2, #12]
 80046b2:	493e      	ldr	r1, [pc, #248]	; (80047ac <HAL_RCC_OscConfig+0x4e4>)
 80046b4:	4019      	ands	r1, r3
 80046b6:	6a23      	ldr	r3, [r4, #32]
 80046b8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80046ba:	3801      	subs	r0, #1
 80046bc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80046c0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80046c2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80046c6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80046c8:	0840      	lsrs	r0, r0, #1
 80046ca:	3801      	subs	r0, #1
 80046cc:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 80046d0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80046d2:	0840      	lsrs	r0, r0, #1
 80046d4:	3801      	subs	r0, #1
 80046d6:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80046da:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80046dc:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 80046e0:	430b      	orrs	r3, r1
 80046e2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 80046e4:	6813      	ldr	r3, [r2, #0]
 80046e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046ea:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046ec:	68d3      	ldr	r3, [r2, #12]
 80046ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046f2:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80046f4:	f7fd fd44 	bl	8002180 <HAL_GetTick>
 80046f8:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046fa:	4b2b      	ldr	r3, [pc, #172]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004702:	d106      	bne.n	8004712 <HAL_RCC_OscConfig+0x44a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004704:	f7fd fd3c 	bl	8002180 <HAL_GetTick>
 8004708:	1b00      	subs	r0, r0, r4
 800470a:	2802      	cmp	r0, #2
 800470c:	d9f5      	bls.n	80046fa <HAL_RCC_OscConfig+0x432>
            return HAL_TIMEOUT;
 800470e:	2003      	movs	r0, #3
 8004710:	e03a      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 8004712:	2000      	movs	r0, #0
 8004714:	e038      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
 8004716:	2000      	movs	r0, #0
 8004718:	e036      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800471a:	2b01      	cmp	r3, #1
 800471c:	d036      	beq.n	800478c <HAL_RCC_OscConfig+0x4c4>
      temp_pllckcfg = RCC->PLLCFGR;
 800471e:	4b22      	ldr	r3, [pc, #136]	; (80047a8 <HAL_RCC_OscConfig+0x4e0>)
 8004720:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004722:	f003 0103 	and.w	r1, r3, #3
 8004726:	6a22      	ldr	r2, [r4, #32]
 8004728:	4291      	cmp	r1, r2
 800472a:	d131      	bne.n	8004790 <HAL_RCC_OscConfig+0x4c8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800472c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004730:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004732:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004734:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8004738:	d12c      	bne.n	8004794 <HAL_RCC_OscConfig+0x4cc>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800473a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800473e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004740:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8004744:	d128      	bne.n	8004798 <HAL_RCC_OscConfig+0x4d0>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004746:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800474a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800474c:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8004750:	d124      	bne.n	800479c <HAL_RCC_OscConfig+0x4d4>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004752:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8004756:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004758:	0852      	lsrs	r2, r2, #1
 800475a:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800475c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8004760:	d11e      	bne.n	80047a0 <HAL_RCC_OscConfig+0x4d8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004762:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8004766:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004768:	0852      	lsrs	r2, r2, #1
 800476a:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800476c:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8004770:	d118      	bne.n	80047a4 <HAL_RCC_OscConfig+0x4dc>
  return HAL_OK;
 8004772:	2000      	movs	r0, #0
 8004774:	e008      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
    return HAL_ERROR;
 8004776:	2001      	movs	r0, #1
}
 8004778:	4770      	bx	lr
        return HAL_ERROR;
 800477a:	2001      	movs	r0, #1
 800477c:	e004      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 800477e:	2001      	movs	r0, #1
 8004780:	e002      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
          return HAL_ERROR;
 8004782:	2001      	movs	r0, #1
 8004784:	e000      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 8004786:	2000      	movs	r0, #0
}
 8004788:	b002      	add	sp, #8
 800478a:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800478c:	2001      	movs	r0, #1
 800478e:	e7fb      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 8004790:	2001      	movs	r0, #1
 8004792:	e7f9      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
 8004794:	2001      	movs	r0, #1
 8004796:	e7f7      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
 8004798:	2001      	movs	r0, #1
 800479a:	e7f5      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
 800479c:	2001      	movs	r0, #1
 800479e:	e7f3      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
 80047a0:	2001      	movs	r0, #1
 80047a2:	e7f1      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
 80047a4:	2001      	movs	r0, #1
 80047a6:	e7ef      	b.n	8004788 <HAL_RCC_OscConfig+0x4c0>
 80047a8:	40021000 	.word	0x40021000
 80047ac:	019f800c 	.word	0x019f800c

080047b0 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80047b0:	4b1e      	ldr	r3, [pc, #120]	; (800482c <HAL_RCC_GetSysClockFreq+0x7c>)
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f003 030c 	and.w	r3, r3, #12
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d033      	beq.n	8004824 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80047bc:	4b1b      	ldr	r3, [pc, #108]	; (800482c <HAL_RCC_GetSysClockFreq+0x7c>)
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f003 030c 	and.w	r3, r3, #12
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d02f      	beq.n	8004828 <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80047c8:	4b18      	ldr	r3, [pc, #96]	; (800482c <HAL_RCC_GetSysClockFreq+0x7c>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f003 030c 	and.w	r3, r3, #12
 80047d0:	2b0c      	cmp	r3, #12
 80047d2:	d001      	beq.n	80047d8 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 80047d4:	2000      	movs	r0, #0
}
 80047d6:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047d8:	4b14      	ldr	r3, [pc, #80]	; (800482c <HAL_RCC_GetSysClockFreq+0x7c>)
 80047da:	68da      	ldr	r2, [r3, #12]
 80047dc:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047e0:	68d8      	ldr	r0, [r3, #12]
 80047e2:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80047e6:	1c43      	adds	r3, r0, #1
    switch (pllsource)
 80047e8:	2a03      	cmp	r2, #3
 80047ea:	d011      	beq.n	8004810 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047ec:	4810      	ldr	r0, [pc, #64]	; (8004830 <HAL_RCC_GetSysClockFreq+0x80>)
 80047ee:	fbb0 f0f3 	udiv	r0, r0, r3
 80047f2:	4b0e      	ldr	r3, [pc, #56]	; (800482c <HAL_RCC_GetSysClockFreq+0x7c>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80047fa:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047fe:	4b0b      	ldr	r3, [pc, #44]	; (800482c <HAL_RCC_GetSysClockFreq+0x7c>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8004806:	3301      	adds	r3, #1
 8004808:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800480a:	fbb0 f0f3 	udiv	r0, r0, r3
 800480e:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004810:	4808      	ldr	r0, [pc, #32]	; (8004834 <HAL_RCC_GetSysClockFreq+0x84>)
 8004812:	fbb0 f0f3 	udiv	r0, r0, r3
 8004816:	4b05      	ldr	r3, [pc, #20]	; (800482c <HAL_RCC_GetSysClockFreq+0x7c>)
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800481e:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8004822:	e7ec      	b.n	80047fe <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8004824:	4802      	ldr	r0, [pc, #8]	; (8004830 <HAL_RCC_GetSysClockFreq+0x80>)
 8004826:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8004828:	4802      	ldr	r0, [pc, #8]	; (8004834 <HAL_RCC_GetSysClockFreq+0x84>)
 800482a:	4770      	bx	lr
 800482c:	40021000 	.word	0x40021000
 8004830:	00f42400 	.word	0x00f42400
 8004834:	016e3600 	.word	0x016e3600

08004838 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004838:	2800      	cmp	r0, #0
 800483a:	f000 80e6 	beq.w	8004a0a <HAL_RCC_ClockConfig+0x1d2>
{
 800483e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004840:	460c      	mov	r4, r1
 8004842:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004844:	4b74      	ldr	r3, [pc, #464]	; (8004a18 <HAL_RCC_ClockConfig+0x1e0>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 030f 	and.w	r3, r3, #15
 800484c:	428b      	cmp	r3, r1
 800484e:	d20b      	bcs.n	8004868 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004850:	4a71      	ldr	r2, [pc, #452]	; (8004a18 <HAL_RCC_ClockConfig+0x1e0>)
 8004852:	6813      	ldr	r3, [r2, #0]
 8004854:	f023 030f 	bic.w	r3, r3, #15
 8004858:	430b      	orrs	r3, r1
 800485a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800485c:	6813      	ldr	r3, [r2, #0]
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	428b      	cmp	r3, r1
 8004864:	f040 80d3 	bne.w	8004a0e <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004868:	682e      	ldr	r6, [r5, #0]
 800486a:	f016 0601 	ands.w	r6, r6, #1
 800486e:	d05f      	beq.n	8004930 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004870:	686b      	ldr	r3, [r5, #4]
 8004872:	2b03      	cmp	r3, #3
 8004874:	d02f      	beq.n	80048d6 <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004876:	2b02      	cmp	r3, #2
 8004878:	d04d      	beq.n	8004916 <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800487a:	4b68      	ldr	r3, [pc, #416]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004882:	f000 80c6 	beq.w	8004a12 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004886:	f7ff ff93 	bl	80047b0 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800488a:	4b65      	ldr	r3, [pc, #404]	; (8004a20 <HAL_RCC_ClockConfig+0x1e8>)
 800488c:	4298      	cmp	r0, r3
 800488e:	d94d      	bls.n	800492c <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004890:	4a62      	ldr	r2, [pc, #392]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 8004892:	6893      	ldr	r3, [r2, #8]
 8004894:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800489c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800489e:	2680      	movs	r6, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80048a0:	4a5e      	ldr	r2, [pc, #376]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 80048a2:	6893      	ldr	r3, [r2, #8]
 80048a4:	f023 0303 	bic.w	r3, r3, #3
 80048a8:	6869      	ldr	r1, [r5, #4]
 80048aa:	430b      	orrs	r3, r1
 80048ac:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 80048ae:	f7fd fc67 	bl	8002180 <HAL_GetTick>
 80048b2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048b4:	4b59      	ldr	r3, [pc, #356]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 030c 	and.w	r3, r3, #12
 80048bc:	686a      	ldr	r2, [r5, #4]
 80048be:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80048c2:	d035      	beq.n	8004930 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048c4:	f7fd fc5c 	bl	8002180 <HAL_GetTick>
 80048c8:	1bc0      	subs	r0, r0, r7
 80048ca:	f241 3388 	movw	r3, #5000	; 0x1388
 80048ce:	4298      	cmp	r0, r3
 80048d0:	d9f0      	bls.n	80048b4 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 80048d2:	2003      	movs	r0, #3
 80048d4:	e078      	b.n	80049c8 <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048d6:	4b51      	ldr	r3, [pc, #324]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80048de:	d101      	bne.n	80048e4 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 80048e0:	2001      	movs	r0, #1
 80048e2:	e071      	b.n	80049c8 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80048e4:	f7ff fcc4 	bl	8004270 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 80048e8:	4b4d      	ldr	r3, [pc, #308]	; (8004a20 <HAL_RCC_ClockConfig+0x1e8>)
 80048ea:	4298      	cmp	r0, r3
 80048ec:	d91a      	bls.n	8004924 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80048ee:	4b4b      	ldr	r3, [pc, #300]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 80048f6:	d005      	beq.n	8004904 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80048f8:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80048fa:	f016 0602 	ands.w	r6, r6, #2
 80048fe:	d0cf      	beq.n	80048a0 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004900:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004902:	b98b      	cbnz	r3, 8004928 <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004904:	4a45      	ldr	r2, [pc, #276]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 8004906:	6893      	ldr	r3, [r2, #8]
 8004908:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800490c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004910:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004912:	2680      	movs	r6, #128	; 0x80
 8004914:	e7c4      	b.n	80048a0 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004916:	4b41      	ldr	r3, [pc, #260]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800491e:	d1b2      	bne.n	8004886 <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 8004920:	2001      	movs	r0, #1
 8004922:	e051      	b.n	80049c8 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004924:	2600      	movs	r6, #0
 8004926:	e7bb      	b.n	80048a0 <HAL_RCC_ClockConfig+0x68>
 8004928:	2600      	movs	r6, #0
 800492a:	e7b9      	b.n	80048a0 <HAL_RCC_ClockConfig+0x68>
 800492c:	2600      	movs	r6, #0
 800492e:	e7b7      	b.n	80048a0 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004930:	682b      	ldr	r3, [r5, #0]
 8004932:	f013 0f02 	tst.w	r3, #2
 8004936:	d048      	beq.n	80049ca <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004938:	f013 0f04 	tst.w	r3, #4
 800493c:	d004      	beq.n	8004948 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800493e:	4a37      	ldr	r2, [pc, #220]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 8004940:	6893      	ldr	r3, [r2, #8]
 8004942:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004946:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004948:	682b      	ldr	r3, [r5, #0]
 800494a:	f013 0f08 	tst.w	r3, #8
 800494e:	d006      	beq.n	800495e <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004950:	4a32      	ldr	r2, [pc, #200]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 8004952:	6893      	ldr	r3, [r2, #8]
 8004954:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004958:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800495c:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800495e:	4a2f      	ldr	r2, [pc, #188]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 8004960:	6893      	ldr	r3, [r2, #8]
 8004962:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004966:	68a9      	ldr	r1, [r5, #8]
 8004968:	430b      	orrs	r3, r1
 800496a:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800496c:	4b2a      	ldr	r3, [pc, #168]	; (8004a18 <HAL_RCC_ClockConfig+0x1e0>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 030f 	and.w	r3, r3, #15
 8004974:	42a3      	cmp	r3, r4
 8004976:	d830      	bhi.n	80049da <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004978:	682b      	ldr	r3, [r5, #0]
 800497a:	f013 0f04 	tst.w	r3, #4
 800497e:	d006      	beq.n	800498e <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004980:	4a26      	ldr	r2, [pc, #152]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 8004982:	6893      	ldr	r3, [r2, #8]
 8004984:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004988:	68e9      	ldr	r1, [r5, #12]
 800498a:	430b      	orrs	r3, r1
 800498c:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800498e:	682b      	ldr	r3, [r5, #0]
 8004990:	f013 0f08 	tst.w	r3, #8
 8004994:	d007      	beq.n	80049a6 <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004996:	4a21      	ldr	r2, [pc, #132]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 8004998:	6893      	ldr	r3, [r2, #8]
 800499a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800499e:	6929      	ldr	r1, [r5, #16]
 80049a0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80049a4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049a6:	f7ff ff03 	bl	80047b0 <HAL_RCC_GetSysClockFreq>
 80049aa:	4b1c      	ldr	r3, [pc, #112]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80049b2:	4a1c      	ldr	r2, [pc, #112]	; (8004a24 <HAL_RCC_ClockConfig+0x1ec>)
 80049b4:	5cd3      	ldrb	r3, [r2, r3]
 80049b6:	f003 031f 	and.w	r3, r3, #31
 80049ba:	40d8      	lsrs	r0, r3
 80049bc:	4b1a      	ldr	r3, [pc, #104]	; (8004a28 <HAL_RCC_ClockConfig+0x1f0>)
 80049be:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80049c0:	4b1a      	ldr	r3, [pc, #104]	; (8004a2c <HAL_RCC_ClockConfig+0x1f4>)
 80049c2:	6818      	ldr	r0, [r3, #0]
 80049c4:	f7fd fb98 	bl	80020f8 <HAL_InitTick>
}
 80049c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 80049ca:	2e80      	cmp	r6, #128	; 0x80
 80049cc:	d1ce      	bne.n	800496c <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80049ce:	4a13      	ldr	r2, [pc, #76]	; (8004a1c <HAL_RCC_ClockConfig+0x1e4>)
 80049d0:	6893      	ldr	r3, [r2, #8]
 80049d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049d6:	6093      	str	r3, [r2, #8]
 80049d8:	e7c8      	b.n	800496c <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049da:	4a0f      	ldr	r2, [pc, #60]	; (8004a18 <HAL_RCC_ClockConfig+0x1e0>)
 80049dc:	6813      	ldr	r3, [r2, #0]
 80049de:	f023 030f 	bic.w	r3, r3, #15
 80049e2:	4323      	orrs	r3, r4
 80049e4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80049e6:	f7fd fbcb 	bl	8002180 <HAL_GetTick>
 80049ea:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ec:	4b0a      	ldr	r3, [pc, #40]	; (8004a18 <HAL_RCC_ClockConfig+0x1e0>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 030f 	and.w	r3, r3, #15
 80049f4:	42a3      	cmp	r3, r4
 80049f6:	d0bf      	beq.n	8004978 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049f8:	f7fd fbc2 	bl	8002180 <HAL_GetTick>
 80049fc:	1b80      	subs	r0, r0, r6
 80049fe:	f241 3388 	movw	r3, #5000	; 0x1388
 8004a02:	4298      	cmp	r0, r3
 8004a04:	d9f2      	bls.n	80049ec <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8004a06:	2003      	movs	r0, #3
 8004a08:	e7de      	b.n	80049c8 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8004a0a:	2001      	movs	r0, #1
}
 8004a0c:	4770      	bx	lr
      return HAL_ERROR;
 8004a0e:	2001      	movs	r0, #1
 8004a10:	e7da      	b.n	80049c8 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 8004a12:	2001      	movs	r0, #1
 8004a14:	e7d8      	b.n	80049c8 <HAL_RCC_ClockConfig+0x190>
 8004a16:	bf00      	nop
 8004a18:	40022000 	.word	0x40022000
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	04c4b400 	.word	0x04c4b400
 8004a24:	08007514 	.word	0x08007514
 8004a28:	20000000 	.word	0x20000000
 8004a2c:	20000008 	.word	0x20000008

08004a30 <HAL_RCC_GetHCLKFreq>:
}
 8004a30:	4b01      	ldr	r3, [pc, #4]	; (8004a38 <HAL_RCC_GetHCLKFreq+0x8>)
 8004a32:	6818      	ldr	r0, [r3, #0]
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	20000000 	.word	0x20000000

08004a3c <HAL_RCC_GetPCLK1Freq>:
{
 8004a3c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004a3e:	f7ff fff7 	bl	8004a30 <HAL_RCC_GetHCLKFreq>
 8004a42:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004a4a:	4a04      	ldr	r2, [pc, #16]	; (8004a5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a4c:	5cd3      	ldrb	r3, [r2, r3]
 8004a4e:	f003 031f 	and.w	r3, r3, #31
}
 8004a52:	40d8      	lsrs	r0, r3
 8004a54:	bd08      	pop	{r3, pc}
 8004a56:	bf00      	nop
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	08007524 	.word	0x08007524

08004a60 <HAL_RCC_GetPCLK2Freq>:
{
 8004a60:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a62:	f7ff ffe5 	bl	8004a30 <HAL_RCC_GetHCLKFreq>
 8004a66:	4b05      	ldr	r3, [pc, #20]	; (8004a7c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004a6e:	4a04      	ldr	r2, [pc, #16]	; (8004a80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a70:	5cd3      	ldrb	r3, [r2, r3]
 8004a72:	f003 031f 	and.w	r3, r3, #31
}
 8004a76:	40d8      	lsrs	r0, r3
 8004a78:	bd08      	pop	{r3, pc}
 8004a7a:	bf00      	nop
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	08007524 	.word	0x08007524

08004a84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a86:	b083      	sub	sp, #12
 8004a88:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a8a:	6803      	ldr	r3, [r0, #0]
 8004a8c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8004a90:	d06e      	beq.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a92:	4b35      	ldr	r3, [pc, #212]	; (8004b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a96:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004a9a:	d11e      	bne.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a9c:	4b32      	ldr	r3, [pc, #200]	; (8004b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004a9e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004aa0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004aa4:	659a      	str	r2, [r3, #88]	; 0x58
 8004aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aac:	9301      	str	r3, [sp, #4]
 8004aae:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004ab0:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ab2:	4a2e      	ldr	r2, [pc, #184]	; (8004b6c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004ab4:	6813      	ldr	r3, [r2, #0]
 8004ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004abc:	f7fd fb60 	bl	8002180 <HAL_GetTick>
 8004ac0:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ac2:	4b2a      	ldr	r3, [pc, #168]	; (8004b6c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004aca:	d108      	bne.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004acc:	f7fd fb58 	bl	8002180 <HAL_GetTick>
 8004ad0:	1b40      	subs	r0, r0, r5
 8004ad2:	2802      	cmp	r0, #2
 8004ad4:	d9f5      	bls.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8004ad6:	2503      	movs	r5, #3
 8004ad8:	e002      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8004ada:	2600      	movs	r6, #0
 8004adc:	e7e9      	b.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ade:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8004ae0:	bb45      	cbnz	r5, 8004b34 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ae2:	4b21      	ldr	r3, [pc, #132]	; (8004b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004ae8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004aec:	d015      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x96>
 8004aee:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d012      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004af4:	4a1c      	ldr	r2, [pc, #112]	; (8004b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004af6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004afa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004afe:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004b02:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8004b06:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b0a:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004b0e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8004b12:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b1a:	f013 0f01 	tst.w	r3, #1
 8004b1e:	d110      	bne.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8004b20:	b945      	cbnz	r5, 8004b34 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b22:	4a11      	ldr	r2, [pc, #68]	; (8004b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004b24:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b2c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004b2e:	430b      	orrs	r3, r1
 8004b30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b34:	b1ee      	cbz	r6, 8004b72 <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b36:	4a0c      	ldr	r2, [pc, #48]	; (8004b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004b38:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004b3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b3e:	6593      	str	r3, [r2, #88]	; 0x58
 8004b40:	e017      	b.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 8004b42:	f7fd fb1d 	bl	8002180 <HAL_GetTick>
 8004b46:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b48:	4b07      	ldr	r3, [pc, #28]	; (8004b68 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8004b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b4e:	f013 0f02 	tst.w	r3, #2
 8004b52:	d1e5      	bne.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b54:	f7fd fb14 	bl	8002180 <HAL_GetTick>
 8004b58:	1bc0      	subs	r0, r0, r7
 8004b5a:	f241 3388 	movw	r3, #5000	; 0x1388
 8004b5e:	4298      	cmp	r0, r3
 8004b60:	d9f2      	bls.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8004b62:	2503      	movs	r5, #3
 8004b64:	e7dc      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8004b66:	bf00      	nop
 8004b68:	40021000 	.word	0x40021000
 8004b6c:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b70:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b72:	6823      	ldr	r3, [r4, #0]
 8004b74:	f013 0f01 	tst.w	r3, #1
 8004b78:	d008      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b7a:	4a9f      	ldr	r2, [pc, #636]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b7c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004b80:	f023 0303 	bic.w	r3, r3, #3
 8004b84:	6861      	ldr	r1, [r4, #4]
 8004b86:	430b      	orrs	r3, r1
 8004b88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	f013 0f02 	tst.w	r3, #2
 8004b92:	d008      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b94:	4a98      	ldr	r2, [pc, #608]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004b96:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004b9a:	f023 030c 	bic.w	r3, r3, #12
 8004b9e:	68a1      	ldr	r1, [r4, #8]
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	f013 0f04 	tst.w	r3, #4
 8004bac:	d008      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004bae:	4a92      	ldr	r2, [pc, #584]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bb0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004bb4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004bb8:	68e1      	ldr	r1, [r4, #12]
 8004bba:	430b      	orrs	r3, r1
 8004bbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004bc0:	6823      	ldr	r3, [r4, #0]
 8004bc2:	f013 0f08 	tst.w	r3, #8
 8004bc6:	d008      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004bc8:	4a8b      	ldr	r2, [pc, #556]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bca:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004bce:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004bd2:	6921      	ldr	r1, [r4, #16]
 8004bd4:	430b      	orrs	r3, r1
 8004bd6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004bda:	6823      	ldr	r3, [r4, #0]
 8004bdc:	f013 0f10 	tst.w	r3, #16
 8004be0:	d008      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004be2:	4a85      	ldr	r2, [pc, #532]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004be4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004be8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bec:	6961      	ldr	r1, [r4, #20]
 8004bee:	430b      	orrs	r3, r1
 8004bf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bf4:	6823      	ldr	r3, [r4, #0]
 8004bf6:	f013 0f20 	tst.w	r3, #32
 8004bfa:	d008      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004bfc:	4a7e      	ldr	r2, [pc, #504]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004bfe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004c02:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004c06:	69a1      	ldr	r1, [r4, #24]
 8004c08:	430b      	orrs	r3, r1
 8004c0a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004c14:	d008      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c16:	4a78      	ldr	r2, [pc, #480]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c18:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004c1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c20:	69e1      	ldr	r1, [r4, #28]
 8004c22:	430b      	orrs	r3, r1
 8004c24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c28:	6823      	ldr	r3, [r4, #0]
 8004c2a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004c2e:	d008      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c30:	4a71      	ldr	r2, [pc, #452]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c32:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004c36:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004c3a:	6a21      	ldr	r1, [r4, #32]
 8004c3c:	430b      	orrs	r3, r1
 8004c3e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c42:	6823      	ldr	r3, [r4, #0]
 8004c44:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004c48:	d008      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c4a:	4a6b      	ldr	r2, [pc, #428]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c4c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004c50:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004c54:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004c56:	430b      	orrs	r3, r1
 8004c58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c5c:	6823      	ldr	r3, [r4, #0]
 8004c5e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004c62:	d008      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c64:	4a64      	ldr	r2, [pc, #400]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c66:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004c6a:	f023 0303 	bic.w	r3, r3, #3
 8004c6e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004c70:	430b      	orrs	r3, r1
 8004c72:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004c7c:	d008      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c7e:	4a5e      	ldr	r2, [pc, #376]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c80:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004c84:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8004c88:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004c8a:	430b      	orrs	r3, r1
 8004c8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004c96:	d00c      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c98:	4a57      	ldr	r2, [pc, #348]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004c9a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004c9e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004ca2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004ca4:	430b      	orrs	r3, r1
 8004ca6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004caa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004cac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cb0:	d079      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x322>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004cb2:	6823      	ldr	r3, [r4, #0]
 8004cb4:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004cb8:	d00c      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004cba:	4a4f      	ldr	r2, [pc, #316]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004cbc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004cc0:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004cc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004cc6:	430b      	orrs	r3, r1
 8004cc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004ccc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004cce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cd2:	d06d      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004cda:	d00c      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004cdc:	4a46      	ldr	r2, [pc, #280]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004cde:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004ce2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8004ce6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004ce8:	430b      	orrs	r3, r1
 8004cea:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004cee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004cf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cf4:	d061      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cf6:	6823      	ldr	r3, [r4, #0]
 8004cf8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004cfc:	d00c      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cfe:	4a3e      	ldr	r2, [pc, #248]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d00:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004d04:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004d08:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004d10:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d16:	d055      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d18:	6823      	ldr	r3, [r4, #0]
 8004d1a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8004d1e:	d00c      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d20:	4a35      	ldr	r2, [pc, #212]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d22:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004d26:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004d2a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004d2c:	430b      	orrs	r3, r1
 8004d2e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004d34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d38:	d049      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004d3a:	6823      	ldr	r3, [r4, #0]
 8004d3c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8004d40:	d00c      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004d42:	4a2d      	ldr	r2, [pc, #180]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d44:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004d48:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8004d4c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004d4e:	430b      	orrs	r3, r1
 8004d50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004d54:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004d56:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d5a:	d03d      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004d5c:	6823      	ldr	r3, [r4, #0]
 8004d5e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004d62:	d00c      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004d64:	4a24      	ldr	r2, [pc, #144]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d66:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004d6a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004d6e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004d70:	430b      	orrs	r3, r1
 8004d72:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004d76:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d7c:	d031      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8004d84:	d00c      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004d86:	4a1c      	ldr	r2, [pc, #112]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004d88:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8004d8c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004d90:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8004d92:	430b      	orrs	r3, r1
 8004d94:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004d98:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004d9a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d9e:	d025      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 8004da0:	4628      	mov	r0, r5
 8004da2:	b003      	add	sp, #12
 8004da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004da6:	68d3      	ldr	r3, [r2, #12]
 8004da8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dac:	60d3      	str	r3, [r2, #12]
 8004dae:	e780      	b.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004db0:	68d3      	ldr	r3, [r2, #12]
 8004db2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004db6:	60d3      	str	r3, [r2, #12]
 8004db8:	e78c      	b.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dba:	68d3      	ldr	r3, [r2, #12]
 8004dbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dc0:	60d3      	str	r3, [r2, #12]
 8004dc2:	e798      	b.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dc4:	68d3      	ldr	r3, [r2, #12]
 8004dc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dca:	60d3      	str	r3, [r2, #12]
 8004dcc:	e7a4      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dce:	68d3      	ldr	r3, [r2, #12]
 8004dd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dd4:	60d3      	str	r3, [r2, #12]
 8004dd6:	e7b0      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004dd8:	68d3      	ldr	r3, [r2, #12]
 8004dda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dde:	60d3      	str	r3, [r2, #12]
 8004de0:	e7bc      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004de2:	68d3      	ldr	r3, [r2, #12]
 8004de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004de8:	60d3      	str	r3, [r2, #12]
 8004dea:	e7c8      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dec:	68d3      	ldr	r3, [r2, #12]
 8004dee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004df2:	60d3      	str	r3, [r2, #12]
 8004df4:	e7d4      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8004df6:	bf00      	nop
 8004df8:	40021000 	.word	0x40021000

08004dfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dfc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dfe:	6a03      	ldr	r3, [r0, #32]
 8004e00:	f023 0301 	bic.w	r3, r3, #1
 8004e04:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e06:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e08:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e0a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004e10:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e14:	680c      	ldr	r4, [r1, #0]
 8004e16:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e18:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e1c:	688c      	ldr	r4, [r1, #8]
 8004e1e:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e20:	4c21      	ldr	r4, [pc, #132]	; (8004ea8 <TIM_OC1_SetConfig+0xac>)
 8004e22:	42a0      	cmp	r0, r4
 8004e24:	d013      	beq.n	8004e4e <TIM_OC1_SetConfig+0x52>
 8004e26:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004e2a:	42a0      	cmp	r0, r4
 8004e2c:	d00f      	beq.n	8004e4e <TIM_OC1_SetConfig+0x52>
 8004e2e:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8004e32:	42a0      	cmp	r0, r4
 8004e34:	d00b      	beq.n	8004e4e <TIM_OC1_SetConfig+0x52>
 8004e36:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004e3a:	42a0      	cmp	r0, r4
 8004e3c:	d007      	beq.n	8004e4e <TIM_OC1_SetConfig+0x52>
 8004e3e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004e42:	42a0      	cmp	r0, r4
 8004e44:	d003      	beq.n	8004e4e <TIM_OC1_SetConfig+0x52>
 8004e46:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004e4a:	42a0      	cmp	r0, r4
 8004e4c:	d105      	bne.n	8004e5a <TIM_OC1_SetConfig+0x5e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e4e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e52:	68cc      	ldr	r4, [r1, #12]
 8004e54:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e56:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e5a:	4c13      	ldr	r4, [pc, #76]	; (8004ea8 <TIM_OC1_SetConfig+0xac>)
 8004e5c:	42a0      	cmp	r0, r4
 8004e5e:	d013      	beq.n	8004e88 <TIM_OC1_SetConfig+0x8c>
 8004e60:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004e64:	42a0      	cmp	r0, r4
 8004e66:	d00f      	beq.n	8004e88 <TIM_OC1_SetConfig+0x8c>
 8004e68:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8004e6c:	42a0      	cmp	r0, r4
 8004e6e:	d00b      	beq.n	8004e88 <TIM_OC1_SetConfig+0x8c>
 8004e70:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004e74:	42a0      	cmp	r0, r4
 8004e76:	d007      	beq.n	8004e88 <TIM_OC1_SetConfig+0x8c>
 8004e78:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004e7c:	42a0      	cmp	r0, r4
 8004e7e:	d003      	beq.n	8004e88 <TIM_OC1_SetConfig+0x8c>
 8004e80:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004e84:	42a0      	cmp	r0, r4
 8004e86:	d107      	bne.n	8004e98 <TIM_OC1_SetConfig+0x9c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e88:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e8c:	694c      	ldr	r4, [r1, #20]
 8004e8e:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e92:	698d      	ldr	r5, [r1, #24]
 8004e94:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e98:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e9a:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e9c:	684a      	ldr	r2, [r1, #4]
 8004e9e:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ea0:	6203      	str	r3, [r0, #32]
}
 8004ea2:	bc30      	pop	{r4, r5}
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	40012c00 	.word	0x40012c00

08004eac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004eac:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004eae:	6a03      	ldr	r3, [r0, #32]
 8004eb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004eb4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eb6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004eba:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ebc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004ec0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ec4:	680d      	ldr	r5, [r1, #0]
 8004ec6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ec8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ecc:	688d      	ldr	r5, [r1, #8]
 8004ece:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ed2:	4d1c      	ldr	r5, [pc, #112]	; (8004f44 <TIM_OC3_SetConfig+0x98>)
 8004ed4:	42a8      	cmp	r0, r5
 8004ed6:	d007      	beq.n	8004ee8 <TIM_OC3_SetConfig+0x3c>
 8004ed8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004edc:	42a8      	cmp	r0, r5
 8004ede:	d003      	beq.n	8004ee8 <TIM_OC3_SetConfig+0x3c>
 8004ee0:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8004ee4:	42a8      	cmp	r0, r5
 8004ee6:	d106      	bne.n	8004ef6 <TIM_OC3_SetConfig+0x4a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ee8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004eec:	68cd      	ldr	r5, [r1, #12]
 8004eee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ef2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ef6:	4d13      	ldr	r5, [pc, #76]	; (8004f44 <TIM_OC3_SetConfig+0x98>)
 8004ef8:	42a8      	cmp	r0, r5
 8004efa:	d013      	beq.n	8004f24 <TIM_OC3_SetConfig+0x78>
 8004efc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004f00:	42a8      	cmp	r0, r5
 8004f02:	d00f      	beq.n	8004f24 <TIM_OC3_SetConfig+0x78>
 8004f04:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8004f08:	42a8      	cmp	r0, r5
 8004f0a:	d00b      	beq.n	8004f24 <TIM_OC3_SetConfig+0x78>
 8004f0c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004f10:	42a8      	cmp	r0, r5
 8004f12:	d007      	beq.n	8004f24 <TIM_OC3_SetConfig+0x78>
 8004f14:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004f18:	42a8      	cmp	r0, r5
 8004f1a:	d003      	beq.n	8004f24 <TIM_OC3_SetConfig+0x78>
 8004f1c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004f20:	42a8      	cmp	r0, r5
 8004f22:	d107      	bne.n	8004f34 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f24:	f424 5c40 	bic.w	ip, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f28:	694c      	ldr	r4, [r1, #20]
 8004f2a:	ea4c 1c04 	orr.w	ip, ip, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f2e:	698c      	ldr	r4, [r1, #24]
 8004f30:	ea4c 1404 	orr.w	r4, ip, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f34:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f36:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f38:	684a      	ldr	r2, [r1, #4]
 8004f3a:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f3c:	6203      	str	r3, [r0, #32]
}
 8004f3e:	bc30      	pop	{r4, r5}
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40012c00 	.word	0x40012c00

08004f48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f48:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f4a:	6a03      	ldr	r3, [r0, #32]
 8004f4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f50:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f52:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f54:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f56:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f58:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004f5c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f60:	680d      	ldr	r5, [r1, #0]
 8004f62:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f6a:	688d      	ldr	r5, [r1, #8]
 8004f6c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004f70:	4d1b      	ldr	r5, [pc, #108]	; (8004fe0 <TIM_OC4_SetConfig+0x98>)
 8004f72:	42a8      	cmp	r0, r5
 8004f74:	d007      	beq.n	8004f86 <TIM_OC4_SetConfig+0x3e>
 8004f76:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004f7a:	42a8      	cmp	r0, r5
 8004f7c:	d003      	beq.n	8004f86 <TIM_OC4_SetConfig+0x3e>
 8004f7e:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8004f82:	42a8      	cmp	r0, r5
 8004f84:	d106      	bne.n	8004f94 <TIM_OC4_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004f86:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004f8a:	68cd      	ldr	r5, [r1, #12]
 8004f8c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004f90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f94:	4d12      	ldr	r5, [pc, #72]	; (8004fe0 <TIM_OC4_SetConfig+0x98>)
 8004f96:	42a8      	cmp	r0, r5
 8004f98:	d013      	beq.n	8004fc2 <TIM_OC4_SetConfig+0x7a>
 8004f9a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004f9e:	42a8      	cmp	r0, r5
 8004fa0:	d00f      	beq.n	8004fc2 <TIM_OC4_SetConfig+0x7a>
 8004fa2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8004fa6:	42a8      	cmp	r0, r5
 8004fa8:	d00b      	beq.n	8004fc2 <TIM_OC4_SetConfig+0x7a>
 8004faa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004fae:	42a8      	cmp	r0, r5
 8004fb0:	d007      	beq.n	8004fc2 <TIM_OC4_SetConfig+0x7a>
 8004fb2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004fb6:	42a8      	cmp	r0, r5
 8004fb8:	d003      	beq.n	8004fc2 <TIM_OC4_SetConfig+0x7a>
 8004fba:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004fbe:	42a8      	cmp	r0, r5
 8004fc0:	d107      	bne.n	8004fd2 <TIM_OC4_SetConfig+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004fc2:	f424 4c40 	bic.w	ip, r4, #49152	; 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004fc6:	694c      	ldr	r4, [r1, #20]
 8004fc8:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004fcc:	698c      	ldr	r4, [r1, #24]
 8004fce:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fd2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fd4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fd6:	684a      	ldr	r2, [r1, #4]
 8004fd8:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fda:	6203      	str	r3, [r0, #32]
}
 8004fdc:	bc30      	pop	{r4, r5}
 8004fde:	4770      	bx	lr
 8004fe0:	40012c00 	.word	0x40012c00

08004fe4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004fe4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004fe6:	6a03      	ldr	r3, [r0, #32]
 8004fe8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fec:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fee:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ff0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ff2:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ff4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004ff8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ffc:	680d      	ldr	r5, [r1, #0]
 8004ffe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005000:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005004:	688d      	ldr	r5, [r1, #8]
 8005006:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800500a:	4d11      	ldr	r5, [pc, #68]	; (8005050 <TIM_OC5_SetConfig+0x6c>)
 800500c:	42a8      	cmp	r0, r5
 800500e:	d013      	beq.n	8005038 <TIM_OC5_SetConfig+0x54>
 8005010:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005014:	42a8      	cmp	r0, r5
 8005016:	d00f      	beq.n	8005038 <TIM_OC5_SetConfig+0x54>
 8005018:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800501c:	42a8      	cmp	r0, r5
 800501e:	d00b      	beq.n	8005038 <TIM_OC5_SetConfig+0x54>
 8005020:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005024:	42a8      	cmp	r0, r5
 8005026:	d007      	beq.n	8005038 <TIM_OC5_SetConfig+0x54>
 8005028:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800502c:	42a8      	cmp	r0, r5
 800502e:	d003      	beq.n	8005038 <TIM_OC5_SetConfig+0x54>
 8005030:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005034:	42a8      	cmp	r0, r5
 8005036:	d104      	bne.n	8005042 <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005038:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800503c:	694d      	ldr	r5, [r1, #20]
 800503e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005042:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005044:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005046:	684a      	ldr	r2, [r1, #4]
 8005048:	6482      	str	r2, [r0, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800504a:	6203      	str	r3, [r0, #32]
}
 800504c:	bc30      	pop	{r4, r5}
 800504e:	4770      	bx	lr
 8005050:	40012c00 	.word	0x40012c00

08005054 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005054:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005056:	6a03      	ldr	r3, [r0, #32]
 8005058:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800505c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800505e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005060:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005062:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005064:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005068:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800506c:	680d      	ldr	r5, [r1, #0]
 800506e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005072:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005076:	688d      	ldr	r5, [r1, #8]
 8005078:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800507c:	4d11      	ldr	r5, [pc, #68]	; (80050c4 <TIM_OC6_SetConfig+0x70>)
 800507e:	42a8      	cmp	r0, r5
 8005080:	d013      	beq.n	80050aa <TIM_OC6_SetConfig+0x56>
 8005082:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005086:	42a8      	cmp	r0, r5
 8005088:	d00f      	beq.n	80050aa <TIM_OC6_SetConfig+0x56>
 800508a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800508e:	42a8      	cmp	r0, r5
 8005090:	d00b      	beq.n	80050aa <TIM_OC6_SetConfig+0x56>
 8005092:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005096:	42a8      	cmp	r0, r5
 8005098:	d007      	beq.n	80050aa <TIM_OC6_SetConfig+0x56>
 800509a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800509e:	42a8      	cmp	r0, r5
 80050a0:	d003      	beq.n	80050aa <TIM_OC6_SetConfig+0x56>
 80050a2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80050a6:	42a8      	cmp	r0, r5
 80050a8:	d104      	bne.n	80050b4 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80050aa:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80050ae:	694d      	ldr	r5, [r1, #20]
 80050b0:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80050b6:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80050b8:	684a      	ldr	r2, [r1, #4]
 80050ba:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050bc:	6203      	str	r3, [r0, #32]
}
 80050be:	bc30      	pop	{r4, r5}
 80050c0:	4770      	bx	lr
 80050c2:	bf00      	nop
 80050c4:	40012c00 	.word	0x40012c00

080050c8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80050c8:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050ca:	6a04      	ldr	r4, [r0, #32]
 80050cc:	f024 0410 	bic.w	r4, r4, #16
 80050d0:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050d2:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80050d4:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80050d6:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80050da:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050de:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80050e2:	031b      	lsls	r3, r3, #12
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050ea:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80050ee:	0109      	lsls	r1, r1, #4
 80050f0:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 80050f4:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050f6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80050f8:	6201      	str	r1, [r0, #32]
}
 80050fa:	bc30      	pop	{r4, r5}
 80050fc:	4770      	bx	lr

080050fe <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80050fe:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005100:	6a04      	ldr	r4, [r0, #32]
 8005102:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8005106:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005108:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 800510a:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800510c:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8005110:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005114:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005118:	011b      	lsls	r3, r3, #4
 800511a:	b2db      	uxtb	r3, r3
 800511c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005120:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005124:	0209      	lsls	r1, r1, #8
 8005126:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 800512a:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800512c:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 800512e:	6201      	str	r1, [r0, #32]
}
 8005130:	bc30      	pop	{r4, r5}
 8005132:	4770      	bx	lr

08005134 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005134:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005136:	6a04      	ldr	r4, [r0, #32]
 8005138:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800513c:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800513e:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8005140:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005142:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005146:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800514a:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800514e:	031b      	lsls	r3, r3, #12
 8005150:	b29b      	uxth	r3, r3
 8005152:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005156:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800515a:	0309      	lsls	r1, r1, #12
 800515c:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 8005160:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005162:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8005164:	6201      	str	r1, [r0, #32]
}
 8005166:	bc30      	pop	{r4, r5}
 8005168:	4770      	bx	lr
	...

0800516c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800516c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b01      	cmp	r3, #1
 8005174:	d135      	bne.n	80051e2 <HAL_TIM_Base_Start+0x76>
  htim->State = HAL_TIM_STATE_BUSY;
 8005176:	2302      	movs	r3, #2
 8005178:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800517c:	6803      	ldr	r3, [r0, #0]
 800517e:	4a1c      	ldr	r2, [pc, #112]	; (80051f0 <HAL_TIM_Base_Start+0x84>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d020      	beq.n	80051c6 <HAL_TIM_Base_Start+0x5a>
 8005184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005188:	d01d      	beq.n	80051c6 <HAL_TIM_Base_Start+0x5a>
 800518a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800518e:	4293      	cmp	r3, r2
 8005190:	d019      	beq.n	80051c6 <HAL_TIM_Base_Start+0x5a>
 8005192:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005196:	4293      	cmp	r3, r2
 8005198:	d015      	beq.n	80051c6 <HAL_TIM_Base_Start+0x5a>
 800519a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800519e:	4293      	cmp	r3, r2
 80051a0:	d011      	beq.n	80051c6 <HAL_TIM_Base_Start+0x5a>
 80051a2:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d00d      	beq.n	80051c6 <HAL_TIM_Base_Start+0x5a>
 80051aa:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d009      	beq.n	80051c6 <HAL_TIM_Base_Start+0x5a>
 80051b2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d005      	beq.n	80051c6 <HAL_TIM_Base_Start+0x5a>
    __HAL_TIM_ENABLE(htim);
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	f042 0201 	orr.w	r2, r2, #1
 80051c0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80051c2:	2000      	movs	r0, #0
 80051c4:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051c6:	6899      	ldr	r1, [r3, #8]
 80051c8:	4a0a      	ldr	r2, [pc, #40]	; (80051f4 <HAL_TIM_Base_Start+0x88>)
 80051ca:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051cc:	2a06      	cmp	r2, #6
 80051ce:	d00a      	beq.n	80051e6 <HAL_TIM_Base_Start+0x7a>
 80051d0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80051d4:	d009      	beq.n	80051ea <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	f042 0201 	orr.w	r2, r2, #1
 80051dc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80051de:	2000      	movs	r0, #0
 80051e0:	4770      	bx	lr
    return HAL_ERROR;
 80051e2:	2001      	movs	r0, #1
 80051e4:	4770      	bx	lr
  return HAL_OK;
 80051e6:	2000      	movs	r0, #0
 80051e8:	4770      	bx	lr
 80051ea:	2000      	movs	r0, #0
}
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	40012c00 	.word	0x40012c00
 80051f4:	00010007 	.word	0x00010007

080051f8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80051f8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d13a      	bne.n	8005278 <HAL_TIM_Base_Start_IT+0x80>
  htim->State = HAL_TIM_STATE_BUSY;
 8005202:	2302      	movs	r3, #2
 8005204:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005208:	6802      	ldr	r2, [r0, #0]
 800520a:	68d3      	ldr	r3, [r2, #12]
 800520c:	f043 0301 	orr.w	r3, r3, #1
 8005210:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005212:	6803      	ldr	r3, [r0, #0]
 8005214:	4a1b      	ldr	r2, [pc, #108]	; (8005284 <HAL_TIM_Base_Start_IT+0x8c>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d020      	beq.n	800525c <HAL_TIM_Base_Start_IT+0x64>
 800521a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800521e:	d01d      	beq.n	800525c <HAL_TIM_Base_Start_IT+0x64>
 8005220:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005224:	4293      	cmp	r3, r2
 8005226:	d019      	beq.n	800525c <HAL_TIM_Base_Start_IT+0x64>
 8005228:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800522c:	4293      	cmp	r3, r2
 800522e:	d015      	beq.n	800525c <HAL_TIM_Base_Start_IT+0x64>
 8005230:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005234:	4293      	cmp	r3, r2
 8005236:	d011      	beq.n	800525c <HAL_TIM_Base_Start_IT+0x64>
 8005238:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800523c:	4293      	cmp	r3, r2
 800523e:	d00d      	beq.n	800525c <HAL_TIM_Base_Start_IT+0x64>
 8005240:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005244:	4293      	cmp	r3, r2
 8005246:	d009      	beq.n	800525c <HAL_TIM_Base_Start_IT+0x64>
 8005248:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800524c:	4293      	cmp	r3, r2
 800524e:	d005      	beq.n	800525c <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	f042 0201 	orr.w	r2, r2, #1
 8005256:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005258:	2000      	movs	r0, #0
 800525a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800525c:	6899      	ldr	r1, [r3, #8]
 800525e:	4a0a      	ldr	r2, [pc, #40]	; (8005288 <HAL_TIM_Base_Start_IT+0x90>)
 8005260:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005262:	2a06      	cmp	r2, #6
 8005264:	d00a      	beq.n	800527c <HAL_TIM_Base_Start_IT+0x84>
 8005266:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800526a:	d009      	beq.n	8005280 <HAL_TIM_Base_Start_IT+0x88>
      __HAL_TIM_ENABLE(htim);
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	f042 0201 	orr.w	r2, r2, #1
 8005272:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005274:	2000      	movs	r0, #0
 8005276:	4770      	bx	lr
    return HAL_ERROR;
 8005278:	2001      	movs	r0, #1
 800527a:	4770      	bx	lr
  return HAL_OK;
 800527c:	2000      	movs	r0, #0
 800527e:	4770      	bx	lr
 8005280:	2000      	movs	r0, #0
}
 8005282:	4770      	bx	lr
 8005284:	40012c00 	.word	0x40012c00
 8005288:	00010007 	.word	0x00010007

0800528c <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 800528c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005290:	2b01      	cmp	r3, #1
 8005292:	d00e      	beq.n	80052b2 <HAL_TIM_GenerateEvent+0x26>
 8005294:	2301      	movs	r3, #1
 8005296:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800529a:	2202      	movs	r2, #2
 800529c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  htim->Instance->EGR = EventSource;
 80052a0:	6802      	ldr	r2, [r0, #0]
 80052a2:	6151      	str	r1, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 80052a4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80052a8:	2300      	movs	r3, #0
 80052aa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80052ae:	4618      	mov	r0, r3
 80052b0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80052b2:	2002      	movs	r0, #2
}
 80052b4:	4770      	bx	lr
	...

080052b8 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80052b8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052ba:	4a36      	ldr	r2, [pc, #216]	; (8005394 <TIM_Base_SetConfig+0xdc>)
 80052bc:	4290      	cmp	r0, r2
 80052be:	d016      	beq.n	80052ee <TIM_Base_SetConfig+0x36>
 80052c0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80052c4:	d013      	beq.n	80052ee <TIM_Base_SetConfig+0x36>
 80052c6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80052ca:	4290      	cmp	r0, r2
 80052cc:	d00f      	beq.n	80052ee <TIM_Base_SetConfig+0x36>
 80052ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052d2:	4290      	cmp	r0, r2
 80052d4:	d00b      	beq.n	80052ee <TIM_Base_SetConfig+0x36>
 80052d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052da:	4290      	cmp	r0, r2
 80052dc:	d007      	beq.n	80052ee <TIM_Base_SetConfig+0x36>
 80052de:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80052e2:	4290      	cmp	r0, r2
 80052e4:	d003      	beq.n	80052ee <TIM_Base_SetConfig+0x36>
 80052e6:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 80052ea:	4290      	cmp	r0, r2
 80052ec:	d103      	bne.n	80052f6 <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80052f2:	684a      	ldr	r2, [r1, #4]
 80052f4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052f6:	4a27      	ldr	r2, [pc, #156]	; (8005394 <TIM_Base_SetConfig+0xdc>)
 80052f8:	4290      	cmp	r0, r2
 80052fa:	d022      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 80052fc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005300:	d01f      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 8005302:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005306:	4290      	cmp	r0, r2
 8005308:	d01b      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 800530a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800530e:	4290      	cmp	r0, r2
 8005310:	d017      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 8005312:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005316:	4290      	cmp	r0, r2
 8005318:	d013      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 800531a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800531e:	4290      	cmp	r0, r2
 8005320:	d00f      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 8005322:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005326:	4290      	cmp	r0, r2
 8005328:	d00b      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 800532a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800532e:	4290      	cmp	r0, r2
 8005330:	d007      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 8005332:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005336:	4290      	cmp	r0, r2
 8005338:	d003      	beq.n	8005342 <TIM_Base_SetConfig+0x8a>
 800533a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800533e:	4290      	cmp	r0, r2
 8005340:	d103      	bne.n	800534a <TIM_Base_SetConfig+0x92>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005346:	68ca      	ldr	r2, [r1, #12]
 8005348:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800534a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800534e:	694a      	ldr	r2, [r1, #20]
 8005350:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005352:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005354:	688b      	ldr	r3, [r1, #8]
 8005356:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005358:	680b      	ldr	r3, [r1, #0]
 800535a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800535c:	4b0d      	ldr	r3, [pc, #52]	; (8005394 <TIM_Base_SetConfig+0xdc>)
 800535e:	4298      	cmp	r0, r3
 8005360:	d013      	beq.n	800538a <TIM_Base_SetConfig+0xd2>
 8005362:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005366:	4298      	cmp	r0, r3
 8005368:	d00f      	beq.n	800538a <TIM_Base_SetConfig+0xd2>
 800536a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800536e:	4298      	cmp	r0, r3
 8005370:	d00b      	beq.n	800538a <TIM_Base_SetConfig+0xd2>
 8005372:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005376:	4298      	cmp	r0, r3
 8005378:	d007      	beq.n	800538a <TIM_Base_SetConfig+0xd2>
 800537a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800537e:	4298      	cmp	r0, r3
 8005380:	d003      	beq.n	800538a <TIM_Base_SetConfig+0xd2>
 8005382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005386:	4298      	cmp	r0, r3
 8005388:	d101      	bne.n	800538e <TIM_Base_SetConfig+0xd6>
    TIMx->RCR = Structure->RepetitionCounter;
 800538a:	690b      	ldr	r3, [r1, #16]
 800538c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800538e:	2301      	movs	r3, #1
 8005390:	6143      	str	r3, [r0, #20]
}
 8005392:	4770      	bx	lr
 8005394:	40012c00 	.word	0x40012c00

08005398 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005398:	b360      	cbz	r0, 80053f4 <HAL_TIM_Base_Init+0x5c>
{
 800539a:	b510      	push	{r4, lr}
 800539c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800539e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80053a2:	b313      	cbz	r3, 80053ea <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80053a4:	2302      	movs	r3, #2
 80053a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053aa:	4621      	mov	r1, r4
 80053ac:	f851 0b04 	ldr.w	r0, [r1], #4
 80053b0:	f7ff ff82 	bl	80052b8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053b4:	2301      	movs	r3, #1
 80053b6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053ba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80053be:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80053c2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80053c6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80053ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053d2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80053d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80053da:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80053de:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80053e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80053e6:	2000      	movs	r0, #0
}
 80053e8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80053ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80053ee:	f7fc fd7b 	bl	8001ee8 <HAL_TIM_Base_MspInit>
 80053f2:	e7d7      	b.n	80053a4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80053f4:	2001      	movs	r0, #1
}
 80053f6:	4770      	bx	lr

080053f8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80053f8:	b360      	cbz	r0, 8005454 <HAL_TIM_PWM_Init+0x5c>
{
 80053fa:	b510      	push	{r4, lr}
 80053fc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80053fe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005402:	b313      	cbz	r3, 800544a <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005404:	2302      	movs	r3, #2
 8005406:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800540a:	4621      	mov	r1, r4
 800540c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005410:	f7ff ff52 	bl	80052b8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005414:	2301      	movs	r3, #1
 8005416:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800541a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800541e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005422:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005426:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800542a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800542e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005432:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005436:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800543a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800543e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005442:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005446:	2000      	movs	r0, #0
}
 8005448:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800544a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800544e:	f7fc fcef 	bl	8001e30 <HAL_TIM_PWM_MspInit>
 8005452:	e7d7      	b.n	8005404 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8005454:	2001      	movs	r0, #1
}
 8005456:	4770      	bx	lr

08005458 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8005458:	b360      	cbz	r0, 80054b4 <HAL_TIM_IC_Init+0x5c>
{
 800545a:	b510      	push	{r4, lr}
 800545c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800545e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005462:	b313      	cbz	r3, 80054aa <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005464:	2302      	movs	r3, #2
 8005466:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800546a:	4621      	mov	r1, r4
 800546c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005470:	f7ff ff22 	bl	80052b8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005474:	2301      	movs	r3, #1
 8005476:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800547a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800547e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005482:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005486:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800548a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800548e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005492:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005496:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800549a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800549e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80054a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80054a6:	2000      	movs	r0, #0
}
 80054a8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80054aa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 80054ae:	f7fc fcd5 	bl	8001e5c <HAL_TIM_IC_MspInit>
 80054b2:	e7d7      	b.n	8005464 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 80054b4:	2001      	movs	r0, #1
}
 80054b6:	4770      	bx	lr

080054b8 <TIM_OC2_SetConfig>:
{
 80054b8:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054ba:	6a03      	ldr	r3, [r0, #32]
 80054bc:	f023 0310 	bic.w	r3, r3, #16
 80054c0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80054c2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80054c4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80054c6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054c8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80054cc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054d0:	680d      	ldr	r5, [r1, #0]
 80054d2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80054d6:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054da:	688d      	ldr	r5, [r1, #8]
 80054dc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054e0:	4d1b      	ldr	r5, [pc, #108]	; (8005550 <TIM_OC2_SetConfig+0x98>)
 80054e2:	42a8      	cmp	r0, r5
 80054e4:	d007      	beq.n	80054f6 <TIM_OC2_SetConfig+0x3e>
 80054e6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80054ea:	42a8      	cmp	r0, r5
 80054ec:	d003      	beq.n	80054f6 <TIM_OC2_SetConfig+0x3e>
 80054ee:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80054f2:	42a8      	cmp	r0, r5
 80054f4:	d106      	bne.n	8005504 <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 80054f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054fa:	68cd      	ldr	r5, [r1, #12]
 80054fc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8005500:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005504:	4d12      	ldr	r5, [pc, #72]	; (8005550 <TIM_OC2_SetConfig+0x98>)
 8005506:	42a8      	cmp	r0, r5
 8005508:	d013      	beq.n	8005532 <TIM_OC2_SetConfig+0x7a>
 800550a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800550e:	42a8      	cmp	r0, r5
 8005510:	d00f      	beq.n	8005532 <TIM_OC2_SetConfig+0x7a>
 8005512:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8005516:	42a8      	cmp	r0, r5
 8005518:	d00b      	beq.n	8005532 <TIM_OC2_SetConfig+0x7a>
 800551a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800551e:	42a8      	cmp	r0, r5
 8005520:	d007      	beq.n	8005532 <TIM_OC2_SetConfig+0x7a>
 8005522:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005526:	42a8      	cmp	r0, r5
 8005528:	d003      	beq.n	8005532 <TIM_OC2_SetConfig+0x7a>
 800552a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800552e:	42a8      	cmp	r0, r5
 8005530:	d107      	bne.n	8005542 <TIM_OC2_SetConfig+0x8a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005532:	f424 6c40 	bic.w	ip, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005536:	694c      	ldr	r4, [r1, #20]
 8005538:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800553c:	698c      	ldr	r4, [r1, #24]
 800553e:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8005542:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005544:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005546:	684a      	ldr	r2, [r1, #4]
 8005548:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800554a:	6203      	str	r3, [r0, #32]
}
 800554c:	bc30      	pop	{r4, r5}
 800554e:	4770      	bx	lr
 8005550:	40012c00 	.word	0x40012c00

08005554 <HAL_TIM_PWM_ConfigChannel>:
{
 8005554:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005556:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800555a:	2b01      	cmp	r3, #1
 800555c:	f000 8095 	beq.w	800568a <HAL_TIM_PWM_ConfigChannel+0x136>
 8005560:	4604      	mov	r4, r0
 8005562:	460d      	mov	r5, r1
 8005564:	2301      	movs	r3, #1
 8005566:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800556a:	2a14      	cmp	r2, #20
 800556c:	f200 8088 	bhi.w	8005680 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8005570:	e8df f002 	tbb	[pc, r2]
 8005574:	8686860b 	.word	0x8686860b
 8005578:	8686861f 	.word	0x8686861f
 800557c:	86868634 	.word	0x86868634
 8005580:	86868648 	.word	0x86868648
 8005584:	8686865d 	.word	0x8686865d
 8005588:	71          	.byte	0x71
 8005589:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800558a:	6800      	ldr	r0, [r0, #0]
 800558c:	f7ff fc36 	bl	8004dfc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005590:	6822      	ldr	r2, [r4, #0]
 8005592:	6993      	ldr	r3, [r2, #24]
 8005594:	f043 0308 	orr.w	r3, r3, #8
 8005598:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800559a:	6822      	ldr	r2, [r4, #0]
 800559c:	6993      	ldr	r3, [r2, #24]
 800559e:	f023 0304 	bic.w	r3, r3, #4
 80055a2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055a4:	6822      	ldr	r2, [r4, #0]
 80055a6:	6993      	ldr	r3, [r2, #24]
 80055a8:	6929      	ldr	r1, [r5, #16]
 80055aa:	430b      	orrs	r3, r1
 80055ac:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80055ae:	2000      	movs	r0, #0
      break;
 80055b0:	e067      	b.n	8005682 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055b2:	6800      	ldr	r0, [r0, #0]
 80055b4:	f7ff ff80 	bl	80054b8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055b8:	6822      	ldr	r2, [r4, #0]
 80055ba:	6993      	ldr	r3, [r2, #24]
 80055bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80055c0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	6993      	ldr	r3, [r2, #24]
 80055c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055ca:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055cc:	6822      	ldr	r2, [r4, #0]
 80055ce:	6993      	ldr	r3, [r2, #24]
 80055d0:	6929      	ldr	r1, [r5, #16]
 80055d2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80055d6:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80055d8:	2000      	movs	r0, #0
      break;
 80055da:	e052      	b.n	8005682 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055dc:	6800      	ldr	r0, [r0, #0]
 80055de:	f7ff fc65 	bl	8004eac <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055e2:	6822      	ldr	r2, [r4, #0]
 80055e4:	69d3      	ldr	r3, [r2, #28]
 80055e6:	f043 0308 	orr.w	r3, r3, #8
 80055ea:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055ec:	6822      	ldr	r2, [r4, #0]
 80055ee:	69d3      	ldr	r3, [r2, #28]
 80055f0:	f023 0304 	bic.w	r3, r3, #4
 80055f4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055f6:	6822      	ldr	r2, [r4, #0]
 80055f8:	69d3      	ldr	r3, [r2, #28]
 80055fa:	6929      	ldr	r1, [r5, #16]
 80055fc:	430b      	orrs	r3, r1
 80055fe:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005600:	2000      	movs	r0, #0
      break;
 8005602:	e03e      	b.n	8005682 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005604:	6800      	ldr	r0, [r0, #0]
 8005606:	f7ff fc9f 	bl	8004f48 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800560a:	6822      	ldr	r2, [r4, #0]
 800560c:	69d3      	ldr	r3, [r2, #28]
 800560e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005612:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005614:	6822      	ldr	r2, [r4, #0]
 8005616:	69d3      	ldr	r3, [r2, #28]
 8005618:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800561c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800561e:	6822      	ldr	r2, [r4, #0]
 8005620:	69d3      	ldr	r3, [r2, #28]
 8005622:	6929      	ldr	r1, [r5, #16]
 8005624:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005628:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800562a:	2000      	movs	r0, #0
      break;
 800562c:	e029      	b.n	8005682 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800562e:	6800      	ldr	r0, [r0, #0]
 8005630:	f7ff fcd8 	bl	8004fe4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005634:	6822      	ldr	r2, [r4, #0]
 8005636:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005638:	f043 0308 	orr.w	r3, r3, #8
 800563c:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800563e:	6822      	ldr	r2, [r4, #0]
 8005640:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005642:	f023 0304 	bic.w	r3, r3, #4
 8005646:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005648:	6822      	ldr	r2, [r4, #0]
 800564a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800564c:	6929      	ldr	r1, [r5, #16]
 800564e:	430b      	orrs	r3, r1
 8005650:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8005652:	2000      	movs	r0, #0
      break;
 8005654:	e015      	b.n	8005682 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005656:	6800      	ldr	r0, [r0, #0]
 8005658:	f7ff fcfc 	bl	8005054 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800565c:	6822      	ldr	r2, [r4, #0]
 800565e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005660:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005664:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005666:	6822      	ldr	r2, [r4, #0]
 8005668:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800566a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800566e:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005670:	6822      	ldr	r2, [r4, #0]
 8005672:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005674:	6929      	ldr	r1, [r5, #16]
 8005676:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800567a:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 800567c:	2000      	movs	r0, #0
      break;
 800567e:	e000      	b.n	8005682 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8005680:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005682:	2300      	movs	r3, #0
 8005684:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005688:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800568a:	2002      	movs	r0, #2
 800568c:	e7fc      	b.n	8005688 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

08005690 <TIM_TI1_SetConfig>:
{
 8005690:	b470      	push	{r4, r5, r6}
 8005692:	4694      	mov	ip, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005694:	6a04      	ldr	r4, [r0, #32]
 8005696:	f024 0401 	bic.w	r4, r4, #1
 800569a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800569c:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800569e:	6a06      	ldr	r6, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80056a0:	4d18      	ldr	r5, [pc, #96]	; (8005704 <TIM_TI1_SetConfig+0x74>)
 80056a2:	42a8      	cmp	r0, r5
 80056a4:	d01c      	beq.n	80056e0 <TIM_TI1_SetConfig+0x50>
 80056a6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80056aa:	d019      	beq.n	80056e0 <TIM_TI1_SetConfig+0x50>
 80056ac:	4a16      	ldr	r2, [pc, #88]	; (8005708 <TIM_TI1_SetConfig+0x78>)
 80056ae:	4290      	cmp	r0, r2
 80056b0:	d016      	beq.n	80056e0 <TIM_TI1_SetConfig+0x50>
 80056b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056b6:	4290      	cmp	r0, r2
 80056b8:	d012      	beq.n	80056e0 <TIM_TI1_SetConfig+0x50>
 80056ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056be:	4290      	cmp	r0, r2
 80056c0:	d00e      	beq.n	80056e0 <TIM_TI1_SetConfig+0x50>
 80056c2:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80056c6:	4290      	cmp	r0, r2
 80056c8:	d00a      	beq.n	80056e0 <TIM_TI1_SetConfig+0x50>
 80056ca:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80056ce:	4290      	cmp	r0, r2
 80056d0:	d006      	beq.n	80056e0 <TIM_TI1_SetConfig+0x50>
 80056d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80056d6:	4290      	cmp	r0, r2
 80056d8:	d002      	beq.n	80056e0 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80056da:	f044 0201 	orr.w	r2, r4, #1
 80056de:	e003      	b.n	80056e8 <TIM_TI1_SetConfig+0x58>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80056e0:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 80056e4:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056e8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80056ec:	011b      	lsls	r3, r3, #4
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056f2:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80056f6:	f001 010a 	and.w	r1, r1, #10
 80056fa:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 80056fc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80056fe:	6201      	str	r1, [r0, #32]
}
 8005700:	bc70      	pop	{r4, r5, r6}
 8005702:	4770      	bx	lr
 8005704:	40012c00 	.word	0x40012c00
 8005708:	40000400 	.word	0x40000400

0800570c <HAL_TIM_IC_ConfigChannel>:
{
 800570c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800570e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005712:	2b01      	cmp	r3, #1
 8005714:	d05a      	beq.n	80057cc <HAL_TIM_IC_ConfigChannel+0xc0>
 8005716:	4604      	mov	r4, r0
 8005718:	460d      	mov	r5, r1
 800571a:	2301      	movs	r3, #1
 800571c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8005720:	b152      	cbz	r2, 8005738 <HAL_TIM_IC_ConfigChannel+0x2c>
  else if (Channel == TIM_CHANNEL_2)
 8005722:	2a04      	cmp	r2, #4
 8005724:	d01a      	beq.n	800575c <HAL_TIM_IC_ConfigChannel+0x50>
  else if (Channel == TIM_CHANNEL_3)
 8005726:	2a08      	cmp	r2, #8
 8005728:	d02b      	beq.n	8005782 <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_4)
 800572a:	2a0c      	cmp	r2, #12
 800572c:	d03b      	beq.n	80057a6 <HAL_TIM_IC_ConfigChannel+0x9a>
    status = HAL_ERROR;
 800572e:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005730:	2300      	movs	r3, #0
 8005732:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005736:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8005738:	68cb      	ldr	r3, [r1, #12]
 800573a:	684a      	ldr	r2, [r1, #4]
 800573c:	6809      	ldr	r1, [r1, #0]
 800573e:	6800      	ldr	r0, [r0, #0]
 8005740:	f7ff ffa6 	bl	8005690 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005744:	6822      	ldr	r2, [r4, #0]
 8005746:	6993      	ldr	r3, [r2, #24]
 8005748:	f023 030c 	bic.w	r3, r3, #12
 800574c:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800574e:	6822      	ldr	r2, [r4, #0]
 8005750:	6993      	ldr	r3, [r2, #24]
 8005752:	68a9      	ldr	r1, [r5, #8]
 8005754:	430b      	orrs	r3, r1
 8005756:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005758:	2000      	movs	r0, #0
 800575a:	e7e9      	b.n	8005730 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI2_SetConfig(htim->Instance,
 800575c:	68cb      	ldr	r3, [r1, #12]
 800575e:	684a      	ldr	r2, [r1, #4]
 8005760:	6809      	ldr	r1, [r1, #0]
 8005762:	6800      	ldr	r0, [r0, #0]
 8005764:	f7ff fcb0 	bl	80050c8 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005768:	6822      	ldr	r2, [r4, #0]
 800576a:	6993      	ldr	r3, [r2, #24]
 800576c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005770:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005772:	6822      	ldr	r2, [r4, #0]
 8005774:	6993      	ldr	r3, [r2, #24]
 8005776:	68a9      	ldr	r1, [r5, #8]
 8005778:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800577c:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800577e:	2000      	movs	r0, #0
 8005780:	e7d6      	b.n	8005730 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 8005782:	68cb      	ldr	r3, [r1, #12]
 8005784:	684a      	ldr	r2, [r1, #4]
 8005786:	6809      	ldr	r1, [r1, #0]
 8005788:	6800      	ldr	r0, [r0, #0]
 800578a:	f7ff fcb8 	bl	80050fe <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800578e:	6822      	ldr	r2, [r4, #0]
 8005790:	69d3      	ldr	r3, [r2, #28]
 8005792:	f023 030c 	bic.w	r3, r3, #12
 8005796:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005798:	6822      	ldr	r2, [r4, #0]
 800579a:	69d3      	ldr	r3, [r2, #28]
 800579c:	68a9      	ldr	r1, [r5, #8]
 800579e:	430b      	orrs	r3, r1
 80057a0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80057a2:	2000      	movs	r0, #0
 80057a4:	e7c4      	b.n	8005730 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 80057a6:	68cb      	ldr	r3, [r1, #12]
 80057a8:	684a      	ldr	r2, [r1, #4]
 80057aa:	6809      	ldr	r1, [r1, #0]
 80057ac:	6800      	ldr	r0, [r0, #0]
 80057ae:	f7ff fcc1 	bl	8005134 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80057b2:	6822      	ldr	r2, [r4, #0]
 80057b4:	69d3      	ldr	r3, [r2, #28]
 80057b6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80057ba:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80057bc:	6822      	ldr	r2, [r4, #0]
 80057be:	69d3      	ldr	r3, [r2, #28]
 80057c0:	68a9      	ldr	r1, [r5, #8]
 80057c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80057c6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80057c8:	2000      	movs	r0, #0
 80057ca:	e7b1      	b.n	8005730 <HAL_TIM_IC_ConfigChannel+0x24>
  __HAL_LOCK(htim);
 80057cc:	2002      	movs	r0, #2
 80057ce:	e7b2      	b.n	8005736 <HAL_TIM_IC_ConfigChannel+0x2a>

080057d0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057d0:	f001 011f 	and.w	r1, r1, #31
 80057d4:	2301      	movs	r3, #1
 80057d6:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057da:	6a03      	ldr	r3, [r0, #32]
 80057dc:	ea23 030c 	bic.w	r3, r3, ip
 80057e0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057e2:	6a03      	ldr	r3, [r0, #32]
 80057e4:	fa02 f101 	lsl.w	r1, r2, r1
 80057e8:	430b      	orrs	r3, r1
 80057ea:	6203      	str	r3, [r0, #32]
}
 80057ec:	4770      	bx	lr
	...

080057f0 <HAL_TIM_PWM_Start>:
{
 80057f0:	b510      	push	{r4, lr}
 80057f2:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057f4:	4608      	mov	r0, r1
 80057f6:	2900      	cmp	r1, #0
 80057f8:	d153      	bne.n	80058a2 <HAL_TIM_PWM_Start+0xb2>
 80057fa:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	3b01      	subs	r3, #1
 8005802:	bf18      	it	ne
 8005804:	2301      	movne	r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	f040 80a0 	bne.w	800594c <HAL_TIM_PWM_Start+0x15c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800580c:	2800      	cmp	r0, #0
 800580e:	d173      	bne.n	80058f8 <HAL_TIM_PWM_Start+0x108>
 8005810:	2302      	movs	r3, #2
 8005812:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005816:	2201      	movs	r2, #1
 8005818:	4601      	mov	r1, r0
 800581a:	6820      	ldr	r0, [r4, #0]
 800581c:	f7ff ffd8 	bl	80057d0 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005820:	6823      	ldr	r3, [r4, #0]
 8005822:	4a4d      	ldr	r2, [pc, #308]	; (8005958 <HAL_TIM_PWM_Start+0x168>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d013      	beq.n	8005850 <HAL_TIM_PWM_Start+0x60>
 8005828:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800582c:	4293      	cmp	r3, r2
 800582e:	d00f      	beq.n	8005850 <HAL_TIM_PWM_Start+0x60>
 8005830:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005834:	4293      	cmp	r3, r2
 8005836:	d00b      	beq.n	8005850 <HAL_TIM_PWM_Start+0x60>
 8005838:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800583c:	4293      	cmp	r3, r2
 800583e:	d007      	beq.n	8005850 <HAL_TIM_PWM_Start+0x60>
 8005840:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005844:	4293      	cmp	r3, r2
 8005846:	d003      	beq.n	8005850 <HAL_TIM_PWM_Start+0x60>
 8005848:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800584c:	4293      	cmp	r3, r2
 800584e:	d103      	bne.n	8005858 <HAL_TIM_PWM_Start+0x68>
    __HAL_TIM_MOE_ENABLE(htim);
 8005850:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005852:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005856:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005858:	6823      	ldr	r3, [r4, #0]
 800585a:	4a3f      	ldr	r2, [pc, #252]	; (8005958 <HAL_TIM_PWM_Start+0x168>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d067      	beq.n	8005930 <HAL_TIM_PWM_Start+0x140>
 8005860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005864:	d064      	beq.n	8005930 <HAL_TIM_PWM_Start+0x140>
 8005866:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800586a:	4293      	cmp	r3, r2
 800586c:	d060      	beq.n	8005930 <HAL_TIM_PWM_Start+0x140>
 800586e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005872:	4293      	cmp	r3, r2
 8005874:	d05c      	beq.n	8005930 <HAL_TIM_PWM_Start+0x140>
 8005876:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800587a:	4293      	cmp	r3, r2
 800587c:	d058      	beq.n	8005930 <HAL_TIM_PWM_Start+0x140>
 800587e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005882:	4293      	cmp	r3, r2
 8005884:	d054      	beq.n	8005930 <HAL_TIM_PWM_Start+0x140>
 8005886:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800588a:	4293      	cmp	r3, r2
 800588c:	d050      	beq.n	8005930 <HAL_TIM_PWM_Start+0x140>
 800588e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005892:	4293      	cmp	r3, r2
 8005894:	d04c      	beq.n	8005930 <HAL_TIM_PWM_Start+0x140>
    __HAL_TIM_ENABLE(htim);
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	f042 0201 	orr.w	r2, r2, #1
 800589c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800589e:	2000      	movs	r0, #0
 80058a0:	e055      	b.n	800594e <HAL_TIM_PWM_Start+0x15e>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058a2:	2904      	cmp	r1, #4
 80058a4:	d00c      	beq.n	80058c0 <HAL_TIM_PWM_Start+0xd0>
 80058a6:	2908      	cmp	r1, #8
 80058a8:	d011      	beq.n	80058ce <HAL_TIM_PWM_Start+0xde>
 80058aa:	290c      	cmp	r1, #12
 80058ac:	d016      	beq.n	80058dc <HAL_TIM_PWM_Start+0xec>
 80058ae:	2910      	cmp	r1, #16
 80058b0:	d01b      	beq.n	80058ea <HAL_TIM_PWM_Start+0xfa>
 80058b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	3b01      	subs	r3, #1
 80058ba:	bf18      	it	ne
 80058bc:	2301      	movne	r3, #1
 80058be:	e7a2      	b.n	8005806 <HAL_TIM_PWM_Start+0x16>
 80058c0:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	3b01      	subs	r3, #1
 80058c8:	bf18      	it	ne
 80058ca:	2301      	movne	r3, #1
 80058cc:	e79b      	b.n	8005806 <HAL_TIM_PWM_Start+0x16>
 80058ce:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	3b01      	subs	r3, #1
 80058d6:	bf18      	it	ne
 80058d8:	2301      	movne	r3, #1
 80058da:	e794      	b.n	8005806 <HAL_TIM_PWM_Start+0x16>
 80058dc:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	3b01      	subs	r3, #1
 80058e4:	bf18      	it	ne
 80058e6:	2301      	movne	r3, #1
 80058e8:	e78d      	b.n	8005806 <HAL_TIM_PWM_Start+0x16>
 80058ea:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	3b01      	subs	r3, #1
 80058f2:	bf18      	it	ne
 80058f4:	2301      	movne	r3, #1
 80058f6:	e786      	b.n	8005806 <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058f8:	2804      	cmp	r0, #4
 80058fa:	d009      	beq.n	8005910 <HAL_TIM_PWM_Start+0x120>
 80058fc:	2808      	cmp	r0, #8
 80058fe:	d00b      	beq.n	8005918 <HAL_TIM_PWM_Start+0x128>
 8005900:	280c      	cmp	r0, #12
 8005902:	d00d      	beq.n	8005920 <HAL_TIM_PWM_Start+0x130>
 8005904:	2810      	cmp	r0, #16
 8005906:	d00f      	beq.n	8005928 <HAL_TIM_PWM_Start+0x138>
 8005908:	2302      	movs	r3, #2
 800590a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800590e:	e782      	b.n	8005816 <HAL_TIM_PWM_Start+0x26>
 8005910:	2302      	movs	r3, #2
 8005912:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005916:	e77e      	b.n	8005816 <HAL_TIM_PWM_Start+0x26>
 8005918:	2302      	movs	r3, #2
 800591a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800591e:	e77a      	b.n	8005816 <HAL_TIM_PWM_Start+0x26>
 8005920:	2302      	movs	r3, #2
 8005922:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005926:	e776      	b.n	8005816 <HAL_TIM_PWM_Start+0x26>
 8005928:	2302      	movs	r3, #2
 800592a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800592e:	e772      	b.n	8005816 <HAL_TIM_PWM_Start+0x26>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005930:	6899      	ldr	r1, [r3, #8]
 8005932:	4a0a      	ldr	r2, [pc, #40]	; (800595c <HAL_TIM_PWM_Start+0x16c>)
 8005934:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005936:	2a06      	cmp	r2, #6
 8005938:	d00a      	beq.n	8005950 <HAL_TIM_PWM_Start+0x160>
 800593a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800593e:	d009      	beq.n	8005954 <HAL_TIM_PWM_Start+0x164>
      __HAL_TIM_ENABLE(htim);
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	f042 0201 	orr.w	r2, r2, #1
 8005946:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005948:	2000      	movs	r0, #0
 800594a:	e000      	b.n	800594e <HAL_TIM_PWM_Start+0x15e>
    return HAL_ERROR;
 800594c:	2001      	movs	r0, #1
}
 800594e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8005950:	2000      	movs	r0, #0
 8005952:	e7fc      	b.n	800594e <HAL_TIM_PWM_Start+0x15e>
 8005954:	2000      	movs	r0, #0
 8005956:	e7fa      	b.n	800594e <HAL_TIM_PWM_Start+0x15e>
 8005958:	40012c00 	.word	0x40012c00
 800595c:	00010007 	.word	0x00010007

08005960 <HAL_TIM_IC_Start_IT>:
{
 8005960:	b510      	push	{r4, lr}
 8005962:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005964:	460b      	mov	r3, r1
 8005966:	bb19      	cbnz	r1, 80059b0 <HAL_TIM_IC_Start_IT+0x50>
 8005968:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 800596c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800596e:	2b00      	cmp	r3, #0
 8005970:	d13a      	bne.n	80059e8 <HAL_TIM_IC_Start_IT+0x88>
 8005972:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8005976:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005978:	2801      	cmp	r0, #1
 800597a:	f040 80c0 	bne.w	8005afe <HAL_TIM_IC_Start_IT+0x19e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800597e:	2a01      	cmp	r2, #1
 8005980:	f040 80be 	bne.w	8005b00 <HAL_TIM_IC_Start_IT+0x1a0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005984:	2b00      	cmp	r3, #0
 8005986:	d13f      	bne.n	8005a08 <HAL_TIM_IC_Start_IT+0xa8>
 8005988:	2102      	movs	r1, #2
 800598a:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800598e:	2b00      	cmp	r3, #0
 8005990:	d156      	bne.n	8005a40 <HAL_TIM_IC_Start_IT+0xe0>
 8005992:	2102      	movs	r1, #2
 8005994:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
  switch (Channel)
 8005998:	2b0c      	cmp	r3, #12
 800599a:	f200 80b2 	bhi.w	8005b02 <HAL_TIM_IC_Start_IT+0x1a2>
 800599e:	e8df f003 	tbb	[pc, r3]
 80059a2:	b05f      	.short	0xb05f
 80059a4:	b08eb0b0 	.word	0xb08eb0b0
 80059a8:	b094b0b0 	.word	0xb094b0b0
 80059ac:	b0b0      	.short	0xb0b0
 80059ae:	9a          	.byte	0x9a
 80059af:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80059b0:	2904      	cmp	r1, #4
 80059b2:	d009      	beq.n	80059c8 <HAL_TIM_IC_Start_IT+0x68>
 80059b4:	2908      	cmp	r1, #8
 80059b6:	d00b      	beq.n	80059d0 <HAL_TIM_IC_Start_IT+0x70>
 80059b8:	290c      	cmp	r1, #12
 80059ba:	d00d      	beq.n	80059d8 <HAL_TIM_IC_Start_IT+0x78>
 80059bc:	2910      	cmp	r1, #16
 80059be:	d00f      	beq.n	80059e0 <HAL_TIM_IC_Start_IT+0x80>
 80059c0:	f890 0043 	ldrb.w	r0, [r0, #67]	; 0x43
 80059c4:	b2c0      	uxtb	r0, r0
 80059c6:	e7d2      	b.n	800596e <HAL_TIM_IC_Start_IT+0xe>
 80059c8:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 80059cc:	b2c0      	uxtb	r0, r0
 80059ce:	e7ce      	b.n	800596e <HAL_TIM_IC_Start_IT+0xe>
 80059d0:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 80059d4:	b2c0      	uxtb	r0, r0
 80059d6:	e7ca      	b.n	800596e <HAL_TIM_IC_Start_IT+0xe>
 80059d8:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 80059dc:	b2c0      	uxtb	r0, r0
 80059de:	e7c6      	b.n	800596e <HAL_TIM_IC_Start_IT+0xe>
 80059e0:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 80059e4:	b2c0      	uxtb	r0, r0
 80059e6:	e7c2      	b.n	800596e <HAL_TIM_IC_Start_IT+0xe>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80059e8:	2b04      	cmp	r3, #4
 80059ea:	d005      	beq.n	80059f8 <HAL_TIM_IC_Start_IT+0x98>
 80059ec:	2b08      	cmp	r3, #8
 80059ee:	d007      	beq.n	8005a00 <HAL_TIM_IC_Start_IT+0xa0>
 80059f0:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 80059f4:	b2d2      	uxtb	r2, r2
 80059f6:	e7bf      	b.n	8005978 <HAL_TIM_IC_Start_IT+0x18>
 80059f8:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 80059fc:	b2d2      	uxtb	r2, r2
 80059fe:	e7bb      	b.n	8005978 <HAL_TIM_IC_Start_IT+0x18>
 8005a00:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 8005a04:	b2d2      	uxtb	r2, r2
 8005a06:	e7b7      	b.n	8005978 <HAL_TIM_IC_Start_IT+0x18>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a08:	2b04      	cmp	r3, #4
 8005a0a:	d009      	beq.n	8005a20 <HAL_TIM_IC_Start_IT+0xc0>
 8005a0c:	2b08      	cmp	r3, #8
 8005a0e:	d00b      	beq.n	8005a28 <HAL_TIM_IC_Start_IT+0xc8>
 8005a10:	2b0c      	cmp	r3, #12
 8005a12:	d00d      	beq.n	8005a30 <HAL_TIM_IC_Start_IT+0xd0>
 8005a14:	2b10      	cmp	r3, #16
 8005a16:	d00f      	beq.n	8005a38 <HAL_TIM_IC_Start_IT+0xd8>
 8005a18:	2102      	movs	r1, #2
 8005a1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a1e:	e7b6      	b.n	800598e <HAL_TIM_IC_Start_IT+0x2e>
 8005a20:	2102      	movs	r1, #2
 8005a22:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
 8005a26:	e7b2      	b.n	800598e <HAL_TIM_IC_Start_IT+0x2e>
 8005a28:	2102      	movs	r1, #2
 8005a2a:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
 8005a2e:	e7ae      	b.n	800598e <HAL_TIM_IC_Start_IT+0x2e>
 8005a30:	2102      	movs	r1, #2
 8005a32:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
 8005a36:	e7aa      	b.n	800598e <HAL_TIM_IC_Start_IT+0x2e>
 8005a38:	2102      	movs	r1, #2
 8005a3a:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005a3e:	e7a6      	b.n	800598e <HAL_TIM_IC_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a40:	2b04      	cmp	r3, #4
 8005a42:	d005      	beq.n	8005a50 <HAL_TIM_IC_Start_IT+0xf0>
 8005a44:	2b08      	cmp	r3, #8
 8005a46:	d007      	beq.n	8005a58 <HAL_TIM_IC_Start_IT+0xf8>
 8005a48:	2102      	movs	r1, #2
 8005a4a:	f884 1047 	strb.w	r1, [r4, #71]	; 0x47
 8005a4e:	e7a3      	b.n	8005998 <HAL_TIM_IC_Start_IT+0x38>
 8005a50:	2102      	movs	r1, #2
 8005a52:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005a56:	e79f      	b.n	8005998 <HAL_TIM_IC_Start_IT+0x38>
 8005a58:	2102      	movs	r1, #2
 8005a5a:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
 8005a5e:	e79b      	b.n	8005998 <HAL_TIM_IC_Start_IT+0x38>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005a60:	6821      	ldr	r1, [r4, #0]
 8005a62:	68ca      	ldr	r2, [r1, #12]
 8005a64:	f042 0202 	orr.w	r2, r2, #2
 8005a68:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	6820      	ldr	r0, [r4, #0]
 8005a70:	f7ff feae 	bl	80057d0 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a74:	6823      	ldr	r3, [r4, #0]
 8005a76:	4a26      	ldr	r2, [pc, #152]	; (8005b10 <HAL_TIM_IC_Start_IT+0x1b0>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d032      	beq.n	8005ae2 <HAL_TIM_IC_Start_IT+0x182>
 8005a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a80:	d02f      	beq.n	8005ae2 <HAL_TIM_IC_Start_IT+0x182>
 8005a82:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d02b      	beq.n	8005ae2 <HAL_TIM_IC_Start_IT+0x182>
 8005a8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d027      	beq.n	8005ae2 <HAL_TIM_IC_Start_IT+0x182>
 8005a92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d023      	beq.n	8005ae2 <HAL_TIM_IC_Start_IT+0x182>
 8005a9a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d01f      	beq.n	8005ae2 <HAL_TIM_IC_Start_IT+0x182>
 8005aa2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d01b      	beq.n	8005ae2 <HAL_TIM_IC_Start_IT+0x182>
 8005aaa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d017      	beq.n	8005ae2 <HAL_TIM_IC_Start_IT+0x182>
      __HAL_TIM_ENABLE(htim);
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	f042 0201 	orr.w	r2, r2, #1
 8005ab8:	601a      	str	r2, [r3, #0]
 8005aba:	2000      	movs	r0, #0
 8005abc:	e020      	b.n	8005b00 <HAL_TIM_IC_Start_IT+0x1a0>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005abe:	6821      	ldr	r1, [r4, #0]
 8005ac0:	68ca      	ldr	r2, [r1, #12]
 8005ac2:	f042 0204 	orr.w	r2, r2, #4
 8005ac6:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8005ac8:	e7cf      	b.n	8005a6a <HAL_TIM_IC_Start_IT+0x10a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005aca:	6821      	ldr	r1, [r4, #0]
 8005acc:	68ca      	ldr	r2, [r1, #12]
 8005ace:	f042 0208 	orr.w	r2, r2, #8
 8005ad2:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8005ad4:	e7c9      	b.n	8005a6a <HAL_TIM_IC_Start_IT+0x10a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005ad6:	6821      	ldr	r1, [r4, #0]
 8005ad8:	68ca      	ldr	r2, [r1, #12]
 8005ada:	f042 0210 	orr.w	r2, r2, #16
 8005ade:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8005ae0:	e7c3      	b.n	8005a6a <HAL_TIM_IC_Start_IT+0x10a>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ae2:	6899      	ldr	r1, [r3, #8]
 8005ae4:	4a0b      	ldr	r2, [pc, #44]	; (8005b14 <HAL_TIM_IC_Start_IT+0x1b4>)
 8005ae6:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ae8:	2a06      	cmp	r2, #6
 8005aea:	d00c      	beq.n	8005b06 <HAL_TIM_IC_Start_IT+0x1a6>
 8005aec:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005af0:	d00b      	beq.n	8005b0a <HAL_TIM_IC_Start_IT+0x1aa>
        __HAL_TIM_ENABLE(htim);
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	f042 0201 	orr.w	r2, r2, #1
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	2000      	movs	r0, #0
 8005afc:	e000      	b.n	8005b00 <HAL_TIM_IC_Start_IT+0x1a0>
    return HAL_ERROR;
 8005afe:	2001      	movs	r0, #1
}
 8005b00:	bd10      	pop	{r4, pc}
  switch (Channel)
 8005b02:	4610      	mov	r0, r2
 8005b04:	e7fc      	b.n	8005b00 <HAL_TIM_IC_Start_IT+0x1a0>
 8005b06:	2000      	movs	r0, #0
 8005b08:	e7fa      	b.n	8005b00 <HAL_TIM_IC_Start_IT+0x1a0>
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	e7f8      	b.n	8005b00 <HAL_TIM_IC_Start_IT+0x1a0>
 8005b0e:	bf00      	nop
 8005b10:	40012c00 	.word	0x40012c00
 8005b14:	00010007 	.word	0x00010007

08005b18 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b18:	f001 011f 	and.w	r1, r1, #31
 8005b1c:	2304      	movs	r3, #4
 8005b1e:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005b22:	6a03      	ldr	r3, [r0, #32]
 8005b24:	ea23 030c 	bic.w	r3, r3, ip
 8005b28:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b2a:	6a03      	ldr	r3, [r0, #32]
 8005b2c:	fa02 f101 	lsl.w	r1, r2, r1
 8005b30:	430b      	orrs	r3, r1
 8005b32:	6203      	str	r3, [r0, #32]
}
 8005b34:	4770      	bx	lr
	...

08005b38 <HAL_TIMEx_PWMN_Start>:
{
 8005b38:	b510      	push	{r4, lr}
 8005b3a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b3c:	4608      	mov	r0, r1
 8005b3e:	2900      	cmp	r1, #0
 8005b40:	d13b      	bne.n	8005bba <HAL_TIMEx_PWMN_Start+0x82>
 8005b42:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	3b01      	subs	r3, #1
 8005b4a:	bf18      	it	ne
 8005b4c:	2301      	movne	r3, #1
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d16a      	bne.n	8005c28 <HAL_TIMEx_PWMN_Start+0xf0>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b52:	2800      	cmp	r0, #0
 8005b54:	d14a      	bne.n	8005bec <HAL_TIMEx_PWMN_Start+0xb4>
 8005b56:	2302      	movs	r3, #2
 8005b58:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005b5c:	2204      	movs	r2, #4
 8005b5e:	4601      	mov	r1, r0
 8005b60:	6820      	ldr	r0, [r4, #0]
 8005b62:	f7ff ffd9 	bl	8005b18 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8005b66:	6822      	ldr	r2, [r4, #0]
 8005b68:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005b6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b6e:	6453      	str	r3, [r2, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b70:	6823      	ldr	r3, [r4, #0]
 8005b72:	4a30      	ldr	r2, [pc, #192]	; (8005c34 <HAL_TIMEx_PWMN_Start+0xfc>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d049      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0xd4>
 8005b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b7c:	d046      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0xd4>
 8005b7e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d042      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0xd4>
 8005b86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d03e      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0xd4>
 8005b8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d03a      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0xd4>
 8005b96:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d036      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0xd4>
 8005b9e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d032      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0xd4>
 8005ba6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d02e      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0xd4>
    __HAL_TIM_ENABLE(htim);
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	f042 0201 	orr.w	r2, r2, #1
 8005bb4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005bb6:	2000      	movs	r0, #0
 8005bb8:	e037      	b.n	8005c2a <HAL_TIMEx_PWMN_Start+0xf2>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bba:	2904      	cmp	r1, #4
 8005bbc:	d008      	beq.n	8005bd0 <HAL_TIMEx_PWMN_Start+0x98>
 8005bbe:	2908      	cmp	r1, #8
 8005bc0:	d00d      	beq.n	8005bde <HAL_TIMEx_PWMN_Start+0xa6>
 8005bc2:	f894 3047 	ldrb.w	r3, [r4, #71]	; 0x47
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	bf18      	it	ne
 8005bcc:	2301      	movne	r3, #1
 8005bce:	e7be      	b.n	8005b4e <HAL_TIMEx_PWMN_Start+0x16>
 8005bd0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	bf18      	it	ne
 8005bda:	2301      	movne	r3, #1
 8005bdc:	e7b7      	b.n	8005b4e <HAL_TIMEx_PWMN_Start+0x16>
 8005bde:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	3b01      	subs	r3, #1
 8005be6:	bf18      	it	ne
 8005be8:	2301      	movne	r3, #1
 8005bea:	e7b0      	b.n	8005b4e <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bec:	2804      	cmp	r0, #4
 8005bee:	d005      	beq.n	8005bfc <HAL_TIMEx_PWMN_Start+0xc4>
 8005bf0:	2808      	cmp	r0, #8
 8005bf2:	d007      	beq.n	8005c04 <HAL_TIMEx_PWMN_Start+0xcc>
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 8005bfa:	e7af      	b.n	8005b5c <HAL_TIMEx_PWMN_Start+0x24>
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c02:	e7ab      	b.n	8005b5c <HAL_TIMEx_PWMN_Start+0x24>
 8005c04:	2302      	movs	r3, #2
 8005c06:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8005c0a:	e7a7      	b.n	8005b5c <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c0c:	6899      	ldr	r1, [r3, #8]
 8005c0e:	4a0a      	ldr	r2, [pc, #40]	; (8005c38 <HAL_TIMEx_PWMN_Start+0x100>)
 8005c10:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c12:	2a06      	cmp	r2, #6
 8005c14:	d00a      	beq.n	8005c2c <HAL_TIMEx_PWMN_Start+0xf4>
 8005c16:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005c1a:	d009      	beq.n	8005c30 <HAL_TIMEx_PWMN_Start+0xf8>
      __HAL_TIM_ENABLE(htim);
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	f042 0201 	orr.w	r2, r2, #1
 8005c22:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005c24:	2000      	movs	r0, #0
 8005c26:	e000      	b.n	8005c2a <HAL_TIMEx_PWMN_Start+0xf2>
    return HAL_ERROR;
 8005c28:	2001      	movs	r0, #1
}
 8005c2a:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	e7fc      	b.n	8005c2a <HAL_TIMEx_PWMN_Start+0xf2>
 8005c30:	2000      	movs	r0, #0
 8005c32:	e7fa      	b.n	8005c2a <HAL_TIMEx_PWMN_Start+0xf2>
 8005c34:	40012c00 	.word	0x40012c00
 8005c38:	00010007 	.word	0x00010007

08005c3c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8005c3c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d04c      	beq.n	8005cde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 8005c44:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8005c46:	2301      	movs	r3, #1
 8005c48:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005c52:	6802      	ldr	r2, [r0, #0]
 8005c54:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8005c56:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c58:	4d22      	ldr	r5, [pc, #136]	; (8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005c5a:	42aa      	cmp	r2, r5
 8005c5c:	d007      	beq.n	8005c6e <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8005c5e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8005c62:	42aa      	cmp	r2, r5
 8005c64:	d003      	beq.n	8005c6e <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8005c66:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8005c6a:	42aa      	cmp	r2, r5
 8005c6c:	d103      	bne.n	8005c76 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c6e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c72:	684d      	ldr	r5, [r1, #4]
 8005c74:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c76:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c7e:	680d      	ldr	r5, [r1, #0]
 8005c80:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8005c82:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c84:	6803      	ldr	r3, [r0, #0]
 8005c86:	4a17      	ldr	r2, [pc, #92]	; (8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d01a      	beq.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c90:	d017      	beq.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005c92:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d013      	beq.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005c9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d00f      	beq.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005ca2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d00b      	beq.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005caa:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d007      	beq.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005cb2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d003      	beq.n	8005cc2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8005cba:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d104      	bne.n	8005ccc <HAL_TIMEx_MasterConfigSynchronization+0x90>
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005cc2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cc6:	688a      	ldr	r2, [r1, #8]
 8005cc8:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 8005cca:	609c      	str	r4, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8005cd8:	4618      	mov	r0, r3
}
 8005cda:	bc30      	pop	{r4, r5}
 8005cdc:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005cde:	2002      	movs	r0, #2
}
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	40012c00 	.word	0x40012c00

08005ce8 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8005ce8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d060      	beq.n	8005db2 <HAL_TIMEx_ConfigBreakDeadTime+0xca>
{
 8005cf0:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005cf8:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005cfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cfe:	688a      	ldr	r2, [r1, #8]
 8005d00:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d06:	684a      	ldr	r2, [r1, #4]
 8005d08:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d0e:	680a      	ldr	r2, [r1, #0]
 8005d10:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d16:	690a      	ldr	r2, [r1, #16]
 8005d18:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d1e:	694a      	ldr	r2, [r1, #20]
 8005d20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d26:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8005d28:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005d2a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8005d2e:	698a      	ldr	r2, [r1, #24]
 8005d30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005d34:	6802      	ldr	r2, [r0, #0]
 8005d36:	4c20      	ldr	r4, [pc, #128]	; (8005db8 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8005d38:	42a2      	cmp	r2, r4
 8005d3a:	d007      	beq.n	8005d4c <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8005d3c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8005d40:	42a2      	cmp	r2, r4
 8005d42:	d003      	beq.n	8005d4c <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8005d44:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8005d48:	42a2      	cmp	r2, r4
 8005d4a:	d103      	bne.n	8005d54 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005d4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d50:	69cc      	ldr	r4, [r1, #28]
 8005d52:	4323      	orrs	r3, r4
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005d54:	4c18      	ldr	r4, [pc, #96]	; (8005db8 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8005d56:	42a2      	cmp	r2, r4
 8005d58:	d007      	beq.n	8005d6a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8005d5a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8005d5e:	42a2      	cmp	r2, r4
 8005d60:	d003      	beq.n	8005d6a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8005d62:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8005d66:	42a2      	cmp	r2, r4
 8005d68:	d11b      	bne.n	8005da2 <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005d6a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d6e:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8005d70:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005d74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d78:	6a0c      	ldr	r4, [r1, #32]
 8005d7a:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005d7c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005d80:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8005d82:	4323      	orrs	r3, r4
    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005d84:	4c0c      	ldr	r4, [pc, #48]	; (8005db8 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8005d86:	42a2      	cmp	r2, r4
 8005d88:	d007      	beq.n	8005d9a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8005d8a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8005d8e:	42a2      	cmp	r2, r4
 8005d90:	d003      	beq.n	8005d9a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8005d92:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8005d96:	42a2      	cmp	r2, r4
 8005d98:	d103      	bne.n	8005da2 <HAL_TIMEx_ConfigBreakDeadTime+0xba>
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005d9a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005d9e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8005da0:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8005da2:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8005da4:	2300      	movs	r3, #0
 8005da6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8005daa:	4618      	mov	r0, r3
}
 8005dac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005db0:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005db2:	2002      	movs	r0, #2
}
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	40012c00 	.word	0x40012c00

08005dbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dbc:	b570      	push	{r4, r5, r6, lr}
 8005dbe:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8005dc0:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005dc2:	6883      	ldr	r3, [r0, #8]
 8005dc4:	6902      	ldr	r2, [r0, #16]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	6942      	ldr	r2, [r0, #20]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	69c2      	ldr	r2, [r0, #28]
 8005dce:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dd0:	6808      	ldr	r0, [r1, #0]
 8005dd2:	4a96      	ldr	r2, [pc, #600]	; (800602c <UART_SetConfig+0x270>)
 8005dd4:	4002      	ands	r2, r0
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dda:	6822      	ldr	r2, [r4, #0]
 8005ddc:	6853      	ldr	r3, [r2, #4]
 8005dde:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005de2:	68e1      	ldr	r1, [r4, #12]
 8005de4:	430b      	orrs	r3, r1
 8005de6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005de8:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005dea:	6822      	ldr	r2, [r4, #0]
 8005dec:	4b90      	ldr	r3, [pc, #576]	; (8006030 <UART_SetConfig+0x274>)
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d001      	beq.n	8005df6 <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005df2:	6a23      	ldr	r3, [r4, #32]
 8005df4:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005df6:	6893      	ldr	r3, [r2, #8]
 8005df8:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005dfc:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005e00:	430b      	orrs	r3, r1
 8005e02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e04:	6822      	ldr	r2, [r4, #0]
 8005e06:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005e08:	f023 030f 	bic.w	r3, r3, #15
 8005e0c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005e0e:	430b      	orrs	r3, r1
 8005e10:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	4a87      	ldr	r2, [pc, #540]	; (8006034 <UART_SetConfig+0x278>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d010      	beq.n	8005e3c <UART_SetConfig+0x80>
 8005e1a:	4a87      	ldr	r2, [pc, #540]	; (8006038 <UART_SetConfig+0x27c>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d021      	beq.n	8005e64 <UART_SetConfig+0xa8>
 8005e20:	4a86      	ldr	r2, [pc, #536]	; (800603c <UART_SetConfig+0x280>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d037      	beq.n	8005e96 <UART_SetConfig+0xda>
 8005e26:	4a86      	ldr	r2, [pc, #536]	; (8006040 <UART_SetConfig+0x284>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d05c      	beq.n	8005ee6 <UART_SetConfig+0x12a>
 8005e2c:	4a85      	ldr	r2, [pc, #532]	; (8006044 <UART_SetConfig+0x288>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d06b      	beq.n	8005f0a <UART_SetConfig+0x14e>
 8005e32:	4a7f      	ldr	r2, [pc, #508]	; (8006030 <UART_SetConfig+0x274>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d07d      	beq.n	8005f34 <UART_SetConfig+0x178>
 8005e38:	2210      	movs	r2, #16
 8005e3a:	e03a      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e3c:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8005e40:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005e44:	f002 0203 	and.w	r2, r2, #3
 8005e48:	2a03      	cmp	r2, #3
 8005e4a:	d809      	bhi.n	8005e60 <UART_SetConfig+0xa4>
 8005e4c:	e8df f002 	tbb	[pc, r2]
 8005e50:	06870402 	.word	0x06870402
 8005e54:	2201      	movs	r2, #1
 8005e56:	e02c      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e58:	2204      	movs	r2, #4
 8005e5a:	e02a      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e5c:	2208      	movs	r2, #8
 8005e5e:	e028      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e60:	2210      	movs	r2, #16
 8005e62:	e026      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e64:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8005e68:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005e6c:	f002 020c 	and.w	r2, r2, #12
 8005e70:	2a0c      	cmp	r2, #12
 8005e72:	d80e      	bhi.n	8005e92 <UART_SetConfig+0xd6>
 8005e74:	e8df f002 	tbb	[pc, r2]
 8005e78:	0d0d0d07 	.word	0x0d0d0d07
 8005e7c:	0d0d0d09 	.word	0x0d0d0d09
 8005e80:	0d0d0d75 	.word	0x0d0d0d75
 8005e84:	0b          	.byte	0x0b
 8005e85:	00          	.byte	0x00
 8005e86:	2200      	movs	r2, #0
 8005e88:	e013      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e8a:	2204      	movs	r2, #4
 8005e8c:	e011      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e8e:	2208      	movs	r2, #8
 8005e90:	e00f      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e92:	2210      	movs	r2, #16
 8005e94:	e00d      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005e96:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8005e9a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005e9e:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8005ea2:	2a20      	cmp	r2, #32
 8005ea4:	d05f      	beq.n	8005f66 <UART_SetConfig+0x1aa>
 8005ea6:	d81a      	bhi.n	8005ede <UART_SetConfig+0x122>
 8005ea8:	2a00      	cmp	r2, #0
 8005eaa:	d05e      	beq.n	8005f6a <UART_SetConfig+0x1ae>
 8005eac:	2a10      	cmp	r2, #16
 8005eae:	d15e      	bne.n	8005f6e <UART_SetConfig+0x1b2>
 8005eb0:	2204      	movs	r2, #4

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005eb2:	495f      	ldr	r1, [pc, #380]	; (8006030 <UART_SetConfig+0x274>)
 8005eb4:	428b      	cmp	r3, r1
 8005eb6:	d076      	beq.n	8005fa6 <UART_SetConfig+0x1ea>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eb8:	69e0      	ldr	r0, [r4, #28]
 8005eba:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8005ebe:	f000 80c9 	beq.w	8006054 <UART_SetConfig+0x298>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ec2:	2a08      	cmp	r2, #8
 8005ec4:	f200 8134 	bhi.w	8006130 <UART_SetConfig+0x374>
 8005ec8:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005ecc:	011900f7 	.word	0x011900f7
 8005ed0:	013200f5 	.word	0x013200f5
 8005ed4:	0132011c 	.word	0x0132011c
 8005ed8:	01320132 	.word	0x01320132
 8005edc:	011f      	.short	0x011f
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ede:	2a30      	cmp	r2, #48	; 0x30
 8005ee0:	d147      	bne.n	8005f72 <UART_SetConfig+0x1b6>
 8005ee2:	2208      	movs	r2, #8
 8005ee4:	e7e5      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005ee6:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8005eea:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005eee:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8005ef2:	2a80      	cmp	r2, #128	; 0x80
 8005ef4:	d03f      	beq.n	8005f76 <UART_SetConfig+0x1ba>
 8005ef6:	d804      	bhi.n	8005f02 <UART_SetConfig+0x146>
 8005ef8:	b3fa      	cbz	r2, 8005f7a <UART_SetConfig+0x1be>
 8005efa:	2a40      	cmp	r2, #64	; 0x40
 8005efc:	d13f      	bne.n	8005f7e <UART_SetConfig+0x1c2>
 8005efe:	2204      	movs	r2, #4
 8005f00:	e7d7      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f02:	2ac0      	cmp	r2, #192	; 0xc0
 8005f04:	d13d      	bne.n	8005f82 <UART_SetConfig+0x1c6>
 8005f06:	2208      	movs	r2, #8
 8005f08:	e7d3      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f0a:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8005f0e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005f12:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005f16:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8005f1a:	d034      	beq.n	8005f86 <UART_SetConfig+0x1ca>
 8005f1c:	d805      	bhi.n	8005f2a <UART_SetConfig+0x16e>
 8005f1e:	b3a2      	cbz	r2, 8005f8a <UART_SetConfig+0x1ce>
 8005f20:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8005f24:	d133      	bne.n	8005f8e <UART_SetConfig+0x1d2>
 8005f26:	2204      	movs	r2, #4
 8005f28:	e7c3      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f2a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005f2e:	d130      	bne.n	8005f92 <UART_SetConfig+0x1d6>
 8005f30:	2208      	movs	r2, #8
 8005f32:	e7be      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f34:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8005f38:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005f3c:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8005f40:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005f44:	d027      	beq.n	8005f96 <UART_SetConfig+0x1da>
 8005f46:	d805      	bhi.n	8005f54 <UART_SetConfig+0x198>
 8005f48:	b33a      	cbz	r2, 8005f9a <UART_SetConfig+0x1de>
 8005f4a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005f4e:	d126      	bne.n	8005f9e <UART_SetConfig+0x1e2>
 8005f50:	2204      	movs	r2, #4
 8005f52:	e7ae      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f54:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8005f58:	d123      	bne.n	8005fa2 <UART_SetConfig+0x1e6>
 8005f5a:	2208      	movs	r2, #8
 8005f5c:	e7a9      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f5e:	2202      	movs	r2, #2
 8005f60:	e7a7      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f62:	2202      	movs	r2, #2
 8005f64:	e7a5      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f66:	2202      	movs	r2, #2
 8005f68:	e7a3      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	e7a1      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f6e:	2210      	movs	r2, #16
 8005f70:	e79f      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f72:	2210      	movs	r2, #16
 8005f74:	e79d      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f76:	2202      	movs	r2, #2
 8005f78:	e79b      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	e799      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f7e:	2210      	movs	r2, #16
 8005f80:	e797      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f82:	2210      	movs	r2, #16
 8005f84:	e795      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f86:	2202      	movs	r2, #2
 8005f88:	e793      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	e791      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f8e:	2210      	movs	r2, #16
 8005f90:	e78f      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f92:	2210      	movs	r2, #16
 8005f94:	e78d      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f96:	2202      	movs	r2, #2
 8005f98:	e78b      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	e789      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005f9e:	2210      	movs	r2, #16
 8005fa0:	e787      	b.n	8005eb2 <UART_SetConfig+0xf6>
 8005fa2:	2210      	movs	r2, #16
 8005fa4:	e785      	b.n	8005eb2 <UART_SetConfig+0xf6>
    switch (clocksource)
 8005fa6:	2a08      	cmp	r2, #8
 8005fa8:	f200 80b2 	bhi.w	8006110 <UART_SetConfig+0x354>
 8005fac:	e8df f002 	tbb	[pc, r2]
 8005fb0:	b03bb008 	.word	0xb03bb008
 8005fb4:	b0b0b038 	.word	0xb0b0b038
 8005fb8:	05          	.byte	0x05
 8005fb9:	00          	.byte	0x00
 8005fba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005fbe:	e004      	b.n	8005fca <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fc0:	f7fe fd3c 	bl	8004a3c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8005fc4:	2800      	cmp	r0, #0
 8005fc6:	f000 80a5 	beq.w	8006114 <UART_SetConfig+0x358>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005fca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005fcc:	4b1e      	ldr	r3, [pc, #120]	; (8006048 <UART_SetConfig+0x28c>)
 8005fce:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8005fd2:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005fd6:	6865      	ldr	r5, [r4, #4]
 8005fd8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8005fdc:	4299      	cmp	r1, r3
 8005fde:	f200 809b 	bhi.w	8006118 <UART_SetConfig+0x35c>
 8005fe2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8005fe6:	f200 8099 	bhi.w	800611c <UART_SetConfig+0x360>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005fea:	2600      	movs	r6, #0
 8005fec:	4633      	mov	r3, r6
 8005fee:	4631      	mov	r1, r6
 8005ff0:	f7fa f912 	bl	8000218 <__aeabi_uldivmod>
 8005ff4:	0209      	lsls	r1, r1, #8
 8005ff6:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8005ffa:	0200      	lsls	r0, r0, #8
 8005ffc:	086b      	lsrs	r3, r5, #1
 8005ffe:	18c0      	adds	r0, r0, r3
 8006000:	462a      	mov	r2, r5
 8006002:	4633      	mov	r3, r6
 8006004:	f141 0100 	adc.w	r1, r1, #0
 8006008:	f7fa f906 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800600c:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8006010:	4b0e      	ldr	r3, [pc, #56]	; (800604c <UART_SetConfig+0x290>)
 8006012:	429a      	cmp	r2, r3
 8006014:	f200 8084 	bhi.w	8006120 <UART_SetConfig+0x364>
          huart->Instance->BRR = usartdiv;
 8006018:	6823      	ldr	r3, [r4, #0]
 800601a:	60d8      	str	r0, [r3, #12]
 800601c:	4630      	mov	r0, r6
 800601e:	e065      	b.n	80060ec <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetSysClockFreq();
 8006020:	f7fe fbc6 	bl	80047b0 <HAL_RCC_GetSysClockFreq>
        break;
 8006024:	e7ce      	b.n	8005fc4 <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 8006026:	480a      	ldr	r0, [pc, #40]	; (8006050 <UART_SetConfig+0x294>)
 8006028:	e7cf      	b.n	8005fca <UART_SetConfig+0x20e>
 800602a:	bf00      	nop
 800602c:	cfff69f3 	.word	0xcfff69f3
 8006030:	40008000 	.word	0x40008000
 8006034:	40013800 	.word	0x40013800
 8006038:	40004400 	.word	0x40004400
 800603c:	40004800 	.word	0x40004800
 8006040:	40004c00 	.word	0x40004c00
 8006044:	40005000 	.word	0x40005000
 8006048:	0800752c 	.word	0x0800752c
 800604c:	000ffcff 	.word	0x000ffcff
 8006050:	00f42400 	.word	0x00f42400
    switch (clocksource)
 8006054:	2a08      	cmp	r2, #8
 8006056:	d865      	bhi.n	8006124 <UART_SetConfig+0x368>
 8006058:	e8df f002 	tbb	[pc, r2]
 800605c:	64052707 	.word	0x64052707
 8006060:	6464642a 	.word	0x6464642a
 8006064:	0b          	.byte	0x0b
 8006065:	00          	.byte	0x00
 8006066:	4835      	ldr	r0, [pc, #212]	; (800613c <UART_SetConfig+0x380>)
 8006068:	e003      	b.n	8006072 <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 800606a:	f7fe fce7 	bl	8004a3c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800606e:	2800      	cmp	r0, #0
 8006070:	d05a      	beq.n	8006128 <UART_SetConfig+0x36c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006072:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006074:	4b32      	ldr	r3, [pc, #200]	; (8006140 <UART_SetConfig+0x384>)
 8006076:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800607a:	fbb0 f0f3 	udiv	r0, r0, r3
 800607e:	6862      	ldr	r2, [r4, #4]
 8006080:	0853      	lsrs	r3, r2, #1
 8006082:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8006086:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800608a:	f1a0 0210 	sub.w	r2, r0, #16
 800608e:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8006092:	429a      	cmp	r2, r3
 8006094:	d84a      	bhi.n	800612c <UART_SetConfig+0x370>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006096:	b283      	uxth	r3, r0
 8006098:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800609c:	f3c0 0042 	ubfx	r0, r0, #1, #3
 80060a0:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 80060a2:	6823      	ldr	r3, [r4, #0]
 80060a4:	60d8      	str	r0, [r3, #12]
 80060a6:	2000      	movs	r0, #0
 80060a8:	e020      	b.n	80060ec <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetPCLK2Freq();
 80060aa:	f7fe fcd9 	bl	8004a60 <HAL_RCC_GetPCLK2Freq>
        break;
 80060ae:	e7de      	b.n	800606e <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetSysClockFreq();
 80060b0:	f7fe fb7e 	bl	80047b0 <HAL_RCC_GetSysClockFreq>
        break;
 80060b4:	e7db      	b.n	800606e <UART_SetConfig+0x2b2>
    switch (clocksource)
 80060b6:	4821      	ldr	r0, [pc, #132]	; (800613c <UART_SetConfig+0x380>)
 80060b8:	e003      	b.n	80060c2 <UART_SetConfig+0x306>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060ba:	f7fe fcbf 	bl	8004a3c <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 80060be:	2800      	cmp	r0, #0
 80060c0:	d038      	beq.n	8006134 <UART_SetConfig+0x378>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060c2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80060c4:	4b1e      	ldr	r3, [pc, #120]	; (8006140 <UART_SetConfig+0x384>)
 80060c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80060ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80060ce:	6863      	ldr	r3, [r4, #4]
 80060d0:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80060d4:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060d8:	f1a0 0210 	sub.w	r2, r0, #16
 80060dc:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d829      	bhi.n	8006138 <UART_SetConfig+0x37c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060e4:	6823      	ldr	r3, [r4, #0]
 80060e6:	b280      	uxth	r0, r0
 80060e8:	60d8      	str	r0, [r3, #12]
 80060ea:	2000      	movs	r0, #0
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80060ec:	2301      	movs	r3, #1
 80060ee:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80060f2:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060f6:	2300      	movs	r3, #0
 80060f8:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 80060fa:	6763      	str	r3, [r4, #116]	; 0x74

  return ret;
}
 80060fc:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80060fe:	f7fe fcaf 	bl	8004a60 <HAL_RCC_GetPCLK2Freq>
        break;
 8006102:	e7dc      	b.n	80060be <UART_SetConfig+0x302>
        pclk = HAL_RCC_GetSysClockFreq();
 8006104:	f7fe fb54 	bl	80047b0 <HAL_RCC_GetSysClockFreq>
        break;
 8006108:	e7d9      	b.n	80060be <UART_SetConfig+0x302>
        pclk = (uint32_t) LSE_VALUE;
 800610a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800610e:	e7d8      	b.n	80060c2 <UART_SetConfig+0x306>
    switch (clocksource)
 8006110:	2001      	movs	r0, #1
 8006112:	e7eb      	b.n	80060ec <UART_SetConfig+0x330>
 8006114:	2000      	movs	r0, #0
 8006116:	e7e9      	b.n	80060ec <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8006118:	2001      	movs	r0, #1
 800611a:	e7e7      	b.n	80060ec <UART_SetConfig+0x330>
 800611c:	2001      	movs	r0, #1
 800611e:	e7e5      	b.n	80060ec <UART_SetConfig+0x330>
          ret = HAL_ERROR;
 8006120:	2001      	movs	r0, #1
 8006122:	e7e3      	b.n	80060ec <UART_SetConfig+0x330>
    switch (clocksource)
 8006124:	2001      	movs	r0, #1
 8006126:	e7e1      	b.n	80060ec <UART_SetConfig+0x330>
 8006128:	2000      	movs	r0, #0
 800612a:	e7df      	b.n	80060ec <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 800612c:	2001      	movs	r0, #1
 800612e:	e7dd      	b.n	80060ec <UART_SetConfig+0x330>
    switch (clocksource)
 8006130:	2001      	movs	r0, #1
 8006132:	e7db      	b.n	80060ec <UART_SetConfig+0x330>
 8006134:	2000      	movs	r0, #0
 8006136:	e7d9      	b.n	80060ec <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8006138:	2001      	movs	r0, #1
 800613a:	e7d7      	b.n	80060ec <UART_SetConfig+0x330>
 800613c:	00f42400 	.word	0x00f42400
 8006140:	0800752c 	.word	0x0800752c

08006144 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006144:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006146:	f013 0f01 	tst.w	r3, #1
 800614a:	d006      	beq.n	800615a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800614c:	6802      	ldr	r2, [r0, #0]
 800614e:	6853      	ldr	r3, [r2, #4]
 8006150:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006154:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8006156:	430b      	orrs	r3, r1
 8006158:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800615a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800615c:	f013 0f02 	tst.w	r3, #2
 8006160:	d006      	beq.n	8006170 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006162:	6802      	ldr	r2, [r0, #0]
 8006164:	6853      	ldr	r3, [r2, #4]
 8006166:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800616a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800616c:	430b      	orrs	r3, r1
 800616e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006170:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006172:	f013 0f04 	tst.w	r3, #4
 8006176:	d006      	beq.n	8006186 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006178:	6802      	ldr	r2, [r0, #0]
 800617a:	6853      	ldr	r3, [r2, #4]
 800617c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006180:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006182:	430b      	orrs	r3, r1
 8006184:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006186:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006188:	f013 0f08 	tst.w	r3, #8
 800618c:	d006      	beq.n	800619c <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800618e:	6802      	ldr	r2, [r0, #0]
 8006190:	6853      	ldr	r3, [r2, #4]
 8006192:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006196:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8006198:	430b      	orrs	r3, r1
 800619a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800619c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800619e:	f013 0f10 	tst.w	r3, #16
 80061a2:	d006      	beq.n	80061b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061a4:	6802      	ldr	r2, [r0, #0]
 80061a6:	6893      	ldr	r3, [r2, #8]
 80061a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061ac:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80061ae:	430b      	orrs	r3, r1
 80061b0:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061b2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80061b4:	f013 0f20 	tst.w	r3, #32
 80061b8:	d006      	beq.n	80061c8 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80061ba:	6802      	ldr	r2, [r0, #0]
 80061bc:	6893      	ldr	r3, [r2, #8]
 80061be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80061c2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80061c4:	430b      	orrs	r3, r1
 80061c6:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80061c8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80061ca:	f013 0f40 	tst.w	r3, #64	; 0x40
 80061ce:	d00a      	beq.n	80061e6 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061d0:	6802      	ldr	r2, [r0, #0]
 80061d2:	6853      	ldr	r3, [r2, #4]
 80061d4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80061d8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80061da:	430b      	orrs	r3, r1
 80061dc:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061de:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80061e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061e4:	d00b      	beq.n	80061fe <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061e6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80061e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80061ec:	d006      	beq.n	80061fc <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061ee:	6802      	ldr	r2, [r0, #0]
 80061f0:	6853      	ldr	r3, [r2, #4]
 80061f2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80061f6:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80061f8:	430b      	orrs	r3, r1
 80061fa:	6053      	str	r3, [r2, #4]
  }
}
 80061fc:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061fe:	6802      	ldr	r2, [r0, #0]
 8006200:	6853      	ldr	r3, [r2, #4]
 8006202:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006206:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006208:	430b      	orrs	r3, r1
 800620a:	6053      	str	r3, [r2, #4]
 800620c:	e7eb      	b.n	80061e6 <UART_AdvFeatureConfig+0xa2>

0800620e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800620e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006212:	4605      	mov	r5, r0
 8006214:	460f      	mov	r7, r1
 8006216:	4616      	mov	r6, r2
 8006218:	4699      	mov	r9, r3
 800621a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800621e:	682c      	ldr	r4, [r5, #0]
 8006220:	69e4      	ldr	r4, [r4, #28]
 8006222:	ea37 0304 	bics.w	r3, r7, r4
 8006226:	bf0c      	ite	eq
 8006228:	f04f 0c01 	moveq.w	ip, #1
 800622c:	f04f 0c00 	movne.w	ip, #0
 8006230:	45b4      	cmp	ip, r6
 8006232:	d157      	bne.n	80062e4 <UART_WaitOnFlagUntilTimeout+0xd6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006234:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006238:	d0f1      	beq.n	800621e <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800623a:	f7fb ffa1 	bl	8002180 <HAL_GetTick>
 800623e:	eba0 0009 	sub.w	r0, r0, r9
 8006242:	4540      	cmp	r0, r8
 8006244:	d82f      	bhi.n	80062a6 <UART_WaitOnFlagUntilTimeout+0x98>
 8006246:	f1b8 0f00 	cmp.w	r8, #0
 800624a:	d02c      	beq.n	80062a6 <UART_WaitOnFlagUntilTimeout+0x98>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800624c:	682b      	ldr	r3, [r5, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	f012 0f04 	tst.w	r2, #4
 8006254:	d0e3      	beq.n	800621e <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006256:	69da      	ldr	r2, [r3, #28]
 8006258:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800625c:	d0df      	beq.n	800621e <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800625e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006262:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006264:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006266:	e852 3f00 	ldrex	r3, [r2]
 800626a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626e:	e842 3100 	strex	r1, r3, [r2]
 8006272:	2900      	cmp	r1, #0
 8006274:	d1f6      	bne.n	8006264 <UART_WaitOnFlagUntilTimeout+0x56>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006276:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006278:	f102 0308 	add.w	r3, r2, #8
 800627c:	e853 3f00 	ldrex	r3, [r3]
 8006280:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006284:	3208      	adds	r2, #8
 8006286:	e842 3100 	strex	r1, r3, [r2]
 800628a:	2900      	cmp	r1, #0
 800628c:	d1f3      	bne.n	8006276 <UART_WaitOnFlagUntilTimeout+0x68>

          huart->gState = HAL_UART_STATE_READY;
 800628e:	2320      	movs	r3, #32
 8006290:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006294:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006298:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800629c:	2300      	movs	r3, #0
 800629e:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80

          return HAL_TIMEOUT;
 80062a2:	2003      	movs	r0, #3
 80062a4:	e01f      	b.n	80062e6 <UART_WaitOnFlagUntilTimeout+0xd8>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80062a6:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a8:	e852 3f00 	ldrex	r3, [r2]
 80062ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b0:	e842 3100 	strex	r1, r3, [r2]
 80062b4:	2900      	cmp	r1, #0
 80062b6:	d1f6      	bne.n	80062a6 <UART_WaitOnFlagUntilTimeout+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b8:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ba:	f102 0308 	add.w	r3, r2, #8
 80062be:	e853 3f00 	ldrex	r3, [r3]
 80062c2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c6:	3208      	adds	r2, #8
 80062c8:	e842 3100 	strex	r1, r3, [r2]
 80062cc:	2900      	cmp	r1, #0
 80062ce:	d1f3      	bne.n	80062b8 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 80062d0:	2320      	movs	r3, #32
 80062d2:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80062d6:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 80062da:	2300      	movs	r3, #0
 80062dc:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 80062e0:	2003      	movs	r0, #3
 80062e2:	e000      	b.n	80062e6 <UART_WaitOnFlagUntilTimeout+0xd8>
        }
      }
    }
  }
  return HAL_OK;
 80062e4:	2000      	movs	r0, #0
}
 80062e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080062ea <UART_CheckIdleState>:
{
 80062ea:	b530      	push	{r4, r5, lr}
 80062ec:	b083      	sub	sp, #12
 80062ee:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062f0:	2300      	movs	r3, #0
 80062f2:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 80062f6:	f7fb ff43 	bl	8002180 <HAL_GetTick>
 80062fa:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062fc:	6822      	ldr	r2, [r4, #0]
 80062fe:	6812      	ldr	r2, [r2, #0]
 8006300:	f012 0f08 	tst.w	r2, #8
 8006304:	d10f      	bne.n	8006326 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f013 0f04 	tst.w	r3, #4
 800630e:	d118      	bne.n	8006342 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8006310:	2320      	movs	r3, #32
 8006312:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8006316:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800631a:	2000      	movs	r0, #0
 800631c:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 800631e:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006322:	b003      	add	sp, #12
 8006324:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006326:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	4603      	mov	r3, r0
 800632e:	2200      	movs	r2, #0
 8006330:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006334:	4620      	mov	r0, r4
 8006336:	f7ff ff6a 	bl	800620e <UART_WaitOnFlagUntilTimeout>
 800633a:	2800      	cmp	r0, #0
 800633c:	d0e3      	beq.n	8006306 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 800633e:	2003      	movs	r0, #3
 8006340:	e7ef      	b.n	8006322 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006342:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006346:	9300      	str	r3, [sp, #0]
 8006348:	462b      	mov	r3, r5
 800634a:	2200      	movs	r2, #0
 800634c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006350:	4620      	mov	r0, r4
 8006352:	f7ff ff5c 	bl	800620e <UART_WaitOnFlagUntilTimeout>
 8006356:	2800      	cmp	r0, #0
 8006358:	d0da      	beq.n	8006310 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 800635a:	2003      	movs	r0, #3
 800635c:	e7e1      	b.n	8006322 <UART_CheckIdleState+0x38>

0800635e <HAL_UART_Init>:
  if (huart == NULL)
 800635e:	b378      	cbz	r0, 80063c0 <HAL_UART_Init+0x62>
{
 8006360:	b510      	push	{r4, lr}
 8006362:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006364:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8006368:	b30b      	cbz	r3, 80063ae <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800636a:	2324      	movs	r3, #36	; 0x24
 800636c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8006370:	6822      	ldr	r2, [r4, #0]
 8006372:	6813      	ldr	r3, [r2, #0]
 8006374:	f023 0301 	bic.w	r3, r3, #1
 8006378:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800637a:	4620      	mov	r0, r4
 800637c:	f7ff fd1e 	bl	8005dbc <UART_SetConfig>
 8006380:	2801      	cmp	r0, #1
 8006382:	d013      	beq.n	80063ac <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006384:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006386:	b9bb      	cbnz	r3, 80063b8 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006388:	6822      	ldr	r2, [r4, #0]
 800638a:	6853      	ldr	r3, [r2, #4]
 800638c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006390:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006392:	6822      	ldr	r2, [r4, #0]
 8006394:	6893      	ldr	r3, [r2, #8]
 8006396:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800639a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800639c:	6822      	ldr	r2, [r4, #0]
 800639e:	6813      	ldr	r3, [r2, #0]
 80063a0:	f043 0301 	orr.w	r3, r3, #1
 80063a4:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80063a6:	4620      	mov	r0, r4
 80063a8:	f7ff ff9f 	bl	80062ea <UART_CheckIdleState>
}
 80063ac:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80063ae:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80063b2:	f7fb fcfb 	bl	8001dac <HAL_UART_MspInit>
 80063b6:	e7d8      	b.n	800636a <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80063b8:	4620      	mov	r0, r4
 80063ba:	f7ff fec3 	bl	8006144 <UART_AdvFeatureConfig>
 80063be:	e7e3      	b.n	8006388 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 80063c0:	2001      	movs	r0, #1
}
 80063c2:	4770      	bx	lr

080063c4 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80063c4:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80063c6:	b92b      	cbnz	r3, 80063d4 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80063c8:	2301      	movs	r3, #1
 80063ca:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80063ce:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 80063d2:	4770      	bx	lr
{
 80063d4:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80063d6:	6803      	ldr	r3, [r0, #0]
 80063d8:	689a      	ldr	r2, [r3, #8]
 80063da:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80063de:	6899      	ldr	r1, [r3, #8]
 80063e0:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80063e2:	4d09      	ldr	r5, [pc, #36]	; (8006408 <UARTEx_SetNbDataToProcess+0x44>)
 80063e4:	5c6b      	ldrb	r3, [r5, r1]
 80063e6:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 80063e8:	4c08      	ldr	r4, [pc, #32]	; (800640c <UARTEx_SetNbDataToProcess+0x48>)
 80063ea:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80063ec:	fb93 f3f1 	sdiv	r3, r3, r1
 80063f0:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80063f4:	5cab      	ldrb	r3, [r5, r2]
 80063f6:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 80063f8:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80063fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80063fe:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8006402:	bc30      	pop	{r4, r5}
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	0800754c 	.word	0x0800754c
 800640c:	08007544 	.word	0x08007544

08006410 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006410:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006414:	2b01      	cmp	r3, #1
 8006416:	d018      	beq.n	800644a <HAL_UARTEx_DisableFifoMode+0x3a>
 8006418:	2301      	movs	r3, #1
 800641a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 800641e:	2324      	movs	r3, #36	; 0x24
 8006420:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006424:	6803      	ldr	r3, [r0, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006428:	6819      	ldr	r1, [r3, #0]
 800642a:	f021 0101 	bic.w	r1, r1, #1
 800642e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006430:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006434:	2300      	movs	r3, #0
 8006436:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006438:	6801      	ldr	r1, [r0, #0]
 800643a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800643c:	2220      	movs	r2, #32
 800643e:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8006442:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 8006446:	4618      	mov	r0, r3
 8006448:	4770      	bx	lr
  __HAL_LOCK(huart);
 800644a:	2002      	movs	r0, #2
}
 800644c:	4770      	bx	lr

0800644e <HAL_UARTEx_SetTxFifoThreshold>:
{
 800644e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006450:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8006454:	2b01      	cmp	r3, #1
 8006456:	d01d      	beq.n	8006494 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8006458:	4604      	mov	r4, r0
 800645a:	2301      	movs	r3, #1
 800645c:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8006460:	2324      	movs	r3, #36	; 0x24
 8006462:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006466:	6803      	ldr	r3, [r0, #0]
 8006468:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	f022 0201 	bic.w	r2, r2, #1
 8006470:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006472:	6802      	ldr	r2, [r0, #0]
 8006474:	6893      	ldr	r3, [r2, #8]
 8006476:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800647a:	4319      	orrs	r1, r3
 800647c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800647e:	f7ff ffa1 	bl	80063c4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006482:	6823      	ldr	r3, [r4, #0]
 8006484:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006486:	2320      	movs	r3, #32
 8006488:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800648c:	2000      	movs	r0, #0
 800648e:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8006492:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006494:	2002      	movs	r0, #2
 8006496:	e7fc      	b.n	8006492 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08006498 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006498:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800649a:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d01d      	beq.n	80064de <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80064a2:	4604      	mov	r4, r0
 80064a4:	2301      	movs	r3, #1
 80064a6:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 80064aa:	2324      	movs	r3, #36	; 0x24
 80064ac:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064b0:	6803      	ldr	r3, [r0, #0]
 80064b2:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	f022 0201 	bic.w	r2, r2, #1
 80064ba:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80064bc:	6802      	ldr	r2, [r0, #0]
 80064be:	6893      	ldr	r3, [r2, #8]
 80064c0:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80064c4:	4319      	orrs	r1, r3
 80064c6:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80064c8:	f7ff ff7c 	bl	80063c4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064cc:	6823      	ldr	r3, [r4, #0]
 80064ce:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80064d0:	2320      	movs	r3, #32
 80064d2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80064d6:	2000      	movs	r0, #0
 80064d8:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 80064dc:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80064de:	2002      	movs	r0, #2
 80064e0:	e7fc      	b.n	80064dc <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

080064e4 <__errno>:
 80064e4:	4b01      	ldr	r3, [pc, #4]	; (80064ec <__errno+0x8>)
 80064e6:	6818      	ldr	r0, [r3, #0]
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop
 80064ec:	2000000c 	.word	0x2000000c

080064f0 <__libc_init_array>:
 80064f0:	b570      	push	{r4, r5, r6, lr}
 80064f2:	4d0d      	ldr	r5, [pc, #52]	; (8006528 <__libc_init_array+0x38>)
 80064f4:	4c0d      	ldr	r4, [pc, #52]	; (800652c <__libc_init_array+0x3c>)
 80064f6:	1b64      	subs	r4, r4, r5
 80064f8:	10a4      	asrs	r4, r4, #2
 80064fa:	2600      	movs	r6, #0
 80064fc:	42a6      	cmp	r6, r4
 80064fe:	d109      	bne.n	8006514 <__libc_init_array+0x24>
 8006500:	4d0b      	ldr	r5, [pc, #44]	; (8006530 <__libc_init_array+0x40>)
 8006502:	4c0c      	ldr	r4, [pc, #48]	; (8006534 <__libc_init_array+0x44>)
 8006504:	f000 fffa 	bl	80074fc <_init>
 8006508:	1b64      	subs	r4, r4, r5
 800650a:	10a4      	asrs	r4, r4, #2
 800650c:	2600      	movs	r6, #0
 800650e:	42a6      	cmp	r6, r4
 8006510:	d105      	bne.n	800651e <__libc_init_array+0x2e>
 8006512:	bd70      	pop	{r4, r5, r6, pc}
 8006514:	f855 3b04 	ldr.w	r3, [r5], #4
 8006518:	4798      	blx	r3
 800651a:	3601      	adds	r6, #1
 800651c:	e7ee      	b.n	80064fc <__libc_init_array+0xc>
 800651e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006522:	4798      	blx	r3
 8006524:	3601      	adds	r6, #1
 8006526:	e7f2      	b.n	800650e <__libc_init_array+0x1e>
 8006528:	0800796c 	.word	0x0800796c
 800652c:	0800796c 	.word	0x0800796c
 8006530:	0800796c 	.word	0x0800796c
 8006534:	08007970 	.word	0x08007970

08006538 <memset>:
 8006538:	4402      	add	r2, r0
 800653a:	4603      	mov	r3, r0
 800653c:	4293      	cmp	r3, r2
 800653e:	d100      	bne.n	8006542 <memset+0xa>
 8006540:	4770      	bx	lr
 8006542:	f803 1b01 	strb.w	r1, [r3], #1
 8006546:	e7f9      	b.n	800653c <memset+0x4>

08006548 <cosf>:
 8006548:	ee10 3a10 	vmov	r3, s0
 800654c:	b507      	push	{r0, r1, r2, lr}
 800654e:	4a1e      	ldr	r2, [pc, #120]	; (80065c8 <cosf+0x80>)
 8006550:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006554:	4293      	cmp	r3, r2
 8006556:	dc06      	bgt.n	8006566 <cosf+0x1e>
 8006558:	eddf 0a1c 	vldr	s1, [pc, #112]	; 80065cc <cosf+0x84>
 800655c:	b003      	add	sp, #12
 800655e:	f85d eb04 	ldr.w	lr, [sp], #4
 8006562:	f000 bb1d 	b.w	8006ba0 <__kernel_cosf>
 8006566:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800656a:	db04      	blt.n	8006576 <cosf+0x2e>
 800656c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006570:	b003      	add	sp, #12
 8006572:	f85d fb04 	ldr.w	pc, [sp], #4
 8006576:	4668      	mov	r0, sp
 8006578:	f000 f9d2 	bl	8006920 <__ieee754_rem_pio2f>
 800657c:	f000 0003 	and.w	r0, r0, #3
 8006580:	2801      	cmp	r0, #1
 8006582:	d009      	beq.n	8006598 <cosf+0x50>
 8006584:	2802      	cmp	r0, #2
 8006586:	d010      	beq.n	80065aa <cosf+0x62>
 8006588:	b9b0      	cbnz	r0, 80065b8 <cosf+0x70>
 800658a:	eddd 0a01 	vldr	s1, [sp, #4]
 800658e:	ed9d 0a00 	vldr	s0, [sp]
 8006592:	f000 fb05 	bl	8006ba0 <__kernel_cosf>
 8006596:	e7eb      	b.n	8006570 <cosf+0x28>
 8006598:	eddd 0a01 	vldr	s1, [sp, #4]
 800659c:	ed9d 0a00 	vldr	s0, [sp]
 80065a0:	f000 fdd4 	bl	800714c <__kernel_sinf>
 80065a4:	eeb1 0a40 	vneg.f32	s0, s0
 80065a8:	e7e2      	b.n	8006570 <cosf+0x28>
 80065aa:	eddd 0a01 	vldr	s1, [sp, #4]
 80065ae:	ed9d 0a00 	vldr	s0, [sp]
 80065b2:	f000 faf5 	bl	8006ba0 <__kernel_cosf>
 80065b6:	e7f5      	b.n	80065a4 <cosf+0x5c>
 80065b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80065bc:	ed9d 0a00 	vldr	s0, [sp]
 80065c0:	2001      	movs	r0, #1
 80065c2:	f000 fdc3 	bl	800714c <__kernel_sinf>
 80065c6:	e7d3      	b.n	8006570 <cosf+0x28>
 80065c8:	3f490fd8 	.word	0x3f490fd8
 80065cc:	00000000 	.word	0x00000000

080065d0 <sinf>:
 80065d0:	ee10 3a10 	vmov	r3, s0
 80065d4:	b507      	push	{r0, r1, r2, lr}
 80065d6:	4a1f      	ldr	r2, [pc, #124]	; (8006654 <sinf+0x84>)
 80065d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065dc:	4293      	cmp	r3, r2
 80065de:	dc07      	bgt.n	80065f0 <sinf+0x20>
 80065e0:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8006658 <sinf+0x88>
 80065e4:	2000      	movs	r0, #0
 80065e6:	b003      	add	sp, #12
 80065e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80065ec:	f000 bdae 	b.w	800714c <__kernel_sinf>
 80065f0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80065f4:	db04      	blt.n	8006600 <sinf+0x30>
 80065f6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80065fa:	b003      	add	sp, #12
 80065fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006600:	4668      	mov	r0, sp
 8006602:	f000 f98d 	bl	8006920 <__ieee754_rem_pio2f>
 8006606:	f000 0003 	and.w	r0, r0, #3
 800660a:	2801      	cmp	r0, #1
 800660c:	d00a      	beq.n	8006624 <sinf+0x54>
 800660e:	2802      	cmp	r0, #2
 8006610:	d00f      	beq.n	8006632 <sinf+0x62>
 8006612:	b9c0      	cbnz	r0, 8006646 <sinf+0x76>
 8006614:	eddd 0a01 	vldr	s1, [sp, #4]
 8006618:	ed9d 0a00 	vldr	s0, [sp]
 800661c:	2001      	movs	r0, #1
 800661e:	f000 fd95 	bl	800714c <__kernel_sinf>
 8006622:	e7ea      	b.n	80065fa <sinf+0x2a>
 8006624:	eddd 0a01 	vldr	s1, [sp, #4]
 8006628:	ed9d 0a00 	vldr	s0, [sp]
 800662c:	f000 fab8 	bl	8006ba0 <__kernel_cosf>
 8006630:	e7e3      	b.n	80065fa <sinf+0x2a>
 8006632:	eddd 0a01 	vldr	s1, [sp, #4]
 8006636:	ed9d 0a00 	vldr	s0, [sp]
 800663a:	2001      	movs	r0, #1
 800663c:	f000 fd86 	bl	800714c <__kernel_sinf>
 8006640:	eeb1 0a40 	vneg.f32	s0, s0
 8006644:	e7d9      	b.n	80065fa <sinf+0x2a>
 8006646:	eddd 0a01 	vldr	s1, [sp, #4]
 800664a:	ed9d 0a00 	vldr	s0, [sp]
 800664e:	f000 faa7 	bl	8006ba0 <__kernel_cosf>
 8006652:	e7f5      	b.n	8006640 <sinf+0x70>
 8006654:	3f490fd8 	.word	0x3f490fd8
 8006658:	00000000 	.word	0x00000000

0800665c <atan2f>:
 800665c:	f000 b83e 	b.w	80066dc <__ieee754_atan2f>

08006660 <fmodf>:
 8006660:	b508      	push	{r3, lr}
 8006662:	ed2d 8b02 	vpush	{d8}
 8006666:	eef0 8a40 	vmov.f32	s17, s0
 800666a:	eeb0 8a60 	vmov.f32	s16, s1
 800666e:	f000 f8d5 	bl	800681c <__ieee754_fmodf>
 8006672:	eef4 8a48 	vcmp.f32	s17, s16
 8006676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800667a:	d60c      	bvs.n	8006696 <fmodf+0x36>
 800667c:	eddf 8a07 	vldr	s17, [pc, #28]	; 800669c <fmodf+0x3c>
 8006680:	eeb4 8a68 	vcmp.f32	s16, s17
 8006684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006688:	d105      	bne.n	8006696 <fmodf+0x36>
 800668a:	f7ff ff2b 	bl	80064e4 <__errno>
 800668e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006692:	2321      	movs	r3, #33	; 0x21
 8006694:	6003      	str	r3, [r0, #0]
 8006696:	ecbd 8b02 	vpop	{d8}
 800669a:	bd08      	pop	{r3, pc}
 800669c:	00000000 	.word	0x00000000

080066a0 <sqrtf>:
 80066a0:	b508      	push	{r3, lr}
 80066a2:	ed2d 8b02 	vpush	{d8}
 80066a6:	eeb0 8a40 	vmov.f32	s16, s0
 80066aa:	f000 fa75 	bl	8006b98 <__ieee754_sqrtf>
 80066ae:	eeb4 8a48 	vcmp.f32	s16, s16
 80066b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066b6:	d60c      	bvs.n	80066d2 <sqrtf+0x32>
 80066b8:	eddf 8a07 	vldr	s17, [pc, #28]	; 80066d8 <sqrtf+0x38>
 80066bc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80066c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066c4:	d505      	bpl.n	80066d2 <sqrtf+0x32>
 80066c6:	f7ff ff0d 	bl	80064e4 <__errno>
 80066ca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80066ce:	2321      	movs	r3, #33	; 0x21
 80066d0:	6003      	str	r3, [r0, #0]
 80066d2:	ecbd 8b02 	vpop	{d8}
 80066d6:	bd08      	pop	{r3, pc}
 80066d8:	00000000 	.word	0x00000000

080066dc <__ieee754_atan2f>:
 80066dc:	ee10 2a90 	vmov	r2, s1
 80066e0:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80066e4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80066e8:	b510      	push	{r4, lr}
 80066ea:	eef0 7a40 	vmov.f32	s15, s0
 80066ee:	dc06      	bgt.n	80066fe <__ieee754_atan2f+0x22>
 80066f0:	ee10 0a10 	vmov	r0, s0
 80066f4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80066f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80066fc:	dd04      	ble.n	8006708 <__ieee754_atan2f+0x2c>
 80066fe:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8006702:	eeb0 0a67 	vmov.f32	s0, s15
 8006706:	bd10      	pop	{r4, pc}
 8006708:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800670c:	d103      	bne.n	8006716 <__ieee754_atan2f+0x3a>
 800670e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006712:	f000 bd63 	b.w	80071dc <atanf>
 8006716:	1794      	asrs	r4, r2, #30
 8006718:	f004 0402 	and.w	r4, r4, #2
 800671c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8006720:	b943      	cbnz	r3, 8006734 <__ieee754_atan2f+0x58>
 8006722:	2c02      	cmp	r4, #2
 8006724:	d05e      	beq.n	80067e4 <__ieee754_atan2f+0x108>
 8006726:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80067f8 <__ieee754_atan2f+0x11c>
 800672a:	2c03      	cmp	r4, #3
 800672c:	bf08      	it	eq
 800672e:	eef0 7a47 	vmoveq.f32	s15, s14
 8006732:	e7e6      	b.n	8006702 <__ieee754_atan2f+0x26>
 8006734:	b941      	cbnz	r1, 8006748 <__ieee754_atan2f+0x6c>
 8006736:	eddf 7a31 	vldr	s15, [pc, #196]	; 80067fc <__ieee754_atan2f+0x120>
 800673a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8006800 <__ieee754_atan2f+0x124>
 800673e:	2800      	cmp	r0, #0
 8006740:	bfb8      	it	lt
 8006742:	eef0 7a40 	vmovlt.f32	s15, s0
 8006746:	e7dc      	b.n	8006702 <__ieee754_atan2f+0x26>
 8006748:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800674c:	d110      	bne.n	8006770 <__ieee754_atan2f+0x94>
 800674e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006752:	f104 34ff 	add.w	r4, r4, #4294967295
 8006756:	d107      	bne.n	8006768 <__ieee754_atan2f+0x8c>
 8006758:	2c02      	cmp	r4, #2
 800675a:	d846      	bhi.n	80067ea <__ieee754_atan2f+0x10e>
 800675c:	4b29      	ldr	r3, [pc, #164]	; (8006804 <__ieee754_atan2f+0x128>)
 800675e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006762:	edd4 7a00 	vldr	s15, [r4]
 8006766:	e7cc      	b.n	8006702 <__ieee754_atan2f+0x26>
 8006768:	2c02      	cmp	r4, #2
 800676a:	d841      	bhi.n	80067f0 <__ieee754_atan2f+0x114>
 800676c:	4b26      	ldr	r3, [pc, #152]	; (8006808 <__ieee754_atan2f+0x12c>)
 800676e:	e7f6      	b.n	800675e <__ieee754_atan2f+0x82>
 8006770:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006774:	d0df      	beq.n	8006736 <__ieee754_atan2f+0x5a>
 8006776:	1a5b      	subs	r3, r3, r1
 8006778:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800677c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8006780:	da1a      	bge.n	80067b8 <__ieee754_atan2f+0xdc>
 8006782:	2a00      	cmp	r2, #0
 8006784:	da01      	bge.n	800678a <__ieee754_atan2f+0xae>
 8006786:	313c      	adds	r1, #60	; 0x3c
 8006788:	db19      	blt.n	80067be <__ieee754_atan2f+0xe2>
 800678a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800678e:	f000 fdf9 	bl	8007384 <fabsf>
 8006792:	f000 fd23 	bl	80071dc <atanf>
 8006796:	eef0 7a40 	vmov.f32	s15, s0
 800679a:	2c01      	cmp	r4, #1
 800679c:	d012      	beq.n	80067c4 <__ieee754_atan2f+0xe8>
 800679e:	2c02      	cmp	r4, #2
 80067a0:	d017      	beq.n	80067d2 <__ieee754_atan2f+0xf6>
 80067a2:	2c00      	cmp	r4, #0
 80067a4:	d0ad      	beq.n	8006702 <__ieee754_atan2f+0x26>
 80067a6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800680c <__ieee754_atan2f+0x130>
 80067aa:	ee77 7a80 	vadd.f32	s15, s15, s0
 80067ae:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8006810 <__ieee754_atan2f+0x134>
 80067b2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80067b6:	e7a4      	b.n	8006702 <__ieee754_atan2f+0x26>
 80067b8:	eddf 7a10 	vldr	s15, [pc, #64]	; 80067fc <__ieee754_atan2f+0x120>
 80067bc:	e7ed      	b.n	800679a <__ieee754_atan2f+0xbe>
 80067be:	eddf 7a15 	vldr	s15, [pc, #84]	; 8006814 <__ieee754_atan2f+0x138>
 80067c2:	e7ea      	b.n	800679a <__ieee754_atan2f+0xbe>
 80067c4:	ee17 3a90 	vmov	r3, s15
 80067c8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80067cc:	ee07 3a90 	vmov	s15, r3
 80067d0:	e797      	b.n	8006702 <__ieee754_atan2f+0x26>
 80067d2:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800680c <__ieee754_atan2f+0x130>
 80067d6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80067da:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8006810 <__ieee754_atan2f+0x134>
 80067de:	ee70 7a67 	vsub.f32	s15, s0, s15
 80067e2:	e78e      	b.n	8006702 <__ieee754_atan2f+0x26>
 80067e4:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8006810 <__ieee754_atan2f+0x134>
 80067e8:	e78b      	b.n	8006702 <__ieee754_atan2f+0x26>
 80067ea:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8006818 <__ieee754_atan2f+0x13c>
 80067ee:	e788      	b.n	8006702 <__ieee754_atan2f+0x26>
 80067f0:	eddf 7a08 	vldr	s15, [pc, #32]	; 8006814 <__ieee754_atan2f+0x138>
 80067f4:	e785      	b.n	8006702 <__ieee754_atan2f+0x26>
 80067f6:	bf00      	nop
 80067f8:	c0490fdb 	.word	0xc0490fdb
 80067fc:	3fc90fdb 	.word	0x3fc90fdb
 8006800:	bfc90fdb 	.word	0xbfc90fdb
 8006804:	08007554 	.word	0x08007554
 8006808:	08007560 	.word	0x08007560
 800680c:	33bbbd2e 	.word	0x33bbbd2e
 8006810:	40490fdb 	.word	0x40490fdb
 8006814:	00000000 	.word	0x00000000
 8006818:	3f490fdb 	.word	0x3f490fdb

0800681c <__ieee754_fmodf>:
 800681c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800681e:	ee10 5a90 	vmov	r5, s1
 8006822:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 8006826:	d009      	beq.n	800683c <__ieee754_fmodf+0x20>
 8006828:	ee10 2a10 	vmov	r2, s0
 800682c:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8006830:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006834:	da02      	bge.n	800683c <__ieee754_fmodf+0x20>
 8006836:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800683a:	dd04      	ble.n	8006846 <__ieee754_fmodf+0x2a>
 800683c:	ee60 0a20 	vmul.f32	s1, s0, s1
 8006840:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8006844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006846:	42a3      	cmp	r3, r4
 8006848:	dbfc      	blt.n	8006844 <__ieee754_fmodf+0x28>
 800684a:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 800684e:	d105      	bne.n	800685c <__ieee754_fmodf+0x40>
 8006850:	4b32      	ldr	r3, [pc, #200]	; (800691c <__ieee754_fmodf+0x100>)
 8006852:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 8006856:	ed93 0a00 	vldr	s0, [r3]
 800685a:	e7f3      	b.n	8006844 <__ieee754_fmodf+0x28>
 800685c:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8006860:	d13f      	bne.n	80068e2 <__ieee754_fmodf+0xc6>
 8006862:	0219      	lsls	r1, r3, #8
 8006864:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8006868:	2900      	cmp	r1, #0
 800686a:	dc37      	bgt.n	80068dc <__ieee754_fmodf+0xc0>
 800686c:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8006870:	d13d      	bne.n	80068ee <__ieee754_fmodf+0xd2>
 8006872:	0227      	lsls	r7, r4, #8
 8006874:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8006878:	2f00      	cmp	r7, #0
 800687a:	da35      	bge.n	80068e8 <__ieee754_fmodf+0xcc>
 800687c:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8006880:	bfbb      	ittet	lt
 8006882:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8006886:	1a12      	sublt	r2, r2, r0
 8006888:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800688c:	4093      	lsllt	r3, r2
 800688e:	bfa8      	it	ge
 8006890:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8006894:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8006898:	bfb5      	itete	lt
 800689a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800689e:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 80068a2:	1a52      	sublt	r2, r2, r1
 80068a4:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 80068a8:	bfb8      	it	lt
 80068aa:	4094      	lsllt	r4, r2
 80068ac:	1a40      	subs	r0, r0, r1
 80068ae:	1b1a      	subs	r2, r3, r4
 80068b0:	bb00      	cbnz	r0, 80068f4 <__ieee754_fmodf+0xd8>
 80068b2:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 80068b6:	bf38      	it	cc
 80068b8:	4613      	movcc	r3, r2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d0c8      	beq.n	8006850 <__ieee754_fmodf+0x34>
 80068be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80068c2:	db1f      	blt.n	8006904 <__ieee754_fmodf+0xe8>
 80068c4:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80068c8:	db1f      	blt.n	800690a <__ieee754_fmodf+0xee>
 80068ca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80068ce:	317f      	adds	r1, #127	; 0x7f
 80068d0:	4333      	orrs	r3, r6
 80068d2:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80068d6:	ee00 3a10 	vmov	s0, r3
 80068da:	e7b3      	b.n	8006844 <__ieee754_fmodf+0x28>
 80068dc:	3801      	subs	r0, #1
 80068de:	0049      	lsls	r1, r1, #1
 80068e0:	e7c2      	b.n	8006868 <__ieee754_fmodf+0x4c>
 80068e2:	15d8      	asrs	r0, r3, #23
 80068e4:	387f      	subs	r0, #127	; 0x7f
 80068e6:	e7c1      	b.n	800686c <__ieee754_fmodf+0x50>
 80068e8:	3901      	subs	r1, #1
 80068ea:	007f      	lsls	r7, r7, #1
 80068ec:	e7c4      	b.n	8006878 <__ieee754_fmodf+0x5c>
 80068ee:	15e1      	asrs	r1, r4, #23
 80068f0:	397f      	subs	r1, #127	; 0x7f
 80068f2:	e7c3      	b.n	800687c <__ieee754_fmodf+0x60>
 80068f4:	2a00      	cmp	r2, #0
 80068f6:	da02      	bge.n	80068fe <__ieee754_fmodf+0xe2>
 80068f8:	005b      	lsls	r3, r3, #1
 80068fa:	3801      	subs	r0, #1
 80068fc:	e7d7      	b.n	80068ae <__ieee754_fmodf+0x92>
 80068fe:	d0a7      	beq.n	8006850 <__ieee754_fmodf+0x34>
 8006900:	0053      	lsls	r3, r2, #1
 8006902:	e7fa      	b.n	80068fa <__ieee754_fmodf+0xde>
 8006904:	005b      	lsls	r3, r3, #1
 8006906:	3901      	subs	r1, #1
 8006908:	e7d9      	b.n	80068be <__ieee754_fmodf+0xa2>
 800690a:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800690e:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8006912:	3182      	adds	r1, #130	; 0x82
 8006914:	410b      	asrs	r3, r1
 8006916:	4333      	orrs	r3, r6
 8006918:	e7dd      	b.n	80068d6 <__ieee754_fmodf+0xba>
 800691a:	bf00      	nop
 800691c:	0800756c 	.word	0x0800756c

08006920 <__ieee754_rem_pio2f>:
 8006920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006922:	ee10 6a10 	vmov	r6, s0
 8006926:	4b8e      	ldr	r3, [pc, #568]	; (8006b60 <__ieee754_rem_pio2f+0x240>)
 8006928:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800692c:	429d      	cmp	r5, r3
 800692e:	b087      	sub	sp, #28
 8006930:	eef0 7a40 	vmov.f32	s15, s0
 8006934:	4604      	mov	r4, r0
 8006936:	dc05      	bgt.n	8006944 <__ieee754_rem_pio2f+0x24>
 8006938:	2300      	movs	r3, #0
 800693a:	ed80 0a00 	vstr	s0, [r0]
 800693e:	6043      	str	r3, [r0, #4]
 8006940:	2000      	movs	r0, #0
 8006942:	e01a      	b.n	800697a <__ieee754_rem_pio2f+0x5a>
 8006944:	4b87      	ldr	r3, [pc, #540]	; (8006b64 <__ieee754_rem_pio2f+0x244>)
 8006946:	429d      	cmp	r5, r3
 8006948:	dc46      	bgt.n	80069d8 <__ieee754_rem_pio2f+0xb8>
 800694a:	2e00      	cmp	r6, #0
 800694c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8006b68 <__ieee754_rem_pio2f+0x248>
 8006950:	4b86      	ldr	r3, [pc, #536]	; (8006b6c <__ieee754_rem_pio2f+0x24c>)
 8006952:	f025 050f 	bic.w	r5, r5, #15
 8006956:	dd1f      	ble.n	8006998 <__ieee754_rem_pio2f+0x78>
 8006958:	429d      	cmp	r5, r3
 800695a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800695e:	d00e      	beq.n	800697e <__ieee754_rem_pio2f+0x5e>
 8006960:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8006b70 <__ieee754_rem_pio2f+0x250>
 8006964:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8006968:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800696c:	ed80 0a00 	vstr	s0, [r0]
 8006970:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006974:	2001      	movs	r0, #1
 8006976:	edc4 7a01 	vstr	s15, [r4, #4]
 800697a:	b007      	add	sp, #28
 800697c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800697e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8006b74 <__ieee754_rem_pio2f+0x254>
 8006982:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8006b78 <__ieee754_rem_pio2f+0x258>
 8006986:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800698a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800698e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006992:	edc0 6a00 	vstr	s13, [r0]
 8006996:	e7eb      	b.n	8006970 <__ieee754_rem_pio2f+0x50>
 8006998:	429d      	cmp	r5, r3
 800699a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800699e:	d00e      	beq.n	80069be <__ieee754_rem_pio2f+0x9e>
 80069a0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8006b70 <__ieee754_rem_pio2f+0x250>
 80069a4:	ee37 0a87 	vadd.f32	s0, s15, s14
 80069a8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80069ac:	ed80 0a00 	vstr	s0, [r0]
 80069b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80069b4:	f04f 30ff 	mov.w	r0, #4294967295
 80069b8:	edc4 7a01 	vstr	s15, [r4, #4]
 80069bc:	e7dd      	b.n	800697a <__ieee754_rem_pio2f+0x5a>
 80069be:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8006b74 <__ieee754_rem_pio2f+0x254>
 80069c2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8006b78 <__ieee754_rem_pio2f+0x258>
 80069c6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80069ca:	ee77 6a87 	vadd.f32	s13, s15, s14
 80069ce:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80069d2:	edc0 6a00 	vstr	s13, [r0]
 80069d6:	e7eb      	b.n	80069b0 <__ieee754_rem_pio2f+0x90>
 80069d8:	4b68      	ldr	r3, [pc, #416]	; (8006b7c <__ieee754_rem_pio2f+0x25c>)
 80069da:	429d      	cmp	r5, r3
 80069dc:	dc72      	bgt.n	8006ac4 <__ieee754_rem_pio2f+0x1a4>
 80069de:	f000 fcd1 	bl	8007384 <fabsf>
 80069e2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8006b80 <__ieee754_rem_pio2f+0x260>
 80069e6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80069ea:	eee0 7a07 	vfma.f32	s15, s0, s14
 80069ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80069f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80069f6:	ee17 0a90 	vmov	r0, s15
 80069fa:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8006b68 <__ieee754_rem_pio2f+0x248>
 80069fe:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006a02:	281f      	cmp	r0, #31
 8006a04:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8006b70 <__ieee754_rem_pio2f+0x250>
 8006a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a0c:	eeb1 6a47 	vneg.f32	s12, s14
 8006a10:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006a14:	ee16 2a90 	vmov	r2, s13
 8006a18:	dc1c      	bgt.n	8006a54 <__ieee754_rem_pio2f+0x134>
 8006a1a:	495a      	ldr	r1, [pc, #360]	; (8006b84 <__ieee754_rem_pio2f+0x264>)
 8006a1c:	1e47      	subs	r7, r0, #1
 8006a1e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8006a22:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8006a26:	428b      	cmp	r3, r1
 8006a28:	d014      	beq.n	8006a54 <__ieee754_rem_pio2f+0x134>
 8006a2a:	6022      	str	r2, [r4, #0]
 8006a2c:	ed94 7a00 	vldr	s14, [r4]
 8006a30:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006a34:	2e00      	cmp	r6, #0
 8006a36:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006a3a:	ed84 0a01 	vstr	s0, [r4, #4]
 8006a3e:	da9c      	bge.n	800697a <__ieee754_rem_pio2f+0x5a>
 8006a40:	eeb1 7a47 	vneg.f32	s14, s14
 8006a44:	eeb1 0a40 	vneg.f32	s0, s0
 8006a48:	ed84 7a00 	vstr	s14, [r4]
 8006a4c:	ed84 0a01 	vstr	s0, [r4, #4]
 8006a50:	4240      	negs	r0, r0
 8006a52:	e792      	b.n	800697a <__ieee754_rem_pio2f+0x5a>
 8006a54:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006a58:	15eb      	asrs	r3, r5, #23
 8006a5a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8006a5e:	2d08      	cmp	r5, #8
 8006a60:	dde3      	ble.n	8006a2a <__ieee754_rem_pio2f+0x10a>
 8006a62:	eddf 7a44 	vldr	s15, [pc, #272]	; 8006b74 <__ieee754_rem_pio2f+0x254>
 8006a66:	eddf 5a44 	vldr	s11, [pc, #272]	; 8006b78 <__ieee754_rem_pio2f+0x258>
 8006a6a:	eef0 6a40 	vmov.f32	s13, s0
 8006a6e:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006a72:	ee30 0a66 	vsub.f32	s0, s0, s13
 8006a76:	eea6 0a27 	vfma.f32	s0, s12, s15
 8006a7a:	eef0 7a40 	vmov.f32	s15, s0
 8006a7e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8006a82:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006a86:	ee15 2a90 	vmov	r2, s11
 8006a8a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006a8e:	1a5b      	subs	r3, r3, r1
 8006a90:	2b19      	cmp	r3, #25
 8006a92:	dc04      	bgt.n	8006a9e <__ieee754_rem_pio2f+0x17e>
 8006a94:	edc4 5a00 	vstr	s11, [r4]
 8006a98:	eeb0 0a66 	vmov.f32	s0, s13
 8006a9c:	e7c6      	b.n	8006a2c <__ieee754_rem_pio2f+0x10c>
 8006a9e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8006b88 <__ieee754_rem_pio2f+0x268>
 8006aa2:	eeb0 0a66 	vmov.f32	s0, s13
 8006aa6:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006aaa:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006aae:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006b8c <__ieee754_rem_pio2f+0x26c>
 8006ab2:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006ab6:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006aba:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006abe:	ed84 7a00 	vstr	s14, [r4]
 8006ac2:	e7b3      	b.n	8006a2c <__ieee754_rem_pio2f+0x10c>
 8006ac4:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8006ac8:	db06      	blt.n	8006ad8 <__ieee754_rem_pio2f+0x1b8>
 8006aca:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006ace:	edc0 7a01 	vstr	s15, [r0, #4]
 8006ad2:	edc0 7a00 	vstr	s15, [r0]
 8006ad6:	e733      	b.n	8006940 <__ieee754_rem_pio2f+0x20>
 8006ad8:	15ea      	asrs	r2, r5, #23
 8006ada:	3a86      	subs	r2, #134	; 0x86
 8006adc:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006ae0:	ee07 3a90 	vmov	s15, r3
 8006ae4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006ae8:	eddf 6a29 	vldr	s13, [pc, #164]	; 8006b90 <__ieee754_rem_pio2f+0x270>
 8006aec:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006af0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006af4:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006af8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006afc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006b00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006b04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006b08:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006b0c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006b10:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b18:	edcd 7a05 	vstr	s15, [sp, #20]
 8006b1c:	d11e      	bne.n	8006b5c <__ieee754_rem_pio2f+0x23c>
 8006b1e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b26:	bf14      	ite	ne
 8006b28:	2302      	movne	r3, #2
 8006b2a:	2301      	moveq	r3, #1
 8006b2c:	4919      	ldr	r1, [pc, #100]	; (8006b94 <__ieee754_rem_pio2f+0x274>)
 8006b2e:	9101      	str	r1, [sp, #4]
 8006b30:	2102      	movs	r1, #2
 8006b32:	9100      	str	r1, [sp, #0]
 8006b34:	a803      	add	r0, sp, #12
 8006b36:	4621      	mov	r1, r4
 8006b38:	f000 f892 	bl	8006c60 <__kernel_rem_pio2f>
 8006b3c:	2e00      	cmp	r6, #0
 8006b3e:	f6bf af1c 	bge.w	800697a <__ieee754_rem_pio2f+0x5a>
 8006b42:	edd4 7a00 	vldr	s15, [r4]
 8006b46:	eef1 7a67 	vneg.f32	s15, s15
 8006b4a:	edc4 7a00 	vstr	s15, [r4]
 8006b4e:	edd4 7a01 	vldr	s15, [r4, #4]
 8006b52:	eef1 7a67 	vneg.f32	s15, s15
 8006b56:	edc4 7a01 	vstr	s15, [r4, #4]
 8006b5a:	e779      	b.n	8006a50 <__ieee754_rem_pio2f+0x130>
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e7e5      	b.n	8006b2c <__ieee754_rem_pio2f+0x20c>
 8006b60:	3f490fd8 	.word	0x3f490fd8
 8006b64:	4016cbe3 	.word	0x4016cbe3
 8006b68:	3fc90f80 	.word	0x3fc90f80
 8006b6c:	3fc90fd0 	.word	0x3fc90fd0
 8006b70:	37354443 	.word	0x37354443
 8006b74:	37354400 	.word	0x37354400
 8006b78:	2e85a308 	.word	0x2e85a308
 8006b7c:	43490f80 	.word	0x43490f80
 8006b80:	3f22f984 	.word	0x3f22f984
 8006b84:	08007574 	.word	0x08007574
 8006b88:	2e85a300 	.word	0x2e85a300
 8006b8c:	248d3132 	.word	0x248d3132
 8006b90:	43800000 	.word	0x43800000
 8006b94:	080075f4 	.word	0x080075f4

08006b98 <__ieee754_sqrtf>:
 8006b98:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006b9c:	4770      	bx	lr
	...

08006ba0 <__kernel_cosf>:
 8006ba0:	ee10 3a10 	vmov	r3, s0
 8006ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ba8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8006bac:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8006bb0:	da05      	bge.n	8006bbe <__kernel_cosf+0x1e>
 8006bb2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006bb6:	ee17 2a90 	vmov	r2, s15
 8006bba:	2a00      	cmp	r2, #0
 8006bbc:	d03d      	beq.n	8006c3a <__kernel_cosf+0x9a>
 8006bbe:	ee60 5a00 	vmul.f32	s11, s0, s0
 8006bc2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006c40 <__kernel_cosf+0xa0>
 8006bc6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006c44 <__kernel_cosf+0xa4>
 8006bca:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8006c48 <__kernel_cosf+0xa8>
 8006bce:	4a1f      	ldr	r2, [pc, #124]	; (8006c4c <__kernel_cosf+0xac>)
 8006bd0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8006c50 <__kernel_cosf+0xb0>
 8006bda:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006bde:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8006c54 <__kernel_cosf+0xb4>
 8006be2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006be6:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8006c58 <__kernel_cosf+0xb8>
 8006bea:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006bee:	eeb0 7a66 	vmov.f32	s14, s13
 8006bf2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006bf6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8006bfa:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8006bfe:	ee67 6a25 	vmul.f32	s13, s14, s11
 8006c02:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8006c06:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006c0a:	dc04      	bgt.n	8006c16 <__kernel_cosf+0x76>
 8006c0c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006c10:	ee36 0a47 	vsub.f32	s0, s12, s14
 8006c14:	4770      	bx	lr
 8006c16:	4a11      	ldr	r2, [pc, #68]	; (8006c5c <__kernel_cosf+0xbc>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	bfda      	itte	le
 8006c1c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8006c20:	ee06 3a90 	vmovle	s13, r3
 8006c24:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8006c28:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006c2c:	ee36 0a66 	vsub.f32	s0, s12, s13
 8006c30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c34:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006c38:	4770      	bx	lr
 8006c3a:	eeb0 0a46 	vmov.f32	s0, s12
 8006c3e:	4770      	bx	lr
 8006c40:	ad47d74e 	.word	0xad47d74e
 8006c44:	310f74f6 	.word	0x310f74f6
 8006c48:	3d2aaaab 	.word	0x3d2aaaab
 8006c4c:	3e999999 	.word	0x3e999999
 8006c50:	b493f27c 	.word	0xb493f27c
 8006c54:	37d00d01 	.word	0x37d00d01
 8006c58:	bab60b61 	.word	0xbab60b61
 8006c5c:	3f480000 	.word	0x3f480000

08006c60 <__kernel_rem_pio2f>:
 8006c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c64:	ed2d 8b04 	vpush	{d8-d9}
 8006c68:	b0d9      	sub	sp, #356	; 0x164
 8006c6a:	4688      	mov	r8, r1
 8006c6c:	9002      	str	r0, [sp, #8]
 8006c6e:	49bb      	ldr	r1, [pc, #748]	; (8006f5c <__kernel_rem_pio2f+0x2fc>)
 8006c70:	9866      	ldr	r0, [sp, #408]	; 0x198
 8006c72:	9301      	str	r3, [sp, #4]
 8006c74:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8006c78:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8006c7c:	1e59      	subs	r1, r3, #1
 8006c7e:	1d13      	adds	r3, r2, #4
 8006c80:	db27      	blt.n	8006cd2 <__kernel_rem_pio2f+0x72>
 8006c82:	f1b2 0b03 	subs.w	fp, r2, #3
 8006c86:	bf48      	it	mi
 8006c88:	f102 0b04 	addmi.w	fp, r2, #4
 8006c8c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8006c90:	1c45      	adds	r5, r0, #1
 8006c92:	00ec      	lsls	r4, r5, #3
 8006c94:	1a47      	subs	r7, r0, r1
 8006c96:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8006f6c <__kernel_rem_pio2f+0x30c>
 8006c9a:	9403      	str	r4, [sp, #12]
 8006c9c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8006ca0:	eb0a 0c01 	add.w	ip, sl, r1
 8006ca4:	ae1c      	add	r6, sp, #112	; 0x70
 8006ca6:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8006caa:	2400      	movs	r4, #0
 8006cac:	4564      	cmp	r4, ip
 8006cae:	dd12      	ble.n	8006cd6 <__kernel_rem_pio2f+0x76>
 8006cb0:	9b01      	ldr	r3, [sp, #4]
 8006cb2:	ac1c      	add	r4, sp, #112	; 0x70
 8006cb4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8006cb8:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8006cbc:	f04f 0c00 	mov.w	ip, #0
 8006cc0:	45d4      	cmp	ip, sl
 8006cc2:	dc27      	bgt.n	8006d14 <__kernel_rem_pio2f+0xb4>
 8006cc4:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8006cc8:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8006f6c <__kernel_rem_pio2f+0x30c>
 8006ccc:	4627      	mov	r7, r4
 8006cce:	2600      	movs	r6, #0
 8006cd0:	e016      	b.n	8006d00 <__kernel_rem_pio2f+0xa0>
 8006cd2:	2000      	movs	r0, #0
 8006cd4:	e7dc      	b.n	8006c90 <__kernel_rem_pio2f+0x30>
 8006cd6:	42e7      	cmn	r7, r4
 8006cd8:	bf5d      	ittte	pl
 8006cda:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8006cde:	ee07 3a90 	vmovpl	s15, r3
 8006ce2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006ce6:	eef0 7a47 	vmovmi.f32	s15, s14
 8006cea:	ece6 7a01 	vstmia	r6!, {s15}
 8006cee:	3401      	adds	r4, #1
 8006cf0:	e7dc      	b.n	8006cac <__kernel_rem_pio2f+0x4c>
 8006cf2:	ecf9 6a01 	vldmia	r9!, {s13}
 8006cf6:	ed97 7a00 	vldr	s14, [r7]
 8006cfa:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006cfe:	3601      	adds	r6, #1
 8006d00:	428e      	cmp	r6, r1
 8006d02:	f1a7 0704 	sub.w	r7, r7, #4
 8006d06:	ddf4      	ble.n	8006cf2 <__kernel_rem_pio2f+0x92>
 8006d08:	eceb 7a01 	vstmia	fp!, {s15}
 8006d0c:	f10c 0c01 	add.w	ip, ip, #1
 8006d10:	3404      	adds	r4, #4
 8006d12:	e7d5      	b.n	8006cc0 <__kernel_rem_pio2f+0x60>
 8006d14:	ab08      	add	r3, sp, #32
 8006d16:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006d1a:	eddf 8a93 	vldr	s17, [pc, #588]	; 8006f68 <__kernel_rem_pio2f+0x308>
 8006d1e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8006f64 <__kernel_rem_pio2f+0x304>
 8006d22:	9304      	str	r3, [sp, #16]
 8006d24:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8006d28:	4656      	mov	r6, sl
 8006d2a:	00b3      	lsls	r3, r6, #2
 8006d2c:	9305      	str	r3, [sp, #20]
 8006d2e:	ab58      	add	r3, sp, #352	; 0x160
 8006d30:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8006d34:	ac08      	add	r4, sp, #32
 8006d36:	ab44      	add	r3, sp, #272	; 0x110
 8006d38:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8006d3c:	46a4      	mov	ip, r4
 8006d3e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8006d42:	4637      	mov	r7, r6
 8006d44:	2f00      	cmp	r7, #0
 8006d46:	f1a0 0004 	sub.w	r0, r0, #4
 8006d4a:	dc4f      	bgt.n	8006dec <__kernel_rem_pio2f+0x18c>
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8006d52:	f000 fb61 	bl	8007418 <scalbnf>
 8006d56:	eeb0 8a40 	vmov.f32	s16, s0
 8006d5a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8006d5e:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006d62:	f000 fb17 	bl	8007394 <floorf>
 8006d66:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8006d6a:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006d6e:	2d00      	cmp	r5, #0
 8006d70:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8006d74:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8006d78:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8006d7c:	ee17 9a90 	vmov	r9, s15
 8006d80:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006d84:	dd44      	ble.n	8006e10 <__kernel_rem_pio2f+0x1b0>
 8006d86:	f106 3cff 	add.w	ip, r6, #4294967295
 8006d8a:	ab08      	add	r3, sp, #32
 8006d8c:	f1c5 0e08 	rsb	lr, r5, #8
 8006d90:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8006d94:	fa47 f00e 	asr.w	r0, r7, lr
 8006d98:	4481      	add	r9, r0
 8006d9a:	fa00 f00e 	lsl.w	r0, r0, lr
 8006d9e:	1a3f      	subs	r7, r7, r0
 8006da0:	f1c5 0007 	rsb	r0, r5, #7
 8006da4:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8006da8:	4107      	asrs	r7, r0
 8006daa:	2f00      	cmp	r7, #0
 8006dac:	dd3f      	ble.n	8006e2e <__kernel_rem_pio2f+0x1ce>
 8006dae:	f04f 0e00 	mov.w	lr, #0
 8006db2:	f109 0901 	add.w	r9, r9, #1
 8006db6:	4673      	mov	r3, lr
 8006db8:	4576      	cmp	r6, lr
 8006dba:	dc6b      	bgt.n	8006e94 <__kernel_rem_pio2f+0x234>
 8006dbc:	2d00      	cmp	r5, #0
 8006dbe:	dd04      	ble.n	8006dca <__kernel_rem_pio2f+0x16a>
 8006dc0:	2d01      	cmp	r5, #1
 8006dc2:	d078      	beq.n	8006eb6 <__kernel_rem_pio2f+0x256>
 8006dc4:	2d02      	cmp	r5, #2
 8006dc6:	f000 8081 	beq.w	8006ecc <__kernel_rem_pio2f+0x26c>
 8006dca:	2f02      	cmp	r7, #2
 8006dcc:	d12f      	bne.n	8006e2e <__kernel_rem_pio2f+0x1ce>
 8006dce:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006dd2:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006dd6:	b353      	cbz	r3, 8006e2e <__kernel_rem_pio2f+0x1ce>
 8006dd8:	4628      	mov	r0, r5
 8006dda:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8006dde:	f000 fb1b 	bl	8007418 <scalbnf>
 8006de2:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8006de6:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006dea:	e020      	b.n	8006e2e <__kernel_rem_pio2f+0x1ce>
 8006dec:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006df0:	3f01      	subs	r7, #1
 8006df2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006df6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006dfa:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006dfe:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006e02:	ecac 0a01 	vstmia	ip!, {s0}
 8006e06:	ed90 0a00 	vldr	s0, [r0]
 8006e0a:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006e0e:	e799      	b.n	8006d44 <__kernel_rem_pio2f+0xe4>
 8006e10:	d105      	bne.n	8006e1e <__kernel_rem_pio2f+0x1be>
 8006e12:	1e70      	subs	r0, r6, #1
 8006e14:	ab08      	add	r3, sp, #32
 8006e16:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8006e1a:	11ff      	asrs	r7, r7, #7
 8006e1c:	e7c5      	b.n	8006daa <__kernel_rem_pio2f+0x14a>
 8006e1e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006e22:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e2a:	da31      	bge.n	8006e90 <__kernel_rem_pio2f+0x230>
 8006e2c:	2700      	movs	r7, #0
 8006e2e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e36:	f040 809b 	bne.w	8006f70 <__kernel_rem_pio2f+0x310>
 8006e3a:	1e74      	subs	r4, r6, #1
 8006e3c:	46a4      	mov	ip, r4
 8006e3e:	2000      	movs	r0, #0
 8006e40:	45d4      	cmp	ip, sl
 8006e42:	da4a      	bge.n	8006eda <__kernel_rem_pio2f+0x27a>
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d07a      	beq.n	8006f3e <__kernel_rem_pio2f+0x2de>
 8006e48:	ab08      	add	r3, sp, #32
 8006e4a:	3d08      	subs	r5, #8
 8006e4c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f000 8081 	beq.w	8006f58 <__kernel_rem_pio2f+0x2f8>
 8006e56:	4628      	mov	r0, r5
 8006e58:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006e5c:	00a5      	lsls	r5, r4, #2
 8006e5e:	f000 fadb 	bl	8007418 <scalbnf>
 8006e62:	aa44      	add	r2, sp, #272	; 0x110
 8006e64:	1d2b      	adds	r3, r5, #4
 8006e66:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8006f68 <__kernel_rem_pio2f+0x308>
 8006e6a:	18d1      	adds	r1, r2, r3
 8006e6c:	4622      	mov	r2, r4
 8006e6e:	2a00      	cmp	r2, #0
 8006e70:	f280 80ae 	bge.w	8006fd0 <__kernel_rem_pio2f+0x370>
 8006e74:	4622      	mov	r2, r4
 8006e76:	2a00      	cmp	r2, #0
 8006e78:	f2c0 80cc 	blt.w	8007014 <__kernel_rem_pio2f+0x3b4>
 8006e7c:	a944      	add	r1, sp, #272	; 0x110
 8006e7e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8006e82:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8006f60 <__kernel_rem_pio2f+0x300>
 8006e86:	eddf 7a39 	vldr	s15, [pc, #228]	; 8006f6c <__kernel_rem_pio2f+0x30c>
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	1aa1      	subs	r1, r4, r2
 8006e8e:	e0b6      	b.n	8006ffe <__kernel_rem_pio2f+0x39e>
 8006e90:	2702      	movs	r7, #2
 8006e92:	e78c      	b.n	8006dae <__kernel_rem_pio2f+0x14e>
 8006e94:	6820      	ldr	r0, [r4, #0]
 8006e96:	b94b      	cbnz	r3, 8006eac <__kernel_rem_pio2f+0x24c>
 8006e98:	b118      	cbz	r0, 8006ea2 <__kernel_rem_pio2f+0x242>
 8006e9a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8006e9e:	6020      	str	r0, [r4, #0]
 8006ea0:	2001      	movs	r0, #1
 8006ea2:	f10e 0e01 	add.w	lr, lr, #1
 8006ea6:	3404      	adds	r4, #4
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	e785      	b.n	8006db8 <__kernel_rem_pio2f+0x158>
 8006eac:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8006eb0:	6020      	str	r0, [r4, #0]
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	e7f5      	b.n	8006ea2 <__kernel_rem_pio2f+0x242>
 8006eb6:	1e74      	subs	r4, r6, #1
 8006eb8:	a808      	add	r0, sp, #32
 8006eba:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8006ebe:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006ec2:	f10d 0c20 	add.w	ip, sp, #32
 8006ec6:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8006eca:	e77e      	b.n	8006dca <__kernel_rem_pio2f+0x16a>
 8006ecc:	1e74      	subs	r4, r6, #1
 8006ece:	a808      	add	r0, sp, #32
 8006ed0:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8006ed4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8006ed8:	e7f3      	b.n	8006ec2 <__kernel_rem_pio2f+0x262>
 8006eda:	ab08      	add	r3, sp, #32
 8006edc:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8006ee0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006ee4:	4318      	orrs	r0, r3
 8006ee6:	e7ab      	b.n	8006e40 <__kernel_rem_pio2f+0x1e0>
 8006ee8:	f10c 0c01 	add.w	ip, ip, #1
 8006eec:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8006ef0:	2c00      	cmp	r4, #0
 8006ef2:	d0f9      	beq.n	8006ee8 <__kernel_rem_pio2f+0x288>
 8006ef4:	9b05      	ldr	r3, [sp, #20]
 8006ef6:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8006efa:	eb0d 0003 	add.w	r0, sp, r3
 8006efe:	9b01      	ldr	r3, [sp, #4]
 8006f00:	18f4      	adds	r4, r6, r3
 8006f02:	ab1c      	add	r3, sp, #112	; 0x70
 8006f04:	1c77      	adds	r7, r6, #1
 8006f06:	384c      	subs	r0, #76	; 0x4c
 8006f08:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006f0c:	4466      	add	r6, ip
 8006f0e:	42be      	cmp	r6, r7
 8006f10:	f6ff af0b 	blt.w	8006d2a <__kernel_rem_pio2f+0xca>
 8006f14:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8006f18:	f8dd e008 	ldr.w	lr, [sp, #8]
 8006f1c:	ee07 3a90 	vmov	s15, r3
 8006f20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f24:	f04f 0c00 	mov.w	ip, #0
 8006f28:	ece4 7a01 	vstmia	r4!, {s15}
 8006f2c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8006f6c <__kernel_rem_pio2f+0x30c>
 8006f30:	46a1      	mov	r9, r4
 8006f32:	458c      	cmp	ip, r1
 8006f34:	dd07      	ble.n	8006f46 <__kernel_rem_pio2f+0x2e6>
 8006f36:	ece0 7a01 	vstmia	r0!, {s15}
 8006f3a:	3701      	adds	r7, #1
 8006f3c:	e7e7      	b.n	8006f0e <__kernel_rem_pio2f+0x2ae>
 8006f3e:	9804      	ldr	r0, [sp, #16]
 8006f40:	f04f 0c01 	mov.w	ip, #1
 8006f44:	e7d2      	b.n	8006eec <__kernel_rem_pio2f+0x28c>
 8006f46:	ecfe 6a01 	vldmia	lr!, {s13}
 8006f4a:	ed39 7a01 	vldmdb	r9!, {s14}
 8006f4e:	f10c 0c01 	add.w	ip, ip, #1
 8006f52:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006f56:	e7ec      	b.n	8006f32 <__kernel_rem_pio2f+0x2d2>
 8006f58:	3c01      	subs	r4, #1
 8006f5a:	e775      	b.n	8006e48 <__kernel_rem_pio2f+0x1e8>
 8006f5c:	08007938 	.word	0x08007938
 8006f60:	0800790c 	.word	0x0800790c
 8006f64:	43800000 	.word	0x43800000
 8006f68:	3b800000 	.word	0x3b800000
 8006f6c:	00000000 	.word	0x00000000
 8006f70:	9b03      	ldr	r3, [sp, #12]
 8006f72:	eeb0 0a48 	vmov.f32	s0, s16
 8006f76:	1a98      	subs	r0, r3, r2
 8006f78:	f000 fa4e 	bl	8007418 <scalbnf>
 8006f7c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8006f64 <__kernel_rem_pio2f+0x304>
 8006f80:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8006f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f88:	db19      	blt.n	8006fbe <__kernel_rem_pio2f+0x35e>
 8006f8a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8006f68 <__kernel_rem_pio2f+0x308>
 8006f8e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006f92:	aa08      	add	r2, sp, #32
 8006f94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f98:	1c74      	adds	r4, r6, #1
 8006f9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f9e:	3508      	adds	r5, #8
 8006fa0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8006fa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006fa8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006fac:	ee10 3a10 	vmov	r3, s0
 8006fb0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8006fb4:	ee17 3a90 	vmov	r3, s15
 8006fb8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8006fbc:	e74b      	b.n	8006e56 <__kernel_rem_pio2f+0x1f6>
 8006fbe:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006fc2:	aa08      	add	r2, sp, #32
 8006fc4:	ee10 3a10 	vmov	r3, s0
 8006fc8:	4634      	mov	r4, r6
 8006fca:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8006fce:	e742      	b.n	8006e56 <__kernel_rem_pio2f+0x1f6>
 8006fd0:	a808      	add	r0, sp, #32
 8006fd2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8006fd6:	9001      	str	r0, [sp, #4]
 8006fd8:	ee07 0a90 	vmov	s15, r0
 8006fdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006fe0:	3a01      	subs	r2, #1
 8006fe2:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006fe6:	ee20 0a07 	vmul.f32	s0, s0, s14
 8006fea:	ed61 7a01 	vstmdb	r1!, {s15}
 8006fee:	e73e      	b.n	8006e6e <__kernel_rem_pio2f+0x20e>
 8006ff0:	ecfc 6a01 	vldmia	ip!, {s13}
 8006ff4:	ecb6 7a01 	vldmia	r6!, {s14}
 8006ff8:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006ffc:	3001      	adds	r0, #1
 8006ffe:	4550      	cmp	r0, sl
 8007000:	dc01      	bgt.n	8007006 <__kernel_rem_pio2f+0x3a6>
 8007002:	4288      	cmp	r0, r1
 8007004:	ddf4      	ble.n	8006ff0 <__kernel_rem_pio2f+0x390>
 8007006:	a858      	add	r0, sp, #352	; 0x160
 8007008:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800700c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8007010:	3a01      	subs	r2, #1
 8007012:	e730      	b.n	8006e76 <__kernel_rem_pio2f+0x216>
 8007014:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8007016:	2a02      	cmp	r2, #2
 8007018:	dc09      	bgt.n	800702e <__kernel_rem_pio2f+0x3ce>
 800701a:	2a00      	cmp	r2, #0
 800701c:	dc2a      	bgt.n	8007074 <__kernel_rem_pio2f+0x414>
 800701e:	d043      	beq.n	80070a8 <__kernel_rem_pio2f+0x448>
 8007020:	f009 0007 	and.w	r0, r9, #7
 8007024:	b059      	add	sp, #356	; 0x164
 8007026:	ecbd 8b04 	vpop	{d8-d9}
 800702a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800702e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8007030:	2b03      	cmp	r3, #3
 8007032:	d1f5      	bne.n	8007020 <__kernel_rem_pio2f+0x3c0>
 8007034:	ab30      	add	r3, sp, #192	; 0xc0
 8007036:	442b      	add	r3, r5
 8007038:	461a      	mov	r2, r3
 800703a:	4619      	mov	r1, r3
 800703c:	4620      	mov	r0, r4
 800703e:	2800      	cmp	r0, #0
 8007040:	f1a1 0104 	sub.w	r1, r1, #4
 8007044:	dc51      	bgt.n	80070ea <__kernel_rem_pio2f+0x48a>
 8007046:	4621      	mov	r1, r4
 8007048:	2901      	cmp	r1, #1
 800704a:	f1a2 0204 	sub.w	r2, r2, #4
 800704e:	dc5c      	bgt.n	800710a <__kernel_rem_pio2f+0x4aa>
 8007050:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8006f6c <__kernel_rem_pio2f+0x30c>
 8007054:	3304      	adds	r3, #4
 8007056:	2c01      	cmp	r4, #1
 8007058:	dc67      	bgt.n	800712a <__kernel_rem_pio2f+0x4ca>
 800705a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800705e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8007062:	2f00      	cmp	r7, #0
 8007064:	d167      	bne.n	8007136 <__kernel_rem_pio2f+0x4d6>
 8007066:	edc8 6a00 	vstr	s13, [r8]
 800706a:	ed88 7a01 	vstr	s14, [r8, #4]
 800706e:	edc8 7a02 	vstr	s15, [r8, #8]
 8007072:	e7d5      	b.n	8007020 <__kernel_rem_pio2f+0x3c0>
 8007074:	aa30      	add	r2, sp, #192	; 0xc0
 8007076:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8006f6c <__kernel_rem_pio2f+0x30c>
 800707a:	4413      	add	r3, r2
 800707c:	4622      	mov	r2, r4
 800707e:	2a00      	cmp	r2, #0
 8007080:	da24      	bge.n	80070cc <__kernel_rem_pio2f+0x46c>
 8007082:	b34f      	cbz	r7, 80070d8 <__kernel_rem_pio2f+0x478>
 8007084:	eef1 7a47 	vneg.f32	s15, s14
 8007088:	edc8 7a00 	vstr	s15, [r8]
 800708c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8007090:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007094:	aa31      	add	r2, sp, #196	; 0xc4
 8007096:	2301      	movs	r3, #1
 8007098:	429c      	cmp	r4, r3
 800709a:	da20      	bge.n	80070de <__kernel_rem_pio2f+0x47e>
 800709c:	b10f      	cbz	r7, 80070a2 <__kernel_rem_pio2f+0x442>
 800709e:	eef1 7a67 	vneg.f32	s15, s15
 80070a2:	edc8 7a01 	vstr	s15, [r8, #4]
 80070a6:	e7bb      	b.n	8007020 <__kernel_rem_pio2f+0x3c0>
 80070a8:	aa30      	add	r2, sp, #192	; 0xc0
 80070aa:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8006f6c <__kernel_rem_pio2f+0x30c>
 80070ae:	4413      	add	r3, r2
 80070b0:	2c00      	cmp	r4, #0
 80070b2:	da05      	bge.n	80070c0 <__kernel_rem_pio2f+0x460>
 80070b4:	b10f      	cbz	r7, 80070ba <__kernel_rem_pio2f+0x45a>
 80070b6:	eef1 7a67 	vneg.f32	s15, s15
 80070ba:	edc8 7a00 	vstr	s15, [r8]
 80070be:	e7af      	b.n	8007020 <__kernel_rem_pio2f+0x3c0>
 80070c0:	ed33 7a01 	vldmdb	r3!, {s14}
 80070c4:	3c01      	subs	r4, #1
 80070c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80070ca:	e7f1      	b.n	80070b0 <__kernel_rem_pio2f+0x450>
 80070cc:	ed73 7a01 	vldmdb	r3!, {s15}
 80070d0:	3a01      	subs	r2, #1
 80070d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070d6:	e7d2      	b.n	800707e <__kernel_rem_pio2f+0x41e>
 80070d8:	eef0 7a47 	vmov.f32	s15, s14
 80070dc:	e7d4      	b.n	8007088 <__kernel_rem_pio2f+0x428>
 80070de:	ecb2 7a01 	vldmia	r2!, {s14}
 80070e2:	3301      	adds	r3, #1
 80070e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80070e8:	e7d6      	b.n	8007098 <__kernel_rem_pio2f+0x438>
 80070ea:	edd1 7a00 	vldr	s15, [r1]
 80070ee:	edd1 6a01 	vldr	s13, [r1, #4]
 80070f2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80070f6:	3801      	subs	r0, #1
 80070f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80070fc:	ed81 7a00 	vstr	s14, [r1]
 8007100:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007104:	edc1 7a01 	vstr	s15, [r1, #4]
 8007108:	e799      	b.n	800703e <__kernel_rem_pio2f+0x3de>
 800710a:	edd2 7a00 	vldr	s15, [r2]
 800710e:	edd2 6a01 	vldr	s13, [r2, #4]
 8007112:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007116:	3901      	subs	r1, #1
 8007118:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800711c:	ed82 7a00 	vstr	s14, [r2]
 8007120:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007124:	edc2 7a01 	vstr	s15, [r2, #4]
 8007128:	e78e      	b.n	8007048 <__kernel_rem_pio2f+0x3e8>
 800712a:	ed33 7a01 	vldmdb	r3!, {s14}
 800712e:	3c01      	subs	r4, #1
 8007130:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007134:	e78f      	b.n	8007056 <__kernel_rem_pio2f+0x3f6>
 8007136:	eef1 6a66 	vneg.f32	s13, s13
 800713a:	eeb1 7a47 	vneg.f32	s14, s14
 800713e:	edc8 6a00 	vstr	s13, [r8]
 8007142:	ed88 7a01 	vstr	s14, [r8, #4]
 8007146:	eef1 7a67 	vneg.f32	s15, s15
 800714a:	e790      	b.n	800706e <__kernel_rem_pio2f+0x40e>

0800714c <__kernel_sinf>:
 800714c:	ee10 3a10 	vmov	r3, s0
 8007150:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007154:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007158:	da04      	bge.n	8007164 <__kernel_sinf+0x18>
 800715a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800715e:	ee17 3a90 	vmov	r3, s15
 8007162:	b35b      	cbz	r3, 80071bc <__kernel_sinf+0x70>
 8007164:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007168:	eddf 7a15 	vldr	s15, [pc, #84]	; 80071c0 <__kernel_sinf+0x74>
 800716c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80071c4 <__kernel_sinf+0x78>
 8007170:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007174:	eddf 7a14 	vldr	s15, [pc, #80]	; 80071c8 <__kernel_sinf+0x7c>
 8007178:	eee6 7a07 	vfma.f32	s15, s12, s14
 800717c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80071cc <__kernel_sinf+0x80>
 8007180:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007184:	eddf 7a12 	vldr	s15, [pc, #72]	; 80071d0 <__kernel_sinf+0x84>
 8007188:	ee60 6a07 	vmul.f32	s13, s0, s14
 800718c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007190:	b930      	cbnz	r0, 80071a0 <__kernel_sinf+0x54>
 8007192:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80071d4 <__kernel_sinf+0x88>
 8007196:	eea7 6a27 	vfma.f32	s12, s14, s15
 800719a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800719e:	4770      	bx	lr
 80071a0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80071a4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80071a8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80071ac:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80071b0:	eddf 7a09 	vldr	s15, [pc, #36]	; 80071d8 <__kernel_sinf+0x8c>
 80071b4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80071b8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80071bc:	4770      	bx	lr
 80071be:	bf00      	nop
 80071c0:	2f2ec9d3 	.word	0x2f2ec9d3
 80071c4:	b2d72f34 	.word	0xb2d72f34
 80071c8:	3638ef1b 	.word	0x3638ef1b
 80071cc:	b9500d01 	.word	0xb9500d01
 80071d0:	3c088889 	.word	0x3c088889
 80071d4:	be2aaaab 	.word	0xbe2aaaab
 80071d8:	3e2aaaab 	.word	0x3e2aaaab

080071dc <atanf>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	ee10 5a10 	vmov	r5, s0
 80071e2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80071e6:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80071ea:	eef0 7a40 	vmov.f32	s15, s0
 80071ee:	db10      	blt.n	8007212 <atanf+0x36>
 80071f0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80071f4:	dd04      	ble.n	8007200 <atanf+0x24>
 80071f6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80071fa:	eeb0 0a67 	vmov.f32	s0, s15
 80071fe:	bd38      	pop	{r3, r4, r5, pc}
 8007200:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8007338 <atanf+0x15c>
 8007204:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800733c <atanf+0x160>
 8007208:	2d00      	cmp	r5, #0
 800720a:	bfd8      	it	le
 800720c:	eef0 7a40 	vmovle.f32	s15, s0
 8007210:	e7f3      	b.n	80071fa <atanf+0x1e>
 8007212:	4b4b      	ldr	r3, [pc, #300]	; (8007340 <atanf+0x164>)
 8007214:	429c      	cmp	r4, r3
 8007216:	dc10      	bgt.n	800723a <atanf+0x5e>
 8007218:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800721c:	da0a      	bge.n	8007234 <atanf+0x58>
 800721e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007344 <atanf+0x168>
 8007222:	ee30 7a07 	vadd.f32	s14, s0, s14
 8007226:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800722a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800722e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007232:	dce2      	bgt.n	80071fa <atanf+0x1e>
 8007234:	f04f 33ff 	mov.w	r3, #4294967295
 8007238:	e013      	b.n	8007262 <atanf+0x86>
 800723a:	f000 f8a3 	bl	8007384 <fabsf>
 800723e:	4b42      	ldr	r3, [pc, #264]	; (8007348 <atanf+0x16c>)
 8007240:	429c      	cmp	r4, r3
 8007242:	dc4f      	bgt.n	80072e4 <atanf+0x108>
 8007244:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8007248:	429c      	cmp	r4, r3
 800724a:	dc41      	bgt.n	80072d0 <atanf+0xf4>
 800724c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007250:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007254:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007258:	2300      	movs	r3, #0
 800725a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800725e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8007268:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800734c <atanf+0x170>
 800726c:	eddf 5a38 	vldr	s11, [pc, #224]	; 8007350 <atanf+0x174>
 8007270:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8007354 <atanf+0x178>
 8007274:	ee66 6a06 	vmul.f32	s13, s12, s12
 8007278:	eee6 5a87 	vfma.f32	s11, s13, s14
 800727c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8007358 <atanf+0x17c>
 8007280:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007284:	eddf 5a35 	vldr	s11, [pc, #212]	; 800735c <atanf+0x180>
 8007288:	eee7 5a26 	vfma.f32	s11, s14, s13
 800728c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007360 <atanf+0x184>
 8007290:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007294:	eddf 5a33 	vldr	s11, [pc, #204]	; 8007364 <atanf+0x188>
 8007298:	eee7 5a26 	vfma.f32	s11, s14, s13
 800729c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8007368 <atanf+0x18c>
 80072a0:	eea6 5a87 	vfma.f32	s10, s13, s14
 80072a4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800736c <atanf+0x190>
 80072a8:	eea5 7a26 	vfma.f32	s14, s10, s13
 80072ac:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8007370 <atanf+0x194>
 80072b0:	eea7 5a26 	vfma.f32	s10, s14, s13
 80072b4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8007374 <atanf+0x198>
 80072b8:	eea5 7a26 	vfma.f32	s14, s10, s13
 80072bc:	ee27 7a26 	vmul.f32	s14, s14, s13
 80072c0:	eea5 7a86 	vfma.f32	s14, s11, s12
 80072c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80072c8:	d121      	bne.n	800730e <atanf+0x132>
 80072ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072ce:	e794      	b.n	80071fa <atanf+0x1e>
 80072d0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80072d4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80072d8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80072dc:	2301      	movs	r3, #1
 80072de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80072e2:	e7be      	b.n	8007262 <atanf+0x86>
 80072e4:	4b24      	ldr	r3, [pc, #144]	; (8007378 <atanf+0x19c>)
 80072e6:	429c      	cmp	r4, r3
 80072e8:	dc0b      	bgt.n	8007302 <atanf+0x126>
 80072ea:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80072ee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80072f2:	eea0 7a27 	vfma.f32	s14, s0, s15
 80072f6:	2302      	movs	r3, #2
 80072f8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80072fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007300:	e7af      	b.n	8007262 <atanf+0x86>
 8007302:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007306:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800730a:	2303      	movs	r3, #3
 800730c:	e7a9      	b.n	8007262 <atanf+0x86>
 800730e:	4a1b      	ldr	r2, [pc, #108]	; (800737c <atanf+0x1a0>)
 8007310:	491b      	ldr	r1, [pc, #108]	; (8007380 <atanf+0x1a4>)
 8007312:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007316:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800731a:	ed93 0a00 	vldr	s0, [r3]
 800731e:	ee37 7a40 	vsub.f32	s14, s14, s0
 8007322:	ed92 0a00 	vldr	s0, [r2]
 8007326:	ee77 7a67 	vsub.f32	s15, s14, s15
 800732a:	2d00      	cmp	r5, #0
 800732c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007330:	bfb8      	it	lt
 8007332:	eef1 7a67 	vneglt.f32	s15, s15
 8007336:	e760      	b.n	80071fa <atanf+0x1e>
 8007338:	3fc90fdb 	.word	0x3fc90fdb
 800733c:	bfc90fdb 	.word	0xbfc90fdb
 8007340:	3edfffff 	.word	0x3edfffff
 8007344:	7149f2ca 	.word	0x7149f2ca
 8007348:	3f97ffff 	.word	0x3f97ffff
 800734c:	3c8569d7 	.word	0x3c8569d7
 8007350:	3d4bda59 	.word	0x3d4bda59
 8007354:	bd6ef16b 	.word	0xbd6ef16b
 8007358:	3d886b35 	.word	0x3d886b35
 800735c:	3dba2e6e 	.word	0x3dba2e6e
 8007360:	3e124925 	.word	0x3e124925
 8007364:	3eaaaaab 	.word	0x3eaaaaab
 8007368:	bd15a221 	.word	0xbd15a221
 800736c:	bd9d8795 	.word	0xbd9d8795
 8007370:	bde38e38 	.word	0xbde38e38
 8007374:	be4ccccd 	.word	0xbe4ccccd
 8007378:	401bffff 	.word	0x401bffff
 800737c:	08007944 	.word	0x08007944
 8007380:	08007954 	.word	0x08007954

08007384 <fabsf>:
 8007384:	ee10 3a10 	vmov	r3, s0
 8007388:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800738c:	ee00 3a10 	vmov	s0, r3
 8007390:	4770      	bx	lr
	...

08007394 <floorf>:
 8007394:	ee10 3a10 	vmov	r3, s0
 8007398:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800739c:	3a7f      	subs	r2, #127	; 0x7f
 800739e:	2a16      	cmp	r2, #22
 80073a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80073a4:	dc2a      	bgt.n	80073fc <floorf+0x68>
 80073a6:	2a00      	cmp	r2, #0
 80073a8:	da11      	bge.n	80073ce <floorf+0x3a>
 80073aa:	eddf 7a18 	vldr	s15, [pc, #96]	; 800740c <floorf+0x78>
 80073ae:	ee30 0a27 	vadd.f32	s0, s0, s15
 80073b2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80073b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073ba:	dd05      	ble.n	80073c8 <floorf+0x34>
 80073bc:	2b00      	cmp	r3, #0
 80073be:	da23      	bge.n	8007408 <floorf+0x74>
 80073c0:	4a13      	ldr	r2, [pc, #76]	; (8007410 <floorf+0x7c>)
 80073c2:	2900      	cmp	r1, #0
 80073c4:	bf18      	it	ne
 80073c6:	4613      	movne	r3, r2
 80073c8:	ee00 3a10 	vmov	s0, r3
 80073cc:	4770      	bx	lr
 80073ce:	4911      	ldr	r1, [pc, #68]	; (8007414 <floorf+0x80>)
 80073d0:	4111      	asrs	r1, r2
 80073d2:	420b      	tst	r3, r1
 80073d4:	d0fa      	beq.n	80073cc <floorf+0x38>
 80073d6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800740c <floorf+0x78>
 80073da:	ee30 0a27 	vadd.f32	s0, s0, s15
 80073de:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80073e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073e6:	ddef      	ble.n	80073c8 <floorf+0x34>
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	bfbe      	ittt	lt
 80073ec:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80073f0:	fa40 f202 	asrlt.w	r2, r0, r2
 80073f4:	189b      	addlt	r3, r3, r2
 80073f6:	ea23 0301 	bic.w	r3, r3, r1
 80073fa:	e7e5      	b.n	80073c8 <floorf+0x34>
 80073fc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007400:	d3e4      	bcc.n	80073cc <floorf+0x38>
 8007402:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007406:	4770      	bx	lr
 8007408:	2300      	movs	r3, #0
 800740a:	e7dd      	b.n	80073c8 <floorf+0x34>
 800740c:	7149f2ca 	.word	0x7149f2ca
 8007410:	bf800000 	.word	0xbf800000
 8007414:	007fffff 	.word	0x007fffff

08007418 <scalbnf>:
 8007418:	ee10 3a10 	vmov	r3, s0
 800741c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8007420:	d025      	beq.n	800746e <scalbnf+0x56>
 8007422:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8007426:	d302      	bcc.n	800742e <scalbnf+0x16>
 8007428:	ee30 0a00 	vadd.f32	s0, s0, s0
 800742c:	4770      	bx	lr
 800742e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8007432:	d122      	bne.n	800747a <scalbnf+0x62>
 8007434:	4b2a      	ldr	r3, [pc, #168]	; (80074e0 <scalbnf+0xc8>)
 8007436:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80074e4 <scalbnf+0xcc>
 800743a:	4298      	cmp	r0, r3
 800743c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007440:	db16      	blt.n	8007470 <scalbnf+0x58>
 8007442:	ee10 3a10 	vmov	r3, s0
 8007446:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800744a:	3a19      	subs	r2, #25
 800744c:	4402      	add	r2, r0
 800744e:	2afe      	cmp	r2, #254	; 0xfe
 8007450:	dd15      	ble.n	800747e <scalbnf+0x66>
 8007452:	ee10 3a10 	vmov	r3, s0
 8007456:	eddf 7a24 	vldr	s15, [pc, #144]	; 80074e8 <scalbnf+0xd0>
 800745a:	eddf 6a24 	vldr	s13, [pc, #144]	; 80074ec <scalbnf+0xd4>
 800745e:	2b00      	cmp	r3, #0
 8007460:	eeb0 7a67 	vmov.f32	s14, s15
 8007464:	bfb8      	it	lt
 8007466:	eef0 7a66 	vmovlt.f32	s15, s13
 800746a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800746e:	4770      	bx	lr
 8007470:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80074f0 <scalbnf+0xd8>
 8007474:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007478:	4770      	bx	lr
 800747a:	0dd2      	lsrs	r2, r2, #23
 800747c:	e7e6      	b.n	800744c <scalbnf+0x34>
 800747e:	2a00      	cmp	r2, #0
 8007480:	dd06      	ble.n	8007490 <scalbnf+0x78>
 8007482:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007486:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800748a:	ee00 3a10 	vmov	s0, r3
 800748e:	4770      	bx	lr
 8007490:	f112 0f16 	cmn.w	r2, #22
 8007494:	da1a      	bge.n	80074cc <scalbnf+0xb4>
 8007496:	f24c 3350 	movw	r3, #50000	; 0xc350
 800749a:	4298      	cmp	r0, r3
 800749c:	ee10 3a10 	vmov	r3, s0
 80074a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074a4:	dd0a      	ble.n	80074bc <scalbnf+0xa4>
 80074a6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80074e8 <scalbnf+0xd0>
 80074aa:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80074ec <scalbnf+0xd4>
 80074ae:	eef0 7a40 	vmov.f32	s15, s0
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	bf18      	it	ne
 80074b6:	eeb0 0a47 	vmovne.f32	s0, s14
 80074ba:	e7db      	b.n	8007474 <scalbnf+0x5c>
 80074bc:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80074f0 <scalbnf+0xd8>
 80074c0:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80074f4 <scalbnf+0xdc>
 80074c4:	eef0 7a40 	vmov.f32	s15, s0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	e7f3      	b.n	80074b4 <scalbnf+0x9c>
 80074cc:	3219      	adds	r2, #25
 80074ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80074d2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80074d6:	eddf 7a08 	vldr	s15, [pc, #32]	; 80074f8 <scalbnf+0xe0>
 80074da:	ee07 3a10 	vmov	s14, r3
 80074de:	e7c4      	b.n	800746a <scalbnf+0x52>
 80074e0:	ffff3cb0 	.word	0xffff3cb0
 80074e4:	4c000000 	.word	0x4c000000
 80074e8:	7149f2ca 	.word	0x7149f2ca
 80074ec:	f149f2ca 	.word	0xf149f2ca
 80074f0:	0da24260 	.word	0x0da24260
 80074f4:	8da24260 	.word	0x8da24260
 80074f8:	33000000 	.word	0x33000000

080074fc <_init>:
 80074fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fe:	bf00      	nop
 8007500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007502:	bc08      	pop	{r3}
 8007504:	469e      	mov	lr, r3
 8007506:	4770      	bx	lr

08007508 <_fini>:
 8007508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750a:	bf00      	nop
 800750c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800750e:	bc08      	pop	{r3}
 8007510:	469e      	mov	lr, r3
 8007512:	4770      	bx	lr
