{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:41:53 2014 " "Info: Processing started: Wed Mar 19 15:41:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SCR -c SCR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCR -c SCR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register BUFFER_SCR\[5\] register STATUS.1001 116.8 MHz 8.562 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 116.8 MHz between source register \"BUFFER_SCR\[5\]\" and destination register \"STATUS.1001\" (period= 8.562 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.305 ns + Longest register register " "Info: + Longest register to register delay is 8.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BUFFER_SCR\[5\] 1 REG LCFF_X24_Y7_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 8; REG Node = 'BUFFER_SCR\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUFFER_SCR[5] } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.370 ns) 1.922 ns Equal6~116 2 COMB LCCOMB_X25_Y6_N24 2 " "Info: 2: + IC(1.552 ns) + CELL(0.370 ns) = 1.922 ns; Loc. = LCCOMB_X25_Y6_N24; Fanout = 2; COMB Node = 'Equal6~116'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { BUFFER_SCR[5] Equal6~116 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.614 ns) 2.934 ns Equal6~118 3 COMB LCCOMB_X25_Y6_N0 1 " "Info: 3: + IC(0.398 ns) + CELL(0.614 ns) = 2.934 ns; Loc. = LCCOMB_X25_Y6_N0; Fanout = 1; COMB Node = 'Equal6~118'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { Equal6~116 Equal6~118 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.206 ns) 4.658 ns Equal6~119 4 COMB LCCOMB_X25_Y5_N26 2 " "Info: 4: + IC(1.518 ns) + CELL(0.206 ns) = 4.658 ns; Loc. = LCCOMB_X25_Y5_N26; Fanout = 2; COMB Node = 'Equal6~119'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { Equal6~118 Equal6~119 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.529 ns) 5.572 ns STATUS~745 5 COMB LCCOMB_X25_Y5_N16 1 " "Info: 5: + IC(0.385 ns) + CELL(0.529 ns) = 5.572 ns; Loc. = LCCOMB_X25_Y5_N16; Fanout = 1; COMB Node = 'STATUS~745'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { Equal6~119 STATUS~745 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.370 ns) 6.307 ns STATUS~746 6 COMB LCCOMB_X25_Y5_N18 3 " "Info: 6: + IC(0.365 ns) + CELL(0.370 ns) = 6.307 ns; Loc. = LCCOMB_X25_Y5_N18; Fanout = 3; COMB Node = 'STATUS~746'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { STATUS~745 STATUS~746 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 6.877 ns STATUS~748 7 COMB LCCOMB_X25_Y5_N12 10 " "Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 6.877 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 10; COMB Node = 'STATUS~748'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { STATUS~746 STATUS~748 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.206 ns) 8.197 ns STATUS~756 8 COMB LCCOMB_X22_Y5_N16 1 " "Info: 8: + IC(1.114 ns) + CELL(0.206 ns) = 8.197 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 1; COMB Node = 'STATUS~756'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { STATUS~748 STATUS~756 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.305 ns STATUS.1001 9 REG LCFF_X22_Y5_N17 3 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 8.305 ns; Loc. = LCFF_X22_Y5_N17; Fanout = 3; REG Node = 'STATUS.1001'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { STATUS~756 STATUS.1001 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.609 ns ( 31.41 % ) " "Info: Total cell delay = 2.609 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 68.59 % ) " "Info: Total interconnect delay = 5.696 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.305 ns" { BUFFER_SCR[5] Equal6~116 Equal6~118 Equal6~119 STATUS~745 STATUS~746 STATUS~748 STATUS~756 STATUS.1001 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.305 ns" { BUFFER_SCR[5] {} Equal6~116 {} Equal6~118 {} Equal6~119 {} STATUS~745 {} STATUS~746 {} STATUS~748 {} STATUS~756 {} STATUS.1001 {} } { 0.000ns 1.552ns 0.398ns 1.518ns 0.385ns 0.365ns 0.364ns 1.114ns 0.000ns } { 0.000ns 0.370ns 0.614ns 0.206ns 0.529ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.744 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns STATUS.1001 3 REG LCFF_X22_Y5_N17 3 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X22_Y5_N17; Fanout = 3; REG Node = 'STATUS.1001'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { CLK~clkctrl STATUS.1001 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl STATUS.1001 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STATUS.1001 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.737 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns BUFFER_SCR\[5\] 3 REG LCFF_X24_Y7_N23 8 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X24_Y7_N23; Fanout = 8; REG Node = 'BUFFER_SCR\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK~clkctrl BUFFER_SCR[5] } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK CLK~clkctrl BUFFER_SCR[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BUFFER_SCR[5] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl STATUS.1001 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STATUS.1001 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK CLK~clkctrl BUFFER_SCR[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BUFFER_SCR[5] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.305 ns" { BUFFER_SCR[5] Equal6~116 Equal6~118 Equal6~119 STATUS~745 STATUS~746 STATUS~748 STATUS~756 STATUS.1001 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.305 ns" { BUFFER_SCR[5] {} Equal6~116 {} Equal6~118 {} Equal6~119 {} STATUS~745 {} STATUS~746 {} STATUS~748 {} STATUS~756 {} STATUS.1001 {} } { 0.000ns 1.552ns 0.398ns 1.518ns 0.385ns 0.365ns 0.364ns 1.114ns 0.000ns } { 0.000ns 0.370ns 0.614ns 0.206ns 0.529ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl STATUS.1001 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STATUS.1001 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK CLK~clkctrl BUFFER_SCR[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BUFFER_SCR[5] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "BUFFER_SCR\[6\] ctrl CLK 7.297 ns register " "Info: tsu for register \"BUFFER_SCR\[6\]\" (data pin = \"ctrl\", clock pin = \"CLK\") is 7.297 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.074 ns + Longest pin register " "Info: + Longest pin to register delay is 10.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns ctrl 1 PIN PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 15; PIN Node = 'ctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.262 ns) + CELL(0.624 ns) 7.840 ns BUFFER_SCR\[1\]~470 2 COMB LCCOMB_X22_Y6_N12 20 " "Info: 2: + IC(6.262 ns) + CELL(0.624 ns) = 7.840 ns; Loc. = LCCOMB_X22_Y6_N12; Fanout = 20; COMB Node = 'BUFFER_SCR\[1\]~470'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.886 ns" { ctrl BUFFER_SCR[1]~470 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.822 ns) 10.074 ns BUFFER_SCR\[6\] 3 REG LCFF_X24_Y7_N25 7 " "Info: 3: + IC(1.412 ns) + CELL(0.822 ns) = 10.074 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 7; REG Node = 'BUFFER_SCR\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.234 ns" { BUFFER_SCR[1]~470 BUFFER_SCR[6] } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 23.82 % ) " "Info: Total cell delay = 2.400 ns ( 23.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.674 ns ( 76.18 % ) " "Info: Total interconnect delay = 7.674 ns ( 76.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.074 ns" { ctrl BUFFER_SCR[1]~470 BUFFER_SCR[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.074 ns" { ctrl {} ctrl~combout {} BUFFER_SCR[1]~470 {} BUFFER_SCR[6] {} } { 0.000ns 0.000ns 6.262ns 1.412ns } { 0.000ns 0.954ns 0.624ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.737 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns BUFFER_SCR\[6\] 3 REG LCFF_X24_Y7_N25 7 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 7; REG Node = 'BUFFER_SCR\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK~clkctrl BUFFER_SCR[6] } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK CLK~clkctrl BUFFER_SCR[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BUFFER_SCR[6] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.074 ns" { ctrl BUFFER_SCR[1]~470 BUFFER_SCR[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.074 ns" { ctrl {} ctrl~combout {} BUFFER_SCR[1]~470 {} BUFFER_SCR[6] {} } { 0.000ns 0.000ns 6.262ns 1.412ns } { 0.000ns 0.954ns 0.624ns 0.822ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { CLK CLK~clkctrl BUFFER_SCR[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BUFFER_SCR[6] {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SCR3 SCR3~reg0 10.075 ns register " "Info: tco from clock \"CLK\" to destination pin \"SCR3\" through register \"SCR3~reg0\" is 10.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.744 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns SCR3~reg0 3 REG LCFF_X22_Y5_N29 2 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 2; REG Node = 'SCR3~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { CLK~clkctrl SCR3~reg0 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl SCR3~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SCR3~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 67 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.027 ns + Longest register pin " "Info: + Longest register to pin delay is 7.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCR3~reg0 1 REG LCFF_X22_Y5_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y5_N29; Fanout = 2; REG Node = 'SCR3~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCR3~reg0 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.781 ns) + CELL(3.246 ns) 7.027 ns SCR3 2 PIN PIN_142 0 " "Info: 2: + IC(3.781 ns) + CELL(3.246 ns) = 7.027 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'SCR3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.027 ns" { SCR3~reg0 SCR3 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 46.19 % ) " "Info: Total cell delay = 3.246 ns ( 46.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.781 ns ( 53.81 % ) " "Info: Total interconnect delay = 3.781 ns ( 53.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.027 ns" { SCR3~reg0 SCR3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.027 ns" { SCR3~reg0 {} SCR3 {} } { 0.000ns 3.781ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl SCR3~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SCR3~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.027 ns" { SCR3~reg0 SCR3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.027 ns" { SCR3~reg0 {} SCR3 {} } { 0.000ns 3.781ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "SCR6~reg0 ctrl CLK -4.483 ns register " "Info: th for register \"SCR6~reg0\" (data pin = \"ctrl\", clock pin = \"CLK\") is -4.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.732 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns SCR6~reg0 3 REG LCFF_X22_Y6_N1 2 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 2; REG Node = 'SCR6~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { CLK~clkctrl SCR6~reg0 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl SCR6~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SCR6~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 67 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.521 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns ctrl 1 PIN PIN_70 15 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 15; PIN Node = 'ctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.257 ns) + CELL(0.202 ns) 7.413 ns SCR6~49 2 COMB LCCOMB_X22_Y6_N0 1 " "Info: 2: + IC(6.257 ns) + CELL(0.202 ns) = 7.413 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'SCR6~49'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.459 ns" { ctrl SCR6~49 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.521 ns SCR6~reg0 3 REG LCFF_X22_Y6_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.521 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 2; REG Node = 'SCR6~reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SCR6~49 SCR6~reg0 } "NODE_NAME" } } { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.264 ns ( 16.81 % ) " "Info: Total cell delay = 1.264 ns ( 16.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.257 ns ( 83.19 % ) " "Info: Total interconnect delay = 6.257 ns ( 83.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { ctrl SCR6~49 SCR6~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { ctrl {} ctrl~combout {} SCR6~49 {} SCR6~reg0 {} } { 0.000ns 0.000ns 6.257ns 0.000ns } { 0.000ns 0.954ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl SCR6~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SCR6~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { ctrl SCR6~49 SCR6~reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { ctrl {} ctrl~combout {} SCR6~49 {} SCR6~reg0 {} } { 0.000ns 0.000ns 6.257ns 0.000ns } { 0.000ns 0.954ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:41:54 2014 " "Info: Processing ended: Wed Mar 19 15:41:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
