
Computer Interface Lap.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000926  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  00000926  000009ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000077  00800062  00800062  000009bc  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000009bc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000009ec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e0  00000000  00000000  00000a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001daa  00000000  00000000  00000d08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f1a  00000000  00000000  00002ab2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000116b  00000000  00000000  000039cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008e0  00000000  00000000  00004b38  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c94  00000000  00000000  00005418  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001515  00000000  00000000  000060ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000250  00000000  00000000  000075c1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 09 02 	jmp	0x412	; 0x412 <__vector_1>
   8:	0c 94 30 02 	jmp	0x460	; 0x460 <__vector_2>
   c:	0c 94 57 02 	jmp	0x4ae	; 0x4ae <__vector_3>
  10:	0c 94 58 03 	jmp	0x6b0	; 0x6b0 <__vector_4>
  14:	0c 94 96 03 	jmp	0x72c	; 0x72c <__vector_5>
  18:	0c 94 d5 03 	jmp	0x7aa	; 0x7aa <__vector_6>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 fc 03 	jmp	0x7f8	; 0x7f8 <__vector_9>
  28:	0c 94 db 02 	jmp	0x5b6	; 0x5b6 <__vector_10>
  2c:	0c 94 19 03 	jmp	0x632	; 0x632 <__vector_11>
  30:	0c 94 82 02 	jmp	0x504	; 0x504 <__vector_12>
  34:	0c 94 50 04 	jmp	0x8a0	; 0x8a0 <__vector_13>
  38:	0c 94 78 04 	jmp	0x8f0	; 0x8f0 <__vector_14>
  3c:	0c 94 87 04 	jmp	0x90e	; 0x90e <__vector_15>
  40:	0c 94 2e 01 	jmp	0x25c	; 0x25c <__vector_16>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e6 e2       	ldi	r30, 0x26	; 38
  68:	f9 e0       	ldi	r31, 0x09	; 9
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a2 36       	cpi	r26, 0x62	; 98
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a2 e6       	ldi	r26, 0x62	; 98
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a9 3d       	cpi	r26, 0xD9	; 217
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 29 01 	call	0x252	; 0x252 <main>
  8a:	0c 94 91 04 	jmp	0x922	; 0x922 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <dataHandler>:
  92:	8b 33       	cpi	r24, 0x3B	; 59
  94:	11 f4       	brne	.+4      	; 0x9a <dataHandler+0x8>
  96:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <__data_end>
  9a:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <__data_end>
  9e:	99 23       	and	r25, r25
  a0:	69 f0       	breq	.+26     	; 0xbc <dataHandler+0x2a>
  a2:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
  a6:	83 35       	cpi	r24, 0x53	; 83
  a8:	49 f4       	brne	.+18     	; 0xbc <dataHandler+0x2a>
  aa:	82 e5       	ldi	r24, 0x52	; 82
  ac:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
  b0:	8b e2       	ldi	r24, 0x2B	; 43
  b2:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
  b6:	8d e2       	ldi	r24, 0x2D	; 45
  b8:	0c 94 3f 04 	jmp	0x87e	; 0x87e <UART_vSendData>
  bc:	83 32       	cpi	r24, 0x23	; 35
  be:	19 f4       	brne	.+6      	; 0xc6 <dataHandler+0x34>
  c0:	81 e0       	ldi	r24, 0x01	; 1
  c2:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
  c6:	08 95       	ret

000000c8 <toHex>:
  c8:	cf 93       	push	r28
  ca:	98 2f       	mov	r25, r24
  cc:	9f 70       	andi	r25, 0x0F	; 15
  ce:	82 95       	swap	r24
  d0:	8f 70       	andi	r24, 0x0F	; 15
  d2:	9c 30       	cpi	r25, 0x0C	; 12
  d4:	71 f0       	breq	.+28     	; 0xf2 <toHex+0x2a>
  d6:	30 f4       	brcc	.+12     	; 0xe4 <toHex+0x1c>
  d8:	9a 30       	cpi	r25, 0x0A	; 10
  da:	a1 f0       	breq	.+40     	; 0x104 <toHex+0x3c>
  dc:	9b 30       	cpi	r25, 0x0B	; 11
  de:	79 f4       	brne	.+30     	; 0xfe <toHex+0x36>
  e0:	c2 e4       	ldi	r28, 0x42	; 66
  e2:	11 c0       	rjmp	.+34     	; 0x106 <toHex+0x3e>
  e4:	9e 30       	cpi	r25, 0x0E	; 14
  e6:	49 f0       	breq	.+18     	; 0xfa <toHex+0x32>
  e8:	30 f0       	brcs	.+12     	; 0xf6 <toHex+0x2e>
  ea:	9f 30       	cpi	r25, 0x0F	; 15
  ec:	41 f4       	brne	.+16     	; 0xfe <toHex+0x36>
  ee:	c6 e4       	ldi	r28, 0x46	; 70
  f0:	0a c0       	rjmp	.+20     	; 0x106 <toHex+0x3e>
  f2:	c3 e4       	ldi	r28, 0x43	; 67
  f4:	08 c0       	rjmp	.+16     	; 0x106 <toHex+0x3e>
  f6:	c4 e4       	ldi	r28, 0x44	; 68
  f8:	06 c0       	rjmp	.+12     	; 0x106 <toHex+0x3e>
  fa:	c5 e4       	ldi	r28, 0x45	; 69
  fc:	04 c0       	rjmp	.+8      	; 0x106 <toHex+0x3e>
  fe:	c0 e3       	ldi	r28, 0x30	; 48
 100:	c9 0f       	add	r28, r25
 102:	01 c0       	rjmp	.+2      	; 0x106 <toHex+0x3e>
 104:	c1 e4       	ldi	r28, 0x41	; 65
 106:	8c 30       	cpi	r24, 0x0C	; 12
 108:	71 f0       	breq	.+28     	; 0x126 <toHex+0x5e>
 10a:	30 f4       	brcc	.+12     	; 0x118 <toHex+0x50>
 10c:	8a 30       	cpi	r24, 0x0A	; 10
 10e:	99 f0       	breq	.+38     	; 0x136 <toHex+0x6e>
 110:	8b 30       	cpi	r24, 0x0B	; 11
 112:	79 f4       	brne	.+30     	; 0x132 <toHex+0x6a>
 114:	82 e4       	ldi	r24, 0x42	; 66
 116:	10 c0       	rjmp	.+32     	; 0x138 <toHex+0x70>
 118:	8e 30       	cpi	r24, 0x0E	; 14
 11a:	49 f0       	breq	.+18     	; 0x12e <toHex+0x66>
 11c:	30 f0       	brcs	.+12     	; 0x12a <toHex+0x62>
 11e:	8f 30       	cpi	r24, 0x0F	; 15
 120:	41 f4       	brne	.+16     	; 0x132 <toHex+0x6a>
 122:	86 e4       	ldi	r24, 0x46	; 70
 124:	09 c0       	rjmp	.+18     	; 0x138 <toHex+0x70>
 126:	83 e4       	ldi	r24, 0x43	; 67
 128:	07 c0       	rjmp	.+14     	; 0x138 <toHex+0x70>
 12a:	84 e4       	ldi	r24, 0x44	; 68
 12c:	05 c0       	rjmp	.+10     	; 0x138 <toHex+0x70>
 12e:	85 e4       	ldi	r24, 0x45	; 69
 130:	03 c0       	rjmp	.+6      	; 0x138 <toHex+0x70>
 132:	80 5d       	subi	r24, 0xD0	; 208
 134:	01 c0       	rjmp	.+2      	; 0x138 <toHex+0x70>
 136:	81 e4       	ldi	r24, 0x41	; 65
 138:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 13c:	8c 2f       	mov	r24, r28
 13e:	cf 91       	pop	r28
 140:	0c 94 3f 04 	jmp	0x87e	; 0x87e <UART_vSendData>

00000144 <LogicAnalyzer_vInit>:
 144:	0e 94 23 04 	call	0x846	; 0x846 <UART_vInit>
 148:	0e 94 7e 02 	call	0x4fc	; 0x4fc <GIE_vSetGlobalInterrupt>
 14c:	60 e0       	ldi	r22, 0x00	; 0
 14e:	80 e0       	ldi	r24, 0x00	; 0
 150:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <DIO_vSetPortDir>
 154:	6f ef       	ldi	r22, 0xFF	; 255
 156:	80 e0       	ldi	r24, 0x00	; 0
 158:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <DIO_vSetPortVal>
 15c:	81 e0       	ldi	r24, 0x01	; 1
 15e:	0e 94 aa 02 	call	0x554	; 0x554 <TIMER_vInit>
 162:	89 e4       	ldi	r24, 0x49	; 73
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	0c 94 43 04 	jmp	0x886	; 0x886 <UART_u8GetDataAsync>

0000016a <LogicAnalyzer_vUpdate>:
 16a:	ef 92       	push	r14
 16c:	ff 92       	push	r15
 16e:	0f 93       	push	r16
 170:	1f 93       	push	r17
 172:	cf 93       	push	r28
 174:	df 93       	push	r29
 176:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 17a:	81 30       	cpi	r24, 0x01	; 1
 17c:	91 f1       	breq	.+100    	; 0x1e2 <LogicAnalyzer_vUpdate+0x78>
 17e:	84 34       	cpi	r24, 0x44	; 68
 180:	09 f0       	breq	.+2      	; 0x184 <LogicAnalyzer_vUpdate+0x1a>
 182:	60 c0       	rjmp	.+192    	; 0x244 <LogicAnalyzer_vUpdate+0xda>
 184:	80 e0       	ldi	r24, 0x00	; 0
 186:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <DIO_u8GetPortVal>
 18a:	f8 2e       	mov	r15, r24
 18c:	60 e0       	ldi	r22, 0x00	; 0
 18e:	70 e0       	ldi	r23, 0x00	; 0
 190:	81 e0       	ldi	r24, 0x01	; 1
 192:	0e 94 cb 02 	call	0x596	; 0x596 <TIMER_vSetPreLoad>
 196:	41 e0       	ldi	r20, 0x01	; 1
 198:	60 e0       	ldi	r22, 0x00	; 0
 19a:	82 e0       	ldi	r24, 0x02	; 2
 19c:	0e 94 58 01 	call	0x2b0	; 0x2b0 <DIO_vSetPinDir>
 1a0:	05 e9       	ldi	r16, 0x95	; 149
 1a2:	10 e0       	ldi	r17, 0x00	; 0
 1a4:	c3 e6       	ldi	r28, 0x63	; 99
 1a6:	d0 e0       	ldi	r29, 0x00	; 0
 1a8:	80 e0       	ldi	r24, 0x00	; 0
 1aa:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <DIO_u8GetPortVal>
 1ae:	8f 15       	cp	r24, r15
 1b0:	d9 f3       	breq	.-10     	; 0x1a8 <LogicAnalyzer_vUpdate+0x3e>
 1b2:	80 e0       	ldi	r24, 0x00	; 0
 1b4:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <DIO_u8GetPortVal>
 1b8:	f8 2e       	mov	r15, r24
 1ba:	80 e0       	ldi	r24, 0x00	; 0
 1bc:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <DIO_u8GetPortVal>
 1c0:	f8 01       	movw	r30, r16
 1c2:	81 93       	st	Z+, r24
 1c4:	8f 01       	movw	r16, r30
 1c6:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <TIMER_u16GetTCNT1W>
 1ca:	89 93       	st	Y+, r24
 1cc:	99 93       	st	Y+, r25
 1ce:	60 e0       	ldi	r22, 0x00	; 0
 1d0:	82 e0       	ldi	r24, 0x02	; 2
 1d2:	0e 94 a9 01 	call	0x352	; 0x352 <DIO_vTogPinVal>
 1d6:	f0 e0       	ldi	r31, 0x00	; 0
 1d8:	c5 39       	cpi	r28, 0x95	; 149
 1da:	df 07       	cpc	r29, r31
 1dc:	29 f7       	brne	.-54     	; 0x1a8 <LogicAnalyzer_vUpdate+0x3e>
 1de:	81 e0       	ldi	r24, 0x01	; 1
 1e0:	2f c0       	rjmp	.+94     	; 0x240 <LogicAnalyzer_vUpdate+0xd6>
 1e2:	8c e4       	ldi	r24, 0x4C	; 76
 1e4:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 1e8:	8b e2       	ldi	r24, 0x2B	; 43
 1ea:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 1ee:	8d e2       	ldi	r24, 0x2D	; 45
 1f0:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 1f4:	05 e9       	ldi	r16, 0x95	; 149
 1f6:	10 e0       	ldi	r17, 0x00	; 0
 1f8:	c3 e6       	ldi	r28, 0x63	; 99
 1fa:	d0 e0       	ldi	r29, 0x00	; 0
 1fc:	f8 01       	movw	r30, r16
 1fe:	81 91       	ld	r24, Z+
 200:	8f 01       	movw	r16, r30
 202:	0e 94 64 00 	call	0xc8	; 0xc8 <toHex>
 206:	8b e2       	ldi	r24, 0x2B	; 43
 208:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 20c:	8d e2       	ldi	r24, 0x2D	; 45
 20e:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 212:	7e 01       	movw	r14, r28
 214:	89 81       	ldd	r24, Y+1	; 0x01
 216:	0e 94 64 00 	call	0xc8	; 0xc8 <toHex>
 21a:	22 96       	adiw	r28, 0x02	; 2
 21c:	f7 01       	movw	r30, r14
 21e:	80 81       	ld	r24, Z
 220:	0e 94 64 00 	call	0xc8	; 0xc8 <toHex>
 224:	81 e5       	ldi	r24, 0x51	; 81
 226:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 22a:	8b e2       	ldi	r24, 0x2B	; 43
 22c:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 230:	8d e2       	ldi	r24, 0x2D	; 45
 232:	0e 94 3f 04 	call	0x87e	; 0x87e <UART_vSendData>
 236:	f0 e0       	ldi	r31, 0x00	; 0
 238:	c5 39       	cpi	r28, 0x95	; 149
 23a:	df 07       	cpc	r29, r31
 23c:	f9 f6       	brne	.-66     	; 0x1fc <LogicAnalyzer_vUpdate+0x92>
 23e:	83 e5       	ldi	r24, 0x53	; 83
 240:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 244:	df 91       	pop	r29
 246:	cf 91       	pop	r28
 248:	1f 91       	pop	r17
 24a:	0f 91       	pop	r16
 24c:	ff 90       	pop	r15
 24e:	ef 90       	pop	r14
 250:	08 95       	ret

00000252 <main>:

int main(void)
{
 

 LogicAnalyzer_vInit();
 252:	0e 94 a2 00 	call	0x144	; 0x144 <LogicAnalyzer_vInit>
 
    while (1) 
    {
		LogicAnalyzer_vUpdate();
 256:	0e 94 b5 00 	call	0x16a	; 0x16a <LogicAnalyzer_vUpdate>
 25a:	fd cf       	rjmp	.-6      	; 0x256 <main+0x4>

0000025c <__vector_16>:
 25c:	1f 92       	push	r1
 25e:	0f 92       	push	r0
 260:	0f b6       	in	r0, 0x3f	; 63
 262:	0f 92       	push	r0
 264:	11 24       	eor	r1, r1
 266:	2f 93       	push	r18
 268:	3f 93       	push	r19
 26a:	4f 93       	push	r20
 26c:	5f 93       	push	r21
 26e:	6f 93       	push	r22
 270:	7f 93       	push	r23
 272:	8f 93       	push	r24
 274:	9f 93       	push	r25
 276:	af 93       	push	r26
 278:	bf 93       	push	r27
 27a:	ef 93       	push	r30
 27c:	ff 93       	push	r31
 27e:	84 b1       	in	r24, 0x04	; 4
 280:	95 b1       	in	r25, 0x05	; 5
 282:	e0 91 c5 00 	lds	r30, 0x00C5	; 0x8000c5 <G_vISRptr>
 286:	f0 91 c6 00 	lds	r31, 0x00C6	; 0x8000c6 <G_vISRptr+0x1>
 28a:	09 95       	icall
 28c:	33 98       	cbi	0x06, 3	; 6
 28e:	ff 91       	pop	r31
 290:	ef 91       	pop	r30
 292:	bf 91       	pop	r27
 294:	af 91       	pop	r26
 296:	9f 91       	pop	r25
 298:	8f 91       	pop	r24
 29a:	7f 91       	pop	r23
 29c:	6f 91       	pop	r22
 29e:	5f 91       	pop	r21
 2a0:	4f 91       	pop	r20
 2a2:	3f 91       	pop	r19
 2a4:	2f 91       	pop	r18
 2a6:	0f 90       	pop	r0
 2a8:	0f be       	out	0x3f, r0	; 63
 2aa:	0f 90       	pop	r0
 2ac:	1f 90       	pop	r1
 2ae:	18 95       	reti

000002b0 <DIO_vSetPinDir>:
 2b0:	24 2f       	mov	r18, r20
 2b2:	81 30       	cpi	r24, 0x01	; 1
 2b4:	c1 f0       	breq	.+48     	; 0x2e6 <DIO_vSetPinDir+0x36>
 2b6:	28 f0       	brcs	.+10     	; 0x2c2 <DIO_vSetPinDir+0x12>
 2b8:	82 30       	cpi	r24, 0x02	; 2
 2ba:	39 f1       	breq	.+78     	; 0x30a <DIO_vSetPinDir+0x5a>
 2bc:	83 30       	cpi	r24, 0x03	; 3
 2be:	b9 f1       	breq	.+110    	; 0x32e <DIO_vSetPinDir+0x7e>
 2c0:	08 95       	ret
 2c2:	41 e0       	ldi	r20, 0x01	; 1
 2c4:	50 e0       	ldi	r21, 0x00	; 0
 2c6:	06 2e       	mov	r0, r22
 2c8:	01 c0       	rjmp	.+2      	; 0x2cc <DIO_vSetPinDir+0x1c>
 2ca:	44 0f       	add	r20, r20
 2cc:	0a 94       	dec	r0
 2ce:	ea f7       	brpl	.-6      	; 0x2ca <DIO_vSetPinDir+0x1a>
 2d0:	40 95       	com	r20
 2d2:	8a b3       	in	r24, 0x1a	; 26
 2d4:	84 23       	and	r24, r20
 2d6:	42 2f       	mov	r20, r18
 2d8:	01 c0       	rjmp	.+2      	; 0x2dc <DIO_vSetPinDir+0x2c>
 2da:	44 0f       	add	r20, r20
 2dc:	6a 95       	dec	r22
 2de:	ea f7       	brpl	.-6      	; 0x2da <DIO_vSetPinDir+0x2a>
 2e0:	48 2b       	or	r20, r24
 2e2:	4a bb       	out	0x1a, r20	; 26
 2e4:	08 95       	ret
 2e6:	81 e0       	ldi	r24, 0x01	; 1
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	06 2e       	mov	r0, r22
 2ec:	01 c0       	rjmp	.+2      	; 0x2f0 <DIO_vSetPinDir+0x40>
 2ee:	88 0f       	add	r24, r24
 2f0:	0a 94       	dec	r0
 2f2:	ea f7       	brpl	.-6      	; 0x2ee <DIO_vSetPinDir+0x3e>
 2f4:	80 95       	com	r24
 2f6:	47 b3       	in	r20, 0x17	; 23
 2f8:	84 23       	and	r24, r20
 2fa:	42 2f       	mov	r20, r18
 2fc:	01 c0       	rjmp	.+2      	; 0x300 <DIO_vSetPinDir+0x50>
 2fe:	44 0f       	add	r20, r20
 300:	6a 95       	dec	r22
 302:	ea f7       	brpl	.-6      	; 0x2fe <DIO_vSetPinDir+0x4e>
 304:	48 2b       	or	r20, r24
 306:	47 bb       	out	0x17, r20	; 23
 308:	08 95       	ret
 30a:	81 e0       	ldi	r24, 0x01	; 1
 30c:	90 e0       	ldi	r25, 0x00	; 0
 30e:	06 2e       	mov	r0, r22
 310:	01 c0       	rjmp	.+2      	; 0x314 <DIO_vSetPinDir+0x64>
 312:	88 0f       	add	r24, r24
 314:	0a 94       	dec	r0
 316:	ea f7       	brpl	.-6      	; 0x312 <DIO_vSetPinDir+0x62>
 318:	80 95       	com	r24
 31a:	44 b3       	in	r20, 0x14	; 20
 31c:	84 23       	and	r24, r20
 31e:	42 2f       	mov	r20, r18
 320:	01 c0       	rjmp	.+2      	; 0x324 <DIO_vSetPinDir+0x74>
 322:	44 0f       	add	r20, r20
 324:	6a 95       	dec	r22
 326:	ea f7       	brpl	.-6      	; 0x322 <DIO_vSetPinDir+0x72>
 328:	48 2b       	or	r20, r24
 32a:	44 bb       	out	0x14, r20	; 20
 32c:	08 95       	ret
 32e:	81 e0       	ldi	r24, 0x01	; 1
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	06 2e       	mov	r0, r22
 334:	01 c0       	rjmp	.+2      	; 0x338 <DIO_vSetPinDir+0x88>
 336:	88 0f       	add	r24, r24
 338:	0a 94       	dec	r0
 33a:	ea f7       	brpl	.-6      	; 0x336 <DIO_vSetPinDir+0x86>
 33c:	80 95       	com	r24
 33e:	41 b3       	in	r20, 0x11	; 17
 340:	84 23       	and	r24, r20
 342:	42 2f       	mov	r20, r18
 344:	01 c0       	rjmp	.+2      	; 0x348 <DIO_vSetPinDir+0x98>
 346:	44 0f       	add	r20, r20
 348:	6a 95       	dec	r22
 34a:	ea f7       	brpl	.-6      	; 0x346 <DIO_vSetPinDir+0x96>
 34c:	48 2b       	or	r20, r24
 34e:	41 bb       	out	0x11, r20	; 17
 350:	08 95       	ret

00000352 <DIO_vTogPinVal>:
 352:	81 30       	cpi	r24, 0x01	; 1
 354:	81 f0       	breq	.+32     	; 0x376 <DIO_vTogPinVal+0x24>
 356:	28 f0       	brcs	.+10     	; 0x362 <DIO_vTogPinVal+0x10>
 358:	82 30       	cpi	r24, 0x02	; 2
 35a:	b9 f0       	breq	.+46     	; 0x38a <DIO_vTogPinVal+0x38>
 35c:	83 30       	cpi	r24, 0x03	; 3
 35e:	f9 f0       	breq	.+62     	; 0x39e <DIO_vTogPinVal+0x4c>
 360:	08 95       	ret
 362:	81 e0       	ldi	r24, 0x01	; 1
 364:	90 e0       	ldi	r25, 0x00	; 0
 366:	01 c0       	rjmp	.+2      	; 0x36a <DIO_vTogPinVal+0x18>
 368:	88 0f       	add	r24, r24
 36a:	6a 95       	dec	r22
 36c:	ea f7       	brpl	.-6      	; 0x368 <DIO_vTogPinVal+0x16>
 36e:	9b b3       	in	r25, 0x1b	; 27
 370:	89 27       	eor	r24, r25
 372:	8b bb       	out	0x1b, r24	; 27
 374:	08 95       	ret
 376:	81 e0       	ldi	r24, 0x01	; 1
 378:	90 e0       	ldi	r25, 0x00	; 0
 37a:	01 c0       	rjmp	.+2      	; 0x37e <DIO_vTogPinVal+0x2c>
 37c:	88 0f       	add	r24, r24
 37e:	6a 95       	dec	r22
 380:	ea f7       	brpl	.-6      	; 0x37c <DIO_vTogPinVal+0x2a>
 382:	98 b3       	in	r25, 0x18	; 24
 384:	89 27       	eor	r24, r25
 386:	88 bb       	out	0x18, r24	; 24
 388:	08 95       	ret
 38a:	81 e0       	ldi	r24, 0x01	; 1
 38c:	90 e0       	ldi	r25, 0x00	; 0
 38e:	01 c0       	rjmp	.+2      	; 0x392 <DIO_vTogPinVal+0x40>
 390:	88 0f       	add	r24, r24
 392:	6a 95       	dec	r22
 394:	ea f7       	brpl	.-6      	; 0x390 <DIO_vTogPinVal+0x3e>
 396:	95 b3       	in	r25, 0x15	; 21
 398:	89 27       	eor	r24, r25
 39a:	85 bb       	out	0x15, r24	; 21
 39c:	08 95       	ret
 39e:	81 e0       	ldi	r24, 0x01	; 1
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	01 c0       	rjmp	.+2      	; 0x3a6 <DIO_vTogPinVal+0x54>
 3a4:	88 0f       	add	r24, r24
 3a6:	6a 95       	dec	r22
 3a8:	ea f7       	brpl	.-6      	; 0x3a4 <DIO_vTogPinVal+0x52>
 3aa:	92 b3       	in	r25, 0x12	; 18
 3ac:	89 27       	eor	r24, r25
 3ae:	82 bb       	out	0x12, r24	; 18
 3b0:	08 95       	ret

000003b2 <DIO_vSetPortDir>:
 3b2:	81 30       	cpi	r24, 0x01	; 1
 3b4:	41 f0       	breq	.+16     	; 0x3c6 <DIO_vSetPortDir+0x14>
 3b6:	28 f0       	brcs	.+10     	; 0x3c2 <DIO_vSetPortDir+0x10>
 3b8:	82 30       	cpi	r24, 0x02	; 2
 3ba:	39 f0       	breq	.+14     	; 0x3ca <DIO_vSetPortDir+0x18>
 3bc:	83 30       	cpi	r24, 0x03	; 3
 3be:	39 f0       	breq	.+14     	; 0x3ce <DIO_vSetPortDir+0x1c>
 3c0:	08 95       	ret
 3c2:	6a bb       	out	0x1a, r22	; 26
 3c4:	08 95       	ret
 3c6:	67 bb       	out	0x17, r22	; 23
 3c8:	08 95       	ret
 3ca:	64 bb       	out	0x14, r22	; 20
 3cc:	08 95       	ret
 3ce:	61 bb       	out	0x11, r22	; 17
 3d0:	08 95       	ret

000003d2 <DIO_vSetPortVal>:
 3d2:	81 30       	cpi	r24, 0x01	; 1
 3d4:	41 f0       	breq	.+16     	; 0x3e6 <DIO_vSetPortVal+0x14>
 3d6:	28 f0       	brcs	.+10     	; 0x3e2 <DIO_vSetPortVal+0x10>
 3d8:	82 30       	cpi	r24, 0x02	; 2
 3da:	39 f0       	breq	.+14     	; 0x3ea <DIO_vSetPortVal+0x18>
 3dc:	83 30       	cpi	r24, 0x03	; 3
 3de:	39 f0       	breq	.+14     	; 0x3ee <DIO_vSetPortVal+0x1c>
 3e0:	08 95       	ret
 3e2:	6b bb       	out	0x1b, r22	; 27
 3e4:	08 95       	ret
 3e6:	68 bb       	out	0x18, r22	; 24
 3e8:	08 95       	ret
 3ea:	65 bb       	out	0x15, r22	; 21
 3ec:	08 95       	ret
 3ee:	62 bb       	out	0x12, r22	; 18
 3f0:	08 95       	ret

000003f2 <DIO_u8GetPortVal>:
 3f2:	81 30       	cpi	r24, 0x01	; 1
 3f4:	49 f0       	breq	.+18     	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
 3f6:	30 f0       	brcs	.+12     	; 0x404 <__EEPROM_REGION_LENGTH__+0x4>
 3f8:	82 30       	cpi	r24, 0x02	; 2
 3fa:	41 f0       	breq	.+16     	; 0x40c <__EEPROM_REGION_LENGTH__+0xc>
 3fc:	83 30       	cpi	r24, 0x03	; 3
 3fe:	39 f4       	brne	.+14     	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 400:	90 b3       	in	r25, 0x10	; 16
 402:	05 c0       	rjmp	.+10     	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 404:	99 b3       	in	r25, 0x19	; 25
 406:	03 c0       	rjmp	.+6      	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 408:	96 b3       	in	r25, 0x16	; 22
 40a:	01 c0       	rjmp	.+2      	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 40c:	93 b3       	in	r25, 0x13	; 19
 40e:	89 2f       	mov	r24, r25
 410:	08 95       	ret

00000412 <__vector_1>:
 412:	1f 92       	push	r1
 414:	0f 92       	push	r0
 416:	0f b6       	in	r0, 0x3f	; 63
 418:	0f 92       	push	r0
 41a:	11 24       	eor	r1, r1
 41c:	2f 93       	push	r18
 41e:	3f 93       	push	r19
 420:	4f 93       	push	r20
 422:	5f 93       	push	r21
 424:	6f 93       	push	r22
 426:	7f 93       	push	r23
 428:	8f 93       	push	r24
 42a:	9f 93       	push	r25
 42c:	af 93       	push	r26
 42e:	bf 93       	push	r27
 430:	ef 93       	push	r30
 432:	ff 93       	push	r31
 434:	e0 91 b2 00 	lds	r30, 0x00B2	; 0x8000b2 <G_vISRptr0>
 438:	f0 91 b3 00 	lds	r31, 0x00B3	; 0x8000b3 <G_vISRptr0+0x1>
 43c:	09 95       	icall
 43e:	ff 91       	pop	r31
 440:	ef 91       	pop	r30
 442:	bf 91       	pop	r27
 444:	af 91       	pop	r26
 446:	9f 91       	pop	r25
 448:	8f 91       	pop	r24
 44a:	7f 91       	pop	r23
 44c:	6f 91       	pop	r22
 44e:	5f 91       	pop	r21
 450:	4f 91       	pop	r20
 452:	3f 91       	pop	r19
 454:	2f 91       	pop	r18
 456:	0f 90       	pop	r0
 458:	0f be       	out	0x3f, r0	; 63
 45a:	0f 90       	pop	r0
 45c:	1f 90       	pop	r1
 45e:	18 95       	reti

00000460 <__vector_2>:
 460:	1f 92       	push	r1
 462:	0f 92       	push	r0
 464:	0f b6       	in	r0, 0x3f	; 63
 466:	0f 92       	push	r0
 468:	11 24       	eor	r1, r1
 46a:	2f 93       	push	r18
 46c:	3f 93       	push	r19
 46e:	4f 93       	push	r20
 470:	5f 93       	push	r21
 472:	6f 93       	push	r22
 474:	7f 93       	push	r23
 476:	8f 93       	push	r24
 478:	9f 93       	push	r25
 47a:	af 93       	push	r26
 47c:	bf 93       	push	r27
 47e:	ef 93       	push	r30
 480:	ff 93       	push	r31
 482:	e0 91 b0 00 	lds	r30, 0x00B0	; 0x8000b0 <G_vISRptr1>
 486:	f0 91 b1 00 	lds	r31, 0x00B1	; 0x8000b1 <G_vISRptr1+0x1>
 48a:	09 95       	icall
 48c:	ff 91       	pop	r31
 48e:	ef 91       	pop	r30
 490:	bf 91       	pop	r27
 492:	af 91       	pop	r26
 494:	9f 91       	pop	r25
 496:	8f 91       	pop	r24
 498:	7f 91       	pop	r23
 49a:	6f 91       	pop	r22
 49c:	5f 91       	pop	r21
 49e:	4f 91       	pop	r20
 4a0:	3f 91       	pop	r19
 4a2:	2f 91       	pop	r18
 4a4:	0f 90       	pop	r0
 4a6:	0f be       	out	0x3f, r0	; 63
 4a8:	0f 90       	pop	r0
 4aa:	1f 90       	pop	r1
 4ac:	18 95       	reti

000004ae <__vector_3>:
 4ae:	1f 92       	push	r1
 4b0:	0f 92       	push	r0
 4b2:	0f b6       	in	r0, 0x3f	; 63
 4b4:	0f 92       	push	r0
 4b6:	11 24       	eor	r1, r1
 4b8:	2f 93       	push	r18
 4ba:	3f 93       	push	r19
 4bc:	4f 93       	push	r20
 4be:	5f 93       	push	r21
 4c0:	6f 93       	push	r22
 4c2:	7f 93       	push	r23
 4c4:	8f 93       	push	r24
 4c6:	9f 93       	push	r25
 4c8:	af 93       	push	r26
 4ca:	bf 93       	push	r27
 4cc:	ef 93       	push	r30
 4ce:	ff 93       	push	r31
 4d0:	e0 91 ae 00 	lds	r30, 0x00AE	; 0x8000ae <G_vISRptr2>
 4d4:	f0 91 af 00 	lds	r31, 0x00AF	; 0x8000af <G_vISRptr2+0x1>
 4d8:	09 95       	icall
 4da:	ff 91       	pop	r31
 4dc:	ef 91       	pop	r30
 4de:	bf 91       	pop	r27
 4e0:	af 91       	pop	r26
 4e2:	9f 91       	pop	r25
 4e4:	8f 91       	pop	r24
 4e6:	7f 91       	pop	r23
 4e8:	6f 91       	pop	r22
 4ea:	5f 91       	pop	r21
 4ec:	4f 91       	pop	r20
 4ee:	3f 91       	pop	r19
 4f0:	2f 91       	pop	r18
 4f2:	0f 90       	pop	r0
 4f4:	0f be       	out	0x3f, r0	; 63
 4f6:	0f 90       	pop	r0
 4f8:	1f 90       	pop	r1
 4fa:	18 95       	reti

000004fc <GIE_vSetGlobalInterrupt>:
 4fc:	8f b7       	in	r24, 0x3f	; 63
 4fe:	80 68       	ori	r24, 0x80	; 128
 500:	8f bf       	out	0x3f, r24	; 63
 502:	08 95       	ret

00000504 <__vector_12>:
 504:	1f 92       	push	r1
 506:	0f 92       	push	r0
 508:	0f b6       	in	r0, 0x3f	; 63
 50a:	0f 92       	push	r0
 50c:	11 24       	eor	r1, r1
 50e:	2f 93       	push	r18
 510:	3f 93       	push	r19
 512:	4f 93       	push	r20
 514:	5f 93       	push	r21
 516:	6f 93       	push	r22
 518:	7f 93       	push	r23
 51a:	8f 93       	push	r24
 51c:	9f 93       	push	r25
 51e:	af 93       	push	r26
 520:	bf 93       	push	r27
 522:	ef 93       	push	r30
 524:	ff 93       	push	r31
 526:	8f b1       	in	r24, 0x0f	; 15
 528:	e0 91 c7 00 	lds	r30, 0x00C7	; 0x8000c7 <GLB_PTR_FUNC>
 52c:	f0 91 c8 00 	lds	r31, 0x00C8	; 0x8000c8 <GLB_PTR_FUNC+0x1>
 530:	09 95       	icall
 532:	ff 91       	pop	r31
 534:	ef 91       	pop	r30
 536:	bf 91       	pop	r27
 538:	af 91       	pop	r26
 53a:	9f 91       	pop	r25
 53c:	8f 91       	pop	r24
 53e:	7f 91       	pop	r23
 540:	6f 91       	pop	r22
 542:	5f 91       	pop	r21
 544:	4f 91       	pop	r20
 546:	3f 91       	pop	r19
 548:	2f 91       	pop	r18
 54a:	0f 90       	pop	r0
 54c:	0f be       	out	0x3f, r0	; 63
 54e:	0f 90       	pop	r0
 550:	1f 90       	pop	r1
 552:	18 95       	reti

00000554 <TIMER_vInit>:
 554:	81 30       	cpi	r24, 0x01	; 1
 556:	71 f0       	breq	.+28     	; 0x574 <TIMER_vInit+0x20>
 558:	18 f0       	brcs	.+6      	; 0x560 <TIMER_vInit+0xc>
 55a:	82 30       	cpi	r24, 0x02	; 2
 55c:	31 f0       	breq	.+12     	; 0x56a <TIMER_vInit+0x16>
 55e:	08 95       	ret
 560:	83 b7       	in	r24, 0x33	; 51
 562:	80 78       	andi	r24, 0x80	; 128
 564:	8a 67       	ori	r24, 0x7A	; 122
 566:	83 bf       	out	0x33, r24	; 51
 568:	08 95       	ret
 56a:	85 b5       	in	r24, 0x25	; 37
 56c:	80 78       	andi	r24, 0x80	; 128
 56e:	8f 66       	ori	r24, 0x6F	; 111
 570:	85 bd       	out	0x25, r24	; 37
 572:	08 95       	ret
 574:	8f b5       	in	r24, 0x2f	; 47
 576:	8f 73       	andi	r24, 0x3F	; 63
 578:	8f bd       	out	0x2f, r24	; 47
 57a:	8f b5       	in	r24, 0x2f	; 47
 57c:	8f 7c       	andi	r24, 0xCF	; 207
 57e:	8f bd       	out	0x2f, r24	; 47
 580:	8e b5       	in	r24, 0x2e	; 46
 582:	88 7f       	andi	r24, 0xF8	; 248
 584:	83 60       	ori	r24, 0x03	; 3
 586:	8e bd       	out	0x2e, r24	; 46
 588:	8f b5       	in	r24, 0x2f	; 47
 58a:	8c 7f       	andi	r24, 0xFC	; 252
 58c:	8f bd       	out	0x2f, r24	; 47
 58e:	8e b5       	in	r24, 0x2e	; 46
 590:	87 7e       	andi	r24, 0xE7	; 231
 592:	8e bd       	out	0x2e, r24	; 46
 594:	08 95       	ret

00000596 <TIMER_vSetPreLoad>:
 596:	81 30       	cpi	r24, 0x01	; 1
 598:	41 f0       	breq	.+16     	; 0x5aa <TIMER_vSetPreLoad+0x14>
 59a:	18 f0       	brcs	.+6      	; 0x5a2 <TIMER_vSetPreLoad+0xc>
 59c:	82 30       	cpi	r24, 0x02	; 2
 59e:	19 f0       	breq	.+6      	; 0x5a6 <TIMER_vSetPreLoad+0x10>
 5a0:	08 95       	ret
 5a2:	62 bf       	out	0x32, r22	; 50
 5a4:	08 95       	ret
 5a6:	64 bd       	out	0x24, r22	; 36
 5a8:	08 95       	ret
 5aa:	7d bd       	out	0x2d, r23	; 45
 5ac:	6c bd       	out	0x2c, r22	; 44
 5ae:	08 95       	ret

000005b0 <TIMER_u16GetTCNT1W>:
 5b0:	8c b5       	in	r24, 0x2c	; 44
 5b2:	9d b5       	in	r25, 0x2d	; 45
 5b4:	08 95       	ret

000005b6 <__vector_10>:
 5b6:	1f 92       	push	r1
 5b8:	0f 92       	push	r0
 5ba:	0f b6       	in	r0, 0x3f	; 63
 5bc:	0f 92       	push	r0
 5be:	11 24       	eor	r1, r1
 5c0:	2f 93       	push	r18
 5c2:	3f 93       	push	r19
 5c4:	4f 93       	push	r20
 5c6:	5f 93       	push	r21
 5c8:	6f 93       	push	r22
 5ca:	7f 93       	push	r23
 5cc:	8f 93       	push	r24
 5ce:	9f 93       	push	r25
 5d0:	af 93       	push	r26
 5d2:	bf 93       	push	r27
 5d4:	ef 93       	push	r30
 5d6:	ff 93       	push	r31
 5d8:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <L_u32Counter.1758>
 5dc:	90 91 c1 00 	lds	r25, 0x00C1	; 0x8000c1 <L_u32Counter.1758+0x1>
 5e0:	a0 91 c2 00 	lds	r26, 0x00C2	; 0x8000c2 <L_u32Counter.1758+0x2>
 5e4:	b0 91 c3 00 	lds	r27, 0x00C3	; 0x8000c3 <L_u32Counter.1758+0x3>
 5e8:	01 96       	adiw	r24, 0x01	; 1
 5ea:	a1 1d       	adc	r26, r1
 5ec:	b1 1d       	adc	r27, r1
 5ee:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <L_u32Counter.1758>
 5f2:	90 93 c1 00 	sts	0x00C1, r25	; 0x8000c1 <L_u32Counter.1758+0x1>
 5f6:	a0 93 c2 00 	sts	0x00C2, r26	; 0x8000c2 <L_u32Counter.1758+0x2>
 5fa:	b0 93 c3 00 	sts	0x00C3, r27	; 0x8000c3 <L_u32Counter.1758+0x3>
 5fe:	89 2b       	or	r24, r25
 600:	8a 2b       	or	r24, r26
 602:	8b 2b       	or	r24, r27
 604:	29 f4       	brne	.+10     	; 0x610 <__vector_10+0x5a>
 606:	e0 91 cf 00 	lds	r30, 0x00CF	; 0x8000cf <GLB_PTRF_TIM0_CTC>
 60a:	f0 91 d0 00 	lds	r31, 0x00D0	; 0x8000d0 <GLB_PTRF_TIM0_CTC+0x1>
 60e:	09 95       	icall
 610:	ff 91       	pop	r31
 612:	ef 91       	pop	r30
 614:	bf 91       	pop	r27
 616:	af 91       	pop	r26
 618:	9f 91       	pop	r25
 61a:	8f 91       	pop	r24
 61c:	7f 91       	pop	r23
 61e:	6f 91       	pop	r22
 620:	5f 91       	pop	r21
 622:	4f 91       	pop	r20
 624:	3f 91       	pop	r19
 626:	2f 91       	pop	r18
 628:	0f 90       	pop	r0
 62a:	0f be       	out	0x3f, r0	; 63
 62c:	0f 90       	pop	r0
 62e:	1f 90       	pop	r1
 630:	18 95       	reti

00000632 <__vector_11>:
 632:	1f 92       	push	r1
 634:	0f 92       	push	r0
 636:	0f b6       	in	r0, 0x3f	; 63
 638:	0f 92       	push	r0
 63a:	11 24       	eor	r1, r1
 63c:	2f 93       	push	r18
 63e:	3f 93       	push	r19
 640:	4f 93       	push	r20
 642:	5f 93       	push	r21
 644:	6f 93       	push	r22
 646:	7f 93       	push	r23
 648:	8f 93       	push	r24
 64a:	9f 93       	push	r25
 64c:	af 93       	push	r26
 64e:	bf 93       	push	r27
 650:	ef 93       	push	r30
 652:	ff 93       	push	r31
 654:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <L_u32Counter.1762>
 658:	90 91 bd 00 	lds	r25, 0x00BD	; 0x8000bd <L_u32Counter.1762+0x1>
 65c:	a0 91 be 00 	lds	r26, 0x00BE	; 0x8000be <L_u32Counter.1762+0x2>
 660:	b0 91 bf 00 	lds	r27, 0x00BF	; 0x8000bf <L_u32Counter.1762+0x3>
 664:	01 96       	adiw	r24, 0x01	; 1
 666:	a1 1d       	adc	r26, r1
 668:	b1 1d       	adc	r27, r1
 66a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <L_u32Counter.1762>
 66e:	90 93 bd 00 	sts	0x00BD, r25	; 0x8000bd <L_u32Counter.1762+0x1>
 672:	a0 93 be 00 	sts	0x00BE, r26	; 0x8000be <L_u32Counter.1762+0x2>
 676:	b0 93 bf 00 	sts	0x00BF, r27	; 0x8000bf <L_u32Counter.1762+0x3>
 67a:	89 2b       	or	r24, r25
 67c:	8a 2b       	or	r24, r26
 67e:	8b 2b       	or	r24, r27
 680:	31 f4       	brne	.+12     	; 0x68e <__vector_11+0x5c>
 682:	12 be       	out	0x32, r1	; 50
 684:	e0 91 c9 00 	lds	r30, 0x00C9	; 0x8000c9 <GLB_PTRF_TIM0_OVF>
 688:	f0 91 ca 00 	lds	r31, 0x00CA	; 0x8000ca <GLB_PTRF_TIM0_OVF+0x1>
 68c:	09 95       	icall
 68e:	ff 91       	pop	r31
 690:	ef 91       	pop	r30
 692:	bf 91       	pop	r27
 694:	af 91       	pop	r26
 696:	9f 91       	pop	r25
 698:	8f 91       	pop	r24
 69a:	7f 91       	pop	r23
 69c:	6f 91       	pop	r22
 69e:	5f 91       	pop	r21
 6a0:	4f 91       	pop	r20
 6a2:	3f 91       	pop	r19
 6a4:	2f 91       	pop	r18
 6a6:	0f 90       	pop	r0
 6a8:	0f be       	out	0x3f, r0	; 63
 6aa:	0f 90       	pop	r0
 6ac:	1f 90       	pop	r1
 6ae:	18 95       	reti

000006b0 <__vector_4>:
 6b0:	1f 92       	push	r1
 6b2:	0f 92       	push	r0
 6b4:	0f b6       	in	r0, 0x3f	; 63
 6b6:	0f 92       	push	r0
 6b8:	11 24       	eor	r1, r1
 6ba:	2f 93       	push	r18
 6bc:	3f 93       	push	r19
 6be:	4f 93       	push	r20
 6c0:	5f 93       	push	r21
 6c2:	6f 93       	push	r22
 6c4:	7f 93       	push	r23
 6c6:	8f 93       	push	r24
 6c8:	9f 93       	push	r25
 6ca:	af 93       	push	r26
 6cc:	bf 93       	push	r27
 6ce:	ef 93       	push	r30
 6d0:	ff 93       	push	r31
 6d2:	80 91 b8 00 	lds	r24, 0x00B8	; 0x8000b8 <L_u32Counter.1766>
 6d6:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <L_u32Counter.1766+0x1>
 6da:	a0 91 ba 00 	lds	r26, 0x00BA	; 0x8000ba <L_u32Counter.1766+0x2>
 6de:	b0 91 bb 00 	lds	r27, 0x00BB	; 0x8000bb <L_u32Counter.1766+0x3>
 6e2:	01 96       	adiw	r24, 0x01	; 1
 6e4:	a1 1d       	adc	r26, r1
 6e6:	b1 1d       	adc	r27, r1
 6e8:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <L_u32Counter.1766>
 6ec:	90 93 b9 00 	sts	0x00B9, r25	; 0x8000b9 <L_u32Counter.1766+0x1>
 6f0:	a0 93 ba 00 	sts	0x00BA, r26	; 0x8000ba <L_u32Counter.1766+0x2>
 6f4:	b0 93 bb 00 	sts	0x00BB, r27	; 0x8000bb <L_u32Counter.1766+0x3>
 6f8:	89 2b       	or	r24, r25
 6fa:	8a 2b       	or	r24, r26
 6fc:	8b 2b       	or	r24, r27
 6fe:	29 f4       	brne	.+10     	; 0x70a <__vector_4+0x5a>
 700:	e0 91 cd 00 	lds	r30, 0x00CD	; 0x8000cd <GLB_PTRF_TIM2_CTC>
 704:	f0 91 ce 00 	lds	r31, 0x00CE	; 0x8000ce <GLB_PTRF_TIM2_CTC+0x1>
 708:	09 95       	icall
 70a:	ff 91       	pop	r31
 70c:	ef 91       	pop	r30
 70e:	bf 91       	pop	r27
 710:	af 91       	pop	r26
 712:	9f 91       	pop	r25
 714:	8f 91       	pop	r24
 716:	7f 91       	pop	r23
 718:	6f 91       	pop	r22
 71a:	5f 91       	pop	r21
 71c:	4f 91       	pop	r20
 71e:	3f 91       	pop	r19
 720:	2f 91       	pop	r18
 722:	0f 90       	pop	r0
 724:	0f be       	out	0x3f, r0	; 63
 726:	0f 90       	pop	r0
 728:	1f 90       	pop	r1
 72a:	18 95       	reti

0000072c <__vector_5>:
 72c:	1f 92       	push	r1
 72e:	0f 92       	push	r0
 730:	0f b6       	in	r0, 0x3f	; 63
 732:	0f 92       	push	r0
 734:	11 24       	eor	r1, r1
 736:	2f 93       	push	r18
 738:	3f 93       	push	r19
 73a:	4f 93       	push	r20
 73c:	5f 93       	push	r21
 73e:	6f 93       	push	r22
 740:	7f 93       	push	r23
 742:	8f 93       	push	r24
 744:	9f 93       	push	r25
 746:	af 93       	push	r26
 748:	bf 93       	push	r27
 74a:	ef 93       	push	r30
 74c:	ff 93       	push	r31
 74e:	80 91 b4 00 	lds	r24, 0x00B4	; 0x8000b4 <L_u32Counter.1770>
 752:	90 91 b5 00 	lds	r25, 0x00B5	; 0x8000b5 <L_u32Counter.1770+0x1>
 756:	a0 91 b6 00 	lds	r26, 0x00B6	; 0x8000b6 <L_u32Counter.1770+0x2>
 75a:	b0 91 b7 00 	lds	r27, 0x00B7	; 0x8000b7 <L_u32Counter.1770+0x3>
 75e:	01 96       	adiw	r24, 0x01	; 1
 760:	a1 1d       	adc	r26, r1
 762:	b1 1d       	adc	r27, r1
 764:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <L_u32Counter.1770>
 768:	90 93 b5 00 	sts	0x00B5, r25	; 0x8000b5 <L_u32Counter.1770+0x1>
 76c:	a0 93 b6 00 	sts	0x00B6, r26	; 0x8000b6 <L_u32Counter.1770+0x2>
 770:	b0 93 b7 00 	sts	0x00B7, r27	; 0x8000b7 <L_u32Counter.1770+0x3>
 774:	89 2b       	or	r24, r25
 776:	8a 2b       	or	r24, r26
 778:	8b 2b       	or	r24, r27
 77a:	31 f4       	brne	.+12     	; 0x788 <__vector_5+0x5c>
 77c:	14 bc       	out	0x24, r1	; 36
 77e:	e0 91 d1 00 	lds	r30, 0x00D1	; 0x8000d1 <GLB_PTRF_TIM2_OVF>
 782:	f0 91 d2 00 	lds	r31, 0x00D2	; 0x8000d2 <GLB_PTRF_TIM2_OVF+0x1>
 786:	09 95       	icall
 788:	ff 91       	pop	r31
 78a:	ef 91       	pop	r30
 78c:	bf 91       	pop	r27
 78e:	af 91       	pop	r26
 790:	9f 91       	pop	r25
 792:	8f 91       	pop	r24
 794:	7f 91       	pop	r23
 796:	6f 91       	pop	r22
 798:	5f 91       	pop	r21
 79a:	4f 91       	pop	r20
 79c:	3f 91       	pop	r19
 79e:	2f 91       	pop	r18
 7a0:	0f 90       	pop	r0
 7a2:	0f be       	out	0x3f, r0	; 63
 7a4:	0f 90       	pop	r0
 7a6:	1f 90       	pop	r1
 7a8:	18 95       	reti

000007aa <__vector_6>:
 7aa:	1f 92       	push	r1
 7ac:	0f 92       	push	r0
 7ae:	0f b6       	in	r0, 0x3f	; 63
 7b0:	0f 92       	push	r0
 7b2:	11 24       	eor	r1, r1
 7b4:	2f 93       	push	r18
 7b6:	3f 93       	push	r19
 7b8:	4f 93       	push	r20
 7ba:	5f 93       	push	r21
 7bc:	6f 93       	push	r22
 7be:	7f 93       	push	r23
 7c0:	8f 93       	push	r24
 7c2:	9f 93       	push	r25
 7c4:	af 93       	push	r26
 7c6:	bf 93       	push	r27
 7c8:	ef 93       	push	r30
 7ca:	ff 93       	push	r31
 7cc:	e0 91 d5 00 	lds	r30, 0x00D5	; 0x8000d5 <GLB_PTRF_TIM1_ICU>
 7d0:	f0 91 d6 00 	lds	r31, 0x00D6	; 0x8000d6 <GLB_PTRF_TIM1_ICU+0x1>
 7d4:	09 95       	icall
 7d6:	ff 91       	pop	r31
 7d8:	ef 91       	pop	r30
 7da:	bf 91       	pop	r27
 7dc:	af 91       	pop	r26
 7de:	9f 91       	pop	r25
 7e0:	8f 91       	pop	r24
 7e2:	7f 91       	pop	r23
 7e4:	6f 91       	pop	r22
 7e6:	5f 91       	pop	r21
 7e8:	4f 91       	pop	r20
 7ea:	3f 91       	pop	r19
 7ec:	2f 91       	pop	r18
 7ee:	0f 90       	pop	r0
 7f0:	0f be       	out	0x3f, r0	; 63
 7f2:	0f 90       	pop	r0
 7f4:	1f 90       	pop	r1
 7f6:	18 95       	reti

000007f8 <__vector_9>:
 7f8:	1f 92       	push	r1
 7fa:	0f 92       	push	r0
 7fc:	0f b6       	in	r0, 0x3f	; 63
 7fe:	0f 92       	push	r0
 800:	11 24       	eor	r1, r1
 802:	2f 93       	push	r18
 804:	3f 93       	push	r19
 806:	4f 93       	push	r20
 808:	5f 93       	push	r21
 80a:	6f 93       	push	r22
 80c:	7f 93       	push	r23
 80e:	8f 93       	push	r24
 810:	9f 93       	push	r25
 812:	af 93       	push	r26
 814:	bf 93       	push	r27
 816:	ef 93       	push	r30
 818:	ff 93       	push	r31
 81a:	e0 91 d3 00 	lds	r30, 0x00D3	; 0x8000d3 <GLB_PTRF_TIM1_OVF>
 81e:	f0 91 d4 00 	lds	r31, 0x00D4	; 0x8000d4 <GLB_PTRF_TIM1_OVF+0x1>
 822:	09 95       	icall
 824:	ff 91       	pop	r31
 826:	ef 91       	pop	r30
 828:	bf 91       	pop	r27
 82a:	af 91       	pop	r26
 82c:	9f 91       	pop	r25
 82e:	8f 91       	pop	r24
 830:	7f 91       	pop	r23
 832:	6f 91       	pop	r22
 834:	5f 91       	pop	r21
 836:	4f 91       	pop	r20
 838:	3f 91       	pop	r19
 83a:	2f 91       	pop	r18
 83c:	0f 90       	pop	r0
 83e:	0f be       	out	0x3f, r0	; 63
 840:	0f 90       	pop	r0
 842:	1f 90       	pop	r1
 844:	18 95       	reti

00000846 <UART_vInit>:
 846:	83 e3       	ldi	r24, 0x33	; 51
 848:	89 b9       	out	0x09, r24	; 9
 84a:	10 bc       	out	0x20, r1	; 32
 84c:	80 b5       	in	r24, 0x20	; 32
 84e:	8f 74       	andi	r24, 0x4F	; 79
 850:	80 68       	ori	r24, 0x80	; 128
 852:	80 bd       	out	0x20, r24	; 32
 854:	80 b5       	in	r24, 0x20	; 32
 856:	87 77       	andi	r24, 0x77	; 119
 858:	80 68       	ori	r24, 0x80	; 128
 85a:	80 bd       	out	0x20, r24	; 32
 85c:	80 b5       	in	r24, 0x20	; 32
 85e:	86 68       	ori	r24, 0x86	; 134
 860:	80 bd       	out	0x20, r24	; 32
 862:	52 98       	cbi	0x0a, 2	; 10
 864:	40 e0       	ldi	r20, 0x00	; 0
 866:	60 e0       	ldi	r22, 0x00	; 0
 868:	83 e0       	ldi	r24, 0x03	; 3
 86a:	0e 94 58 01 	call	0x2b0	; 0x2b0 <DIO_vSetPinDir>
 86e:	41 e0       	ldi	r20, 0x01	; 1
 870:	61 e0       	ldi	r22, 0x01	; 1
 872:	83 e0       	ldi	r24, 0x03	; 3
 874:	0e 94 58 01 	call	0x2b0	; 0x2b0 <DIO_vSetPinDir>
 878:	54 9a       	sbi	0x0a, 4	; 10
 87a:	53 9a       	sbi	0x0a, 3	; 10
 87c:	08 95       	ret

0000087e <UART_vSendData>:
 87e:	5d 9b       	sbis	0x0b, 5	; 11
 880:	fe cf       	rjmp	.-4      	; 0x87e <UART_vSendData>
 882:	8c b9       	out	0x0c, r24	; 12
 884:	08 95       	ret

00000886 <UART_u8GetDataAsync>:
 886:	cf 93       	push	r28
 888:	df 93       	push	r29
 88a:	ec 01       	movw	r28, r24
 88c:	0e 94 7e 02 	call	0x4fc	; 0x4fc <GIE_vSetGlobalInterrupt>
 890:	57 9a       	sbi	0x0a, 7	; 10
 892:	d0 93 d8 00 	sts	0x00D8, r29	; 0x8000d8 <G_PTR_FUNC_RX+0x1>
 896:	c0 93 d7 00 	sts	0x00D7, r28	; 0x8000d7 <G_PTR_FUNC_RX>
 89a:	df 91       	pop	r29
 89c:	cf 91       	pop	r28
 89e:	08 95       	ret

000008a0 <__vector_13>:
 8a0:	1f 92       	push	r1
 8a2:	0f 92       	push	r0
 8a4:	0f b6       	in	r0, 0x3f	; 63
 8a6:	0f 92       	push	r0
 8a8:	11 24       	eor	r1, r1
 8aa:	2f 93       	push	r18
 8ac:	3f 93       	push	r19
 8ae:	4f 93       	push	r20
 8b0:	5f 93       	push	r21
 8b2:	6f 93       	push	r22
 8b4:	7f 93       	push	r23
 8b6:	8f 93       	push	r24
 8b8:	9f 93       	push	r25
 8ba:	af 93       	push	r26
 8bc:	bf 93       	push	r27
 8be:	ef 93       	push	r30
 8c0:	ff 93       	push	r31
 8c2:	8c b1       	in	r24, 0x0c	; 12
 8c4:	e0 91 d7 00 	lds	r30, 0x00D7	; 0x8000d7 <G_PTR_FUNC_RX>
 8c8:	f0 91 d8 00 	lds	r31, 0x00D8	; 0x8000d8 <G_PTR_FUNC_RX+0x1>
 8cc:	09 95       	icall
 8ce:	ff 91       	pop	r31
 8d0:	ef 91       	pop	r30
 8d2:	bf 91       	pop	r27
 8d4:	af 91       	pop	r26
 8d6:	9f 91       	pop	r25
 8d8:	8f 91       	pop	r24
 8da:	7f 91       	pop	r23
 8dc:	6f 91       	pop	r22
 8de:	5f 91       	pop	r21
 8e0:	4f 91       	pop	r20
 8e2:	3f 91       	pop	r19
 8e4:	2f 91       	pop	r18
 8e6:	0f 90       	pop	r0
 8e8:	0f be       	out	0x3f, r0	; 63
 8ea:	0f 90       	pop	r0
 8ec:	1f 90       	pop	r1
 8ee:	18 95       	reti

000008f0 <__vector_14>:
 8f0:	1f 92       	push	r1
 8f2:	0f 92       	push	r0
 8f4:	0f b6       	in	r0, 0x3f	; 63
 8f6:	0f 92       	push	r0
 8f8:	11 24       	eor	r1, r1
 8fa:	8f 93       	push	r24
 8fc:	80 91 c4 00 	lds	r24, 0x00C4	; 0x8000c4 <G_u8DataSend>
 900:	8c b9       	out	0x0c, r24	; 12
 902:	8f 91       	pop	r24
 904:	0f 90       	pop	r0
 906:	0f be       	out	0x3f, r0	; 63
 908:	0f 90       	pop	r0
 90a:	1f 90       	pop	r1
 90c:	18 95       	reti

0000090e <__vector_15>:
 90e:	1f 92       	push	r1
 910:	0f 92       	push	r0
 912:	0f b6       	in	r0, 0x3f	; 63
 914:	0f 92       	push	r0
 916:	11 24       	eor	r1, r1
 918:	0f 90       	pop	r0
 91a:	0f be       	out	0x3f, r0	; 63
 91c:	0f 90       	pop	r0
 91e:	1f 90       	pop	r1
 920:	18 95       	reti

00000922 <_exit>:
 922:	f8 94       	cli

00000924 <__stop_program>:
 924:	ff cf       	rjmp	.-2      	; 0x924 <__stop_program>
