Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 192.00 MHz
Info: constraining clock net 'clk_div4' to 48.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: Packing LUT-FFs..
Info:      703 LCs used as LUT4 only
Info:      336 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       81 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_prescaler.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting clk_div4 (fanout 399)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 344)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 55)
Info: promoting u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q_SB_LUT4_I1_O_SB_LUT4_I3_O [cen] (fanout 72)
Info: promoting u_usb_cdc.u_sie.clk_gate [cen] (fanout 18)
Info: promoting u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 16)
Info: Constraining chains...
Info:       15 LCs used to legalise carry chains.
Info: Checksum: 0x471879c9

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xa3cfe69a

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1140/ 7680    14%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:     5/  256     1%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 1090 cells, random placement wirelen = 34150.
Info:     at initial placer iter 0, wirelen = 289
Info:     at initial placer iter 1, wirelen = 228
Info:     at initial placer iter 2, wirelen = 232
Info:     at initial placer iter 3, wirelen = 227
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 232, spread = 4506, legal = 4873; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 489, spread = 4227, legal = 4467; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 669, spread = 4071, legal = 4841; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 846, spread = 3929, legal = 4582; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 1053, spread = 3835, legal = 4305; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 1279, spread = 3504, legal = 4329; time = 0.05s
Info:     at iteration #7, type ALL: wirelen solved = 1395, spread = 3710, legal = 3969; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 1590, spread = 3457, legal = 4184; time = 0.03s
Info:     at iteration #9, type ALL: wirelen solved = 1589, spread = 3771, legal = 4207; time = 0.03s
Info:     at iteration #10, type ALL: wirelen solved = 1641, spread = 3473, legal = 4159; time = 0.03s
Info:     at iteration #11, type ALL: wirelen solved = 1728, spread = 3599, legal = 4349; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 1813, spread = 3746, legal = 4314; time = 0.09s
Info: HeAP Placer Time: 0.59s
Info:   of which solving equations: 0.28s
Info:   of which spreading cells: 0.04s
Info:   of which strict legalisation: 0.19s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 361, wirelen = 3969
Info:   at iteration #5: temp = 0.000000, timing cost = 270, wirelen = 3278
Info:   at iteration #10: temp = 0.000000, timing cost = 223, wirelen = 3087
Info:   at iteration #13: temp = 0.000000, timing cost = 191, wirelen = 3019 
Info: SA placement time 0.53s

Info: Max frequency for clock 'clk_div4_$glb_clk': 43.76 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock           'clk_pll': 219.73 MHz (PASS at 192.01 MHz)

Info: Max delay <async>                   -> posedge clk_div4_$glb_clk: 1.56 ns
Info: Max delay posedge clk_div4_$glb_clk -> <async>                  : 7.29 ns
Info: Max delay posedge clk_div4_$glb_clk -> posedge clk_pll          : 11.19 ns
Info: Max delay posedge clk_pll           -> posedge clk_div4_$glb_clk: 3.53 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [ -5986,  -1661) |***+
Info: [ -1661,   2664) |***********+
Info: [  2664,   6989) |*************+
Info: [  6989,  11314) |************************************+
Info: [ 11314,  15639) |*************************+
Info: [ 15639,  19964) |************************************************************ 
Info: [ 19964,  24289) | 
Info: [ 24289,  28614) | 
Info: [ 28614,  32939) | 
Info: [ 32939,  37264) | 
Info: [ 37264,  41589) | 
Info: [ 41589,  45914) | 
Info: [ 45914,  50239) | 
Info: [ 50239,  54564) | 
Info: [ 54564,  58889) | 
Info: [ 58889,  63214) | 
Info: [ 63214,  67539) | 
Info: [ 67539,  71864) | 
Info: [ 71864,  76189) |+
Info: [ 76189,  80514) |+
Info: Checksum: 0xc431dde4

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4129 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       41        917 |   41   917 |      3176|       0.13       0.13|
Info:       2000 |      156       1802 |  115   885 |      2324|       0.14       0.28|
Info:       3000 |      314       2644 |  158   842 |      1523|       0.11       0.38|
Info:       4000 |      517       3441 |  203   797 |       797|       0.13       0.51|
Info:       4989 |      669       4279 |  152   838 |         0|       0.23       0.74|
Info: Routing complete.
Info: Router1 time 0.74s
Info: Checksum: 0x6388de93

Info: Critical path report for clock 'clk_div4_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.rx_err_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2[0] budget 1.375000 ns (7,29) -> (6,28)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  2.3  Source u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.O
Info:  2.4  4.7    Net u_usb_cdc.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] budget 1.375000 ns (6,28) -> (3,21)
Info:                Sink u_usb_cdc.u_ctrl_endp.in_dir_q_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.3  Source u_usb_cdc.u_ctrl_endp.in_dir_q_SB_LUT4_I3_LC.O
Info:  0.9  6.2    Net u_usb_cdc.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] budget 1.375000 ns (3,21) -> (4,21)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  6.6  Source u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.0  8.6    Net u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] budget 1.375000 ns (4,21) -> (4,25)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.2  Source u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  0.9 10.1    Net u_usb_cdc.u_sie.phy_state_q_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1] budget 1.375000 ns (4,25) -> (4,25)
Info:                Sink u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 10.7  Source u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  2.0 12.7    Net u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O[0] budget 1.375000 ns (4,25) -> (3,18)
Info:                Sink u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 13.3  Source u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  2.0 15.3    Net u_usb_cdc.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I2[1] budget 1.384000 ns (3,18) -> (2,15)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 16.0  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.9 16.8    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1[0] budget 1.384000 ns (2,15) -> (2,16)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 17.4  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.9 18.3    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0] budget 1.384000 ns (2,16) -> (1,17)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 18.9  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_LC.O
Info:  0.9 19.8    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2] budget 1.384000 ns (1,17) -> (1,17)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_8_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 20.3  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_8_D_SB_LUT4_O_LC.I3
Info: 6.8 ns logic, 13.5 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q_SB_DFFER_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q budget 1.826000 ns (9,16) -> (9,16)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:78.4-94.31
Info:                  ../../../usb_cdc/bulk_endp.v:104.4-119.39
Info:                  ../../../usb_cdc/in_fifo.v:216.20-216.36
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:  0.7  2.3  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.7  5.0    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q_SB_DFFER_Q_E budget 1.826000 ns (9,16) -> (9,16)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q_SB_DFFER_Q_DFFLC.CEN
Info:  0.1  5.1  Setup u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_iready_mask_q_SB_DFFER_Q_DFFLC.CEN
Info: 1.6 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_div4_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source u_usb_n.D_IN_0
Info:  0.9  0.9    Net dn_rx budget 20.142000 ns (10,33) -> (10,32)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:78.4-94.31
Info:                  ../../../usb_cdc/sie.v:553.4-564.32
Info:                  ../../../usb_cdc/phy_rx.v:54.18-54.25
Info:                  ../../../usb_cdc/usb_cdc.v:104.4-133.49
Info:  0.7  1.6  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_div4_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_ctrl_endp.dev_state_q_SB_LUT4_I0_LC.O
Info:  0.9  1.7    Net u_usb_cdc.u_ctrl_endp.dev_state_qq[1] budget 2.727000 ns (2,22) -> (1,21)
Info:                Sink led_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:78.4-94.31
Info:                  ../../../usb_cdc/ctrl_endp.v:261.28-261.40
Info:                  ../../../usb_cdc/usb_cdc.v:142.4-161.44
Info:  0.6  2.2  Source led_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.0  4.2    Net led_SB_LUT4_O_I3[1] budget 27.172001 ns (1,21) -> (2,27)
Info:                Sink led_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  4.6  Source led_SB_LUT4_O_LC.O
Info:  2.4  7.1    Net led$SB_IO_OUT budget 27.171000 ns (2,27) -> (5,33)
Info:                Sink led$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:5.11-5.14
Info: 1.8 ns logic, 5.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_div4_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_rx.rx_en_q_SB_DFFER_Q_DFFLC.O
Info:  1.4  2.2    Net u_usb_cdc.u_sie.rx_err_SB_DFFR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1] budget 0.939000 ns (2,31) -> (1,29)
Info:                Sink u_usb_cdc.rstn_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:78.4-94.31
Info:                  ../../../usb_cdc/sie.v:553.4-564.32
Info:                  ../../../usb_cdc/phy_rx.v:127.24-127.31
Info:                  ../../../usb_cdc/usb_cdc.v:104.4-133.49
Info:  0.6  2.8  Source u_usb_cdc.rstn_SB_LUT4_I3_LC.O
Info:  2.9  5.7    Net u_usb_cdc.rstn_SB_LUT4_I3_O budget 0.938000 ns (1,29) -> (16,33)
Info:                Sink $gbuf_u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  6.6  Source $gbuf_u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.7  7.3    Net u_usb_cdc.rstn_SB_LUT4_I3_O_$glb_sr budget 0.938000 ns (16,33) -> (10,15)
Info:                Sink u_usb_cdc.u_bulk_endp.app_rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  7.4  Setup u_usb_cdc.u_bulk_endp.app_rstn_SB_DFFR_Q_DFFLC.SR
Info: 2.4 ns logic, 5.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_div4_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_ltx4_async_data.in_data_q_SB_DFFER_Q_2_DFFLC.O
Info:  2.0  2.8    Net u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q_SB_DFFER_Q_55_D_SB_LUT4_O_I3[0] budget 19.347000 ns (11,18) -> (12,22)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q_SB_DFFER_Q_42_D_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  3.4  Setup u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q_SB_DFFER_Q_42_D_SB_LUT4_O_LC.I0
Info: 1.5 ns logic, 2.0 ns routing

Info: Max frequency for clock 'clk_div4_$glb_clk': 49.24 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock           'clk_pll': 195.01 MHz (PASS at 192.01 MHz)

Info: Max delay <async>                   -> posedge clk_div4_$glb_clk: 1.56 ns
Info: Max delay posedge clk_div4_$glb_clk -> <async>                  : 7.07 ns
Info: Max delay posedge clk_div4_$glb_clk -> posedge clk_pll          : 7.39 ns
Info: Max delay posedge clk_pll           -> posedge clk_div4_$glb_clk: 3.45 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ -2183,   1960) |************+
Info: [  1960,   6103) |*********+
Info: [  6103,  10246) |************+
Info: [ 10246,  14389) |***********************************************+
Info: [ 14389,  18532) |************************************************************ 
Info: [ 18532,  22675) |************************+
Info: [ 22675,  26818) | 
Info: [ 26818,  30961) | 
Info: [ 30961,  35104) | 
Info: [ 35104,  39247) | 
Info: [ 39247,  43390) | 
Info: [ 43390,  47533) | 
Info: [ 47533,  51676) | 
Info: [ 51676,  55819) | 
Info: [ 55819,  59962) | 
Info: [ 59962,  64105) | 
Info: [ 64105,  68248) | 
Info: [ 68248,  72391) | 
Info: [ 72391,  76534) |+
Info: [ 76534,  80677) |+

Info: Program finished normally.
