
// Aplica»õion for testing
// ASCII to one Digit 7-Segment Common Cathode Display FPGA Driver

module Aplication_6 (
	input clk50MHz, // Main clock 50 MHz
	input rst_n, // Reset button
	output [6:0] Segments, // Cathode segments control outputs 
	output dp // DP on Piswords PIAX301V2 FPGA board control output
);	

// signals for connection between modules
wire clk2Hz;
wire [6:0] ASCII_data;	

// we declare the components
ASCII_to_1_Digit_CC decoder
(
	.ASCII_in	(ASCII_data),
	.dp_in		(ASCII_data[0]),
	.Segments 	(Segments),
	.dp			(dp)
);

Clk_2Hz clk_2Hz
(
	.clk_in 		(clk50MHz),
	.rst_n		(rst_n),
	.clk_out 	(clk2Hz)
);

Counter128 count
(
	.clk 	   	(clk2Hz),
	.rst_n		(rst_n),
	.count 		(ASCII_data)
);
	
endmodule