@W: MT529 :"c:\users\duncan\git\forthcpu\prescaler.v":12:0:12:5|Found inferred clock pll|CLKOS3_inferred_clock which controls 9 sequential elements including psc.clk_out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
