<stg><name>EphemeralKeyGeneration_A.1_Pipeline_VITIS_LOOP_14_1242</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_298 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_298"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln12 = store i4 0, i4 %i_298

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i38.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i38.i:0 %i = load i4 %i_298

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i38.i:1 %icmp_ln14 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i38.i:2 %add_ln14 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i38.i:3 %br_ln14 = br i1 %icmp_ln14, void %for.inc.i38.i.split, void %for.inc.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i38.i.split:3 %trunc_ln15 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="3">
<![CDATA[
for.inc.i38.i.split:7 %zext_ln15_26 = zext i3 %trunc_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_26"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc.i38.i.split:8 %zext_ln15_41_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %zext_ln15_26

]]></Node>
<StgValue><ssdm name="zext_ln15_41_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i38.i.split:9 %zext_ln15_27 = zext i6 %zext_ln15_41_cast

]]></Node>
<StgValue><ssdm name="zext_ln15_27"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i38.i.split:10 %B_gen_1_addr = getelementptr i64 %B_gen_1, i32 0, i32 %zext_ln15_27

]]></Node>
<StgValue><ssdm name="B_gen_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i38.i.split:11 %B_gen_1_load = load i6 %B_gen_1_addr

]]></Node>
<StgValue><ssdm name="B_gen_1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i38.i.split:13 %store_ln12 = store i4 %add_ln14, i4 %i_298

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.inc.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i38.i.split:0 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i38.i.split:1 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i38.i.split:2 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.i38.i.split:4 %tmp_1133_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln15

]]></Node>
<StgValue><ssdm name="tmp_1133_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i38.i.split:5 %zext_ln15 = zext i4 %tmp_1133_cast

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i38.i.split:6 %phiR_X_addr = getelementptr i64 %phiR_X, i32 0, i32 %zext_ln15

]]></Node>
<StgValue><ssdm name="phiR_X_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i38.i.split:11 %B_gen_1_load = load i6 %B_gen_1_addr

]]></Node>
<StgValue><ssdm name="B_gen_1_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
for.inc.i38.i.split:12 %store_ln15 = store i64 %B_gen_1_load, i4 %phiR_X_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i38.i.split:14 %br_ln14 = br void %for.inc.i38.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="phiR_X" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="phiR_X"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="B_gen_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="B_gen_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i_298" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_42" to="store_ln12" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="i_298" to="store_ln12" fromId="5" toId="6">
</dataflow>
<dataflow id="45" from="i_298" to="i" fromId="5" toId="8">
</dataflow>
<dataflow id="46" from="i" to="icmp_ln14" fromId="8" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_47" to="icmp_ln14" fromId="47" toId="9">
</dataflow>
<dataflow id="49" from="i" to="add_ln14" fromId="8" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="add_ln14" fromId="50" toId="10">
</dataflow>
<dataflow id="52" from="icmp_ln14" to="br_ln14" fromId="9" toId="11">
</dataflow>
<dataflow id="53" from="i" to="trunc_ln15" fromId="8" toId="12">
</dataflow>
<dataflow id="54" from="trunc_ln15" to="zext_ln15_26" fromId="12" toId="13">
</dataflow>
<dataflow id="56" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="zext_ln15_41_cast" fromId="55" toId="14">
</dataflow>
<dataflow id="58" from="StgValue_57" to="zext_ln15_41_cast" fromId="57" toId="14">
</dataflow>
<dataflow id="59" from="zext_ln15_26" to="zext_ln15_41_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="60" from="zext_ln15_41_cast" to="zext_ln15_27" fromId="14" toId="15">
</dataflow>
<dataflow id="61" from="B_gen_1" to="B_gen_1_addr" fromId="39" toId="16">
</dataflow>
<dataflow id="63" from="StgValue_62" to="B_gen_1_addr" fromId="62" toId="16">
</dataflow>
<dataflow id="64" from="zext_ln15_27" to="B_gen_1_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="65" from="B_gen_1_addr" to="B_gen_1_load" fromId="16" toId="17">
</dataflow>
<dataflow id="66" from="add_ln14" to="store_ln12" fromId="10" toId="18">
</dataflow>
<dataflow id="67" from="i_298" to="store_ln12" fromId="5" toId="18">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="68" toId="19">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln12" fromId="70" toId="19">
</dataflow>
<dataflow id="72" from="StgValue_62" to="specpipeline_ln12" fromId="62" toId="19">
</dataflow>
<dataflow id="73" from="StgValue_62" to="specpipeline_ln12" fromId="62" toId="19">
</dataflow>
<dataflow id="74" from="StgValue_62" to="specpipeline_ln12" fromId="62" toId="19">
</dataflow>
<dataflow id="76" from="empty_44" to="specpipeline_ln12" fromId="75" toId="19">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="77" toId="20">
</dataflow>
<dataflow id="80" from="StgValue_79" to="speclooptripcount_ln12" fromId="79" toId="20">
</dataflow>
<dataflow id="81" from="StgValue_79" to="speclooptripcount_ln12" fromId="79" toId="20">
</dataflow>
<dataflow id="82" from="StgValue_79" to="speclooptripcount_ln12" fromId="79" toId="20">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="83" toId="21">
</dataflow>
<dataflow id="86" from="empty_40" to="specloopname_ln14" fromId="85" toId="21">
</dataflow>
<dataflow id="88" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_1133_cast" fromId="87" toId="22">
</dataflow>
<dataflow id="89" from="StgValue_57" to="tmp_1133_cast" fromId="57" toId="22">
</dataflow>
<dataflow id="90" from="trunc_ln15" to="tmp_1133_cast" fromId="12" toId="22">
</dataflow>
<dataflow id="91" from="tmp_1133_cast" to="zext_ln15" fromId="22" toId="23">
</dataflow>
<dataflow id="92" from="phiR_X" to="phiR_X_addr" fromId="38" toId="24">
</dataflow>
<dataflow id="93" from="StgValue_62" to="phiR_X_addr" fromId="62" toId="24">
</dataflow>
<dataflow id="94" from="zext_ln15" to="phiR_X_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="95" from="B_gen_1_addr" to="B_gen_1_load" fromId="16" toId="25">
</dataflow>
<dataflow id="96" from="B_gen_1_load" to="store_ln15" fromId="25" toId="26">
</dataflow>
<dataflow id="97" from="phiR_X_addr" to="store_ln15" fromId="24" toId="26">
</dataflow>
<dataflow id="98" from="icmp_ln14" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
