#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Mar 26 13:13:20 2023
# Process ID: 25384
# Current directory: D:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.runs/uBlaze_pong_im_gen_pong_image_gen_0_0_synth_1
# Command line: vivado.exe -log uBlaze_pong_im_gen_pong_image_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uBlaze_pong_im_gen_pong_image_gen_0_0.tcl
# Log file: D:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.runs/uBlaze_pong_im_gen_pong_image_gen_0_0_synth_1/uBlaze_pong_im_gen_pong_image_gen_0_0.vds
# Journal file: D:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.runs/uBlaze_pong_im_gen_pong_image_gen_0_0_synth_1\vivado.jou
# Running On: HPLaptopKawser, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16946 MB
#-----------------------------------------------------------
source uBlaze_pong_im_gen_pong_image_gen_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1410.492 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SoCDesign/HW3/ip_repo/pong_image_gen_3.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2022.1/data/ip'.
Command: synth_design -top uBlaze_pong_im_gen_pong_image_gen_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uBlaze_pong_im_gen_pong_image_gen_0_0' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ip/uBlaze_pong_im_gen_pong_image_gen_0_0/synth/uBlaze_pong_im_gen_pong_image_gen_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pong_image_gen_v3_0' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/hdl/pong_image_gen_v3_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'pong_image_gen_v3_0_S00_AXI' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/hdl/pong_image_gen_v3_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/hdl/pong_image_gen_v3_0_S00_AXI.v:244]
INFO: [Synth 8-226] default block is never used [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/hdl/pong_image_gen_v3_0_S00_AXI.v:417]
INFO: [Synth 8-6157] synthesizing module 'pong_top' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/top.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/vga_controller.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (0#1) [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/vga_controller.vhd:53]
INFO: [Synth 8-6157] synthesizing module 'image_generator' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/image_generator.v:23]
WARNING: [Synth 8-567] referenced signal 'refresh_tick' should be on the sensitivity list [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/image_generator.v:304]
INFO: [Synth 8-6157] synthesizing module 'num_rom' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/num_rom.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/num_rom.v:44]
INFO: [Synth 8-6155] done synthesizing module 'num_rom' (0#1) [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/num_rom.v:28]
WARNING: [Synth 8-689] width (15) of port connection 'addr' does not match port width (11) of module 'num_rom' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/image_generator.v:383]
INFO: [Synth 8-6155] done synthesizing module 'image_generator' (0#1) [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/image_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pong_top' (0#1) [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pong_image_gen_v3_0_S00_AXI' (0#1) [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/hdl/pong_image_gen_v3_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pong_image_gen_v3_0' (0#1) [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/hdl/pong_image_gen_v3_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'uBlaze_pong_im_gen_pong_image_gen_0_0' (0#1) [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ip/uBlaze_pong_im_gen_pong_image_gen_0_0/synth/uBlaze_pong_im_gen_pong_image_gen_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module pong_image_gen_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module pong_image_gen_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module pong_image_gen_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module pong_image_gen_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module pong_image_gen_v3_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module pong_image_gen_v3_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1410.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1410.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1479.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1479.176 ; gain = 0.109
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/num_rom.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'y_pad_next_l_reg' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/image_generator.v:219]
WARNING: [Synth 8-327] inferring latch for variable 'y_pad_next_r_reg' [d:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.gen/sources_1/bd/uBlaze_pong_im_gen/ipshared/c0c6/src/image_generator.v:228]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 8     
	  16 Input   16 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 10    
	   4 Input   10 Bit        Muxes := 1     
	 177 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module uBlaze_pong_im_gen_pong_image_gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module uBlaze_pong_im_gen_pong_image_gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module uBlaze_pong_im_gen_pong_image_gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module uBlaze_pong_im_gen_pong_image_gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module uBlaze_pong_im_gen_pong_image_gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module uBlaze_pong_im_gen_pong_image_gen_0_0 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (scoreboard1/data_reg[0]) is unused and will be removed from module image_generator.
WARNING: [Synth 8-3332] Sequential element (scoreboard2/data_reg[0]) is unused and will be removed from module image_generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+------------------------------+---------------+----------------+
|Module Name     | RTL Object                   | Depth x Width | Implemented As | 
+----------------+------------------------------+---------------+----------------+
|image_generator | scoreboard1/addr_reg_reg_rep | 256x8         | Block RAM      | 
|image_generator | scoreboard2/addr_reg_reg_rep | 256x8         | Block RAM      | 
+----------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:08 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:09 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pong_image_gen_v3_0_S00_AXI_inst/pong_im_gen0/im_gen0/scoreboard1/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   120|
|2     |LUT1     |    53|
|3     |LUT2     |   276|
|4     |LUT3     |    34|
|5     |LUT4     |   304|
|6     |LUT5     |    76|
|7     |LUT6     |   196|
|8     |MUXF7    |    35|
|9     |RAMB18E1 |     1|
|10    |FDCE     |    44|
|11    |FDPE     |     1|
|12    |FDRE     |   424|
|13    |FDSE     |    23|
|14    |LD       |    46|
|15    |LDC      |    26|
|16    |LDCP     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:24 . Memory (MB): peak = 1479.176 ; gain = 68.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:01:20 . Memory (MB): peak = 1479.176 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 1479.176 ; gain = 68.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1479.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1479.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  LD => LDCE: 46 instances
  LDC => LDCE: 26 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 6 instances

Synth Design complete, checksum: 46ca3503
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:35 . Memory (MB): peak = 1479.176 ; gain = 68.684
INFO: [Common 17-1381] The checkpoint 'D:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.runs/uBlaze_pong_im_gen_pong_image_gen_0_0_synth_1/uBlaze_pong_im_gen_pong_image_gen_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP uBlaze_pong_im_gen_pong_image_gen_0_0, cache-ID = ddc0953730aca10f
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/SoCDesign/HW3/hw3_pong_game_v3/hw3_pong_game_v3.runs/uBlaze_pong_im_gen_pong_image_gen_0_0_synth_1/uBlaze_pong_im_gen_pong_image_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uBlaze_pong_im_gen_pong_image_gen_0_0_utilization_synth.rpt -pb uBlaze_pong_im_gen_pong_image_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 26 13:15:17 2023...
