# AArch64 EL1 システムレジスタ

- [ACCDATA_EL1: Accelerator Data](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ACCDATA-EL1--Accelerator-Data)
- [ACTLR_EL1: Auxiliary Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ACTLR-EL1--Auxiliary-Control-Register--EL1-)
- [AFSR0_EL1: Auxiliary Fault Status Register 0 (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR0-EL1--Auxiliary-Fault-Status-Register-0--EL1-)
- [AFSR1_EL1: Auxiliary Fault Status Register 1 (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR1-EL1--Auxiliary-Fault-Status-Register-1--EL1-)
- [AIDR_EL1: Auxiliary ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AIDR-EL1--Auxiliary-ID-Register)
- [AMAIR_EL1: Auxiliary Memory Attribute Indirection Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMAIR-EL1--Auxiliary-Memory-Attribute-Indirection-Register--EL1-)
- [APDAKeyHi_EL1: Pointer Authentication Key A for Data (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APDAKeyHi-EL1--Pointer-Authentication-Key-A-for-Data--bits-127-64--)
- [APDAKeyLo_EL1: Pointer Authentication Key A for Data (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APDAKeyLo-EL1--Pointer-Authentication-Key-A-for-Data--bits-63-0--)
- [APDBKeyHi_EL1: Pointer Authentication Key B for Data (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APDBKeyHi-EL1--Pointer-Authentication-Key-B-for-Data--bits-127-64--)
- [APDBKeyLo_EL1: Pointer Authentication Key B for Data (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APDBKeyLo-EL1--Pointer-Authentication-Key-B-for-Data--bits-63-0--)
- [APGAKeyHi_EL1: Pointer Authentication Key A for Code (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APGAKeyHi-EL1--Pointer-Authentication-Key-A-for-Code--bits-127-64--)
- [APGAKeyLo_EL1: Pointer Authentication Key A for Code (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APGAKeyLo-EL1--Pointer-Authentication-Key-A-for-Code--bits-63-0--)
- [APIAKeyHi_EL1: Pointer Authentication Key A for Instruction (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APIAKeyHi-EL1--Pointer-Authentication-Key-A-for-Instruction--bits-127-64--)
- [APIAKeyLo_EL1: Pointer Authentication Key A for Instruction (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APIAKeyLo-EL1--Pointer-Authentication-Key-A-for-Instruction--bits-63-0--)
- [APIBKeyHi_EL1: Pointer Authentication Key B for Instruction (bits- [127:64])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APIBKeyHi-EL1--Pointer-Authentication-Key-B-for-Instruction--bits-127-64--)
- [APIBKeyLo_EL1: Pointer Authentication Key B for Instruction (bits- [63:0])](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/APIBKeyLo-EL1--Pointer-Authentication-Key-B-for-Instruction--bits-63-0--)
- [CCSIDR2_EL1: Current Cache Size ID Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CCSIDR2-EL1--Current-Cache-Size-ID-Register-2)
- [CCSIDR_EL1: Current Cache Size ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CCSIDR-EL1--Current-Cache-Size-ID-Register)
- [CLIDR_EL1: Cache Level ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CLIDR-EL1--Cache-Level-ID-Register)
- [CNTKCTL_EL1: Counter-timer Kernel Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTKCTL-EL1--Counter-timer-Kernel-Control-register)
- [CNTPS_CTL_EL1: Counter-timer Physical Secure Timer Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPS-CTL-EL1--Counter-timer-Physical-Secure-Timer-Control-register)
- [CNTPS_CVAL_EL1: Counter-timer Physical Secure Timer CompareValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPS-CVAL-EL1--Counter-timer-Physical-Secure-Timer-CompareValue-register)
- [CNTPS_TVAL_EL1: Counter-timer Physical Secure Timer TimerValue register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPS-TVAL-EL1--Counter-timer-Physical-Secure-Timer-TimerValue-register)
- [CONTEXTIDR_EL1: Context ID Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CONTEXTIDR-EL1--Context-ID-Register--EL1-)
- [CPACR_EL1: Architectural Feature Access Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CPACR-EL1--Architectural-Feature-Access-Control-Register)
- [CSSELR_EL1: Cache Size Selection Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CSSELR-EL1--Cache-Size-Selection-Register)
- [DBGAUTHSTATUS_EL1: Debug Authentication Status register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGAUTHSTATUS-EL1--Debug-Authentication-Status-register)
- [DBGBCR&lt;n&gt;_EL1: Debug Breakpoint Control Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGBCR-n--EL1--Debug-Breakpoint-Control-Registers)
- [DBGBVR&lt;n&gt;_EL1: Debug Breakpoint Value Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGBVR-n--EL1--Debug-Breakpoint-Value-Registers)
- [DBGCLAIMCLR_EL1: Debug CLAIM Tag Clear register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGCLAIMCLR-EL1--Debug-CLAIM-Tag-Clear-register)
- [DBGCLAIMSET_EL1: Debug CLAIM Tag Set register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGCLAIMSET-EL1--Debug-CLAIM-Tag-Set-register)
- [DBGPRCR_EL1: Debug Power Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGPRCR-EL1--Debug-Power-Control-Register)
- [DBGWCR&lt;n&gt;_EL1: Debug Watchpoint Control Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGWCR-n--EL1--Debug-Watchpoint-Control-Registers)
- [DBGWVR&lt;n&gt;_EL1: Debug Watchpoint Value Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGWVR-n--EL1--Debug-Watchpoint-Value-Registers)
- [DISR_EL1: Deferred Interrupt Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DISR-EL1--Deferred-Interrupt-Status-Register)
- [ELR_EL1: Exception Link Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ELR-EL1--Exception-Link-Register--EL1-)
- [ERRIDR_EL1: Error Record ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERRIDR-EL1--Error-Record-ID-Register)
- [ERRSELR_EL1: Error Record Select Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERRSELR-EL1--Error-Record-Select-Register)
- [ERXADDR_EL1: Selected Error Record Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXADDR-EL1--Selected-Error-Record-Address-Register)
- [ERXCTLR_EL1: Selected Error Record Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXCTLR-EL1--Selected-Error-Record-Control-Register)
- [ERXFR_EL1: Selected Error Record Feature Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXFR-EL1--Selected-Error-Record-Feature-Register)
- [ERXMISC0_EL1: Selected Error Record Miscellaneous Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXMISC0-EL1--Selected-Error-Record-Miscellaneous-Register-0)
- [ERXMISC1_EL1: Selected Error Record Miscellaneous Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXMISC1-EL1--Selected-Error-Record-Miscellaneous-Register-1)
- [ERXMISC2_EL1: Selected Error Record Miscellaneous Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXMISC2-EL1--Selected-Error-Record-Miscellaneous-Register-2)
- [ERXMISC3_EL1: Selected Error Record Miscellaneous Register 3](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXMISC3-EL1--Selected-Error-Record-Miscellaneous-Register-3)
- [ERXPFGCDN_EL1: Selected Pseudo-fault Generation Countdown register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXPFGCDN-EL1--Selected-Pseudo-fault-Generation-Countdown-register)
- [ERXPFGCTL_EL1: Selected Pseudo-fault Generation Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-register)
- [ERXPFGF_EL1: Selected Pseudo-fault Generation Feature register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXPFGF-EL1--Selected-Pseudo-fault-Generation-Feature-register)
- [ERXSTATUS_EL1: Selected Error Record Primary Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ERXSTATUS-EL1--Selected-Error-Record-Primary-Status-Register)
- [ESR_EL1: Exception Syndrome Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ESR-EL1--Exception-Syndrome-Register--EL1-)
- [FAR_EL1: Fault Address Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FAR-EL1--Fault-Address-Register--EL1-)
- [GCR_EL1: Tag Control Register.](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/GCR-EL1--Tag-Control-Register-)
- [GMID_EL1: Multiple tag transfer ID register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/GMID-EL1--Multiple-tag-transfer-ID-register)
- [ICC_AP0R&lt;n&gt;_EL1: Interrupt Controller Active Priorities Group 0 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-AP0R-n--EL1--Interrupt-Controller-Active-Priorities-Group-0-Registers)
- [ICC_AP1R&lt;n&gt;_EL1: Interrupt Controller Active Priorities Group 1 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-AP1R-n--EL1--Interrupt-Controller-Active-Priorities-Group-1-Registers)
- [ICC_ASGI1R_EL1: Interrupt Controller Alias Software Generated Interrupt Group 1 Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-ASGI1R-EL1--Interrupt-Controller-Alias-Software-Generated-Interrupt-Group-1-Register)
- [ICC_BPR0_EL1: Interrupt Controller Binary Point Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-BPR0-EL1--Interrupt-Controller-Binary-Point-Register-0)
- [ICC_BPR1_EL1: Interrupt Controller Binary Point Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-BPR1-EL1--Interrupt-Controller-Binary-Point-Register-1)
- [ICC_CTLR_EL1: Interrupt Controller Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-CTLR-EL1--Interrupt-Controller-Control-Register--EL1-)
- [ICC_DIR_EL1: Interrupt Controller Deactivate Interrupt Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-DIR-EL1--Interrupt-Controller-Deactivate-Interrupt-Register)
- [ICC_EOIR0_EL1: Interrupt Controller End Of Interrupt Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-EOIR0-EL1--Interrupt-Controller-End-Of-Interrupt-Register-0)
- [ICC_EOIR1_EL1: Interrupt Controller End Of Interrupt Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-EOIR1-EL1--Interrupt-Controller-End-Of-Interrupt-Register-1)
- [ICC_HPPIR0_EL1: Interrupt Controller Highest Priority Pending Interrupt Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-HPPIR0-EL1--Interrupt-Controller-Highest-Priority-Pending-Interrupt-Register-0)
- [ICC_HPPIR1_EL1: Interrupt Controller Highest Priority Pending Interrupt Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-HPPIR1-EL1--Interrupt-Controller-Highest-Priority-Pending-Interrupt-Register-1)
- [ICC_IAR0_EL1: Interrupt Controller Interrupt Acknowledge Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IAR0-EL1--Interrupt-Controller-Interrupt-Acknowledge-Register-0)
- [ICC_IAR1_EL1: Interrupt Controller Interrupt Acknowledge Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IAR1-EL1--Interrupt-Controller-Interrupt-Acknowledge-Register-1)
- [ICC_IGRPEN0_EL1: Interrupt Controller Interrupt Group 0 Enable register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IGRPEN0-EL1--Interrupt-Controller-Interrupt-Group-0-Enable-register)
- [ICC_IGRPEN1_EL1: Interrupt Controller Interrupt Group 1 Enable register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IGRPEN1-EL1--Interrupt-Controller-Interrupt-Group-1-Enable-register)
- [ICC_PMR_EL1: Interrupt Controller Interrupt Priority Mask Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-PMR-EL1--Interrupt-Controller-Interrupt-Priority-Mask-Register)
- [ICC_RPR_EL1: Interrupt Controller Running Priority Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-RPR-EL1--Interrupt-Controller-Running-Priority-Register)
- [ICC_SGI0R_EL1: Interrupt Controller Software Generated Interrupt Group 0 Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SGI0R-EL1--Interrupt-Controller-Software-Generated-Interrupt-Group-0-Register)
- [ICC_SGI1R_EL1: Interrupt Controller Software Generated Interrupt Group 1 Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SGI1R-EL1--Interrupt-Controller-Software-Generated-Interrupt-Group-1-Register)
- [ICC_SRE_EL1: Interrupt Controller System Register Enable register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SRE-EL1--Interrupt-Controller-System-Register-Enable-register--EL1-)
- [ICV_AP0R&lt;n&gt;_EL1: Interrupt Controller Virtual Active Priorities Group 0 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-AP0R-n--EL1--Interrupt-Controller-Virtual-Active-Priorities-Group-0-Registers)
- [ICV_AP1R&lt;n&gt;_EL1: Interrupt Controller Virtual Active Priorities Group 1 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-AP1R-n--EL1--Interrupt-Controller-Virtual-Active-Priorities-Group-1-Registers)
- [ICV_BPR0_EL1: Interrupt Controller Virtual Binary Point Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-BPR0-EL1--Interrupt-Controller-Virtual-Binary-Point-Register-0)
- [ICV_BPR1_EL1: Interrupt Controller Virtual Binary Point Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-BPR1-EL1--Interrupt-Controller-Virtual-Binary-Point-Register-1)
- [ICV_CTLR_EL1: Interrupt Controller Virtual Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-CTLR-EL1--Interrupt-Controller-Virtual-Control-Register)
- [ICV_DIR_EL1: Interrupt Controller Deactivate Virtual Interrupt Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-DIR-EL1--Interrupt-Controller-Deactivate-Virtual-Interrupt-Register)
- [ICV_EOIR0_EL1: Interrupt Controller Virtual End Of Interrupt Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-EOIR0-EL1--Interrupt-Controller-Virtual-End-Of-Interrupt-Register-0)
- [ICV_EOIR1_EL1: Interrupt Controller Virtual End Of Interrupt Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-EOIR1-EL1--Interrupt-Controller-Virtual-End-Of-Interrupt-Register-1)
- [ICV_HPPIR0_EL1: Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-HPPIR0-EL1--Interrupt-Controller-Virtual-Highest-Priority-Pending-Interrupt-Register-0)
- [ICV_HPPIR1_EL1: Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-HPPIR1-EL1--Interrupt-Controller-Virtual-Highest-Priority-Pending-Interrupt-Register-1)
- [ICV_IAR0_EL1: Interrupt Controller Virtual Interrupt Acknowledge Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-IAR0-EL1--Interrupt-Controller-Virtual-Interrupt-Acknowledge-Register-0)
- [ICV_IAR1_EL1: Interrupt Controller Virtual Interrupt Acknowledge Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-IAR1-EL1--Interrupt-Controller-Virtual-Interrupt-Acknowledge-Register-1)
- [ICV_IGRPEN0_EL1: Interrupt Controller Virtual Interrupt Group 0 Enable register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-IGRPEN0-EL1--Interrupt-Controller-Virtual-Interrupt-Group-0-Enable-register)
- [ICV_IGRPEN1_EL1: Interrupt Controller Virtual Interrupt Group 1 Enable register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-IGRPEN1-EL1--Interrupt-Controller-Virtual-Interrupt-Group-1-Enable-register)
- [ICV_PMR_EL1: Interrupt Controller Virtual Interrupt Priority Mask Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-PMR-EL1--Interrupt-Controller-Virtual-Interrupt-Priority-Mask-Register)
- [ICV_RPR_EL1: Interrupt Controller Virtual Running Priority Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICV-RPR-EL1--Interrupt-Controller-Virtual-Running-Priority-Register)
- [ID_AA64AFR0_EL1: AArch64 Auxiliary Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64AFR0-EL1--AArch64-Auxiliary-Feature-Register-0)
- [ID_AA64AFR1_EL1: AArch64 Auxiliary Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64AFR1-EL1--AArch64-Auxiliary-Feature-Register-1)
- [ID_AA64DFR0_EL1: AArch64 Debug Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64DFR0-EL1--AArch64-Debug-Feature-Register-0)
- [ID_AA64DFR1_EL1: AArch64 Debug Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64DFR1-EL1--AArch64-Debug-Feature-Register-1)
- [ID_AA64ISAR0_EL1: AArch64 Instruction Set Attribute Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0)
- [ID_AA64ISAR1_EL1: AArch64 Instruction Set Attribute Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64ISAR1-EL1--AArch64-Instruction-Set-Attribute-Register-1)
- [ID_AA64ISAR2_EL1: AArch64 Instruction Set Attribute Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64ISAR2-EL1--AArch64-Instruction-Set-Attribute-Register-2)
- [ID_AA64MMFR0_EL1: AArch64 Memory Model Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64MMFR0-EL1--AArch64-Memory-Model-Feature-Register-0)
- [ID_AA64MMFR1_EL1: AArch64 Memory Model Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64MMFR1-EL1--AArch64-Memory-Model-Feature-Register-1)
- [ID_AA64MMFR2_EL1: AArch64 Memory Model Feature Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64MMFR2-EL1--AArch64-Memory-Model-Feature-Register-2)
- [ID_AA64PFR0_EL1: AArch64 Processor Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64PFR0-EL1--AArch64-Processor-Feature-Register-0)
- [ID_AA64PFR1_EL1: AArch64 Processor Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64PFR1-EL1--AArch64-Processor-Feature-Register-1)
- [ID_AA64ZFR0_EL1: SVE Feature ID register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AA64ZFR0-EL1--SVE-Feature-ID-register-0)
- [ID_AFR0_EL1: AArch32 Auxiliary Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-AFR0-EL1--AArch32-Auxiliary-Feature-Register-0)
- [ID_DFR0_EL1: AArch32 Debug Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-DFR0-EL1--AArch32-Debug-Feature-Register-0)
- [ID_DFR1_EL1: Debug Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-DFR1-EL1--Debug-Feature-Register-1)
- [ID_ISAR0_EL1: AArch32 Instruction Set Attribute Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR0-EL1--AArch32-Instruction-Set-Attribute-Register-0)
- [ID_ISAR1_EL1: AArch32 Instruction Set Attribute Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR1-EL1--AArch32-Instruction-Set-Attribute-Register-1)
- [ID_ISAR2_EL1: AArch32 Instruction Set Attribute Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR2-EL1--AArch32-Instruction-Set-Attribute-Register-2)
- [ID_ISAR3_EL1: AArch32 Instruction Set Attribute Register 3](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR3-EL1--AArch32-Instruction-Set-Attribute-Register-3)
- [ID_ISAR4_EL1: AArch32 Instruction Set Attribute Register 4](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR4-EL1--AArch32-Instruction-Set-Attribute-Register-4)
- [ID_ISAR5_EL1: AArch32 Instruction Set Attribute Register 5](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR5-EL1--AArch32-Instruction-Set-Attribute-Register-5)
- [ID_ISAR6_EL1: AArch32 Instruction Set Attribute Register 6](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-ISAR6-EL1--AArch32-Instruction-Set-Attribute-Register-6)
- [ID_MMFR0_EL1: AArch32 Memory Model Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR0-EL1--AArch32-Memory-Model-Feature-Register-0)
- [ID_MMFR1_EL1: AArch32 Memory Model Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR1-EL1--AArch32-Memory-Model-Feature-Register-1)
- [ID_MMFR2_EL1: AArch32 Memory Model Feature Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR2-EL1--AArch32-Memory-Model-Feature-Register-2)
- [ID_MMFR3_EL1: AArch32 Memory Model Feature Register 3](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR3-EL1--AArch32-Memory-Model-Feature-Register-3)
- [ID_MMFR4_EL1: AArch32 Memory Model Feature Register 4](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR4-EL1--AArch32-Memory-Model-Feature-Register-4)
- [ID_MMFR5_EL1: AArch32 Memory Model Feature Register 5](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-MMFR5-EL1--AArch32-Memory-Model-Feature-Register-5)
- [ID_PFR0_EL1: AArch32 Processor Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-PFR0-EL1--AArch32-Processor-Feature-Register-0)
- [ID_PFR1_EL1: AArch32 Processor Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-PFR1-EL1--AArch32-Processor-Feature-Register-1)
- [ID_PFR2_EL1: AArch32 Processor Feature Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ID-PFR2-EL1--AArch32-Processor-Feature-Register-2)
- [ISR_EL1: Interrupt Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ISR-EL1--Interrupt-Status-Register)
- [LORC_EL1: LORegion Control (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LORC-EL1--LORegion-Control--EL1-)
- [LOREA_EL1: LORegion End Address (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LOREA-EL1--LORegion-End-Address--EL1-)
- [LORID_EL1: LORegionID (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LORID-EL1--LORegionID--EL1-)
- [LORN_EL1: LORegion Number (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LORN-EL1--LORegion-Number--EL1-)
- [LORSA_EL1: LORegion Start Address (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/LORSA-EL1--LORegion-Start-Address--EL1-)
- [MAIR_EL1: Memory Attribute Indirection Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MAIR-EL1--Memory-Attribute-Indirection-Register--EL1-)
- [MDCCINT_EL1: Monitor DCC Interrupt Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDCCINT-EL1--Monitor-DCC-Interrupt-Enable-Register)
- [MDRAR_EL1: Monitor Debug ROM Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDRAR-EL1--Monitor-Debug-ROM-Address-Register)
- [MDSCR_EL1: Monitor Debug System Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDSCR-EL1--Monitor-Debug-System-Control-Register)
- [MIDR_EL1: Main ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MIDR-EL1--Main-ID-Register)
- [MPAM0_EL1: MPAM0 Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAM0-EL1--MPAM0-Register--EL1-)
- [MPAM1_EL1: MPAM1 Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAM1-EL1--MPAM1-Register--EL1-)
- [MPAMIDR_EL1: MPAM ID Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMIDR-EL1--MPAM-ID-Register--EL1-)
- [MPIDR_EL1: Multiprocessor Affinity Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPIDR-EL1--Multiprocessor-Affinity-Register)
- [MVFR0_EL1: AArch32 Media and VFP Feature Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MVFR0-EL1--AArch32-Media-and-VFP-Feature-Register-0)
- [MVFR1_EL1: AArch32 Media and VFP Feature Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MVFR1-EL1--AArch32-Media-and-VFP-Feature-Register-1)
- [MVFR2_EL1: AArch32 Media and VFP Feature Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MVFR2-EL1--AArch32-Media-and-VFP-Feature-Register-2)
- [OSDLR_EL1: OS Double Lock Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSDLR-EL1--OS-Double-Lock-Register)
- [OSDTRRX_EL1: OS Lock Data Transfer Register, Receive](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSDTRRX-EL1--OS-Lock-Data-Transfer-Register--Receive)
- [OSDTRTX_EL1: OS Lock Data Transfer Register, Transmit](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSDTRTX-EL1--OS-Lock-Data-Transfer-Register--Transmit)
- [OSECCR_EL1: OS Lock Exception Catch Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSECCR-EL1--OS-Lock-Exception-Catch-Control-Register)
- [OSLAR_EL1: OS Lock Access Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSLAR-EL1--OS-Lock-Access-Register)
- [OSLSR_EL1: OS Lock Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/OSLSR-EL1--OS-Lock-Status-Register)
- [PAR_EL1: Physical Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PAR-EL1--Physical-Address-Register)
- [PMBIDR_EL1: Profiling Buffer ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMBIDR-EL1--Profiling-Buffer-ID-Register)
- [PMBLIMITR_EL1: Profiling Buffer Limit Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMBLIMITR-EL1--Profiling-Buffer-Limit-Address-Register)
- [PMBPTR_EL1: Profiling Buffer Write Pointer Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMBPTR-EL1--Profiling-Buffer-Write-Pointer-Register)
- [PMBSR_EL1: Profiling Buffer Status/syndrome Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMBSR-EL1--Profiling-Buffer-Status-syndrome-Register)
- [PMINTENCLR_EL1: Performance Monitors Interrupt Enable Clear register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMINTENCLR-EL1--Performance-Monitors-Interrupt-Enable-Clear-register)
- [PMINTENSET_EL1: Performance Monitors Interrupt Enable Set register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMINTENSET-EL1--Performance-Monitors-Interrupt-Enable-Set-register)
- [PMMIR_EL1: Performance Monitors Machine Identification Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMMIR-EL1--Performance-Monitors-Machine-Identification-Register)
- [PMSCR_EL1: Statistical Profiling Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSCR-EL1--Statistical-Profiling-Control-Register--EL1-)
- [PMSEVFR_EL1: Sampling Event Filter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSEVFR-EL1--Sampling-Event-Filter-Register)
- [PMSFCR_EL1: Sampling Filter Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSFCR-EL1--Sampling-Filter-Control-Register)
- [PMSICR_EL1: Sampling Interval Counter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSICR-EL1--Sampling-Interval-Counter-Register)
- [PMSIDR_EL1: Sampling Profiling ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSIDR-EL1--Sampling-Profiling-ID-Register)
- [PMSIRR_EL1: Sampling Interval Reload Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSIRR-EL1--Sampling-Interval-Reload-Register)
- [PMSLATFR_EL1: Sampling Latency Filter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSLATFR-EL1--Sampling-Latency-Filter-Register)
- [PMSNEVFR_EL1: Sampling Inverted Event Filter Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSNEVFR-EL1--Sampling-Inverted-Event-Filter-Register)
- [REVIDR_EL1: Revision ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/REVIDR-EL1--Revision-ID-Register)
- [RGSR_EL1: Random Allocation Tag Seed Register.](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RGSR-EL1--Random-Allocation-Tag-Seed-Register-)
- [RMR_EL1: Reset Management Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RMR-EL1--Reset-Management-Register--EL1-)
- [RVBAR_EL1: Reset Vector Base Address Register (if EL2 and EL3 not implemented)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RVBAR-EL1--Reset-Vector-Base-Address-Register--if-EL2-and-EL3-not-implemented-)
- [SCTLR_EL1: System Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCTLR-EL1--System-Control-Register--EL1-)
- [SCXTNUM_EL1: EL1 Read/Write Software Context Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCXTNUM-EL1--EL1-Read-Write-Software-Context-Number)
- [SPSR_EL1: Saved Program Status Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-EL1--Saved-Program-Status-Register--EL1-)
- [SP_EL1: Stack Pointer (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SP-EL1--Stack-Pointer--EL1-)
- [TCR_EL1: Translation Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TCR-EL1--Translation-Control-Register--EL1-)
- [TFSRE0_EL1: Tag Fault Status Register (EL0).](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TFSRE0-EL1--Tag-Fault-Status-Register--EL0--)
- [TFSR_EL1: Tag Fault Status Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TFSR-EL1--Tag-Fault-Status-Register--EL1-)
- [TPIDR_EL1: EL1 Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDR-EL1--EL1-Software-Thread-ID-Register)
- [TRFCR_EL1: Trace Filter Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TRFCR-EL1--Trace-Filter-Control-Register--EL1-)
- [TTBR0_EL1: Translation Table Base Register 0 (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR0-EL1--Translation-Table-Base-Register-0--EL1-)
- [TTBR1_EL1: Translation Table Base Register 1 (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR1-EL1--Translation-Table-Base-Register-1--EL1-)
- [VBAR_EL1: Vector Base Address Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VBAR-EL1--Vector-Base-Address-Register--EL1-)
- [ZCR_EL1: SVE Control Register (EL1)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ZCR-EL1--SVE-Control-Register--EL1-)
