Analysis & Synthesis Status : Successful - Thu Mar 31 07:13:27 2011
Quartus II Version : 10.1 Build 197 01/19/2011 SP 1 SJ Full Version
Revision Name : pcie_hip_s4gx_gen2_x4_128_example_chaining_top
Top-level Entity Name : pcie_hip_s4gx_gen2_x4_128_example_chaining_top
Family : Stratix IV
Logic utilization : N/A
    Combinational ALUTs : 3,829
    Memory ALUTs : 0
    Dedicated logic registers : 5,070
Total registers : 5070
Total pins : 29
Total virtual pins : 0
Total block memory bits : 716,360
DSP block 18-bit elements : 0
Total GXB Receiver Channel PCS : 4
Total GXB Receiver Channel PMA : 4
Total GXB Transmitter Channel PCS : 4
Total GXB Transmitter Channel PMA : 4
Total PLLs : 1
Total DLLs : 0
