INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawan/FINAL_XADC/FINAL_XADC.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xadc
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'out' is not allowed [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:62]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/rawan/FINAL_XADC/FINAL_XADC.srcs/sources_1/new/top_xadc.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rawan/FINAL_XADC/FINAL_XADC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
