$date
	Mon Apr 11 23:17:35 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_tb $end
$var wire 1 ! parity_out $end
$var reg 4 " data_in [3:0] $end
$scope module uut $end
$var wire 4 # data_in [3:0] $end
$var wire 1 ! parity_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#10
1!
b1000 "
b1000 #
#20
0!
b1010 "
b1010 #
#30
1!
b1011 "
b1011 #
#40
b10 "
b10 #
#50
b1110 "
b1110 #
#60
0!
b1111 "
b1111 #
#70
b1001 "
b1001 #
#80
