(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h4c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire0;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire3;
  wire [(3'h5):(1'h0)] wire50;
  wire [(3'h7):(1'h0)] wire5;
  wire signed [(4'hb):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire7;
  wire [(3'h7):(1'h0)] wire44;
  wire signed [(4'h8):(1'h0)] wire46;
  wire [(3'h4):(1'h0)] wire47;
  wire signed [(4'h9):(1'h0)] wire48;
  reg signed [(4'ha):(1'h0)] reg4 = (1'h0);
  reg [(2'h3):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg9 = (1'h0);
  assign y = {wire50,
                 wire5,
                 wire6,
                 wire7,
                 wire44,
                 wire46,
                 wire47,
                 wire48,
                 reg4,
                 reg8,
                 reg9,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= (($unsigned(wire0) ?
          ($signed(wire1) ?
              (wire3 | wire0) : $signed((8'h9c))) : (8'ha9)) * (wire1[(1'h1):(1'h1)] + ({wire3} ?
          {wire1} : $unsigned((8'haf)))));
    end
  assign wire5 = (|wire3[(2'h2):(1'h0)]);
  assign wire6 = wire5[(3'h7):(1'h0)];
  assign wire7 = $signed((((wire2 ? wire1 : wire0) ?
                     (wire1 == reg4) : (wire0 && reg4)) ^~ (wire2 ?
                     wire5[(3'h6):(3'h5)] : wire3)));
  always
    @(posedge clk) begin
      reg8 <= {(|{$unsigned(reg4)})};
      reg9 <= wire7;
    end
  module10 #() modinst45 (.y(wire44), .wire11(wire7), .wire12(wire0), .wire14(wire3), .clk(clk), .wire13(wire1));
  assign wire46 = wire1;
  assign wire47 = {{(!wire0[(1'h0):(1'h0)])}};
  module22 #() modinst49 (.wire23(wire5), .y(wire48), .clk(clk), .wire26(wire6), .wire25(wire0), .wire24(reg9));
  assign wire50 = reg9[(3'h6):(2'h3)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module10  (y, clk, wire14, wire13, wire12, wire11);
  output wire [(32'h3e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire14;
  input wire [(4'ha):(1'h0)] wire13;
  input wire [(4'h9):(1'h0)] wire12;
  input wire [(3'h5):(1'h0)] wire11;
  wire signed [(3'h6):(1'h0)] wire43;
  wire [(3'h5):(1'h0)] wire42;
  wire [(2'h2):(1'h0)] wire41;
  wire [(4'hb):(1'h0)] wire39;
  wire signed [(2'h2):(1'h0)] wire21;
  wire [(3'h4):(1'h0)] wire20;
  wire [(3'h6):(1'h0)] wire19;
  wire signed [(3'h6):(1'h0)] wire18;
  wire signed [(3'h7):(1'h0)] wire17;
  wire signed [(4'h8):(1'h0)] wire16;
  wire [(3'h4):(1'h0)] wire15;
  assign y = {wire43,
                 wire42,
                 wire41,
                 wire39,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 (1'h0)};
  assign wire15 = ($signed(wire14[(3'h7):(3'h7)]) ?
                      {$unsigned($signed(wire13))} : $signed(wire13[(3'h6):(3'h4)]));
  assign wire16 = {wire15[(3'h4):(1'h1)]};
  assign wire17 = (~($signed((wire13 || wire16)) > {(wire12 ?
                          wire16 : wire12)}));
  assign wire18 = $unsigned($unsigned($signed($signed(wire11))));
  assign wire19 = $unsigned($unsigned(($unsigned(wire12) >= $signed(wire13))));
  assign wire20 = (($signed($unsigned(wire18)) ?
                      $unsigned($unsigned(wire18)) : $signed(wire12[(1'h1):(1'h1)])) ~^ (~^$unsigned((8'ha1))));
  assign wire21 = $signed(wire17);
  module22 #() modinst40 (.wire23(wire17), .wire26(wire19), .y(wire39), .wire24(wire18), .wire25(wire16), .clk(clk));
  assign wire41 = $signed($signed(wire18));
  assign wire42 = (wire20[(2'h3):(2'h2)] << (wire12[(2'h3):(1'h1)] ?
                      $unsigned($signed(wire16)) : ((8'ha0) + (8'ha8))));
  assign wire43 = $signed(($signed({wire39}) ^ ($unsigned(wire14) ?
                      wire21[(1'h1):(1'h1)] : wire17)));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module22  (y, clk, wire26, wire25, wire24, wire23);
  output wire [(32'h4c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire26;
  input wire [(3'h6):(1'h0)] wire25;
  input wire signed [(3'h6):(1'h0)] wire24;
  input wire [(3'h7):(1'h0)] wire23;
  wire [(4'ha):(1'h0)] wire38;
  wire signed [(2'h3):(1'h0)] wire37;
  wire [(3'h4):(1'h0)] wire36;
  wire signed [(3'h7):(1'h0)] wire35;
  wire [(4'h9):(1'h0)] wire33;
  wire [(3'h4):(1'h0)] wire32;
  wire signed [(4'h9):(1'h0)] wire31;
  wire [(2'h2):(1'h0)] wire28;
  wire signed [(4'ha):(1'h0)] wire27;
  reg signed [(4'h8):(1'h0)] reg34 = (1'h0);
  reg [(2'h2):(1'h0)] reg30 = (1'h0);
  reg [(3'h7):(1'h0)] reg29 = (1'h0);
  assign y = {wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire33,
                 wire32,
                 wire31,
                 wire28,
                 wire27,
                 reg34,
                 reg30,
                 reg29,
                 (1'h0)};
  assign wire27 = wire25[(3'h5):(1'h1)];
  assign wire28 = $signed((+$signed((wire26 < (8'hab)))));
  always
    @(posedge clk) begin
      if ($unsigned($unsigned({(wire28 * wire28)})))
        begin
          reg29 <= (wire26[(1'h1):(1'h1)] >>> $unsigned(((wire24 >= wire26) ?
              $unsigned(wire28) : wire27[(4'ha):(3'h4)])));
        end
      else
        begin
          reg29 <= (wire23 ?
              ($signed((-wire24)) | (wire24[(3'h5):(3'h4)] ?
                  ((8'hac) == reg29) : $unsigned(wire24))) : $unsigned({$signed(wire23)}));
        end
      reg30 <= reg29;
    end
  assign wire31 = reg30;
  assign wire32 = reg29;
  assign wire33 = (wire24[(3'h6):(1'h0)] ?
                      (wire25[(3'h6):(3'h4)] ~^ (~&(^~wire31))) : (~(!(8'haf))));
  always
    @(posedge clk) begin
      reg34 <= ($unsigned((^~$unsigned((8'h9c)))) ?
          $signed($unsigned(wire25[(3'h4):(2'h3)])) : {(wire32 ?
                  reg29[(3'h7):(3'h6)] : (+wire27))});
    end
  assign wire35 = wire31[(2'h2):(2'h2)];
  assign wire36 = reg29;
  assign wire37 = $signed(wire32[(1'h1):(1'h0)]);
  assign wire38 = $signed($unsigned(($signed(wire26) != wire33)));
endmodule