** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=2e-6 W=9e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=6e-6 W=81e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=6e-6 W=27e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=6e-6 W=367e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=2e-6 W=41e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=2e-6 W=295e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=13e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=2e-6 W=186e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=13e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=2e-6 W=7e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=6e-6 W=7e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=10e-6 W=502e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=6e-6 W=26e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=6e-6 W=397e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=6e-6 W=26e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=38e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=7e-6 W=38e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 90 dB
** Power consumption: 4.08801 mW
** Area: 12422 (mu_m)^2
** Transit frequency: 3.17001 MHz
** Transit frequency with error factor: 3.16852 MHz
** Slew rate: 3.33173 V/mu_s
** Phase margin: 71.0468Â°
** CMRR: 106 dB
** negPSRR: 101 dB
** posPSRR: 95 dB
** VoutMax: 4.40001 V
** VoutMin: 0.160001 V
** VcmMax: 5.21001 V
** VcmMin: 1.42001 V


** Expected Currents: 
** NormalTransistorNmos: 204.56 muA
** NormalTransistorNmos: 45.6891 muA
** NormalTransistorPmos: -219.051 muA
** NormalTransistorPmos: -3.84999 muA
** NormalTransistorPmos: -3.85099 muA
** NormalTransistorPmos: -3.84999 muA
** NormalTransistorPmos: -3.85099 muA
** NormalTransistorNmos: 7.69801 muA
** NormalTransistorNmos: 7.69901 muA
** NormalTransistorNmos: 3.84901 muA
** NormalTransistorNmos: 3.84901 muA
** NormalTransistorNmos: 330.572 muA
** NormalTransistorPmos: -330.571 muA
** DiodeTransistorNmos: 219.052 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -204.559 muA
** DiodeTransistorPmos: -45.6899 muA


** Expected Voltages: 
** ibias: 0.567001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.83201  V
** outVoltageBiasXXnXX1: 0.845001  V
** outVoltageBiasXXpXX0: 4.00401  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 4.23601  V
** innerStageBias: 0.162001  V
** innerTransistorStack1Load1: 4.47201  V
** innerTransistorStack2Load1: 4.47201  V
** sourceTransconductance: 1.92701  V


.END