Simulation model
================

Generate simulation model (Verilog or VHDL)
