
module fifo (
    input  wire clk,
    input  wire rst_n
);
    // Placeholder â€“ real logic later
endmodule
