============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  08:50:03 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) reg_control__RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000         8000     
                                              
     Required Time:=    8000                  
      Launch Clock:-    8000                  
         Data Path:-     616                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN     -       -     F     (arrival)    116    -     0     -    8000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q      -       CN->Q F     SDFFRX4        6 40.2   109   344    8344 
  g5299/Q                                  -       A->Q  R     INX1           5 34.0   183   128    8473 
  reg_control__RC_CG_HIER_INST14/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   143    8616 
  reg_control__RC_CG_HIER_INST14/enl_reg/D -       -     R     DLLQX1         1    -     -     0    8616 
#--------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) memory_ifc__RC_CG_HIER_INST13/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     732                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/C -       -     R     (arrival)      3    -     0     -       0 
  clk_delay__hold_clk_busrq_ALTERA_SYNTHESIZED_reg/Q -       C->Q  F     DFRRQX1        4 28.8   200   361     361 
  g5053/Q                                            -       C->Q  R     NO4X2          2 13.8    86   239     600 
  memory_ifc__RC_CG_HIER_INST13/g8/Q                 -       A->Q  R     OR2X1          1  9.4   108   132     732 
  memory_ifc__RC_CG_HIER_INST13/enl_reg/D            -       -     R     DLHQX1         1    -     -     0     732 
#------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000         8000     
                                              
     Required Time:=    8000                  
      Launch Clock:-    8000                  
         Data Path:-     698                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN -       -     F     (arrival)    116    -     0     -    8000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q  -       CN->Q F     SDFFRX4        6 40.2   109   344    8344 
  g5053/Q                              -       A->Q  R     NO4X2          2 13.8    86   221    8566 
  RC_CG_DECLONE_HIER_INST/g7/Q         -       A->Q  R     OR2X1          1  9.4   108   132    8698 
  RC_CG_DECLONE_HIER_INST/enl_reg/D    -       -     R     DLLQX1         1    -     -     0    8698 
#----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__RC_CG_HIER_INST11/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3417                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C            -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q            -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                           -       A->Q  R     BUX3           4 43.5    88   113     439 
  execute__g123826/CO                    -       B->CO R     HAX4          13 97.1   220   219     658 
  execute__g122577/Q                     -       A->Q  F     INX1           9 61.6   275   206     864 
  execute__g122494/Q                     -       B->Q  R     NA2X1          8 57.8   511   354    1219 
  execute__g122685/Q                     -       AN->Q R     NA2I1X1        4 33.6   323   265    1484 
  execute__g122100/Q                     -       B->Q  F     NA2X1          1  9.9   131    79    1563 
  execute__g121990/Q                     -       A->Q  R     NA2X1          1  8.4   139    94    1657 
  execute__g121902/Q                     -       D->Q  F     AN211X0        1  9.7   286   118    1775 
  execute__g121786/Q                     -       B->Q  F     AND3X1         3 19.3   115   251    2026 
  g122785/Q                              -       B->Q  F     AND5X1         1  9.4    95   180    2206 
  g122782/Q                              -       B->Q  R     NA4I1X1        1  9.7   111   233    2439 
  g122781/Q                              -       AN->Q R     NA4I2X2        2 15.9    89   248    2688 
  g4866/Q                                -       A->Q  F     AN22X1         1  9.9   156   110    2797 
  g4856/Q                                -       A->Q  R     NA2X1          9 54.3   482   297    3094 
  g4853/Q                                -       A->Q  F     INX1           1  9.9   130    86    3180 
  g4835/Q                                -       A->Q  R     NA2X1          1  8.7   168    96    3275 
  data_pins__RC_CG_HIER_INST11/g8/Q      -       A->Q  R     OR2X1          1  9.4   110   142    3417 
  data_pins__RC_CG_HIER_INST11/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3417 
#------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST9/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    2904                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C             -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q             -       C->Q  F     DFRRX4         6 63.0   134   307     307 
  g5249/Q                         -       B->Q  F     OR2X4          5 53.9    93   176     484 
  g5191/Q                         -       B->Q  R     NO2X2          6 48.1   302   195     678 
  g5076/Q                         -       A->Q  R     AND5X2        10 61.9   373   299     978 
  execute__g122667/Q              -       A->Q  F     INX1           6 48.0   248   204    1181 
  execute__g122279/Q              -       A->Q  R     NO2X1          2 31.3   385   264    1446 
  execute__g121914/Q              -       B->Q  F     NO3X1          2 16.3   164   138    1583 
  execute__g121844/Q              -       A->Q  R     NA2X1          2 15.5   174   134    1718 
  execute__g121685/Q              -       C->Q  R     OR5X1          1 10.0   140   175    1892 
  execute__g121623/Q              -       AN->Q R     NA6I3X1        7 51.8   439   444    2336 
  alu_/g656/Q                     -       A->Q  F     INX1           4 27.7   195   156    2492 
  alu_/g653/Q                     -       B->Q  R     NA3I1X0        1  8.7   366   251    2743 
  alu_/RC_CG_HIER_INST9/g8/Q      -       A->Q  R     OR2X1          1  9.4   113   161    2904 
  alu_/RC_CG_HIER_INST9/enl_reg/D -       -     R     DLHQX1         1    -     -     0    2904 
#-----------------------------------------------------------------------------------------------



Path 6: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_DECLONE_HIER_INST/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3212                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------
#             Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C                    -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q                    -       C->Q  R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                           -       A->Q  F     INX4           3 41.1    63    55     351 
  fopt123427/Q                           -       A->Q  R     INX2           3 49.1   133    89     440 
  fopt123426/Q                           -       A->Q  F     INX4           2 36.7    64    54     494 
  g124069/Q                              -       AN->Q F     NA3I1X4        7 58.6   137   157     651 
  g5107/Q                                -       A->Q  R     NO3X2          1 16.8   214   125     776 
  fopt123504/Q                           -       A->Q  F     INX2           5 45.7   129   103     879 
  fopt123503/Q                           -       A->Q  R     INX2          12 94.6   243   164    1043 
  execute__g122608/Q                     -       B->Q  F     NO2X2          4 32.5   141   104    1147 
  execute__g122367/Q                     -       B->Q  R     NA2I1X1        2 19.5   212   157    1304 
  execute__g122317/Q                     -       A->Q  F     INX1           1  9.1    82    64    1368 
  execute__g122072/Q                     -       A->Q  F     AO21X1         3 20.1   128   235    1603 
  execute__g121841/Q                     -       B->Q  F     AND3X1         2 14.6    98   194    1798 
  execute__g121755/Q                     -       A->Q  F     AND2X1         3 21.4   116   168    1966 
  execute__g121708/Q                     -       B->Q  R     NA2X1          3 18.6   200   145    2111 
  execute__g121676/Q                     -       AN->Q R     NA2I1X1        4 26.4   263   217    2328 
  execute__g121608/Q                     -       AN->Q R     NA6I4X1        9 63.4   530   503    2831 
  alu_/g652/Q                            -       A->Q  R     OR3X0          1  8.7   281   228    3059 
  alu_/RC_CG_DECLONE_HIER_INST/g8/Q      -       A->Q  R     OR2X1          1  9.4   111   153    3212 
  alu_/RC_CG_DECLONE_HIER_INST/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3212 
#------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) ir__opcode_reg[6]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/RC_CG_HIER_INST6/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    2742                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  ir__opcode_reg[6]/C             -       -     R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[6]/Q             -       C->Q  F     DFRRX4         6 63.0   134   307     307 
  g5249/Q                         -       B->Q  F     OR2X4          5 53.9    93   176     484 
  g5191/Q                         -       B->Q  R     NO2X2          6 48.1   302   195     678 
  g5076/Q                         -       A->Q  R     AND5X2        10 61.9   373   299     978 
  execute__g122667/Q              -       A->Q  F     INX1           6 48.0   248   204    1181 
  execute__g122279/Q              -       A->Q  R     NO2X1          2 31.3   385   264    1446 
  execute__g121914/Q              -       B->Q  F     NO3X1          2 16.3   164   138    1583 
  execute__g121844/Q              -       A->Q  R     NA2X1          2 15.5   174   134    1718 
  execute__g121685/Q              -       C->Q  R     OR5X1          1 10.0   140   175    1892 
  execute__g121623/Q              -       AN->Q R     NA6I3X1        7 51.8   439   444    2336 
  alu_/g656/Q                     -       A->Q  F     INX1           4 27.7   195   156    2492 
  alu_/g654/Q                     -       A->Q  R     NA2X1          1  8.7   136   111    2603 
  alu_/RC_CG_HIER_INST6/g8/Q      -       A->Q  R     OR2X1          1  9.4   109   139    2742 
  alu_/RC_CG_HIER_INST6/enl_reg/D -       -     R     DLHQX1         1    -     -     0    2742 
#-----------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__RC_CG_HIER_INST5/enl_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-    3171                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------
#              Timing Point                Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                               (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C              -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q              -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                             -       A->Q  R     BUX3           4 43.5    88   113     439 
  execute__g123826/CO                      -       B->CO R     HAX4          13 97.1   220   219     658 
  execute__g122577/Q                       -       A->Q  F     INX1           9 61.6   275   206     864 
  execute__g122494/Q                       -       B->Q  R     NA2X1          8 57.8   511   354    1219 
  execute__g122685/Q                       -       AN->Q R     NA2I1X1        4 33.6   323   265    1484 
  execute__g122100/Q                       -       B->Q  F     NA2X1          1  9.9   131    79    1563 
  execute__g121990/Q                       -       A->Q  R     NA2X1          1  8.4   139    94    1657 
  execute__g121902/Q                       -       D->Q  F     AN211X0        1  9.7   286   118    1775 
  execute__g121786/Q                       -       B->Q  F     AND3X1         3 19.3   115   251    2026 
  g122785/Q                                -       B->Q  F     AND5X1         1  9.4    95   180    2206 
  g122782/Q                                -       B->Q  R     NA4I1X1        1  9.7   111   233    2439 
  g122781/Q                                -       AN->Q R     NA4I2X2        2 15.9    89   248    2688 
  g4865/Q                                  -       A->Q  R     OR5X1          1  9.0   133   138    2826 
  g4836/Q                                  -       A->Q  R     AO22X1         1  8.7   117   208    3034 
  address_pins__RC_CG_HIER_INST5/g8/Q      -       A->Q  R     OR2X1          1  9.4   109   137    3171 
  address_pins__RC_CG_HIER_INST5/enl_reg/D -       -     R     DLHQX1         1    -     -     0    3171 
#--------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
          Group: cg_enable_group_CLK
     Startpoint: (F) clk_delay__SYNTHESIZED_WIRE_9_reg/CN
          Clock: (F) CLK
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000         8000     
                                              
     Required Time:=    8000                  
      Launch Clock:-    8000                  
         Data Path:-     739                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  clk_delay__SYNTHESIZED_WIRE_9_reg/CN -       -     F     (arrival)    116    -     0     -    8000 
  clk_delay__SYNTHESIZED_WIRE_9_reg/Q  -       CN->Q F     SDFFRX4        6 40.2   109   344    8344 
  g5299/Q                              -       A->Q  R     INX1           5 34.0   183   128    8473 
  g4837/Q                              -       B->Q  R     AND2X1         1  8.7   107   130    8603 
  RC_CG_HIER_INST1/g7/Q                -       A->Q  R     OR2X1          1  9.4   109   136    8738 
  RC_CG_HIER_INST1/enl_reg/D           -       -     R     DLLQX1         1    -     -     0    8739 
#----------------------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin data_pins__dout_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    7938                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C     -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q     -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                    -       A->Q  R     BUX3           4 43.5    88   113     439 
  fopt123797/Q                    -       A->Q  R     BUX2           6 51.2   135   136     576 
  execute__g123799/Q              -       B->Q  R     AND2X4        10 92.7   198   184     760 
  execute__g123801/Q              -       A->Q  F     INX4          11 86.8   123    99     858 
  execute__g123731/Q              -       A->Q  R     NA2X2          8 70.3   331   204    1062 
  execute__g122423/Q              -       A->Q  F     INX2           7 47.8   157   124    1186 
  execute__g122313/Q              -       A->Q  R     NA2X1          6 45.8   416   261    1448 
  execute__g122130/Q              -       C->Q  F     ON21X1         2 18.7   206   165    1613 
  execute__g121920/Q              -       B->Q  R     NA3I1X2        2 17.6   160   135    1748 
  execute__g121849/Q              -       AN->Q R     NA2I1X2        4 28.5   196   154    1902 
  g123833/Q                       -       B->Q  F     NO2X1          1 14.9   113    95    1996 
  execute__g121651/Q              -       C->Q  R     NA3X2          1 10.0   122   106    2103 
  execute__g121621/Q              -       C->Q  F     AN21X1         1 15.0   155    76    2178 
  execute__g121584/Q              -       B->Q  R     NA2X2          4 32.3   182   144    2323 
  g5019/Q                         -       A->Q  F     NA2X1          3 23.4   166   121    2444 
  g123944/Q                       -       AN->Q F     NA3I2X2        4 33.9   171   195    2639 
  g4982/Q                         -       A->Q  R     NO2X1          8 65.4   727   432    3071 
  reg_file__b2v_latch_af2_lo_g2/Q -       E->Q  R     BTHCX4         2 78.8   500   306    3377 
  fopt123092/Q                    -       A->Q  F     INX4           1 15.9    94    48    3425 
  reg_file__g149/Q                -       A->Q  R     ITHX1          3 49.1   500   214    3640 
  g122860/Q                       -       A->Q  F     INX4           2 21.2   217    52    3692 
  sw2__g10/Q                      -       A->Q  R     ITHX1          5 45.4   500   225    3917 
  alu_/g719/Q                     -       A->Q  F     NA2X4          1 18.0   118    56    3973 
  alu_/g716/Q                     -       A->Q  R     NA2X4          1 30.0   112    84    4057 
  alu_/g74/Q                      -       A->Q  R     BTLX12         2 56.3   500   130    4187 
  alu_/g15/Q                      -       A->Q  R     BTLX16         5 52.3   500   142    4329 
  sw2__g3/Q                       -       A->Q  R     BTLX8          4 59.0   500   156    4485 
  sw1__g11/Q                      -       A->Q  R     BTLX12         5 45.6   500   123    4608 
  alu_/g890/Q                     -       A->Q  F     NO2X4          1 21.7   112    56    4664 
  alu_/g1/Q                       -       A->Q  F     BTHX8          3 46.7   500   149    4813 
  alu_/g9/Q                       -       A->Q  F     BTHX8          4 46.4   500   220    5033 
  alu_/g710/Q                     -       B->Q  R     NA2I1X4        1 16.8   175   206    5239 
  alu_/g709/Q                     -       A->Q  F     INX2           1 12.6    59    46    5286 
  alu_/g702/Q                     -       A->Q  F     OR3X4          1 30.0    73   145    5431 
  alu_/g75/Q                      -       A->Q  F     BTHX12         3 46.7   500   126    5556 
  alu_/g16/Q                      -       A->Q  F     BTHX8          5 56.8   500   226    5782 
  sw2__g4/Q                       -       A->Q  F     BTLX12         4 65.5   500   281    6063 
  sw1__g12/Q                      -       A->Q  F     BTLX16         3 37.5   500   198    6261 
  alu_/g900/Q                     -       B->Q  R     NO2I1X4        1 21.7   159   157    6418 
  alu_/g3/Q                       -       A->Q  R     BTHX8          3 47.5   500   142    6560 
  alu_/g11/Q                      -       A->Q  R     BTHX8          5 48.3   500   156    6716 
  alu_/g894/Q                     -       B->Q  F     NA2I1X4        1 18.0   110    52    6769 
  alu_/g893/Q                     -       A->Q  R     NA2X4          1 30.0   108    82    6851 
  alu_/g69/Q                      -       A->Q  R     BTHX12         2 41.6   500   122    6973 
  alu_/g10/Q                      -       A->Q  R     BTHX8          5 47.7   500   156    7129 
  g4871/Q                         -       A->Q  F     INX3           1 15.9   222    74    7203 
  sw2__g6/Q                       -       A->Q  R     ITLX1          3 56.8   500   255    7458 
  g123004/Q                       -       A->Q  F     INX6           2 21.1   227    58    7516 
  sw1__g14/Q                      -       A->Q  R     ITHX1          3 38.8   500   208    7724 
  g123997/Q                       -       A->Q  F     INX3           1 11.2   182    61    7785 
  g4725/Q                         -       A->Q  R     ON21X1         1  9.6   213   153    7938 
  data_pins__dout_reg[2]/D        -       -     R     DFFQX1         1    -     -     0    7938 
#-----------------------------------------------------------------------------------------------



Path 11: MET (51 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[9]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[9]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    7777                  
             Slack:=      51                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5701 
  address_latch__g623/Q                       -       AN->Q  R     NO3I1X1        3 22.5   410   269    5970 
  address_latch__g596/Q                       -       A->Q   R     EN2X0          2 17.7   730   512    6482 
  address_latch__g12/Q                        -       A->Q   F     ITHX0          4 36.7   815   452    6934 
  address_latch__g570/Q                       -       AN->Q  F     NO2I1X1        2 14.8   177   337    7271 
  address_latch__g556/Q                       -       IN0->Q F     MU2X0          1  9.4   176   282    7553 
  address_latch__g536/Q                       -       IN0->Q F     MU2X1          1  9.6   101   224    7777 
  address_pins__DFFE_apin_latch_reg[9]/D      -       -      F     DFFX1          1    -     -     0    7777 
#------------------------------------------------------------------------------------------------------------



Path 12: MET (129 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[14]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[14]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    7699                  
             Slack:=     129                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g627/Q                       -       A->Q   R     NO6X1          3 24.5   227   345    5937 
  address_latch__g622/Q                       -       AN->Q  R     NO3I1X1        2 16.1   325   231    6168 
  address_latch__g591/Q                       -       A->Q   R     EN2X0          2 18.0   738   501    6670 
  address_latch__g7/Q                         -       A->Q   F     ITHX2          4 36.7   500   282    6951 
  address_latch__g578/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   314    7266 
  address_latch__g551/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7489 
  address_latch__g531/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7699 
  address_pins__DFFE_apin_latch_reg[14]/D     -       -      F     DFFX1          1    -     -     0    7699 
#------------------------------------------------------------------------------------------------------------



Path 13: MET (138 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[11]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[11]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    7690                  
             Slack:=     138                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5701 
  address_latch__g623/Q                       -       AN->Q  R     NO3I1X1        3 22.5   410   269    5970 
  address_latch__g616/Q                       -       AN->Q  R     NO3I1X1        1 10.4   266   206    6176 
  address_latch__g594/Q                       -       B->Q   R     EN2X0          2 18.0   738   485    6660 
  address_latch__g10/Q                        -       A->Q   F     ITHX2          4 36.7   500   282    6942 
  address_latch__g568/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   314    7256 
  address_latch__g553/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7480 
  address_latch__g533/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7690 
  address_pins__DFFE_apin_latch_reg[11]/D     -       -      F     DFFX1          1    -     -     0    7690 
#------------------------------------------------------------------------------------------------------------



Path 14: MET (232 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[13]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[13]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    7596                  
             Slack:=     232                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g627/Q                       -       A->Q   R     NO6X1          3 24.5   227   345    5937 
  address_latch__g615/Q                       -       AN->Q  R     NO2I1X1        1 10.4   182   166    6103 
  address_latch__g592/Q                       -       B->Q   R     EN2X0          2 18.0   738   463    6566 
  address_latch__g8/Q                         -       A->Q   F     ITHX2          4 36.7   500   282    6848 
  address_latch__g566/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   314    7162 
  address_latch__g552/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7386 
  address_latch__g532/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7596 
  address_pins__DFFE_apin_latch_reg[13]/D     -       -      F     DFFX1          1    -     -     0    7596 
#------------------------------------------------------------------------------------------------------------



Path 15: MET (314 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[15]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[15]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    7514                  
             Slack:=     314                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g627/Q                       -       A->Q   R     NO6X1          3 24.5   227   345    5937 
  address_latch__g622/Q                       -       AN->Q  R     NO3I1X1        2 16.1   325   231    6168 
  address_latch__g614/Q                       -       A->Q   F     NA2X1          1  9.8   127    87    6256 
  address_latch__g598/Q                       -       A->Q   F     EN2X0          2 18.2   248   289    6544 
  address_latch__g589/Q                       -       A->Q   R     INX1           1 15.9   127   113    6657 
  address_latch__g6/Q                         -       A->Q   F     ITHX1          4 36.7   500   109    6766 
  address_latch__g565/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   314    7080 
  address_latch__g550/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7304 
  address_latch__g530/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7514 
  address_pins__DFFE_apin_latch_reg[15]/D     -       -      F     DFFX1          1    -     -     0    7514 
#------------------------------------------------------------------------------------------------------------



Path 16: MET (384 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[8]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[8]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      57                  
     Required Time:=    7943                  
      Launch Clock:-       0                  
         Data Path:-    7559                  
             Slack:=     384                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5701 
  address_latch__g621/Q                       -       AN->Q  R     NO2I1X1        1 14.0   229   179    5880 
  address_latch__g611/Q                       -       B->Q   F     EN2X1          2 17.7   174   250    6130 
  address_latch__g13/Q                        -       A->Q   R     ITHX0          4 36.7  1283   759    6889 
  address_latch__g573/Q                       -       AN->Q  R     NO2I1X1        2 14.8   232   199    7088 
  address_latch__g559/Q                       -       IN0->Q R     MU2X0          1  9.4   296   285    7373 
  address_latch__g538/Q                       -       IN0->Q R     MU2X1          1  9.6   128   186    7559 
  address_pins__DFFE_apin_latch_reg[8]/D      -       -      R     DFFX1          1    -     -     0    7559 
#------------------------------------------------------------------------------------------------------------



Path 17: MET (430 ps) Setup Check with Pin alu_/op1_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    7387                  
             Slack:=     430                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C     -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q     -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                    -       A->Q  R     BUX3           4 43.5    88   113     439 
  fopt123797/Q                    -       A->Q  R     BUX2           6 51.2   135   136     576 
  execute__g123799/Q              -       B->Q  R     AND2X4        10 92.7   198   184     760 
  execute__g123801/Q              -       A->Q  F     INX4          11 86.8   123    99     858 
  execute__g123731/Q              -       A->Q  R     NA2X2          8 70.3   331   204    1062 
  execute__g122423/Q              -       A->Q  F     INX2           7 47.8   157   124    1186 
  execute__g122313/Q              -       A->Q  R     NA2X1          6 45.8   416   261    1448 
  execute__g122130/Q              -       C->Q  F     ON21X1         2 18.7   206   165    1613 
  execute__g121920/Q              -       B->Q  R     NA3I1X2        2 17.6   160   135    1748 
  execute__g121849/Q              -       AN->Q R     NA2I1X2        4 28.5   196   154    1902 
  g123833/Q                       -       B->Q  F     NO2X1          1 14.9   113    95    1996 
  execute__g121651/Q              -       C->Q  R     NA3X2          1 10.0   122   106    2103 
  execute__g121621/Q              -       C->Q  F     AN21X1         1 15.0   155    76    2178 
  execute__g121584/Q              -       B->Q  R     NA2X2          4 32.3   182   144    2323 
  g5019/Q                         -       A->Q  F     NA2X1          3 23.4   166   121    2444 
  g123944/Q                       -       AN->Q F     NA3I2X2        4 33.9   171   195    2639 
  g4982/Q                         -       A->Q  R     NO2X1          8 65.4   727   432    3071 
  reg_file__b2v_latch_af2_lo_g2/Q -       E->Q  R     BTHCX4         2 78.8   500   306    3377 
  fopt123092/Q                    -       A->Q  F     INX4           1 15.9    94    48    3425 
  reg_file__g149/Q                -       A->Q  R     ITHX1          3 49.1   500   214    3640 
  g122860/Q                       -       A->Q  F     INX4           2 21.2   217    52    3692 
  sw2__g10/Q                      -       A->Q  R     ITHX1          5 45.4   500   225    3917 
  alu_/g719/Q                     -       A->Q  F     NA2X4          1 18.0   118    56    3973 
  alu_/g716/Q                     -       A->Q  R     NA2X4          1 30.0   112    84    4057 
  alu_/g74/Q                      -       A->Q  R     BTLX12         2 56.3   500   130    4187 
  alu_/g15/Q                      -       A->Q  R     BTLX16         5 52.3   500   142    4329 
  sw2__g3/Q                       -       A->Q  R     BTLX8          4 59.0   500   156    4485 
  sw1__g11/Q                      -       A->Q  R     BTLX12         5 45.6   500   123    4608 
  alu_/g890/Q                     -       A->Q  F     NO2X4          1 21.7   112    56    4664 
  alu_/g1/Q                       -       A->Q  F     BTHX8          3 46.7   500   149    4813 
  alu_/g9/Q                       -       A->Q  F     BTHX8          4 46.4   500   220    5033 
  alu_/g710/Q                     -       B->Q  R     NA2I1X4        1 16.8   175   206    5239 
  alu_/g709/Q                     -       A->Q  F     INX2           1 12.6    59    46    5286 
  alu_/g702/Q                     -       A->Q  F     OR3X4          1 30.0    73   145    5431 
  alu_/g75/Q                      -       A->Q  F     BTHX12         3 46.7   500   126    5556 
  alu_/g16/Q                      -       A->Q  F     BTHX8          5 56.8   500   226    5782 
  sw2__g4/Q                       -       A->Q  F     BTLX12         4 65.5   500   281    6063 
  sw1__g12/Q                      -       A->Q  F     BTLX16         3 37.5   500   198    6261 
  alu_/fopt885/Q                  -       A->Q  F     BUX1           7 43.0   198   290    6551 
  alu_/g873/Q                     -       A->Q  R     NA3X0          1 15.9   562   334    6886 
  alu_/g5/Q                       -       A->Q  F     ITHX1          5 51.6   500   173    7059 
  alu_/g662/Q                     -       A->Q  R     INX1           2 22.4   265   247    7306 
  alu_/g624/Q                     -       A->Q  F     NO3X1          1  9.6   163    81    7387 
  alu_/op1_high_reg[3]/D          -       -     F     DFFQX1         1    -     -     0    7387 
#-----------------------------------------------------------------------------------------------



Path 18: MET (432 ps) Setup Check with Pin alu_/op2_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    7384                  
             Slack:=     432                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  alu_/g710/Q                     -       B->Q   F     NA2I1X4        1 16.8   229    27    5422 
  alu_/g709/Q                     -       A->Q   R     INX2           1 12.6    74    67    5489 
  alu_/g702/Q                     -       A->Q   R     OR3X4          1 30.0    86   106    5595 
  alu_/g75/Q                      -       A->Q   R     BTHX12         3 46.7   500   121    5716 
  alu_/g16/Q                      -       A->Q   R     BTHX8          5 56.8   500   161    5877 
  sw2__g4/Q                       -       A->Q   R     BTLX12         4 65.5   500   134    6011 
  sw1__g12/Q                      -       A->Q   R     BTLX16         3 37.5   500   138    6148 
  alu_/g900/Q                     -       B->Q   F     NO2I1X4        1 21.7   112    56    6204 
  alu_/g3/Q                       -       A->Q   F     BTHX8          3 47.5   500   149    6354 
  alu_/g11/Q                      -       A->Q   F     BTHX8          5 48.3   500   221    6575 
  alu_/g684/Q                     -       A->Q   R     NA2X1          1 16.8   229   223    6798 
  alu_/g682/Q                     -       A->Q   F     INX2           1 18.1    79    60    6858 
  alu_/g666/Q                     -       A->Q   R     NO2X4          1 17.7   126    69    6927 
  alu_/g71/Q                      -       A->Q   F     ITLX12         5 50.1   500   165    7092 
  alu_/g634/Q                     -       A->Q   R     NA2X1          1 10.7   188   190    7283 
  alu_/g615/Q                     -       A->Q   F     AN21X1         1  9.6   167   102    7384 
  alu_/op2_low_reg[0]/D           -       -      F     DFFQX1         1    -     -     0    7384 
#------------------------------------------------------------------------------------------------



Path 19: MET (432 ps) Setup Check with Pin alu_/op2_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    7384                  
             Slack:=     432                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  alu_/g710/Q                     -       B->Q   F     NA2I1X4        1 16.8   229    27    5422 
  alu_/g709/Q                     -       A->Q   R     INX2           1 12.6    74    67    5489 
  alu_/g702/Q                     -       A->Q   R     OR3X4          1 30.0    86   106    5595 
  alu_/g75/Q                      -       A->Q   R     BTHX12         3 46.7   500   121    5716 
  alu_/g16/Q                      -       A->Q   R     BTHX8          5 56.8   500   161    5877 
  sw2__g4/Q                       -       A->Q   R     BTLX12         4 65.5   500   134    6011 
  sw1__g12/Q                      -       A->Q   R     BTLX16         3 37.5   500   138    6148 
  alu_/g900/Q                     -       B->Q   F     NO2I1X4        1 21.7   112    56    6204 
  alu_/g3/Q                       -       A->Q   F     BTHX8          3 47.5   500   149    6354 
  alu_/g11/Q                      -       A->Q   F     BTHX8          5 48.3   500   221    6575 
  alu_/g684/Q                     -       A->Q   R     NA2X1          1 16.8   229   223    6798 
  alu_/g682/Q                     -       A->Q   F     INX2           1 18.1    79    60    6858 
  alu_/g666/Q                     -       A->Q   R     NO2X4          1 17.7   126    69    6927 
  alu_/g71/Q                      -       A->Q   F     ITLX12         5 50.1   500   165    7092 
  alu_/g633/Q                     -       A->Q   R     NA2X1          1 10.7   188   190    7283 
  alu_/g614/Q                     -       A->Q   F     AN21X1         1  9.6   167   102    7384 
  alu_/op2_high_reg[0]/D          -       -      F     DFFQX1         1    -     -     0    7384 
#------------------------------------------------------------------------------------------------



Path 20: MET (434 ps) Setup Check with Pin alu_/op2_high_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    7383                  
             Slack:=     434                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C     -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q     -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                    -       A->Q  R     BUX3           4 43.5    88   113     439 
  fopt123797/Q                    -       A->Q  R     BUX2           6 51.2   135   136     576 
  execute__g123799/Q              -       B->Q  R     AND2X4        10 92.7   198   184     760 
  execute__g123801/Q              -       A->Q  F     INX4          11 86.8   123    99     858 
  execute__g123731/Q              -       A->Q  R     NA2X2          8 70.3   331   204    1062 
  execute__g122423/Q              -       A->Q  F     INX2           7 47.8   157   124    1186 
  execute__g122313/Q              -       A->Q  R     NA2X1          6 45.8   416   261    1448 
  execute__g122130/Q              -       C->Q  F     ON21X1         2 18.7   206   165    1613 
  execute__g121920/Q              -       B->Q  R     NA3I1X2        2 17.6   160   135    1748 
  execute__g121849/Q              -       AN->Q R     NA2I1X2        4 28.5   196   154    1902 
  g123833/Q                       -       B->Q  F     NO2X1          1 14.9   113    95    1996 
  execute__g121651/Q              -       C->Q  R     NA3X2          1 10.0   122   106    2103 
  execute__g121621/Q              -       C->Q  F     AN21X1         1 15.0   155    76    2178 
  execute__g121584/Q              -       B->Q  R     NA2X2          4 32.3   182   144    2323 
  g5019/Q                         -       A->Q  F     NA2X1          3 23.4   166   121    2444 
  g123944/Q                       -       AN->Q F     NA3I2X2        4 33.9   171   195    2639 
  g4982/Q                         -       A->Q  R     NO2X1          8 65.4   727   432    3071 
  reg_file__b2v_latch_af2_lo_g2/Q -       E->Q  R     BTHCX4         2 78.8   500   306    3377 
  fopt123092/Q                    -       A->Q  F     INX4           1 15.9    94    48    3425 
  reg_file__g149/Q                -       A->Q  R     ITHX1          3 49.1   500   214    3640 
  g122860/Q                       -       A->Q  F     INX4           2 21.2   217    52    3692 
  sw2__g10/Q                      -       A->Q  R     ITHX1          5 45.4   500   225    3917 
  alu_/g719/Q                     -       A->Q  F     NA2X4          1 18.0   118    56    3973 
  alu_/g716/Q                     -       A->Q  R     NA2X4          1 30.0   112    84    4057 
  alu_/g74/Q                      -       A->Q  R     BTLX12         2 56.3   500   130    4187 
  alu_/g15/Q                      -       A->Q  R     BTLX16         5 52.3   500   142    4329 
  sw2__g3/Q                       -       A->Q  R     BTLX8          4 59.0   500   156    4485 
  sw1__g11/Q                      -       A->Q  R     BTLX12         5 45.6   500   123    4608 
  alu_/g890/Q                     -       A->Q  F     NO2X4          1 21.7   112    56    4664 
  alu_/g1/Q                       -       A->Q  F     BTHX8          3 46.7   500   149    4813 
  alu_/g9/Q                       -       A->Q  F     BTHX8          4 46.4   500   220    5033 
  alu_/g710/Q                     -       B->Q  R     NA2I1X4        1 16.8   175   206    5239 
  alu_/g709/Q                     -       A->Q  F     INX2           1 12.6    59    46    5286 
  alu_/g702/Q                     -       A->Q  F     OR3X4          1 30.0    73   145    5431 
  alu_/g75/Q                      -       A->Q  F     BTHX12         3 46.7   500   126    5556 
  alu_/g16/Q                      -       A->Q  F     BTHX8          5 56.8   500   226    5782 
  sw2__g4/Q                       -       A->Q  F     BTLX12         4 65.5   500   281    6063 
  sw1__g12/Q                      -       A->Q  F     BTLX16         3 37.5   500   198    6261 
  alu_/fopt885/Q                  -       A->Q  F     BUX1           7 43.0   198   290    6551 
  alu_/g873/Q                     -       A->Q  R     NA3X0          1 15.9   562   334    6886 
  alu_/g5/Q                       -       A->Q  F     ITHX1          5 51.6   500   173    7059 
  alu_/g629/Q                     -       A->Q  R     AN21X1         1  9.8   260   252    7310 
  alu_/g619/Q                     -       A->Q  F     NO2X1          1  9.6   162    73    7383 
  alu_/op2_high_reg[3]/D          -       -     F     DFFQX1         1    -     -     0    7383 
#-----------------------------------------------------------------------------------------------



Path 21: MET (435 ps) Setup Check with Pin alu_/op1_low_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     180                  
     Required Time:=    7820                  
      Launch Clock:-       0                  
         Data Path:-    7384                  
             Slack:=     435                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  alu_/g710/Q                     -       B->Q   F     NA2I1X4        1 16.8   229    27    5422 
  alu_/g709/Q                     -       A->Q   R     INX2           1 12.6    74    67    5489 
  alu_/g702/Q                     -       A->Q   R     OR3X4          1 30.0    86   106    5595 
  alu_/g75/Q                      -       A->Q   R     BTHX12         3 46.7   500   121    5716 
  alu_/g16/Q                      -       A->Q   R     BTHX8          5 56.8   500   161    5877 
  sw2__g4/Q                       -       A->Q   R     BTLX12         4 65.5   500   134    6011 
  sw1__g12/Q                      -       A->Q   R     BTLX16         3 37.5   500   138    6148 
  alu_/g900/Q                     -       B->Q   F     NO2I1X4        1 21.7   112    56    6204 
  alu_/g3/Q                       -       A->Q   F     BTHX8          3 47.5   500   149    6354 
  alu_/g11/Q                      -       A->Q   F     BTHX8          5 48.3   500   221    6575 
  alu_/g684/Q                     -       A->Q   R     NA2X1          1 16.8   229   223    6798 
  alu_/g682/Q                     -       A->Q   F     INX2           1 18.1    79    60    6858 
  alu_/g666/Q                     -       A->Q   R     NO2X4          1 17.7   126    69    6927 
  alu_/g71/Q                      -       A->Q   F     ITLX12         5 50.1   500   165    7092 
  alu_/g632/Q                     -       A->Q   R     NA2X1          1 10.7   188   190    7283 
  alu_/g613/Q                     -       A->Q   F     AN21X1         1  9.6   146   102    7384 
  alu_/op1_low_reg[0]/D           -       -      F     DFFQX1         1    -     -     0    7384 
#------------------------------------------------------------------------------------------------



Path 22: MET (436 ps) Setup Check with Pin alu_/op2_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    7380                  
             Slack:=     436                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  alu_/g710/Q                     -       B->Q   F     NA2I1X4        1 16.8   229    27    5422 
  alu_/g709/Q                     -       A->Q   R     INX2           1 12.6    74    67    5489 
  alu_/g702/Q                     -       A->Q   R     OR3X4          1 30.0    86   106    5595 
  alu_/g75/Q                      -       A->Q   R     BTHX12         3 46.7   500   121    5716 
  alu_/g16/Q                      -       A->Q   R     BTHX8          5 56.8   500   161    5877 
  sw2__g4/Q                       -       A->Q   R     BTLX12         4 65.5   500   134    6011 
  sw1__g12/Q                      -       A->Q   R     BTLX16         3 37.5   500   138    6148 
  alu_/g900/Q                     -       B->Q   F     NO2I1X4        1 21.7   112    56    6204 
  alu_/g3/Q                       -       A->Q   F     BTHX8          3 47.5   500   149    6354 
  alu_/g11/Q                      -       A->Q   F     BTHX8          5 48.3   500   221    6575 
  alu_/g894/Q                     -       B->Q   R     NA2I1X4        1 18.0   141   157    6732 
  alu_/g893/Q                     -       A->Q   F     NA2X4          1 30.0    78    59    6791 
  alu_/g69/Q                      -       A->Q   F     BTHX12         2 41.6   500   125    6916 
  alu_/fopt810/Q                  -       A->Q   F     BUX1           4 28.9   144   257    7174 
  alu_/g637/Q                     -       A->Q   R     NA2X1          1 10.7   165   108    7282 
  alu_/g618/Q                     -       A->Q   F     AN21X1         1  9.6   167    98    7380 
  alu_/op2_low_reg[2]/D           -       -      F     DFFQX1         1    -     -     0    7380 
#------------------------------------------------------------------------------------------------



Path 23: MET (437 ps) Setup Check with Pin alu_/op1_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     180                  
     Required Time:=    7820                  
      Launch Clock:-       0                  
         Data Path:-    7383                  
             Slack:=     437                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C     -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q     -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                    -       A->Q  R     BUX3           4 43.5    88   113     439 
  fopt123797/Q                    -       A->Q  R     BUX2           6 51.2   135   136     576 
  execute__g123799/Q              -       B->Q  R     AND2X4        10 92.7   198   184     760 
  execute__g123801/Q              -       A->Q  F     INX4          11 86.8   123    99     858 
  execute__g123731/Q              -       A->Q  R     NA2X2          8 70.3   331   204    1062 
  execute__g122423/Q              -       A->Q  F     INX2           7 47.8   157   124    1186 
  execute__g122313/Q              -       A->Q  R     NA2X1          6 45.8   416   261    1448 
  execute__g122130/Q              -       C->Q  F     ON21X1         2 18.7   206   165    1613 
  execute__g121920/Q              -       B->Q  R     NA3I1X2        2 17.6   160   135    1748 
  execute__g121849/Q              -       AN->Q R     NA2I1X2        4 28.5   196   154    1902 
  g123833/Q                       -       B->Q  F     NO2X1          1 14.9   113    95    1996 
  execute__g121651/Q              -       C->Q  R     NA3X2          1 10.0   122   106    2103 
  execute__g121621/Q              -       C->Q  F     AN21X1         1 15.0   155    76    2178 
  execute__g121584/Q              -       B->Q  R     NA2X2          4 32.3   182   144    2323 
  g5019/Q                         -       A->Q  F     NA2X1          3 23.4   166   121    2444 
  g123944/Q                       -       AN->Q F     NA3I2X2        4 33.9   171   195    2639 
  g4982/Q                         -       A->Q  R     NO2X1          8 65.4   727   432    3071 
  reg_file__b2v_latch_af2_lo_g2/Q -       E->Q  R     BTHCX4         2 78.8   500   306    3377 
  fopt123092/Q                    -       A->Q  F     INX4           1 15.9    94    48    3425 
  reg_file__g149/Q                -       A->Q  R     ITHX1          3 49.1   500   214    3640 
  g122860/Q                       -       A->Q  F     INX4           2 21.2   217    52    3692 
  sw2__g10/Q                      -       A->Q  R     ITHX1          5 45.4   500   225    3917 
  alu_/g719/Q                     -       A->Q  F     NA2X4          1 18.0   118    56    3973 
  alu_/g716/Q                     -       A->Q  R     NA2X4          1 30.0   112    84    4057 
  alu_/g74/Q                      -       A->Q  R     BTLX12         2 56.3   500   130    4187 
  alu_/g15/Q                      -       A->Q  R     BTLX16         5 52.3   500   142    4329 
  sw2__g3/Q                       -       A->Q  R     BTLX8          4 59.0   500   156    4485 
  sw1__g11/Q                      -       A->Q  R     BTLX12         5 45.6   500   123    4608 
  alu_/g890/Q                     -       A->Q  F     NO2X4          1 21.7   112    56    4664 
  alu_/g1/Q                       -       A->Q  F     BTHX8          3 46.7   500   149    4813 
  alu_/g9/Q                       -       A->Q  F     BTHX8          4 46.4   500   220    5033 
  alu_/g710/Q                     -       B->Q  R     NA2I1X4        1 16.8   175   206    5239 
  alu_/g709/Q                     -       A->Q  F     INX2           1 12.6    59    46    5286 
  alu_/g702/Q                     -       A->Q  F     OR3X4          1 30.0    73   145    5431 
  alu_/g75/Q                      -       A->Q  F     BTHX12         3 46.7   500   126    5556 
  alu_/g16/Q                      -       A->Q  F     BTHX8          5 56.8   500   226    5782 
  sw2__g4/Q                       -       A->Q  F     BTLX12         4 65.5   500   281    6063 
  sw1__g12/Q                      -       A->Q  F     BTLX16         3 37.5   500   198    6261 
  alu_/fopt885/Q                  -       A->Q  F     BUX1           7 43.0   198   290    6551 
  alu_/g873/Q                     -       A->Q  R     NA3X0          1 15.9   562   334    6886 
  alu_/g5/Q                       -       A->Q  F     ITHX1          5 51.6   500   173    7059 
  alu_/g631/Q                     -       A->Q  R     AN21X1         1  9.8   260   252    7310 
  alu_/g620/Q                     -       A->Q  F     NO2X1          1  9.6   142    73    7383 
  alu_/op1_low_reg[3]/D           -       -     F     DFFQX1         1    -     -     0    7383 
#-----------------------------------------------------------------------------------------------



Path 24: MET (439 ps) Setup Check with Pin alu_/op2_high_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    7377                  
             Slack:=     439                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  alu_/g710/Q                     -       B->Q   F     NA2I1X4        1 16.8   229    27    5422 
  alu_/g709/Q                     -       A->Q   R     INX2           1 12.6    74    67    5489 
  alu_/g702/Q                     -       A->Q   R     OR3X4          1 30.0    86   106    5595 
  alu_/g75/Q                      -       A->Q   R     BTHX12         3 46.7   500   121    5716 
  alu_/g16/Q                      -       A->Q   R     BTHX8          5 56.8   500   161    5877 
  sw2__g4/Q                       -       A->Q   R     BTLX12         4 65.5   500   134    6011 
  sw1__g12/Q                      -       A->Q   R     BTLX16         3 37.5   500   138    6148 
  alu_/g900/Q                     -       B->Q   F     NO2I1X4        1 21.7   112    56    6204 
  alu_/g3/Q                       -       A->Q   F     BTHX8          3 47.5   500   149    6354 
  alu_/g11/Q                      -       A->Q   F     BTHX8          5 48.3   500   221    6575 
  alu_/g894/Q                     -       B->Q   R     NA2I1X4        1 18.0   141   157    6732 
  alu_/g893/Q                     -       A->Q   F     NA2X4          1 30.0    78    59    6791 
  alu_/g69/Q                      -       A->Q   F     BTHX12         2 41.6   500   125    6916 
  alu_/fopt810/Q                  -       A->Q   F     BUX1           4 28.9   144   257    7174 
  alu_/g636/Q                     -       A->Q   R     NA2X1          1 10.7   143   108    7282 
  alu_/g617/Q                     -       A->Q   F     AN21X1         1  9.6   167    95    7377 
  alu_/op2_high_reg[2]/D          -       -      F     DFFQX1         1    -     -     0    7377 
#------------------------------------------------------------------------------------------------



Path 25: MET (440 ps) Setup Check with Pin alu_/op1_low_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op1_low_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     180                  
     Required Time:=    7820                  
      Launch Clock:-       0                  
         Data Path:-    7379                  
             Slack:=     440                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  alu_/g710/Q                     -       B->Q   F     NA2I1X4        1 16.8   229    27    5422 
  alu_/g709/Q                     -       A->Q   R     INX2           1 12.6    74    67    5489 
  alu_/g702/Q                     -       A->Q   R     OR3X4          1 30.0    86   106    5595 
  alu_/g75/Q                      -       A->Q   R     BTHX12         3 46.7   500   121    5716 
  alu_/g16/Q                      -       A->Q   R     BTHX8          5 56.8   500   161    5877 
  sw2__g4/Q                       -       A->Q   R     BTLX12         4 65.5   500   134    6011 
  sw1__g12/Q                      -       A->Q   R     BTLX16         3 37.5   500   138    6148 
  alu_/g900/Q                     -       B->Q   F     NO2I1X4        1 21.7   112    56    6204 
  alu_/g3/Q                       -       A->Q   F     BTHX8          3 47.5   500   149    6354 
  alu_/g11/Q                      -       A->Q   F     BTHX8          5 48.3   500   221    6575 
  alu_/g894/Q                     -       B->Q   R     NA2I1X4        1 18.0   141   157    6732 
  alu_/g893/Q                     -       A->Q   F     NA2X4          1 30.0    78    59    6791 
  alu_/g69/Q                      -       A->Q   F     BTHX12         2 41.6   500   125    6916 
  alu_/fopt810/Q                  -       A->Q   F     BUX1           4 28.9   144   257    7174 
  alu_/g635/Q                     -       A->Q   R     NA2X1          1 10.7   158   108    7282 
  alu_/g616/Q                     -       A->Q   F     AN21X1         1  9.6   146    97    7379 
  alu_/op1_low_reg[2]/D           -       -      F     DFFQX1         1    -     -     0    7379 
#------------------------------------------------------------------------------------------------



Path 26: MET (466 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[12]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (R) address_pins__DFFE_apin_latch_reg[12]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      57                  
     Required Time:=    7943                  
      Launch Clock:-       0                  
         Data Path:-    7476                  
             Slack:=     466                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g627/Q                       -       A->Q   R     NO6X1          3 24.5   227   345    5937 
  address_latch__g595/Q                       -       A->Q   F     EN2X1          2 17.7   164   229    6166 
  address_latch__g9/Q                         -       A->Q   R     ITHX0          4 36.7  1283   757    6923 
  address_latch__g569/Q                       -       AN->Q  R     NO2I1X1        2 15.3   236   202    7125 
  address_latch__g555/Q                       -       IN0->Q R     MU2X1          1  9.4   126   180    7305 
  address_latch__g535/Q                       -       IN0->Q R     MU2X1          1  9.6   128   171    7476 
  address_pins__DFFE_apin_latch_reg[12]/D     -       -      R     DFFX1          1    -     -     0    7476 
#------------------------------------------------------------------------------------------------------------



Path 27: MET (491 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[10]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[10]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    7337                  
             Slack:=     491                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5701 
  address_latch__g623/Q                       -       AN->Q  R     NO3I1X1        3 22.5   410   269    5970 
  g124058/Q                                   -       B->Q   F     NA2I1X1        1 10.4   134    88    6058 
  address_latch__g593/Q                       -       B->Q   F     EN2X0          2 18.2   249   309    6367 
  address_latch__g584/Q                       -       A->Q   R     INX1           1 15.9   128   113    6480 
  address_latch__g11/Q                        -       A->Q   F     ITHX1          4 36.7   500   109    6589 
  address_latch__g567/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   314    6903 
  address_latch__g554/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    7127 
  address_latch__g534/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    7337 
  address_pins__DFFE_apin_latch_reg[10]/D     -       -      F     DFFX1          1    -     -     0    7337 
#------------------------------------------------------------------------------------------------------------



Path 28: MET (854 ps) Setup Check with Pin alu_/op2_high_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (F) alu_/op2_high_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     183                  
     Required Time:=    7817                  
      Launch Clock:-       0                  
         Data Path:-    6963                  
             Slack:=     854                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  alu_/g710/Q                     -       B->Q   F     NA2I1X4        1 16.8   229    27    5422 
  alu_/g709/Q                     -       A->Q   R     INX2           1 12.6    74    67    5489 
  alu_/g702/Q                     -       A->Q   R     OR3X4          1 30.0    86   106    5595 
  alu_/g75/Q                      -       A->Q   R     BTHX12         3 46.7   500   121    5716 
  alu_/g16/Q                      -       A->Q   R     BTHX8          5 56.8   500   161    5877 
  sw2__g4/Q                       -       A->Q   R     BTLX12         4 65.5   500   134    6011 
  sw1__g12/Q                      -       A->Q   R     BTLX16         3 37.5   500   138    6148 
  alu_/g900/Q                     -       B->Q   F     NO2I1X4        1 21.7   112    56    6204 
  alu_/g3/Q                       -       A->Q   F     BTHX8          3 47.5   500   149    6354 
  alu_/fopt811/Q                  -       A->Q   F     BUX1           3 20.8   115   237    6591 
  alu_/g639/Q                     -       A->Q   R     NA2X0          1 10.7   392   240    6831 
  alu_/g622/Q                     -       A->Q   F     AN21X1         1  9.6   167   132    6963 
  alu_/op2_high_reg[1]/D          -       -      F     DFFQX1         1    -     -     0    6963 
#------------------------------------------------------------------------------------------------



Path 29: MET (947 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     184                  
     Required Time:=    7816                  
      Launch Clock:-       0                  
         Data Path:-    6869                  
             Slack:=     947                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g638/Q                       -       AN->Q  R     NO3I2X1        1  8.7   226   181    5279 
  address_latch__g633/Q                       -       D->Q   F     NA6I3X1        2 17.6   116   313    5592 
  address_latch__g632/Q                       -       A->Q   R     INX1           3 25.4   145   109    5701 
  address_latch__g606/Q                       -       B->Q   R     EN2X1          2 24.7   347   234    5935 
  address_latch__g14/Q                        -       A->Q   F     ITHX1          4 36.7   500   132    6066 
  address_latch__g576/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   313    6379 
  address_latch__g561/Q                       -       IN0->Q F     MU2X1          1  8.9    97   221    6600 
  address_latch__g541/Q                       -       IN0->Q F     MU2X0          1  9.6   178   268    6869 
  address_pins__DFFE_apin_latch_reg[7]/D      -       -      F     DFFX1          1    -     -     0    6869 
#------------------------------------------------------------------------------------------------------------



Path 30: MET (996 ps) Setup Check with Pin alu_/op2_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      62                  
     Required Time:=    7938                  
      Launch Clock:-       0                  
         Data Path:-    6942                  
             Slack:=     996                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C     -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q     -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                    -       A->Q  R     BUX3           4 43.5    88   113     439 
  fopt123797/Q                    -       A->Q  R     BUX2           6 51.2   135   136     576 
  execute__g123799/Q              -       B->Q  R     AND2X4        10 92.7   198   184     760 
  execute__g123801/Q              -       A->Q  F     INX4          11 86.8   123    99     858 
  execute__g123731/Q              -       A->Q  R     NA2X2          8 70.3   331   204    1062 
  execute__g122423/Q              -       A->Q  F     INX2           7 47.8   157   124    1186 
  execute__g122313/Q              -       A->Q  R     NA2X1          6 45.8   416   261    1448 
  execute__g122130/Q              -       C->Q  F     ON21X1         2 18.7   206   165    1613 
  execute__g121920/Q              -       B->Q  R     NA3I1X2        2 17.6   160   135    1748 
  execute__g121849/Q              -       AN->Q R     NA2I1X2        4 28.5   196   154    1902 
  g123833/Q                       -       B->Q  F     NO2X1          1 14.9   113    95    1996 
  execute__g121651/Q              -       C->Q  R     NA3X2          1 10.0   122   106    2103 
  execute__g121621/Q              -       C->Q  F     AN21X1         1 15.0   155    76    2178 
  execute__g121584/Q              -       B->Q  R     NA2X2          4 32.3   182   144    2323 
  g5019/Q                         -       A->Q  F     NA2X1          3 23.4   166   121    2444 
  g123944/Q                       -       AN->Q F     NA3I2X2        4 33.9   171   195    2639 
  g4982/Q                         -       A->Q  R     NO2X1          8 65.4   727   432    3071 
  reg_file__b2v_latch_af2_lo_g2/Q -       E->Q  R     BTHCX4         2 78.8   500   306    3377 
  fopt123092/Q                    -       A->Q  F     INX4           1 15.9    94    48    3425 
  reg_file__g149/Q                -       A->Q  R     ITHX1          3 49.1   500   214    3640 
  g122860/Q                       -       A->Q  F     INX4           2 21.2   217    52    3692 
  sw2__g10/Q                      -       A->Q  R     ITHX1          5 45.4   500   225    3917 
  alu_/g719/Q                     -       A->Q  F     NA2X4          1 18.0   118    56    3973 
  alu_/g716/Q                     -       A->Q  R     NA2X4          1 30.0   112    84    4057 
  alu_/g74/Q                      -       A->Q  R     BTLX12         2 56.3   500   130    4187 
  alu_/g15/Q                      -       A->Q  R     BTLX16         5 52.3   500   142    4329 
  sw2__g3/Q                       -       A->Q  R     BTLX8          4 59.0   500   156    4485 
  sw1__g11/Q                      -       A->Q  R     BTLX12         5 45.6   500   123    4608 
  alu_/g890/Q                     -       A->Q  F     NO2X4          1 21.7   112    56    4664 
  alu_/g1/Q                       -       A->Q  F     BTHX8          3 46.7   500   149    4813 
  alu_/g9/Q                       -       A->Q  F     BTHX8          4 46.4   500   220    5033 
  alu_/g710/Q                     -       B->Q  R     NA2I1X4        1 16.8   175   206    5239 
  alu_/g709/Q                     -       A->Q  F     INX2           1 12.6    59    46    5286 
  alu_/g702/Q                     -       A->Q  F     OR3X4          1 30.0    73   145    5431 
  alu_/g75/Q                      -       A->Q  F     BTHX12         3 46.7   500   126    5556 
  alu_/g16/Q                      -       A->Q  F     BTHX8          5 56.8   500   226    5782 
  sw2__g4/Q                       -       A->Q  F     BTLX12         4 65.5   500   281    6063 
  sw1__g12/Q                      -       A->Q  F     BTLX16         3 37.5   500   198    6261 
  alu_/g900/Q                     -       B->Q  R     NO2I1X4        1 21.7   159   157    6418 
  alu_/g3/Q                       -       A->Q  R     BTHX8          3 47.5   500   142    6560 
  alu_/fopt811/Q                  -       A->Q  R     BUX1           3 20.8   125   164    6724 
  alu_/g640/Q                     -       A->Q  F     NA2X1          1 10.7   151    73    6797 
  alu_/g623/Q                     -       A->Q  R     AN21X1         1  9.6   224   145    6942 
  alu_/op2_low_reg[1]/D           -       -     R     DFFQX1         1    -     -     0    6942 
#-----------------------------------------------------------------------------------------------



Path 31: MET (999 ps) Setup Check with Pin alu_/op1_low_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_low_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    6940                  
             Slack:=     999                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C     -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q     -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                    -       A->Q  R     BUX3           4 43.5    88   113     439 
  fopt123797/Q                    -       A->Q  R     BUX2           6 51.2   135   136     576 
  execute__g123799/Q              -       B->Q  R     AND2X4        10 92.7   198   184     760 
  execute__g123801/Q              -       A->Q  F     INX4          11 86.8   123    99     858 
  execute__g123731/Q              -       A->Q  R     NA2X2          8 70.3   331   204    1062 
  execute__g122423/Q              -       A->Q  F     INX2           7 47.8   157   124    1186 
  execute__g122313/Q              -       A->Q  R     NA2X1          6 45.8   416   261    1448 
  execute__g122130/Q              -       C->Q  F     ON21X1         2 18.7   206   165    1613 
  execute__g121920/Q              -       B->Q  R     NA3I1X2        2 17.6   160   135    1748 
  execute__g121849/Q              -       AN->Q R     NA2I1X2        4 28.5   196   154    1902 
  g123833/Q                       -       B->Q  F     NO2X1          1 14.9   113    95    1996 
  execute__g121651/Q              -       C->Q  R     NA3X2          1 10.0   122   106    2103 
  execute__g121621/Q              -       C->Q  F     AN21X1         1 15.0   155    76    2178 
  execute__g121584/Q              -       B->Q  R     NA2X2          4 32.3   182   144    2323 
  g5019/Q                         -       A->Q  F     NA2X1          3 23.4   166   121    2444 
  g123944/Q                       -       AN->Q F     NA3I2X2        4 33.9   171   195    2639 
  g4982/Q                         -       A->Q  R     NO2X1          8 65.4   727   432    3071 
  reg_file__b2v_latch_af2_lo_g2/Q -       E->Q  R     BTHCX4         2 78.8   500   306    3377 
  fopt123092/Q                    -       A->Q  F     INX4           1 15.9    94    48    3425 
  reg_file__g149/Q                -       A->Q  R     ITHX1          3 49.1   500   214    3640 
  g122860/Q                       -       A->Q  F     INX4           2 21.2   217    52    3692 
  sw2__g10/Q                      -       A->Q  R     ITHX1          5 45.4   500   225    3917 
  alu_/g719/Q                     -       A->Q  F     NA2X4          1 18.0   118    56    3973 
  alu_/g716/Q                     -       A->Q  R     NA2X4          1 30.0   112    84    4057 
  alu_/g74/Q                      -       A->Q  R     BTLX12         2 56.3   500   130    4187 
  alu_/g15/Q                      -       A->Q  R     BTLX16         5 52.3   500   142    4329 
  sw2__g3/Q                       -       A->Q  R     BTLX8          4 59.0   500   156    4485 
  sw1__g11/Q                      -       A->Q  R     BTLX12         5 45.6   500   123    4608 
  alu_/g890/Q                     -       A->Q  F     NO2X4          1 21.7   112    56    4664 
  alu_/g1/Q                       -       A->Q  F     BTHX8          3 46.7   500   149    4813 
  alu_/g9/Q                       -       A->Q  F     BTHX8          4 46.4   500   220    5033 
  alu_/g710/Q                     -       B->Q  R     NA2I1X4        1 16.8   175   206    5239 
  alu_/g709/Q                     -       A->Q  F     INX2           1 12.6    59    46    5286 
  alu_/g702/Q                     -       A->Q  F     OR3X4          1 30.0    73   145    5431 
  alu_/g75/Q                      -       A->Q  F     BTHX12         3 46.7   500   126    5556 
  alu_/g16/Q                      -       A->Q  F     BTHX8          5 56.8   500   226    5782 
  sw2__g4/Q                       -       A->Q  F     BTLX12         4 65.5   500   281    6063 
  sw1__g12/Q                      -       A->Q  F     BTLX16         3 37.5   500   198    6261 
  alu_/g900/Q                     -       B->Q  R     NO2I1X4        1 21.7   159   157    6418 
  alu_/g3/Q                       -       A->Q  R     BTHX8          3 47.5   500   142    6560 
  alu_/fopt811/Q                  -       A->Q  R     BUX1           3 20.8   125   164    6724 
  alu_/g638/Q                     -       A->Q  F     NA2X1          1 10.7   138    73    6797 
  alu_/g621/Q                     -       A->Q  R     AN21X1         1  9.6   204   143    6940 
  alu_/op1_low_reg[1]/D           -       -     R     DFFQX1         1    -     -     0    6940 
#-----------------------------------------------------------------------------------------------



Path 32: MET (1099 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    6729                  
             Slack:=    1099                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 25.8   326   166    5264 
  address_latch__g624/Q                       -       A->Q   R     NO3X1          3 25.7   451   300    5563 
  address_latch__g612/Q                       -       A->Q   R     EN2X1          2 24.7   357   287    5850 
  address_latch__g17/Q                        -       A->Q   F     ITHX1          4 36.7   500   132    5983 
  address_latch__g574/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   313    6295 
  address_latch__g560/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    6519 
  address_latch__g539/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    6729 
  address_pins__DFFE_apin_latch_reg[4]/D      -       -      F     DFFX1          1    -     -     0    6729 
#------------------------------------------------------------------------------------------------------------



Path 33: MET (1128 ps) Setup Check with Pin data_pins__dout_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T1_ff_reg/C
          Clock: (R) CLK
       Endpoint: (F) data_pins__dout_reg[4]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     180                  
     Required Time:=    7820                  
      Launch Clock:-       0                  
         Data Path:-    6692                  
             Slack:=    1128                  

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T1_ff_reg/C     -       -     R     (arrival)     14    -     0     -       0 
  sequencer__DFFE_T1_ff_reg/Q     -       C->Q  R     DFRSQX2        2 31.9   170   326     326 
  fopt123200/Q                    -       A->Q  R     BUX3           4 43.5    88   113     439 
  fopt123797/Q                    -       A->Q  R     BUX2           6 51.2   135   136     576 
  execute__g123799/Q              -       B->Q  R     AND2X4        10 92.7   198   184     760 
  execute__g123801/Q              -       A->Q  F     INX4          11 86.8   123    99     858 
  execute__g123731/Q              -       A->Q  R     NA2X2          8 70.3   331   204    1062 
  execute__g122423/Q              -       A->Q  F     INX2           7 47.8   157   124    1186 
  execute__g122313/Q              -       A->Q  R     NA2X1          6 45.8   416   261    1448 
  execute__g122130/Q              -       C->Q  F     ON21X1         2 18.7   206   165    1613 
  execute__g121920/Q              -       B->Q  R     NA3I1X2        2 17.6   160   135    1748 
  execute__g121849/Q              -       AN->Q R     NA2I1X2        4 28.5   196   154    1902 
  g123833/Q                       -       B->Q  F     NO2X1          1 14.9   113    95    1996 
  execute__g121651/Q              -       C->Q  R     NA3X2          1 10.0   122   106    2103 
  execute__g121621/Q              -       C->Q  F     AN21X1         1 15.0   155    76    2178 
  execute__g121584/Q              -       B->Q  R     NA2X2          4 32.3   182   144    2323 
  g5019/Q                         -       A->Q  F     NA2X1          3 23.4   166   121    2444 
  g123944/Q                       -       AN->Q F     NA3I2X2        4 33.9   171   195    2639 
  g4982/Q                         -       A->Q  R     NO2X1          8 65.4   727   432    3071 
  reg_file__b2v_latch_af2_lo_g2/Q -       E->Q  R     BTHCX4         2 78.8   500   306    3377 
  fopt123092/Q                    -       A->Q  F     INX4           1 15.9    94    48    3425 
  reg_file__g149/Q                -       A->Q  R     ITHX1          3 49.1   500   214    3640 
  g122860/Q                       -       A->Q  F     INX4           2 21.2   217    52    3692 
  sw2__g10/Q                      -       A->Q  R     ITHX1          5 45.4   500   225    3917 
  alu_/g719/Q                     -       A->Q  F     NA2X4          1 18.0   118    56    3973 
  alu_/g716/Q                     -       A->Q  R     NA2X4          1 30.0   112    84    4057 
  alu_/g74/Q                      -       A->Q  R     BTLX12         2 56.3   500   130    4187 
  alu_/g15/Q                      -       A->Q  R     BTLX16         5 52.3   500   142    4329 
  sw2__g3/Q                       -       A->Q  R     BTLX8          4 59.0   500   156    4485 
  sw1__g11/Q                      -       A->Q  R     BTLX12         5 45.6   500   123    4608 
  alu_/g890/Q                     -       A->Q  F     NO2X4          1 21.7   112    56    4664 
  alu_/g1/Q                       -       A->Q  F     BTHX8          3 46.7   500   149    4813 
  alu_/g9/Q                       -       A->Q  F     BTHX8          4 46.4   500   220    5033 
  alu_/g710/Q                     -       B->Q  R     NA2I1X4        1 16.8   175   206    5239 
  alu_/g709/Q                     -       A->Q  F     INX2           1 12.6    59    46    5286 
  alu_/g702/Q                     -       A->Q  F     OR3X4          1 30.0    73   145    5431 
  alu_/g75/Q                      -       A->Q  F     BTHX12         3 46.7   500   126    5556 
  alu_/g16/Q                      -       A->Q  F     BTHX8          5 56.8   500   226    5782 
  sw2__g4/Q                       -       A->Q  F     BTLX12         4 65.5   500   281    6063 
  sw1__g12/Q                      -       A->Q  F     BTLX16         3 37.5   500   198    6261 
  fopt123078/Q                    -       A->Q  F     BUX1           3 23.5   124   244    6505 
  fopt123077/Q                    -       A->Q  R     INX1           3 23.6   138   106    6611 
  g4718/Q                         -       A->Q  F     ON21X1         1  9.6   146    81    6692 
  data_pins__dout_reg[4]/D        -       -     F     DFFQX1         1    -     -     0    6692 
#-----------------------------------------------------------------------------------------------



Path 34: MET (1160 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[5]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     196                  
     Required Time:=    7804                  
      Launch Clock:-       0                  
         Data Path:-    6644                  
             Slack:=    1160                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 25.8   326   166    5264 
  address_latch__g624/Q                       -       A->Q   R     NO3X1          3 25.7   451   300    5563 
  address_latch__g620/Q                       -       A->Q   F     NA2X1          1 14.0   171   116    5679 
  address_latch__g590/Q                       -       B->Q   R     EN2X1          2 24.7   343   236    5915 
  address_latch__g16/Q                        -       A->Q   F     ITHX1          4 36.7   500   131    6046 
  address_latch__g572/Q                       -       AN->Q  F     NO2I1X1        2 17.2   187   318    6364 
  address_latch__g558/Q                       -       IN0->Q R     MU2IX1         1 11.3   316   170    6534 
  address_latch__g537/Q                       -       IN0->Q F     MU2IX1         1  9.6   252   110    6644 
  address_pins__DFFE_apin_latch_reg[5]/D      -       -      F     DFFX1          1    -     -     0    6644 
#------------------------------------------------------------------------------------------------------------



Path 35: MET (1160 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[6]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     196                  
     Required Time:=    7804                  
      Launch Clock:-       0                  
         Data Path:-    6644                  
             Slack:=    1160                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 25.8   326   166    5264 
  address_latch__g624/Q                       -       A->Q   R     NO3X1          3 25.7   451   300    5563 
  address_latch__g619/Q                       -       A->Q   F     NA2X1          1 14.0   171   116    5679 
  address_latch__g597/Q                       -       B->Q   R     EN2X1          2 24.7   342   236    5915 
  address_latch__g15/Q                        -       A->Q   F     ITHX1          4 36.7   500   131    6046 
  address_latch__g571/Q                       -       AN->Q  F     NO2I1X1        2 17.2   187   318    6364 
  address_latch__g557/Q                       -       IN0->Q R     MU2IX1         1 11.3   316   170    6534 
  address_latch__g529/Q                       -       IN0->Q F     MU2IX1         1  9.6   252   110    6644 
  address_pins__DFFE_apin_latch_reg[6]/D      -       -      F     DFFX1          1    -     -     0    6644 
#------------------------------------------------------------------------------------------------------------



Path 36: MET (1252 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    6575                  
             Slack:=    1252                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 25.8   326   166    5264 
  address_latch__g617/Q                       -       A->Q   R     NO2X1          1 14.0   229   188    5452 
  address_latch__g607/Q                       -       B->Q   R     EN2X1          2 24.7   347   246    5698 
  address_latch__g18/Q                        -       A->Q   F     ITHX1          4 36.7   500   132    5829 
  address_latch__g577/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   313    6142 
  address_latch__g562/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    6365 
  address_latch__g540/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    6575 
  address_pins__DFFE_apin_latch_reg[3]/D      -       -      F     DFFX1          1    -     -     0    6575 
#------------------------------------------------------------------------------------------------------------



Path 37: MET (1356 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    6472                  
             Slack:=    1356                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g626/Q                       -       A->Q   F     NA3X1          3 25.8   326   166    5264 
  address_latch__g608/Q                       -       A->Q   F     EN2X1          2 18.2   177   257    5521 
  address_latch__g601/Q                       -       A->Q   R     INX1           1 15.9   114    98    5618 
  address_latch__g19/Q                        -       A->Q   F     ITHX1          4 36.7   500   108    5726 
  address_latch__g579/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   313    6038 
  address_latch__g549/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    6262 
  address_latch__g542/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    6472 
  address_pins__DFFE_apin_latch_reg[2]/D      -       -      F     DFFX1          1    -     -     0    6472 
#------------------------------------------------------------------------------------------------------------



Path 38: MET (1480 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_nf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_nf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     498                  
     Required Time:=   15502                  
      Launch Clock:-    8000                  
         Data Path:-    6023                  
             Slack:=    1480                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN              -       -     F     (arrival)      4    -     0     -    8000 
  alu_/op1_high_reg[2]/Q               -       CN->Q F     DFFQX1         4 33.7   208   413    8413 
  alu_/g764/Q                          -       C->Q  R     NO3X1          1 10.7   254   197    8609 
  g4974/Q                              -       A->Q  F     AN21X1         1  9.3   134   110    8720 
  g4969/Q                              -       AN->Q F     NO3I1X1        3 23.0   156   209    8929 
  alu_control__g3/Q                    -       A->Q  R     ITLX0          3 49.1  1680   969    9898 
  g122860/Q                            -       A->Q  F     INX4           2 21.2   217    52    9950 
  sw2__g10/Q                           -       A->Q  R     ITHX1          5 45.4   500   225   10175 
  alu_/g719/Q                          -       A->Q  F     NA2X4          1 18.0   118    56   10231 
  alu_/g716/Q                          -       A->Q  R     NA2X4          1 30.0   112    84   10315 
  alu_/g74/Q                           -       A->Q  R     BTLX12         2 56.3   500   130   10445 
  alu_/g15/Q                           -       A->Q  R     BTLX16         5 52.3   500   142   10587 
  sw2__g3/Q                            -       A->Q  R     BTLX8          4 59.0   500   156   10743 
  sw1__g11/Q                           -       A->Q  R     BTLX12         5 45.6   500   123   10866 
  alu_/g890/Q                          -       A->Q  F     NO2X4          1 21.7   112    56   10922 
  alu_/g1/Q                            -       A->Q  F     BTHX8          3 46.7   500   149   11071 
  alu_/g9/Q                            -       A->Q  F     BTHX8          4 46.4   500   220   11291 
  alu_/g710/Q                          -       B->Q  R     NA2I1X4        1 16.8   175   206   11497 
  alu_/g709/Q                          -       A->Q  F     INX2           1 12.6    59    46   11544 
  alu_/g702/Q                          -       A->Q  F     OR3X4          1 30.0    73   145   11689 
  alu_/g75/Q                           -       A->Q  F     BTHX12         3 46.7   500   126   11814 
  alu_/g16/Q                           -       A->Q  F     BTHX8          5 56.8   500   226   12040 
  sw2__g4/Q                            -       A->Q  F     BTLX12         4 65.5   500   281   12321 
  sw1__g12/Q                           -       A->Q  F     BTLX16         3 37.5   500   198   12519 
  alu_/fopt885/Q                       -       A->Q  F     BUX1           7 43.0   198   290   12809 
  alu_/g873/Q                          -       A->Q  R     NA3X0          1 15.9   562   334   13144 
  alu_/g5/Q                            -       A->Q  F     ITHX1          5 51.6   500   173   13317 
  g124052/Q                            -       A->Q  F     AND2X1         2 16.0   109   330   13647 
  g4800/Q                              -       A->Q  R     NO3X1          1  9.6   236   134   13781 
  g124064/Q                            -       F->Q  F     NO6I3X1        1  8.5    74   241   14023 
  alu_flags__DFFE_inst_latch_nf_reg/SD -       -     F     SDFRQX1        1    -     -     0   14023 
#----------------------------------------------------------------------------------------------------



Path 39: MET (1530 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_pf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op2_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_pf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     528                  
     Required Time:=   15472                  
      Launch Clock:-    8000                  
         Data Path:-    5942                  
             Slack:=    1530                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op2_high_reg[2]/CN              -       -      F     (arrival)      8    -     0     -    8000 
  alu_/op2_high_reg[2]/Q               -       CN->Q  F     DFFQX1         2 19.2   155   366    8366 
  alu_/g754/Q                          -       B->Q   F     EN2X0          1 11.3   183   275    8641 
  alu_/g749/Q                          -       IN1->Q R     MU2IX1         3 41.0   520   334    8975 
  alu_/g748/Q                          -       A->Q   F     INX1           2 23.3   193   146    9121 
  alu_/g743/Q                          -       B->Q   R     NA2X1          1 17.8   203   164    9285 
  alu_/g906/Q                          -       B->Q   F     NA3I1X4        1 20.2    94    70    9355 
  alu_/g902/Q                          -       B->Q   R     NA2I1X4        2 16.4    82    73    9428 
  alu_/g880/Q                          -       A->Q   F     AN21X1         1 12.3   122    95    9522 
  alu_/g879/Q                          -       A->Q   F     OR2X4          2 16.0    49   126    9649 
  alu_/g46/Q                           -       A->Q   F     BTHX2          5 58.3   500   216    9864 
  alu_/g805/Q                          -       A->Q   R     INX3           1 15.9   162   134    9998 
  alu_/g14/Q                           -       A->Q   F     ITHX1          5 45.4   500   127   10125 
  alu_/g719/Q                          -       A->Q   R     NA2X4          1 18.0   132   140   10266 
  alu_/g716/Q                          -       A->Q   F     NA2X4          1 30.0    95    59   10324 
  alu_/g74/Q                           -       A->Q   F     BTLX12         2 56.3   500   130   10454 
  alu_/g15/Q                           -       A->Q   F     BTLX16         5 52.3   500   202   10656 
  sw2__g3/Q                            -       A->Q   F     BTLX8          4 59.0   500   286   10943 
  sw1__g11/Q                           -       A->Q   F     BTLX12         5 45.6   500   279   11222 
  alu_/g890/Q                          -       A->Q   R     NO2X4          1 21.7   159   157   11379 
  alu_/g1/Q                            -       A->Q   R     BTHX8          3 46.7   500   142   11520 
  alu_/g9/Q                            -       A->Q   R     BTHX8          4 46.4   500   155   11676 
  alu_/g710/Q                          -       B->Q   F     NA2I1X4        1 16.8   229    27   11703 
  alu_/g709/Q                          -       A->Q   R     INX2           1 12.6    74    67   11770 
  alu_/g702/Q                          -       A->Q   R     OR3X4          1 30.0    86   106   11876 
  alu_/g75/Q                           -       A->Q   R     BTHX12         3 46.7   500   121   11997 
  alu_/g16/Q                           -       A->Q   R     BTHX8          5 56.8   500   161   12158 
  sw2__g4/Q                            -       A->Q   R     BTLX12         4 65.5   500   134   12292 
  sw1__g12/Q                           -       A->Q   R     BTLX16         3 37.5   500   138   12429 
  alu_/g900/Q                          -       B->Q   F     NO2I1X4        1 21.7   112    56   12485 
  alu_/g3/Q                            -       A->Q   F     BTHX8          3 47.5   500   149   12634 
  alu_/g11/Q                           -       A->Q   F     BTHX8          5 48.3   500   221   12856 
  alu_/g894/Q                          -       B->Q   R     NA2I1X4        1 18.0   141   157   13013 
  alu_/g893/Q                          -       A->Q   F     NA2X4          1 30.0    78    59   13072 
  alu_/g69/Q                           -       A->Q   F     BTHX12         2 41.6   500   125   13197 
  alu_/g10/Q                           -       A->Q   F     BTHX8          5 47.7   500   221   13418 
  g4871/Q                              -       A->Q   R     INX3           1 15.9   145   122   13540 
  sw2__g6/Q                            -       A->Q   F     ITLX1          3 56.8   500   146   13686 
  g123004/Q                            -       A->Q   R     INX6           2 21.1   145   115   13801 
  g4772/Q                              -       A->Q   F     ON21X0         1  8.5   212   141   13942 
  alu_flags__DFFE_inst_latch_pf_reg/SD -       -      F     SDFRQX1        1    -     -     0   13942 
#-----------------------------------------------------------------------------------------------------



Path 40: MET (1548 ps) Setup Check with Pin alu_flags__SYNTHESIZED_WIRE_39_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__SYNTHESIZED_WIRE_39_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     501                  
     Required Time:=   15499                  
      Launch Clock:-    8000                  
         Data Path:-    5951                  
             Slack:=    1548                  

#-----------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN               -       -     F     (arrival)      4    -     0     -    8000 
  alu_/op1_high_reg[2]/Q                -       CN->Q F     DFFQX1         4 33.7   208   413    8413 
  alu_/g764/Q                           -       C->Q  R     NO3X1          1 10.7   254   197    8609 
  g4974/Q                               -       A->Q  F     AN21X1         1  9.3   134   110    8720 
  g4969/Q                               -       AN->Q F     NO3I1X1        3 23.0   156   209    8929 
  alu_control__g3/Q                     -       A->Q  R     ITLX0          3 49.1  1680   969    9898 
  g122860/Q                             -       A->Q  F     INX4           2 21.2   217    52    9950 
  sw2__g10/Q                            -       A->Q  R     ITHX1          5 45.4   500   225   10175 
  alu_/g719/Q                           -       A->Q  F     NA2X4          1 18.0   118    56   10231 
  alu_/g716/Q                           -       A->Q  R     NA2X4          1 30.0   112    84   10315 
  alu_/g74/Q                            -       A->Q  R     BTLX12         2 56.3   500   130   10445 
  alu_/g15/Q                            -       A->Q  R     BTLX16         5 52.3   500   142   10587 
  sw2__g3/Q                             -       A->Q  R     BTLX8          4 59.0   500   156   10743 
  sw1__g11/Q                            -       A->Q  R     BTLX12         5 45.6   500   123   10866 
  alu_/g890/Q                           -       A->Q  F     NO2X4          1 21.7   112    56   10922 
  alu_/g1/Q                             -       A->Q  F     BTHX8          3 46.7   500   149   11071 
  alu_/g9/Q                             -       A->Q  F     BTHX8          4 46.4   500   220   11291 
  alu_/g710/Q                           -       B->Q  R     NA2I1X4        1 16.8   175   206   11497 
  alu_/g709/Q                           -       A->Q  F     INX2           1 12.6    59    46   11544 
  alu_/g702/Q                           -       A->Q  F     OR3X4          1 30.0    73   145   11689 
  alu_/g75/Q                            -       A->Q  F     BTHX12         3 46.7   500   126   11814 
  alu_/g16/Q                            -       A->Q  F     BTHX8          5 56.8   500   226   12040 
  sw2__g4/Q                             -       A->Q  F     BTLX12         4 65.5   500   281   12321 
  sw1__g12/Q                            -       A->Q  F     BTLX16         3 37.5   500   198   12519 
  alu_/fopt885/Q                        -       A->Q  F     BUX1           7 43.0   198   290   12809 
  alu_/g876/Q                           -       A->Q  R     NO3X0          1 11.0   648   384   13193 
  alu_/g4/Q                             -       A->Q  R     BTHX2          5 50.1   500   241   13434 
  alu_/g657/Q                           -       A->Q  F     NO6X1          1  9.9    74   221   13654 
  g4859/Q                               -       A->Q  R     NA2X1          1  9.9   156    87   13742 
  g4850/Q                               -       A->Q  F     NA2X1          1  8.9   131    69   13810 
  g124271/Q                             -       C->Q  F     OA21X1         1  8.5    88   141   13951 
  alu_flags__SYNTHESIZED_WIRE_39_reg/SD -       -     F     SDFRQX1        1    -     -     0   13951 
#-----------------------------------------------------------------------------------------------------



Path 41: MET (1594 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     172                  
     Required Time:=    7828                  
      Launch Clock:-       0                  
         Data Path:-    6234                  
             Slack:=    1594                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g610/Q                       -       A->Q   R     EN2X1          2 24.7   348   258    5356 
  address_latch__g21/Q                        -       A->Q   F     ITHX1          4 36.7   500   132    5488 
  address_latch__g575/Q                       -       AN->Q  F     NO2I1X1        2 15.3   179   313    5800 
  address_latch__g547/Q                       -       IN0->Q F     MU2X1          1  9.4   100   224    6024 
  address_latch__g544/Q                       -       IN0->Q F     MU2X1          1  9.6   101   210    6234 
  address_pins__DFFE_apin_latch_reg[0]/D      -       -      F     DFFX1          1    -     -     0    6234 
#------------------------------------------------------------------------------------------------------------



Path 42: MET (1631 ps) Setup Check with Pin address_pins__DFFE_apin_latch_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C
          Clock: (R) CLK
       Endpoint: (F) address_pins__DFFE_apin_latch_reg[1]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-     196                  
     Required Time:=    7804                  
      Launch Clock:-       0                  
         Data Path:-    6173                  
             Slack:=    1631                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/C -       -      R     (arrival)      3    -     0     -       0 
  interrupts__in_nmi_ALTERA_SYNTHESIZED_reg/Q -       C->Q   R     SDFRRQX1       8 62.2   545   580     580 
  g5138/Q                                     -       B->Q   F     NO2X1          8 62.7   343   280     860 
  execute__g122501/Q                          -       A->Q   R     NO3X2         13 98.4   733   457    1317 
  execute__g122426/Q                          -       A->Q   F     INX1           8 58.5   360   285    1602 
  execute__g122311/Q                          -       B->Q   R     NA2X1          4 33.9   335   279    1881 
  execute__g121881/Q                          -       B->Q   F     ON21X1         3 21.8   194   158    2039 
  execute__g121811/Q                          -       C->Q   F     AO21X1         2 16.4   114   241    2280 
  execute__g121750/Q                          -       A->Q   F     OR2X1          3 24.1   140   223    2503 
  execute__g121711/Q                          -       A->Q   R     NO2X1          2 17.1   237   159    2662 
  execute__g121674/Q                          -       C->Q   F     ON21X1         2 20.0   244   141    2803 
  execute__g121661/Q                          -       A->Q   R     INX1           1  9.8    99    89    2892 
  execute__g121644/Q                          -       C->Q   F     ON21X1         2 15.8   223   104    2996 
  execute__g121618/Q                          -       A->Q   F     OR3X1          2 16.4   127   263    3260 
  execute__g121592/Q                          -       C->Q   F     AO21X1         2 14.5   108   217    3477 
  execute__g121572/Q                          -       C->Q   F     AO21X1         2 14.5   108   212    3689 
  execute__g121557/Q                          -       A->Q   F     OR2X1          2 17.5   115   202    3891 
  execute__g121549/Q                          -       C->Q   R     AN21X1         2 18.6   295   183    4074 
  execute__g121547/Q                          -       A->Q   F     INX1           2 17.0   129   102    4176 
  execute__g121543/Q                          -       C->Q   R     AN21X1         3 26.8   371   233    4410 
  execute__g121540/Q                          -       A->Q   F     INX1           1 11.2   120    87    4497 
  execute__g121528/Q                          -       C->Q   R     ON22X1         1 10.1   264   162    4659 
  execute__g121524/Q                          -       D->Q   F     AN211X1        1  8.7   169    77    4737 
  execute__g121522/Q                          -       D->Q   R     NA6I3X1        4 31.6   280   361    5098 
  address_latch__g618/Q                       -       A->Q   F     NA2X1          1 14.0   224   101    5199 
  address_latch__g609/Q                       -       B->Q   R     EN2X1          2 24.7   345   245    5444 
  address_latch__g20/Q                        -       A->Q   F     ITHX1          4 36.7   500   131    5575 
  address_latch__g580/Q                       -       AN->Q  F     NO2I1X1        2 17.2   187   318    5893 
  address_latch__g548/Q                       -       IN0->Q R     MU2IX1         1 11.3   316   170    6063 
  address_latch__g543/Q                       -       IN0->Q F     MU2IX1         1  9.6   252   110    6173 
  address_pins__DFFE_apin_latch_reg[1]/D      -       -      F     DFFX1          1    -     -     0    6173 
#------------------------------------------------------------------------------------------------------------



Path 43: MET (1659 ps) Setup Check with Pin alu_/op1_high_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op1_high_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      72                  
     Required Time:=    7928                  
      Launch Clock:-       0                  
         Data Path:-    6268                  
             Slack:=    1659                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  alu_/g710/Q                     -       B->Q   F     NA2I1X4        1 16.8   229    27    5422 
  alu_/g709/Q                     -       A->Q   R     INX2           1 12.6    74    67    5489 
  alu_/g702/Q                     -       A->Q   R     OR3X4          1 30.0    86   106    5595 
  alu_/g75/Q                      -       A->Q   R     BTHX12         3 46.7   500   121    5716 
  alu_/fopt820/Q                  -       A->Q   R     BUX1           3 25.0   143   174    5890 
  alu_/fopt819/Q                  -       A->Q   F     INX1           1  8.3    67    56    5946 
  alu_/g625/Q                     -       A->Q   R     NO3X0          1  9.6   580   322    6268 
  alu_/op1_high_reg[0]/D          -       -      R     DFFQX1         1    -     -     0    6268 
#------------------------------------------------------------------------------------------------



Path 44: MET (1682 ps) Setup Check with Pin data_pins__dout_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    6257                  
             Slack:=    1682                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/g9/Q                       -       A->Q   R     BTHX8          4 46.4   500   155    5395 
  fopt123068/Q                    -       A->Q   R     BUX2           2 21.8    98   161    5556 
  fopt/Q                          -       A->Q   F     INX2           1 15.9    53    46    5602 
  sw2__g5/Q                       -       A->Q   R     ITHX1          4 50.7   500   211    5813 
  sw1__g13/Q                      -       A->Q   R     BTLX8          9 71.9   500   166    5979 
  g4933/Q                         -       A->Q   F     INX1           2 18.5   172   127    6106 
  g4719/Q                         -       A->Q   R     ON21X1         1  9.6   213   151    6256 
  data_pins__dout_reg[3]/D        -       -      R     DFFQX1         1    -     -     0    6257 
#------------------------------------------------------------------------------------------------



Path 45: MET (1684 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_cf2_reg/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_cf2_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     282                  
     Required Time:=   15718                  
      Launch Clock:-    8000                  
         Data Path:-    6034                  
             Slack:=    1684                  

#-----------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                            (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN              -       -      F     (arrival)      4    -     0     -    8000 
  alu_/op1_high_reg[2]/Q               -       CN->Q  F     DFFQX1         4 33.7   208   413    8413 
  alu_/g764/Q                          -       C->Q   R     NO3X1          1 10.7   254   197    8609 
  g4974/Q                              -       A->Q   F     AN21X1         1  9.3   134   110    8720 
  g4969/Q                              -       AN->Q  F     NO3I1X1        3 23.0   156   209    8929 
  alu_control__g3/Q                    -       A->Q   R     ITLX0          3 49.1  1680   969    9898 
  g122860/Q                            -       A->Q   F     INX4           2 21.2   217    52    9950 
  sw2__g10/Q                           -       A->Q   R     ITHX1          5 45.4   500   225   10175 
  alu_/g719/Q                          -       A->Q   F     NA2X4          1 18.0   118    56   10231 
  alu_/g716/Q                          -       A->Q   R     NA2X4          1 30.0   112    84   10315 
  alu_/g74/Q                           -       A->Q   R     BTLX12         2 56.3   500   130   10445 
  alu_/g15/Q                           -       A->Q   R     BTLX16         5 52.3   500   142   10587 
  sw2__g3/Q                            -       A->Q   R     BTLX8          4 59.0   500   156   10743 
  sw1__g11/Q                           -       A->Q   R     BTLX12         5 45.6   500   123   10866 
  alu_/g890/Q                          -       A->Q   F     NO2X4          1 21.7   112    56   10922 
  alu_/g1/Q                            -       A->Q   F     BTHX8          3 46.7   500   149   11071 
  alu_/g9/Q                            -       A->Q   F     BTHX8          4 46.4   500   220   11291 
  alu_/g710/Q                          -       B->Q   R     NA2I1X4        1 16.8   175   206   11497 
  alu_/g709/Q                          -       A->Q   F     INX2           1 12.6    59    46   11544 
  alu_/g702/Q                          -       A->Q   F     OR3X4          1 30.0    73   145   11689 
  alu_/g75/Q                           -       A->Q   F     BTHX12         3 46.7   500   126   11814 
  alu_/g16/Q                           -       A->Q   F     BTHX8          5 56.8   500   226   12040 
  sw2__g4/Q                            -       A->Q   F     BTLX12         4 65.5   500   281   12321 
  sw1__g12/Q                           -       A->Q   F     BTLX16         3 37.5   500   198   12519 
  alu_/fopt885/Q                       -       A->Q   F     BUX1           7 43.0   198   290   12809 
  alu_/g873/Q                          -       A->Q   R     NA3X0          1 15.9   562   334   13144 
  alu_/g5/Q                            -       A->Q   F     ITHX1          5 51.6   500   173   13317 
  alu_/g662/Q                          -       A->Q   R     INX1           2 22.4   265   247   13564 
  alu_/g13/Q                           -       A->Q   F     ITHX1          7 48.1   500   142   13706 
  g4846/Q                              -       IN0->Q R     MU2IX1         1 11.2   248   220   13926 
  g2/Q                                 -       B->Q   F     ON21X1         1  9.9   146   107   14034 
  alu_flags__DFFE_inst_latch_cf2_reg/D -       -      F     SDFRQX1        1    -     -     0   14034 
#-----------------------------------------------------------------------------------------------------



Path 46: MET (1696 ps) Setup Check with Pin alu_flags__DFFE_inst_latch_sf_reg/C->SD
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (F) alu_flags__DFFE_inst_latch_sf_reg/SD
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     503                  
     Required Time:=   15497                  
      Launch Clock:-    8000                  
         Data Path:-    5802                  
             Slack:=    1696                  

#----------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN              -       -     F     (arrival)      4    -     0     -    8000 
  alu_/op1_high_reg[2]/Q               -       CN->Q F     DFFQX1         4 33.7   208   413    8413 
  alu_/g764/Q                          -       C->Q  R     NO3X1          1 10.7   254   197    8609 
  g4974/Q                              -       A->Q  F     AN21X1         1  9.3   134   110    8720 
  g4969/Q                              -       AN->Q F     NO3I1X1        3 23.0   156   209    8929 
  alu_control__g3/Q                    -       A->Q  R     ITLX0          3 49.1  1680   969    9898 
  g122860/Q                            -       A->Q  F     INX4           2 21.2   217    52    9950 
  sw2__g10/Q                           -       A->Q  R     ITHX1          5 45.4   500   225   10175 
  alu_/g719/Q                          -       A->Q  F     NA2X4          1 18.0   118    56   10231 
  alu_/g716/Q                          -       A->Q  R     NA2X4          1 30.0   112    84   10315 
  alu_/g74/Q                           -       A->Q  R     BTLX12         2 56.3   500   130   10445 
  alu_/g15/Q                           -       A->Q  R     BTLX16         5 52.3   500   142   10587 
  sw2__g3/Q                            -       A->Q  R     BTLX8          4 59.0   500   156   10743 
  sw1__g11/Q                           -       A->Q  R     BTLX12         5 45.6   500   123   10866 
  alu_/g890/Q                          -       A->Q  F     NO2X4          1 21.7   112    56   10922 
  alu_/g1/Q                            -       A->Q  F     BTHX8          3 46.7   500   149   11071 
  alu_/g9/Q                            -       A->Q  F     BTHX8          4 46.4   500   220   11291 
  alu_/g710/Q                          -       B->Q  R     NA2I1X4        1 16.8   175   206   11497 
  alu_/g709/Q                          -       A->Q  F     INX2           1 12.6    59    46   11544 
  alu_/g702/Q                          -       A->Q  F     OR3X4          1 30.0    73   145   11689 
  alu_/g75/Q                           -       A->Q  F     BTHX12         3 46.7   500   126   11814 
  alu_/g16/Q                           -       A->Q  F     BTHX8          5 56.8   500   226   12040 
  sw2__g4/Q                            -       A->Q  F     BTLX12         4 65.5   500   281   12321 
  sw1__g12/Q                           -       A->Q  F     BTLX16         3 37.5   500   198   12519 
  alu_/fopt885/Q                       -       A->Q  F     BUX1           7 43.0   198   290   12809 
  alu_/g873/Q                          -       A->Q  R     NA3X0          1 15.9   562   334   13144 
  alu_/g5/Q                            -       A->Q  F     ITHX1          5 51.6   500   173   13317 
  g124052/Q                            -       A->Q  F     AND2X1         2 16.0   109   330   13647 
  g124053/Q                            -       AN->Q F     NA2I1X1        1  8.5    96   155   13802 
  alu_flags__DFFE_inst_latch_sf_reg/SD -       -     F     SDFRQX1        1    -     -     0   13802 
#----------------------------------------------------------------------------------------------------



Path 47: MET (1790 ps) Setup Check with Pin ir__opcode_reg[2]/C->D
          Group: C2C
     Startpoint: (F) alu_/op1_high_reg[2]/CN
          Clock: (F) CLK
       Endpoint: (R) ir__opcode_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   16000         8000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000         8000     
                                              
             Setup:-     228                  
     Required Time:=   15772                  
      Launch Clock:-    8000                  
         Data Path:-    5982                  
             Slack:=    1790                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  alu_/op1_high_reg[2]/CN -       -     F     (arrival)      4    -     0     -    8000 
  alu_/op1_high_reg[2]/Q  -       CN->Q F     DFFQX1         4 33.7   208   413    8413 
  alu_/g764/Q             -       C->Q  R     NO3X1          1 10.7   254   197    8609 
  g4974/Q                 -       A->Q  F     AN21X1         1  9.3   134   110    8720 
  g4969/Q                 -       AN->Q F     NO3I1X1        3 23.0   156   209    8929 
  alu_control__g3/Q       -       A->Q  R     ITLX0          3 49.1  1680   969    9898 
  g122860/Q               -       A->Q  F     INX4           2 21.2   217    52    9950 
  sw2__g10/Q              -       A->Q  R     ITHX1          5 45.4   500   225   10175 
  alu_/g719/Q             -       A->Q  F     NA2X4          1 18.0   118    56   10231 
  alu_/g716/Q             -       A->Q  R     NA2X4          1 30.0   112    84   10315 
  alu_/g74/Q              -       A->Q  R     BTLX12         2 56.3   500   130   10445 
  alu_/g15/Q              -       A->Q  R     BTLX16         5 52.3   500   142   10587 
  sw2__g3/Q               -       A->Q  R     BTLX8          4 59.0   500   156   10743 
  sw1__g11/Q              -       A->Q  R     BTLX12         5 45.6   500   123   10866 
  alu_/g890/Q             -       A->Q  F     NO2X4          1 21.7   112    56   10922 
  alu_/g1/Q               -       A->Q  F     BTHX8          3 46.7   500   149   11071 
  alu_/g9/Q               -       A->Q  F     BTHX8          4 46.4   500   220   11291 
  alu_/g710/Q             -       B->Q  R     NA2I1X4        1 16.8   175   206   11497 
  alu_/g709/Q             -       A->Q  F     INX2           1 12.6    59    46   11544 
  alu_/g702/Q             -       A->Q  F     OR3X4          1 30.0    73   145   11689 
  alu_/g75/Q              -       A->Q  F     BTHX12         3 46.7   500   126   11814 
  alu_/g16/Q              -       A->Q  F     BTHX8          5 56.8   500   226   12040 
  sw2__g4/Q               -       A->Q  F     BTLX12         4 65.5   500   281   12321 
  sw1__g12/Q              -       A->Q  F     BTLX16         3 37.5   500   198   12519 
  alu_/g900/Q             -       B->Q  R     NO2I1X4        1 21.7   159   157   12676 
  alu_/g3/Q               -       A->Q  R     BTHX8          3 47.5   500   142   12818 
  alu_/g11/Q              -       A->Q  R     BTHX8          5 48.3   500   156   12974 
  alu_/g894/Q             -       B->Q  F     NA2I1X4        1 18.0   110    52   13027 
  alu_/g893/Q             -       A->Q  R     NA2X4          1 30.0   108    82   13109 
  alu_/g69/Q              -       A->Q  R     BTHX12         2 41.6   500   122   13231 
  alu_/g10/Q              -       A->Q  R     BTHX8          5 47.7   500   156   13387 
  g4871/Q                 -       A->Q  F     INX3           1 15.9   222    74   13461 
  sw2__g6/Q               -       A->Q  R     ITLX1          3 56.8   500   255   13716 
  g123004/Q               -       A->Q  F     INX6           2 21.1   227    58   13774 
  sw1__g14/Q              -       A->Q  R     ITHX1          3 38.8   500   208   13982 
  ir__opcode_reg[2]/D     -       -     R     DFRRQX4        3    -     -     0   13982 
#---------------------------------------------------------------------------------------



Path 48: MET (2178 ps) Setup Check with Pin alu_/op2_low_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) ir__opcode_reg[0]/C
          Clock: (R) CLK
       Endpoint: (R) alu_/op2_low_reg[3]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      61                  
     Required Time:=    7939                  
      Launch Clock:-       0                  
         Data Path:-    5762                  
             Slack:=    2178                  

#------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  ir__opcode_reg[0]/C             -       -      R     (arrival)      8    -     0     -       0 
  ir__opcode_reg[0]/Q             -       C->Q   R     DFRRQX4        1 25.9   103   296     296 
  fopt123428/Q                    -       A->Q   F     INX4           3 41.1    63    55     351 
  g123761/Q                       -       B->Q   F     AND3X4         2 35.5    67   141     492 
  g123763/Q                       -       A->Q   F     BUX6           5 44.5    53    95     588 
  g123765/Q                       -       B->Q   F     AND3X4         4 44.6    76   147     734 
  execute__g32851/Q               -       B->Q   R     NO2I1X4        6 39.1   152    99     833 
  g124225/Q                       -       C->Q   R     OA21X1         1 10.1   122   179    1012 
  g124097/Q                       -       A->Q   F     NO3X1          1 22.7   163   100    1112 
  execute__g26048/Q               -       C->Q   R     NA3X4          3 35.4   159   138    1249 
  fopt123671/Q                    -       A->Q   F     INX3           6 58.9   118    96    1345 
  g5049/Q                         -       A->Q   R     NO3X2          3 37.5   343   192    1538 
  execute__g122395/Q              -       B->Q   F     NO3X4          5 40.0   128   107    1645 
  g123926/Q                       -       B->Q   R     NA4X4          2 17.1    62   209    1854 
  execute__g123893/Q              -       A->Q   F     AN21X1         2 15.0   183   100    1954 
  g124072/Q                       -       A->Q   F     AND5X2         3 35.4   123   194    2148 
  execute__g121568/Q              -       A->Q   R     NA2X4          4 34.1   115    90    2238 
  g5025/Q                         -       AN->Q  R     NO2I1X2        2 22.9   173   174    2412 
  g122956/CO                      -       A->CO  R     HAX4           4 30.6    96   154    2566 
  g123873/Q                       -       IN0->Q R     MU2X1          1 12.3   137   181    2747 
  g4994/Q                         -       A->Q   F     NA2X2          4 32.4   128    89    2836 
  g4976/Q                         -       A->Q   R     NO2X2          8 65.4   387   237    3074 
  reg_file__b2v_latch_hl2_lo_g2/Q -       E->Q   F     BTHCX4         2 78.8   500   307    3381 
  fopt123092/Q                    -       A->Q   R     INX4           1 15.9    96    87    3468 
  reg_file__g149/Q                -       A->Q   F     ITHX1          3 49.1   500   125    3593 
  g122860/Q                       -       A->Q   R     INX4           2 21.2   143   127    3720 
  sw2__g10/Q                      -       A->Q   F     ITHX1          5 45.4   500   125    3844 
  alu_/g719/Q                     -       A->Q   R     NA2X4          1 18.0   132   140    3985 
  alu_/g716/Q                     -       A->Q   F     NA2X4          1 30.0    95    59    4044 
  alu_/g74/Q                      -       A->Q   F     BTLX12         2 56.3   500   130    4174 
  alu_/g15/Q                      -       A->Q   F     BTLX16         5 52.3   500   202    4375 
  sw2__g3/Q                       -       A->Q   F     BTLX8          4 59.0   500   286    4662 
  sw1__g11/Q                      -       A->Q   F     BTLX12         5 45.6   500   279    4941 
  alu_/g890/Q                     -       A->Q   R     NO2X4          1 21.7   159   157    5098 
  alu_/g1/Q                       -       A->Q   R     BTHX8          3 46.7   500   142    5239 
  alu_/fopt818/Q                  -       A->Q   R     BUX1           4 24.0   138   172    5411 
  alu_/g630/Q                     -       A->Q   F     AN22X0         1  9.8   316   191    5603 
  alu_/g626/Q                     -       A->Q   R     NO2X1          1  9.6   192   159    5762 
  alu_/op2_low_reg[3]/D           -       -      R     DFFQX1         1    -     -     0    5762 
#------------------------------------------------------------------------------------------------



Path 49: MET (2208 ps) Setup Check with Pin data_pins__dout_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T4_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[7]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      65                  
     Required Time:=    7935                  
      Launch Clock:-       0                  
         Data Path:-    5727                  
             Slack:=    2208                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T4_ff_reg/C    -       -     R     (arrival)     14     -     0     -       0 
  sequencer__DFFE_T4_ff_reg/Q    -       C->Q  F     DFRRQX4        9  90.2   162   335     335 
  execute__g122934/Q             -       A->Q  F     AND2X4        25 186.5   205   234     568 
  fopt123627/Q                   -       A->Q  R     INX2           8  76.0   210   160     729 
  fopt123622/Q                   -       A->Q  F     INX1          11  83.3   357   253     982 
  execute__g32813/Q              -       B->Q  F     AND2X1         3  22.2   120   260    1242 
  execute__g32516/Q              -       E->Q  R     NO6X1          1  10.9   124   321    1563 
  execute__g32493/Q              -       C->Q  F     NA3I1X1        1  10.9   142    96    1659 
  execute__g32483/Q              -       B->Q  F     OR5X2          1  10.0    78   167    1826 
  execute__g32480/Q              -       D->Q  R     NO6X1          1  10.1   118   276    2102 
  execute__g32477/Q              -       A->Q  R     AND6X2         1  12.3   130   160    2262 
  g122842/Q                      -       A->Q  R     OR2X4          1  10.8    52    85    2348 
  execute__g32473/Q              -       A->Q  R     AO211X4       12  83.2   192   231    2579 
  g123920/Q                      -       AN->Q R     NA6I3X4        2  27.0    76   261    2840 
  g123903/Q                      -       C->Q  F     NA3I2X4        2  23.0    87    73    2913 
  g123819/Q                      -       A->Q  R     INX2           3  30.6    91    72    2986 
  g123818/Q                      -       A->Q  F     NA2X1          4  37.2   258   148    3133 
  reg_file__b2v_latch_wz_lo_g1/Q -       EN->Q R     BTLX1         13 129.7   714   565    3698 
  g4901/Q                        -       A->Q  F     INX1           2  14.2   186   118    3816 
  reg_file__g148/Q               -       A->Q  R     ITHX0          3  37.3  1302   771    4587 
  g4898/Q                        -       A->Q  F     INX1           2  21.2   303   173    4760 
  sw1__g9/Q                      -       A->Q  R     ITHX0          3  26.1   942   597    5357 
  g4724/Q                        -       A->Q  R     AO22X0         1   9.6   318   370    5727 
  data_pins__dout_reg[7]/D       -       -     R     DFFQX1         1     -     -     0    5727 
#-----------------------------------------------------------------------------------------------



Path 50: MET (2224 ps) Setup Check with Pin data_pins__dout_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) sequencer__DFFE_T4_ff_reg/C
          Clock: (R) CLK
       Endpoint: (R) data_pins__dout_reg[0]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    8000            0     
                                              
             Setup:-      65                  
     Required Time:=    7935                  
      Launch Clock:-       0                  
         Data Path:-    5711                  
             Slack:=    2224                  

#-----------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  sequencer__DFFE_T4_ff_reg/C    -       -     R     (arrival)     14     -     0     -       0 
  sequencer__DFFE_T4_ff_reg/Q    -       C->Q  F     DFRRQX4        9  90.2   162   335     335 
  execute__g122934/Q             -       A->Q  F     AND2X4        25 186.5   205   234     568 
  fopt123627/Q                   -       A->Q  R     INX2           8  76.0   210   160     729 
  fopt123622/Q                   -       A->Q  F     INX1          11  83.3   357   253     982 
  execute__g32813/Q              -       B->Q  F     AND2X1         3  22.2   120   260    1242 
  execute__g32516/Q              -       E->Q  R     NO6X1          1  10.9   124   321    1563 
  execute__g32493/Q              -       C->Q  F     NA3I1X1        1  10.9   142    96    1659 
  execute__g32483/Q              -       B->Q  F     OR5X2          1  10.0    78   167    1826 
  execute__g32480/Q              -       D->Q  R     NO6X1          1  10.1   118   276    2102 
  execute__g32477/Q              -       A->Q  R     AND6X2         1  12.3   130   160    2262 
  g122842/Q                      -       A->Q  R     OR2X4          1  10.8    52    85    2348 
  execute__g32473/Q              -       A->Q  R     AO211X4       12  83.2   192   231    2579 
  g123920/Q                      -       AN->Q R     NA6I3X4        2  27.0    76   261    2840 
  g123903/Q                      -       C->Q  F     NA3I2X4        2  23.0    87    73    2913 
  g123819/Q                      -       A->Q  R     INX2           3  30.6    91    72    2986 
  g123818/Q                      -       A->Q  F     NA2X1          4  37.2   258   148    3133 
  reg_file__b2v_latch_wz_lo_g8/Q -       EN->Q R     BTLX1         13 129.7   714   565    3698 
  g4903/Q                        -       A->Q  F     INX1           2  14.2   186   118    3816 
  reg_file__g155/Q               -       A->Q  R     ITHX0          3  36.5  1277   757    4573 
  g4899/Q                        -       A->Q  F     INX1           2  21.2   300   172    4746 
  sw1__g16/Q                     -       A->Q  R     ITHX0          3  26.1   942   596    5342 
  g4723/Q                        -       A->Q  R     AO22X0         1   9.6   318   370    5711 
  data_pins__dout_reg[0]/D       -       -     R     DFFQX1         1     -     -     0    5711 
#-----------------------------------------------------------------------------------------------

