#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd493f0c8b0 .scope module, "tb" "tb" 2 33;
 .timescale -9 -9;
v0x7fd493f3bc50_0 .var "A_input", 7 0;
v0x7fd493f3bd00_0 .var "B_input", 7 0;
v0x7fd493f3bda0_0 .var "clock", 0 0;
v0x7fd493f3beb0_0 .net "done", 0 0, L_0x7fd493f3c300;  1 drivers
v0x7fd493f3bf60_0 .var/i "idx", 31 0;
v0x7fd493f3bff0_0 .var "reset", 0 0;
v0x7fd493f3c0c0_0 .net "result", 7 0, v0x7fd493f39490_0;  1 drivers
v0x7fd493f3c150_0 .var/i "seed", 31 0;
v0x7fd493f3c1f0_0 .var "start", 0 0;
S_0x7fd493f07920 .scope module, "GDP" "general_data_path" 2 45, 2 139 0, S_0x7fd493f0c8b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "done";
    .port_info 2 /INPUT 8 "A_input";
    .port_info 3 /INPUT 8 "B_input";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "clock";
L_0x7fd493f3c300 .functor BUFZ 1, L_0x7fd493f3f500, C4<0>, C4<0>, C4<0>;
v0x7fd493f35760_0 .net "ALU", 2 0, L_0x7fd493f3f2c0;  1 drivers
v0x7fd493f3a8d0_0 .net "A_gt_B", 0 0, L_0x7fd493f3fd60;  1 drivers
v0x7fd493f3a970_0 .net "A_input", 7 0, v0x7fd493f3bc50_0;  1 drivers
v0x7fd493f3aa60_0 .net "A_is_B", 0 0, L_0x7fd493f3ff20;  1 drivers
v0x7fd493f3aaf0_0 .net "B_input", 7 0, v0x7fd493f3bd00_0;  1 drivers
v0x7fd493f3ac00_0 .net "IE", 1 0, L_0x7fd493f3c510;  1 drivers
v0x7fd493f3ac90_0 .net "OE", 0 0, L_0x7fd493f3f500;  1 drivers
v0x7fd493f3ad20_0 .net "RAA", 1 0, L_0x7fd493f3e010;  1 drivers
v0x7fd493f3adb0_0 .net "RAE", 0 0, L_0x7fd493f3de90;  1 drivers
v0x7fd493f3aec0_0 .net "RBA", 1 0, L_0x7fd493f3eb00;  1 drivers
v0x7fd493f3af50_0 .net "RBE", 0 0, L_0x7fd493f3e9d0;  1 drivers
v0x7fd493f3afe0_0 .net "SH", 1 0, L_0x7fd493f3f760;  1 drivers
v0x7fd493f3b070_0 .net "WA", 1 0, L_0x7fd493f3cf50;  1 drivers
v0x7fd493f3b100_0 .net "WE", 0 0, L_0x7fd493f3ce20;  1 drivers
v0x7fd493f3b190_0 .net "clock", 0 0, v0x7fd493f3bda0_0;  1 drivers
v0x7fd493f3b220_0 .net "done", 0 0, L_0x7fd493f3c300;  alias, 1 drivers
v0x7fd493f3b2b0_0 .net "n_is_0", 0 0, L_0x7fd493f3e1b0;  1 drivers
v0x7fd493f3b440_0 .net "reset", 0 0, v0x7fd493f3bff0_0;  1 drivers
v0x7fd493f3b4d0_0 .net "result", 7 0, v0x7fd493f39490_0;  alias, 1 drivers
v0x7fd493f3b560_0 .net "start", 0 0, v0x7fd493f3c1f0_0;  1 drivers
S_0x7fd493f0f9e0 .scope module, "CU" "control_unit" 2 164, 2 206 0, S_0x7fd493f07920;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "IE";
    .port_info 1 /OUTPUT 1 "WE";
    .port_info 2 /OUTPUT 2 "WA";
    .port_info 3 /OUTPUT 1 "RAE";
    .port_info 4 /OUTPUT 2 "RAA";
    .port_info 5 /OUTPUT 1 "RBE";
    .port_info 6 /OUTPUT 2 "RBA";
    .port_info 7 /OUTPUT 3 "ALU";
    .port_info 8 /OUTPUT 2 "SH";
    .port_info 9 /OUTPUT 1 "OE";
    .port_info 10 /INPUT 1 "n_is_0";
    .port_info 11 /INPUT 1 "A_gt_B";
    .port_info 12 /INPUT 1 "A_is_B";
    .port_info 13 /INPUT 1 "start";
    .port_info 14 /INPUT 1 "reset";
    .port_info 15 /INPUT 1 "clock";
P_0x7fd493f221b0 .param/l "s0" 0 2 228, C4<000>;
P_0x7fd493f221f0 .param/l "s1" 0 2 229, C4<001>;
P_0x7fd493f22230 .param/l "s2" 0 2 230, C4<010>;
P_0x7fd493f22270 .param/l "s3" 0 2 231, C4<011>;
P_0x7fd493f222b0 .param/l "s4" 0 2 232, C4<100>;
P_0x7fd493f222f0 .param/l "s5" 0 2 233, C4<101>;
P_0x7fd493f22330 .param/l "s6" 0 2 234, C4<110>;
L_0x7fd493f3ca00 .functor OR 1, L_0x7fd493f3c790, L_0x7fd493f3c890, C4<0>, C4<0>;
L_0x7fd493f3cc10 .functor OR 1, L_0x7fd493f3ca00, L_0x7fd493f3cb30, C4<0>, C4<0>;
L_0x7fd493f3ce20 .functor OR 1, L_0x7fd493f3cc10, L_0x7fd493f3cd00, C4<0>, C4<0>;
L_0x7fd493f3c950 .functor OR 1, L_0x7fd493f3d090, L_0x7fd493f3d260, C4<0>, C4<0>;
L_0x7fd493f3d6a0 .functor OR 1, L_0x7fd493f3d4c0, L_0x7fd493f3d600, C4<0>, C4<0>;
L_0x7fd493f3d910 .functor OR 1, L_0x7fd493f3d6a0, L_0x7fd493f3d7c0, C4<0>, C4<0>;
L_0x7fd493f3daa0 .functor OR 1, L_0x7fd493f3d910, L_0x7fd493f3d9c0, C4<0>, C4<0>;
L_0x7fd493f3d8a0 .functor OR 1, L_0x7fd493f3daa0, L_0x7fd493f3dbd0, C4<0>, C4<0>;
L_0x7fd493f3de90 .functor OR 1, L_0x7fd493f3d8a0, L_0x7fd493f3ddb0, C4<0>, C4<0>;
L_0x7fd493f3e600 .functor OR 1, L_0x7fd493f3e2c0, L_0x7fd493f3e360, C4<0>, C4<0>;
L_0x7fd493f3e860 .functor OR 1, L_0x7fd493f3e670, L_0x7fd493f3e710, C4<0>, C4<0>;
L_0x7fd493f3e9d0 .functor OR 1, L_0x7fd493f3e860, L_0x7fd493f3e930, C4<0>, C4<0>;
L_0x7fd493f3ef10 .functor OR 1, L_0x7fd493f3e7b0, L_0x7fd493f3ed40, C4<0>, C4<0>;
L_0x7fd493f3f250 .functor OR 1, L_0x7fd493f3f030, L_0x7fd493f3f0d0, C4<0>, C4<0>;
L_0x7fd493f3f5f0 .functor OR 1, L_0x7fd493f3f420, L_0x7fd493f3f170, C4<0>, C4<0>;
v0x7fd493f1be80_0 .net "ALU", 2 0, L_0x7fd493f3f2c0;  alias, 1 drivers
v0x7fd493f31bd0_0 .net "A_gt_B", 0 0, L_0x7fd493f3fd60;  alias, 1 drivers
v0x7fd493f31c70_0 .net "A_is_B", 0 0, L_0x7fd493f3ff20;  alias, 1 drivers
v0x7fd493f31d20_0 .net "IE", 1 0, L_0x7fd493f3c510;  alias, 1 drivers
v0x7fd493f31dd0_0 .net "OE", 0 0, L_0x7fd493f3f500;  alias, 1 drivers
v0x7fd493f31eb0_0 .net "RAA", 1 0, L_0x7fd493f3e010;  alias, 1 drivers
v0x7fd493f31f60_0 .net "RAE", 0 0, L_0x7fd493f3de90;  alias, 1 drivers
v0x7fd493f32000_0 .net "RBA", 1 0, L_0x7fd493f3eb00;  alias, 1 drivers
v0x7fd493f320b0_0 .net "RBE", 0 0, L_0x7fd493f3e9d0;  alias, 1 drivers
v0x7fd493f321c0_0 .net "SH", 1 0, L_0x7fd493f3f760;  alias, 1 drivers
v0x7fd493f32260_0 .net "WA", 1 0, L_0x7fd493f3cf50;  alias, 1 drivers
v0x7fd493f32310_0 .net "WE", 0 0, L_0x7fd493f3ce20;  alias, 1 drivers
v0x7fd493f323b0_0 .net *"_ivl_102", 0 0, L_0x7fd493f3e600;  1 drivers
L_0x1098f6518 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd493f32450_0 .net/2u *"_ivl_103", 2 0, L_0x1098f6518;  1 drivers
v0x7fd493f32500_0 .net *"_ivl_105", 0 0, L_0x7fd493f3e670;  1 drivers
L_0x1098f6560 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd493f325a0_0 .net/2u *"_ivl_107", 2 0, L_0x1098f6560;  1 drivers
v0x7fd493f32650_0 .net *"_ivl_109", 0 0, L_0x7fd493f3e710;  1 drivers
v0x7fd493f327e0_0 .net *"_ivl_11", 0 0, L_0x7fd493f3c630;  1 drivers
v0x7fd493f32870_0 .net *"_ivl_112", 0 0, L_0x7fd493f3e860;  1 drivers
L_0x1098f65a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd493f32900_0 .net/2u *"_ivl_113", 2 0, L_0x1098f65a8;  1 drivers
v0x7fd493f329a0_0 .net *"_ivl_115", 0 0, L_0x7fd493f3e930;  1 drivers
L_0x1098f65f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd493f32a40_0 .net/2u *"_ivl_121", 0 0, L_0x1098f65f0;  1 drivers
L_0x1098f6638 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd493f32af0_0 .net/2u *"_ivl_126", 2 0, L_0x1098f6638;  1 drivers
v0x7fd493f32ba0_0 .net *"_ivl_128", 0 0, L_0x7fd493f3e7b0;  1 drivers
L_0x1098f6098 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd493f32c40_0 .net/2u *"_ivl_13", 2 0, L_0x1098f6098;  1 drivers
L_0x1098f6680 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd493f32cf0_0 .net/2u *"_ivl_130", 2 0, L_0x1098f6680;  1 drivers
v0x7fd493f32da0_0 .net *"_ivl_132", 0 0, L_0x7fd493f3ed40;  1 drivers
v0x7fd493f32e40_0 .net *"_ivl_135", 0 0, L_0x7fd493f3ef10;  1 drivers
L_0x1098f66c8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd493f32ee0_0 .net/2u *"_ivl_138", 2 0, L_0x1098f66c8;  1 drivers
v0x7fd493f32f90_0 .net *"_ivl_140", 0 0, L_0x7fd493f3f030;  1 drivers
L_0x1098f6710 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33030_0 .net/2u *"_ivl_142", 2 0, L_0x1098f6710;  1 drivers
v0x7fd493f330e0_0 .net *"_ivl_144", 0 0, L_0x7fd493f3f0d0;  1 drivers
v0x7fd493f33180_0 .net *"_ivl_147", 0 0, L_0x7fd493f3f250;  1 drivers
v0x7fd493f326f0_0 .net *"_ivl_15", 0 0, L_0x7fd493f3c790;  1 drivers
L_0x1098f6758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33410_0 .net/2u *"_ivl_150", 0 0, L_0x1098f6758;  1 drivers
L_0x1098f67a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd493f334a0_0 .net/2u *"_ivl_155", 2 0, L_0x1098f67a0;  1 drivers
v0x7fd493f33530_0 .net *"_ivl_157", 0 0, L_0x7fd493f3f420;  1 drivers
L_0x1098f67e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd493f335c0_0 .net/2u *"_ivl_159", 2 0, L_0x1098f67e8;  1 drivers
v0x7fd493f33670_0 .net *"_ivl_161", 0 0, L_0x7fd493f3f170;  1 drivers
v0x7fd493f33710_0 .net *"_ivl_164", 0 0, L_0x7fd493f3f5f0;  1 drivers
L_0x1098f6830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd493f337b0_0 .net/2u *"_ivl_167", 0 0, L_0x1098f6830;  1 drivers
L_0x1098f60e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33860_0 .net/2u *"_ivl_17", 2 0, L_0x1098f60e0;  1 drivers
L_0x1098f6878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33910_0 .net/2u *"_ivl_172", 0 0, L_0x1098f6878;  1 drivers
L_0x1098f68c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fd493f339c0_0 .net/2u *"_ivl_174", 2 0, L_0x1098f68c0;  1 drivers
v0x7fd493f33a70_0 .net *"_ivl_19", 0 0, L_0x7fd493f3c890;  1 drivers
L_0x1098f6008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33b10_0 .net/2u *"_ivl_2", 2 0, L_0x1098f6008;  1 drivers
v0x7fd493f33bc0_0 .net *"_ivl_22", 0 0, L_0x7fd493f3ca00;  1 drivers
L_0x1098f6128 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33c60_0 .net/2u *"_ivl_23", 2 0, L_0x1098f6128;  1 drivers
v0x7fd493f33d10_0 .net *"_ivl_25", 0 0, L_0x7fd493f3cb30;  1 drivers
v0x7fd493f33db0_0 .net *"_ivl_28", 0 0, L_0x7fd493f3cc10;  1 drivers
L_0x1098f6170 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33e50_0 .net/2u *"_ivl_29", 2 0, L_0x1098f6170;  1 drivers
v0x7fd493f33f00_0 .net *"_ivl_31", 0 0, L_0x7fd493f3cd00;  1 drivers
L_0x1098f61b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33fa0_0 .net/2u *"_ivl_37", 0 0, L_0x1098f61b8;  1 drivers
v0x7fd493f34050_0 .net *"_ivl_4", 0 0, L_0x7fd493f3c430;  1 drivers
L_0x1098f6200 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd493f340f0_0 .net/2u *"_ivl_42", 2 0, L_0x1098f6200;  1 drivers
v0x7fd493f341a0_0 .net *"_ivl_44", 0 0, L_0x7fd493f3d090;  1 drivers
L_0x1098f6248 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34240_0 .net/2u *"_ivl_46", 2 0, L_0x1098f6248;  1 drivers
v0x7fd493f342f0_0 .net *"_ivl_48", 0 0, L_0x7fd493f3d260;  1 drivers
v0x7fd493f34390_0 .net *"_ivl_51", 0 0, L_0x7fd493f3c950;  1 drivers
L_0x1098f6290 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34430_0 .net/2u *"_ivl_52", 2 0, L_0x1098f6290;  1 drivers
v0x7fd493f344e0_0 .net *"_ivl_54", 0 0, L_0x7fd493f3d4c0;  1 drivers
L_0x1098f62d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34580_0 .net/2u *"_ivl_56", 2 0, L_0x1098f62d8;  1 drivers
v0x7fd493f34630_0 .net *"_ivl_58", 0 0, L_0x7fd493f3d600;  1 drivers
v0x7fd493f346d0_0 .net *"_ivl_61", 0 0, L_0x7fd493f3d6a0;  1 drivers
L_0x1098f6320 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34770_0 .net/2u *"_ivl_62", 2 0, L_0x1098f6320;  1 drivers
v0x7fd493f33230_0 .net *"_ivl_64", 0 0, L_0x7fd493f3d7c0;  1 drivers
v0x7fd493f332d0_0 .net *"_ivl_67", 0 0, L_0x7fd493f3d910;  1 drivers
L_0x1098f6368 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fd493f33370_0 .net/2u *"_ivl_68", 2 0, L_0x1098f6368;  1 drivers
v0x7fd493f34810_0 .net *"_ivl_70", 0 0, L_0x7fd493f3d9c0;  1 drivers
v0x7fd493f348b0_0 .net *"_ivl_73", 0 0, L_0x7fd493f3daa0;  1 drivers
L_0x1098f63b0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34950_0 .net/2u *"_ivl_74", 2 0, L_0x1098f63b0;  1 drivers
v0x7fd493f34a00_0 .net *"_ivl_76", 0 0, L_0x7fd493f3dbd0;  1 drivers
v0x7fd493f34aa0_0 .net *"_ivl_79", 0 0, L_0x7fd493f3d8a0;  1 drivers
L_0x1098f63f8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34b40_0 .net/2u *"_ivl_80", 2 0, L_0x1098f63f8;  1 drivers
v0x7fd493f34bf0_0 .net *"_ivl_82", 0 0, L_0x7fd493f3ddb0;  1 drivers
L_0x1098f6440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34c90_0 .net/2u *"_ivl_88", 0 0, L_0x1098f6440;  1 drivers
L_0x1098f6050 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34d40_0 .net/2u *"_ivl_9", 2 0, L_0x1098f6050;  1 drivers
L_0x1098f6488 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34df0_0 .net/2u *"_ivl_93", 2 0, L_0x1098f6488;  1 drivers
v0x7fd493f34ea0_0 .net *"_ivl_95", 0 0, L_0x7fd493f3e2c0;  1 drivers
L_0x1098f64d0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fd493f34f40_0 .net/2u *"_ivl_97", 2 0, L_0x1098f64d0;  1 drivers
v0x7fd493f34ff0_0 .net *"_ivl_99", 0 0, L_0x7fd493f3e360;  1 drivers
v0x7fd493f35090_0 .net "clock", 0 0, v0x7fd493f3bda0_0;  alias, 1 drivers
v0x7fd493f35130_0 .net "n_is_0", 0 0, L_0x7fd493f3e1b0;  alias, 1 drivers
v0x7fd493f351d0_0 .var "n_state", 2 0;
v0x7fd493f35280_0 .net "reset", 0 0, v0x7fd493f3bff0_0;  alias, 1 drivers
v0x7fd493f35320_0 .net "start", 0 0, v0x7fd493f3c1f0_0;  alias, 1 drivers
v0x7fd493f353c0_0 .var "state", 2 0;
E_0x7fd493f0fb50/0 .event edge, v0x7fd493f353c0_0, v0x7fd493f35320_0, v0x7fd493f35130_0, v0x7fd493f31c70_0;
E_0x7fd493f0fb50/1 .event edge, v0x7fd493f31bd0_0, v0x7fd493f35280_0;
E_0x7fd493f0fb50 .event/or E_0x7fd493f0fb50/0, E_0x7fd493f0fb50/1;
E_0x7fd493f0ca20 .event posedge, v0x7fd493f35090_0;
L_0x7fd493f3c430 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6008;
L_0x7fd493f3c510 .concat8 [ 1 1 0 0], L_0x7fd493f3c430, L_0x7fd493f3c630;
L_0x7fd493f3c630 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6050;
L_0x7fd493f3c790 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6098;
L_0x7fd493f3c890 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f60e0;
L_0x7fd493f3cb30 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6128;
L_0x7fd493f3cd00 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6170;
L_0x7fd493f3cf50 .concat8 [ 1 1 0 0], L_0x7fd493f3c950, L_0x1098f61b8;
L_0x7fd493f3d090 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6200;
L_0x7fd493f3d260 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6248;
L_0x7fd493f3d4c0 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6290;
L_0x7fd493f3d600 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f62d8;
L_0x7fd493f3d7c0 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6320;
L_0x7fd493f3d9c0 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6368;
L_0x7fd493f3dbd0 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f63b0;
L_0x7fd493f3ddb0 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f63f8;
L_0x7fd493f3e010 .concat8 [ 1 1 0 0], L_0x7fd493f3e600, L_0x1098f6440;
L_0x7fd493f3e2c0 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6488;
L_0x7fd493f3e360 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f64d0;
L_0x7fd493f3e670 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6518;
L_0x7fd493f3e710 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6560;
L_0x7fd493f3e930 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f65a8;
L_0x7fd493f3eb00 .concat8 [ 1 1 0 0], L_0x7fd493f3ef10, L_0x1098f65f0;
L_0x7fd493f3e7b0 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6638;
L_0x7fd493f3ed40 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6680;
L_0x7fd493f3f030 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f66c8;
L_0x7fd493f3f0d0 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f6710;
L_0x7fd493f3f2c0 .concat8 [ 1 1 1 0], L_0x7fd493f3f5f0, L_0x1098f6758, L_0x7fd493f3f250;
L_0x7fd493f3f420 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f67a0;
L_0x7fd493f3f170 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f67e8;
L_0x7fd493f3f760 .concat8 [ 1 1 0 0], L_0x1098f6878, L_0x1098f6830;
L_0x7fd493f3f500 .cmp/eq 3, v0x7fd493f353c0_0, L_0x1098f68c0;
S_0x7fd493f35570 .scope module, "DP" "data_path" 2 183, 2 336 0, S_0x7fd493f07920;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "A_gt_B";
    .port_info 1 /OUTPUT 1 "A_is_B";
    .port_info 2 /OUTPUT 1 "n_is_0";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /INPUT 8 "A_input";
    .port_info 5 /INPUT 8 "B_input";
    .port_info 6 /INPUT 2 "IE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 2 "WA";
    .port_info 9 /INPUT 1 "RAE";
    .port_info 10 /INPUT 2 "RAA";
    .port_info 11 /INPUT 1 "RBE";
    .port_info 12 /INPUT 2 "RBA";
    .port_info 13 /INPUT 3 "ALU";
    .port_info 14 /INPUT 2 "SH";
    .port_info 15 /INPUT 1 "OE";
    .port_info 16 /INPUT 1 "clock";
P_0x7fd493f14510 .param/l "BLANK" 0 2 356, C4<00000000>;
v0x7fd493f39580_0 .net "ALU", 2 0, L_0x7fd493f3f2c0;  alias, 1 drivers
v0x7fd493f39670_0 .net "A_gt_B", 0 0, L_0x7fd493f3fd60;  alias, 1 drivers
v0x7fd493f39740_0 .net "A_input", 7 0, v0x7fd493f3bc50_0;  alias, 1 drivers
v0x7fd493f397d0_0 .net "A_is_B", 0 0, L_0x7fd493f3ff20;  alias, 1 drivers
v0x7fd493f398a0_0 .net "B_input", 7 0, v0x7fd493f3bd00_0;  alias, 1 drivers
v0x7fd493f39970_0 .net "IE", 1 0, L_0x7fd493f3c510;  alias, 1 drivers
v0x7fd493f39a40_0 .net "OE", 0 0, L_0x7fd493f3f500;  alias, 1 drivers
v0x7fd493f39b10_0 .net "RAA", 1 0, L_0x7fd493f3e010;  alias, 1 drivers
v0x7fd493f39be0_0 .net "RAE", 0 0, L_0x7fd493f3de90;  alias, 1 drivers
v0x7fd493f39cf0_0 .net "RBA", 1 0, L_0x7fd493f3eb00;  alias, 1 drivers
v0x7fd493f39dc0_0 .net "RBE", 0 0, L_0x7fd493f3e9d0;  alias, 1 drivers
v0x7fd493f39e90_0 .net "SH", 1 0, L_0x7fd493f3f760;  alias, 1 drivers
v0x7fd493f39f60_0 .net "WA", 1 0, L_0x7fd493f3cf50;  alias, 1 drivers
v0x7fd493f3a030_0 .net "WE", 0 0, L_0x7fd493f3ce20;  alias, 1 drivers
L_0x1098f6908 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd493f3a100_0 .net/2u *"_ivl_0", 7 0, L_0x1098f6908;  1 drivers
v0x7fd493f3a190_0 .net "clock", 0 0, v0x7fd493f3bda0_0;  alias, 1 drivers
v0x7fd493f3a260_0 .net "from_alu", 7 0, v0x7fd493f38870_0;  1 drivers
v0x7fd493f3a430_0 .net "from_mux", 7 0, v0x7fd493f36920_0;  1 drivers
v0x7fd493f3a4c0_0 .net "from_shifter", 7 0, v0x7fd493f38fa0_0;  1 drivers
v0x7fd493f3a550_0 .net "n_is_0", 0 0, L_0x7fd493f3e1b0;  alias, 1 drivers
v0x7fd493f3a5e0_0 .net "result", 7 0, v0x7fd493f39490_0;  alias, 1 drivers
v0x7fd493f3a670_0 .net "rf_port_A", 7 0, L_0x7fd493f40370;  1 drivers
v0x7fd493f3a700_0 .net "rf_port_B", 7 0, L_0x7fd493f407d0;  1 drivers
v0x7fd493f3a790_0 .var "to_register_file", 7 0;
E_0x7fd493f35990 .event edge, v0x7fd493f36920_0;
L_0x7fd493f3e1b0 .cmp/eq 8, v0x7fd493f36920_0, L_0x1098f6908;
S_0x7fd493f359e0 .scope module, "AB" "compare" 2 385, 2 591 0, S_0x7fd493f35570;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "A_gt_B";
    .port_info 1 /OUTPUT 1 "A_is_B";
    .port_info 2 /INPUT 8 "alu_A";
    .port_info 3 /INPUT 8 "alu_B";
v0x7fd493f35c10_0 .net "A_gt_B", 0 0, L_0x7fd493f3fd60;  alias, 1 drivers
v0x7fd493f35cd0_0 .net "A_is_B", 0 0, L_0x7fd493f3ff20;  alias, 1 drivers
v0x7fd493f35d80_0 .net *"_ivl_0", 0 0, L_0x7fd493f3fbc0;  1 drivers
L_0x1098f69e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd493f35e30_0 .net/2u *"_ivl_10", 0 0, L_0x1098f69e0;  1 drivers
L_0x1098f6a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd493f35ec0_0 .net/2u *"_ivl_12", 0 0, L_0x1098f6a28;  1 drivers
L_0x1098f6950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd493f35fb0_0 .net/2u *"_ivl_2", 0 0, L_0x1098f6950;  1 drivers
L_0x1098f6998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd493f36060_0 .net/2u *"_ivl_4", 0 0, L_0x1098f6998;  1 drivers
v0x7fd493f36110_0 .net *"_ivl_8", 0 0, L_0x7fd493f3fe80;  1 drivers
v0x7fd493f361b0_0 .net "alu_A", 7 0, L_0x7fd493f40370;  alias, 1 drivers
v0x7fd493f362c0_0 .net "alu_B", 7 0, L_0x7fd493f407d0;  alias, 1 drivers
L_0x7fd493f3fbc0 .cmp/gt 8, L_0x7fd493f40370, L_0x7fd493f407d0;
L_0x7fd493f3fd60 .functor MUXZ 1, L_0x1098f6998, L_0x1098f6950, L_0x7fd493f3fbc0, C4<>;
L_0x7fd493f3fe80 .cmp/eq 8, L_0x7fd493f40370, L_0x7fd493f407d0;
L_0x7fd493f3ff20 .functor MUXZ 1, L_0x1098f6a28, L_0x1098f69e0, L_0x7fd493f3fe80, C4<>;
S_0x7fd493f363d0 .scope module, "comp1" "c1_mux" 2 392, 2 473 0, S_0x7fd493f35570;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_mux";
    .port_info 1 /INPUT 8 "A_input";
    .port_info 2 /INPUT 8 "B_input";
    .port_info 3 /INPUT 8 "feedback";
    .port_info 4 /INPUT 2 "IE";
v0x7fd493f36640_0 .net "A_input", 7 0, v0x7fd493f3bc50_0;  alias, 1 drivers
v0x7fd493f36700_0 .net "B_input", 7 0, v0x7fd493f3bd00_0;  alias, 1 drivers
v0x7fd493f367b0_0 .net "IE", 1 0, L_0x7fd493f3c510;  alias, 1 drivers
v0x7fd493f36880_0 .net "feedback", 7 0, v0x7fd493f38fa0_0;  alias, 1 drivers
v0x7fd493f36920_0 .var "from_mux", 7 0;
E_0x7fd493f36610 .event edge, v0x7fd493f31d20_0, v0x7fd493f36880_0, v0x7fd493f36640_0, v0x7fd493f36700_0;
S_0x7fd493f36a90 .scope module, "comp2" "c2_register_file" 2 400, 2 493 0, S_0x7fd493f35570;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "port_A";
    .port_info 1 /OUTPUT 8 "port_B";
    .port_info 2 /INPUT 8 "from_mux";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /INPUT 2 "WA";
    .port_info 5 /INPUT 1 "RAE";
    .port_info 6 /INPUT 2 "RAA";
    .port_info 7 /INPUT 1 "RBE";
    .port_info 8 /INPUT 2 "RBA";
    .port_info 9 /INPUT 1 "clock";
P_0x7fd493f36c50 .param/l "BLANK" 0 2 506, C4<00000000>;
L_0x1098f6a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd493f400c0 .functor XNOR 1, L_0x7fd493f3de90, L_0x1098f6a70, C4<0>, C4<0>;
L_0x1098f6b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fd493f404f0 .functor XNOR 1, L_0x7fd493f3e9d0, L_0x1098f6b48, C4<0>, C4<0>;
v0x7fd493f36e10_0 .net "RAA", 1 0, L_0x7fd493f3e010;  alias, 1 drivers
v0x7fd493f36eb0_0 .net "RAE", 0 0, L_0x7fd493f3de90;  alias, 1 drivers
v0x7fd493f36f60_0 .net "RBA", 1 0, L_0x7fd493f3eb00;  alias, 1 drivers
v0x7fd493f37030_0 .net "RBE", 0 0, L_0x7fd493f3e9d0;  alias, 1 drivers
v0x7fd493f370e0_0 .net "WA", 1 0, L_0x7fd493f3cf50;  alias, 1 drivers
v0x7fd493f371b0_0 .net "WE", 0 0, L_0x7fd493f3ce20;  alias, 1 drivers
v0x7fd493f37260_0 .net/2u *"_ivl_0", 0 0, L_0x1098f6a70;  1 drivers
L_0x1098f6b00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd493f372f0_0 .net/2u *"_ivl_10", 7 0, L_0x1098f6b00;  1 drivers
v0x7fd493f37380_0 .net/2u *"_ivl_14", 0 0, L_0x1098f6b48;  1 drivers
v0x7fd493f374a0_0 .net *"_ivl_16", 0 0, L_0x7fd493f404f0;  1 drivers
v0x7fd493f37540_0 .net *"_ivl_18", 7 0, L_0x7fd493f405a0;  1 drivers
v0x7fd493f375f0_0 .net *"_ivl_2", 0 0, L_0x7fd493f400c0;  1 drivers
v0x7fd493f37690_0 .net *"_ivl_20", 3 0, L_0x7fd493f40660;  1 drivers
L_0x1098f6b90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd493f37740_0 .net *"_ivl_23", 1 0, L_0x1098f6b90;  1 drivers
L_0x1098f6bd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fd493f377f0_0 .net/2u *"_ivl_24", 7 0, L_0x1098f6bd8;  1 drivers
v0x7fd493f378a0_0 .net *"_ivl_4", 7 0, L_0x7fd493f40170;  1 drivers
v0x7fd493f37950_0 .net *"_ivl_6", 3 0, L_0x7fd493f40230;  1 drivers
L_0x1098f6ab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd493f37ae0_0 .net *"_ivl_9", 1 0, L_0x1098f6ab8;  1 drivers
v0x7fd493f37b70_0 .net "clock", 0 0, v0x7fd493f3bda0_0;  alias, 1 drivers
v0x7fd493f37c20_0 .net "from_mux", 7 0, v0x7fd493f3a790_0;  1 drivers
v0x7fd493f37cb0 .array "internal", 0 3, 7 0;
v0x7fd493f37d40_0 .net "port_A", 7 0, L_0x7fd493f40370;  alias, 1 drivers
v0x7fd493f37dd0_0 .net "port_B", 7 0, L_0x7fd493f407d0;  alias, 1 drivers
L_0x7fd493f40170 .array/port v0x7fd493f37cb0, L_0x7fd493f40230;
L_0x7fd493f40230 .concat [ 2 2 0 0], L_0x7fd493f3e010, L_0x1098f6ab8;
L_0x7fd493f40370 .functor MUXZ 8, L_0x1098f6b00, L_0x7fd493f40170, L_0x7fd493f400c0, C4<>;
L_0x7fd493f405a0 .array/port v0x7fd493f37cb0, L_0x7fd493f40660;
L_0x7fd493f40660 .concat [ 2 2 0 0], L_0x7fd493f3eb00, L_0x1098f6b90;
L_0x7fd493f407d0 .functor MUXZ 8, L_0x1098f6bd8, L_0x7fd493f405a0, L_0x7fd493f404f0, C4<>;
S_0x7fd493f37f30 .scope module, "comp3" "c3_alu" 2 413, 2 523 0, S_0x7fd493f35570;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_alu";
    .port_info 1 /INPUT 8 "A_bus";
    .port_info 2 /INPUT 8 "B_bus";
    .port_info 3 /INPUT 3 "ALU";
P_0x7fd493f380a0 .param/l "A_add_B" 0 2 534, C4<100>;
P_0x7fd493f380e0 .param/l "A_and_B" 0 2 531, C4<001>;
P_0x7fd493f38120 .param/l "A_or_B" 0 2 532, C4<010>;
P_0x7fd493f38160 .param/l "A_sub_B" 0 2 535, C4<101>;
P_0x7fd493f381a0 .param/l "dec_A" 0 2 537, C4<111>;
P_0x7fd493f381e0 .param/l "inc_A" 0 2 536, C4<110>;
P_0x7fd493f38220 .param/l "not_A" 0 2 533, C4<011>;
P_0x7fd493f38260 .param/l "pass_A" 0 2 530, C4<000>;
v0x7fd493f38600_0 .net "ALU", 2 0, L_0x7fd493f3f2c0;  alias, 1 drivers
v0x7fd493f386d0_0 .net "A_bus", 7 0, L_0x7fd493f40370;  alias, 1 drivers
v0x7fd493f387a0_0 .net "B_bus", 7 0, L_0x7fd493f407d0;  alias, 1 drivers
v0x7fd493f38870_0 .var "from_alu", 7 0;
E_0x7fd493f385b0 .event edge, v0x7fd493f1be80_0, v0x7fd493f361b0_0, v0x7fd493f362c0_0;
S_0x7fd493f38960 .scope module, "comp4" "c4_shifter" 2 420, 2 555 0, S_0x7fd493f35570;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_shifter";
    .port_info 1 /INPUT 8 "from_alu";
    .port_info 2 /INPUT 2 "SH";
P_0x7fd493f38b60 .param/l "LEFT" 0 2 562, C4<01>;
P_0x7fd493f38ba0 .param/l "PASS" 0 2 561, C4<00>;
P_0x7fd493f38be0 .param/l "RIGHT" 0 2 563, C4<10>;
P_0x7fd493f38c20 .param/l "ROTATE" 0 2 564, C4<11>;
v0x7fd493f38e20_0 .net "SH", 1 0, L_0x7fd493f3f760;  alias, 1 drivers
v0x7fd493f38ef0_0 .net "from_alu", 7 0, v0x7fd493f38870_0;  alias, 1 drivers
v0x7fd493f38fa0_0 .var "from_shifter", 7 0;
E_0x7fd493f38de0 .event edge, v0x7fd493f321c0_0, v0x7fd493f38870_0;
S_0x7fd493f390a0 .scope module, "comp5" "c5_triBuff" 2 426, 2 578 0, S_0x7fd493f35570;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 1 "OE";
v0x7fd493f39300_0 .net "OE", 0 0, L_0x7fd493f3f500;  alias, 1 drivers
v0x7fd493f393c0_0 .net "from_shifter", 7 0, v0x7fd493f38fa0_0;  alias, 1 drivers
v0x7fd493f39490_0 .var "result", 7 0;
E_0x7fd493f392b0 .event edge, v0x7fd493f31dd0_0, v0x7fd493f36880_0;
S_0x7fd493f3b650 .scope autotask, "getGCD" "getGCD" 2 104, 2 104 0, S_0x7fd493f0c8b0;
 .timescale -9 -9;
v0x7fd493f3b820_0 .var "aReg", 7 0;
v0x7fd493f3b8b0_0 .var/i "aa", 31 0;
v0x7fd493f3b940_0 .var "bReg", 7 0;
v0x7fd493f3ba00_0 .var/i "bb", 31 0;
v0x7fd493f3bab0_0 .var/i "check", 31 0;
v0x7fd493f3bba0_0 .var "from_GDP", 7 0;
TD_tb.getGCD ;
    %load/vec4 v0x7fd493f3b820_0;
    %pad/u 32;
    %store/vec4 v0x7fd493f3b8b0_0, 0, 32;
    %load/vec4 v0x7fd493f3b940_0;
    %pad/u 32;
    %store/vec4 v0x7fd493f3ba00_0, 0, 32;
    %load/vec4 v0x7fd493f3bba0_0;
    %pad/u 32;
    %store/vec4 v0x7fd493f3bab0_0, 0, 32;
    %load/vec4 v0x7fd493f3b8b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd493f3ba00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
T_0.2 ;
    %load/vec4 v0x7fd493f3b8b0_0;
    %load/vec4 v0x7fd493f3ba00_0;
    %cmp/ne;
    %jmp/0xz T_0.3, 4;
    %load/vec4 v0x7fd493f3ba00_0;
    %load/vec4 v0x7fd493f3b8b0_0;
    %cmp/s;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x7fd493f3b8b0_0;
    %load/vec4 v0x7fd493f3ba00_0;
    %sub;
    %store/vec4 v0x7fd493f3b8b0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fd493f3ba00_0;
    %load/vec4 v0x7fd493f3b8b0_0;
    %sub;
    %store/vec4 v0x7fd493f3ba00_0, 0, 32;
T_0.5 ;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v0x7fd493f3bab0_0;
    %load/vec4 v0x7fd493f3b8b0_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 127 "$write", "%3d        CORRECT\012", v0x7fd493f3b8b0_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 130 "$write", "%3d        !!!WRONG!!!\012", v0x7fd493f3b8b0_0 {0 0 0};
T_0.7 ;
    %end;
    .scope S_0x7fd493f0f9e0;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd493f353c0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x7fd493f0f9e0;
T_2 ;
    %wait E_0x7fd493f0ca20;
    %load/vec4 v0x7fd493f35280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd493f351d0_0, 0;
T_2.0 ;
    %load/vec4 v0x7fd493f351d0_0;
    %assign/vec4 v0x7fd493f353c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd493f0f9e0;
T_3 ;
    %wait E_0x7fd493f0fb50;
    %load/vec4 v0x7fd493f353c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x7fd493f35320_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x7fd493f35130_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7fd493f35130_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7fd493f31c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x7fd493f31bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
T_3.16 ;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x7fd493f35280_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %store/vec4 v0x7fd493f351d0_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fd493f363d0;
T_4 ;
    %wait E_0x7fd493f36610;
    %load/vec4 v0x7fd493f367b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %load/vec4 v0x7fd493f36880_0;
    %store/vec4 v0x7fd493f36920_0, 0, 8;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7fd493f36880_0;
    %store/vec4 v0x7fd493f36920_0, 0, 8;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7fd493f36640_0;
    %store/vec4 v0x7fd493f36920_0, 0, 8;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7fd493f36700_0;
    %store/vec4 v0x7fd493f36920_0, 0, 8;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd493f36a90;
T_5 ;
    %wait E_0x7fd493f0ca20;
    %load/vec4 v0x7fd493f371b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fd493f37c20_0;
    %load/vec4 v0x7fd493f370e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd493f37cb0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd493f37f30;
T_6 ;
    %wait E_0x7fd493f385b0;
    %load/vec4 v0x7fd493f38600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x7fd493f386d0_0;
    %store/vec4 v0x7fd493f38870_0, 0, 8;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x7fd493f386d0_0;
    %load/vec4 v0x7fd493f387a0_0;
    %and;
    %store/vec4 v0x7fd493f38870_0, 0, 8;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x7fd493f386d0_0;
    %load/vec4 v0x7fd493f387a0_0;
    %or;
    %store/vec4 v0x7fd493f38870_0, 0, 8;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x7fd493f386d0_0;
    %inv;
    %store/vec4 v0x7fd493f38870_0, 0, 8;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x7fd493f386d0_0;
    %load/vec4 v0x7fd493f387a0_0;
    %add;
    %store/vec4 v0x7fd493f38870_0, 0, 8;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x7fd493f386d0_0;
    %load/vec4 v0x7fd493f387a0_0;
    %sub;
    %store/vec4 v0x7fd493f38870_0, 0, 8;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x7fd493f386d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd493f38870_0, 0, 8;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x7fd493f386d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fd493f38870_0, 0, 8;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fd493f38960;
T_7 ;
    %wait E_0x7fd493f38de0;
    %load/vec4 v0x7fd493f38e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7fd493f38ef0_0;
    %store/vec4 v0x7fd493f38fa0_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7fd493f38ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fd493f38fa0_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7fd493f38ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fd493f38fa0_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7fd493f38ef0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fd493f38ef0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd493f38fa0_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd493f390a0;
T_8 ;
    %wait E_0x7fd493f392b0;
    %load/vec4 v0x7fd493f39300_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x7fd493f393c0_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x7fd493f39490_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fd493f35570;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd493f3a790_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x7fd493f35570;
T_10 ;
    %wait E_0x7fd493f35990;
    %load/vec4 v0x7fd493f3a430_0;
    %store/vec4 v0x7fd493f3a790_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd493f0c8b0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x7fd493f3bda0_0;
    %inv;
    %store/vec4 v0x7fd493f3bda0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd493f0c8b0;
T_12 ;
    %vpi_call 2 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd493f0c8b0 {0 0 0};
    %vpi_call 2 65 "$write", "\012 testing the GCD algorithm, %d random A/B pairs\012\012", 32'sb00000000000000000000000100000000 {0 0 0};
    %vpi_call 2 66 "$write", "    input  \042A\042      |    input \042B\042       |            GCD        |  expected\012" {0 0 0};
    %vpi_call 2 67 "$write", " ----------------------------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 3174, 0, 32;
    %store/vec4 v0x7fd493f3c150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd493f3c1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd493f3bff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd493f3bda0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd493f3bf60_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fd493f3bf60_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd493f3bff0_0, 0, 1;
    %vpi_func 2 76 "$random" 32, v0x7fd493f3c150_0 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x7fd493f3bd00_0, 0, 8;
    %load/vec4 v0x7fd493f3bf60_0;
    %pad/s 8;
    %store/vec4 v0x7fd493f3bc50_0, 0, 8;
T_12.2 ;
    %load/vec4 v0x7fd493f3beb0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.3, 4;
    %delay 10, 0;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 87 "$write", "  {%3d}  %4b_%4b  |  {%3d}  %4b_%4b  |  %4b_%4b -->   %3d  |  ", v0x7fd493f3bc50_0, &PV<v0x7fd493f3bc50_0, 4, 4>, &PV<v0x7fd493f3bc50_0, 0, 4>, v0x7fd493f3bd00_0, &PV<v0x7fd493f3bd00_0, 4, 4>, &PV<v0x7fd493f3bd00_0, 0, 4>, &PV<v0x7fd493f3c0c0_0, 4, 4>, &PV<v0x7fd493f3c0c0_0, 0, 4>, v0x7fd493f3c0c0_0 {0 0 0};
    %alloc S_0x7fd493f3b650;
    %load/vec4 v0x7fd493f3bc50_0;
    %store/vec4 v0x7fd493f3b820_0, 0, 8;
    %load/vec4 v0x7fd493f3bd00_0;
    %store/vec4 v0x7fd493f3b940_0, 0, 8;
    %load/vec4 v0x7fd493f3c0c0_0;
    %store/vec4 v0x7fd493f3bba0_0, 0, 8;
    %fork TD_tb.getGCD, S_0x7fd493f3b650;
    %join;
    %free S_0x7fd493f3b650;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd493f3bff0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fd493f3bf60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd493f3bf60_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %delay 3, 0;
    %vpi_call 2 100 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~  %7t  ns\012\012", $time {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "gcd.v";
