
uart-rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007444  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  080075dc  080075dc  000085dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a98  08007a98  00009024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007a98  08007a98  00008a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007aa0  08007aa0  00009024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007aa0  08007aa0  00008aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007aa4  08007aa4  00008aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08007aa8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000288c  20000024  08007acc  00009024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200028b0  08007acc  000098b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e7e0  00000000  00000000  00009054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025d1  00000000  00000000  00017834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc8  00000000  00000000  00019e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009d3  00000000  00000000  0001aad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d32  00000000  00000000  0001b4a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012357  00000000  00000000  000321d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088f1f  00000000  00000000  0004452c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cd44b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033d4  00000000  00000000  000cd490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000d0864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000024 	.word	0x20000024
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080075c4 	.word	0x080075c4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000028 	.word	0x20000028
 80001d4:	080075c4 	.word	0x080075c4

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2140      	movs	r1, #64	@ 0x40
 800050c:	4803      	ldr	r0, [pc, #12]	@ (800051c <SELECT+0x18>)
 800050e:	f001 ffe7 	bl	80024e0 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f001 f9ae 	bl	8001874 <HAL_Delay>
}
 8000518:	bf00      	nop
 800051a:	bd80      	pop	{r7, pc}
 800051c:	40020400 	.word	0x40020400

08000520 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	2140      	movs	r1, #64	@ 0x40
 8000528:	4803      	ldr	r0, [pc, #12]	@ (8000538 <DESELECT+0x18>)
 800052a:	f001 ffd9 	bl	80024e0 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800052e:	2001      	movs	r0, #1
 8000530:	f001 f9a0 	bl	8001874 <HAL_Delay>
}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}
 8000538:	40020400 	.word	0x40020400

0800053c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	71fb      	strb	r3, [r7, #7]
    while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000546:	bf00      	nop
 8000548:	4b08      	ldr	r3, [pc, #32]	@ (800056c <SPI_TxByte+0x30>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	689b      	ldr	r3, [r3, #8]
 800054e:	f003 0302 	and.w	r3, r3, #2
 8000552:	2b02      	cmp	r3, #2
 8000554:	d1f8      	bne.n	8000548 <SPI_TxByte+0xc>
    HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000556:	1df9      	adds	r1, r7, #7
 8000558:	2364      	movs	r3, #100	@ 0x64
 800055a:	2201      	movs	r2, #1
 800055c:	4803      	ldr	r0, [pc, #12]	@ (800056c <SPI_TxByte+0x30>)
 800055e:	f002 fcba 	bl	8002ed6 <HAL_SPI_Transmit>
}
 8000562:	bf00      	nop
 8000564:	3708      	adds	r7, #8
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	20000048 	.word	0x20000048

08000570 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	460b      	mov	r3, r1
 800057a:	807b      	strh	r3, [r7, #2]
    while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800057c:	bf00      	nop
 800057e:	4b08      	ldr	r3, [pc, #32]	@ (80005a0 <SPI_TxBuffer+0x30>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	f003 0302 	and.w	r3, r3, #2
 8000588:	2b02      	cmp	r3, #2
 800058a:	d1f8      	bne.n	800057e <SPI_TxBuffer+0xe>
    HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800058c:	887a      	ldrh	r2, [r7, #2]
 800058e:	2364      	movs	r3, #100	@ 0x64
 8000590:	6879      	ldr	r1, [r7, #4]
 8000592:	4803      	ldr	r0, [pc, #12]	@ (80005a0 <SPI_TxBuffer+0x30>)
 8000594:	f002 fc9f 	bl	8002ed6 <HAL_SPI_Transmit>
}
 8000598:	bf00      	nop
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	20000048 	.word	0x20000048

080005a4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af02      	add	r7, sp, #8
    uint8_t dummy, data;
    dummy = 0xFF;
 80005aa:	23ff      	movs	r3, #255	@ 0xff
 80005ac:	71fb      	strb	r3, [r7, #7]

    while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005ae:	bf00      	nop
 80005b0:	4b09      	ldr	r3, [pc, #36]	@ (80005d8 <SPI_RxByte+0x34>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	689b      	ldr	r3, [r3, #8]
 80005b6:	f003 0302 	and.w	r3, r3, #2
 80005ba:	2b02      	cmp	r3, #2
 80005bc:	d1f8      	bne.n	80005b0 <SPI_RxByte+0xc>
    HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80005be:	1dba      	adds	r2, r7, #6
 80005c0:	1df9      	adds	r1, r7, #7
 80005c2:	2364      	movs	r3, #100	@ 0x64
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2301      	movs	r3, #1
 80005c8:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <SPI_RxByte+0x34>)
 80005ca:	f002 fdc8 	bl	800315e <HAL_SPI_TransmitReceive>

    return data;
 80005ce:	79bb      	ldrb	r3, [r7, #6]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20000048 	.word	0x20000048

080005dc <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
    *buff = SPI_RxByte();
 80005e4:	f7ff ffde 	bl	80005a4 <SPI_RxByte>
 80005e8:	4603      	mov	r3, r0
 80005ea:	461a      	mov	r2, r3
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	701a      	strb	r2, [r3, #0]
}
 80005f0:	bf00      	nop
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
    uint8_t res;

    /* timeout 500ms */
    Timer2 = 500;
 80005fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000628 <SD_ReadyWait+0x30>)
 8000600:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000604:	801a      	strh	r2, [r3, #0]

    /* if SD goes ready, receives 0xFF */
    do {
        res = SPI_RxByte();
 8000606:	f7ff ffcd 	bl	80005a4 <SPI_RxByte>
 800060a:	4603      	mov	r3, r0
 800060c:	71fb      	strb	r3, [r7, #7]
    } while ((res != 0xFF) && Timer2);
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	2bff      	cmp	r3, #255	@ 0xff
 8000612:	d004      	beq.n	800061e <SD_ReadyWait+0x26>
 8000614:	4b04      	ldr	r3, [pc, #16]	@ (8000628 <SD_ReadyWait+0x30>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	b29b      	uxth	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d1f3      	bne.n	8000606 <SD_ReadyWait+0xe>

    return res;
 800061e:	79fb      	ldrb	r3, [r7, #7]
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000042 	.word	0x20000042

0800062c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
    uint8_t args[6];
    uint32_t cnt = 0x1FFF;
 8000632:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000636:	60fb      	str	r3, [r7, #12]

    /* transmit bytes to wake up */
    DESELECT();
 8000638:	f7ff ff72 	bl	8000520 <DESELECT>
    for(int i = 0; i < 10; i++)
 800063c:	2300      	movs	r3, #0
 800063e:	60bb      	str	r3, [r7, #8]
 8000640:	e005      	b.n	800064e <SD_PowerOn+0x22>
    {
        SPI_TxByte(0xFF);
 8000642:	20ff      	movs	r0, #255	@ 0xff
 8000644:	f7ff ff7a 	bl	800053c <SPI_TxByte>
    for(int i = 0; i < 10; i++)
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	3301      	adds	r3, #1
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	2b09      	cmp	r3, #9
 8000652:	ddf6      	ble.n	8000642 <SD_PowerOn+0x16>
    }

    /* slave select */
    SELECT();
 8000654:	f7ff ff56 	bl	8000504 <SELECT>

    /* make idle state */
    args[0] = CMD0;     /* CMD0:GO_IDLE_STATE */
 8000658:	2340      	movs	r3, #64	@ 0x40
 800065a:	703b      	strb	r3, [r7, #0]
    args[1] = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	707b      	strb	r3, [r7, #1]
    args[2] = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	70bb      	strb	r3, [r7, #2]
    args[3] = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	70fb      	strb	r3, [r7, #3]
    args[4] = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	713b      	strb	r3, [r7, #4]
    args[5] = 0x95;     /* CRC */
 800066c:	2395      	movs	r3, #149	@ 0x95
 800066e:	717b      	strb	r3, [r7, #5]

    SPI_TxBuffer(args, sizeof(args));
 8000670:	463b      	mov	r3, r7
 8000672:	2106      	movs	r1, #6
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff ff7b 	bl	8000570 <SPI_TxBuffer>

    /* wait response */
    while ((SPI_RxByte() != 0x01) && cnt)
 800067a:	e002      	b.n	8000682 <SD_PowerOn+0x56>
    {
        cnt--;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	3b01      	subs	r3, #1
 8000680:	60fb      	str	r3, [r7, #12]
    while ((SPI_RxByte() != 0x01) && cnt)
 8000682:	f7ff ff8f 	bl	80005a4 <SPI_RxByte>
 8000686:	4603      	mov	r3, r0
 8000688:	2b01      	cmp	r3, #1
 800068a:	d002      	beq.n	8000692 <SD_PowerOn+0x66>
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1f4      	bne.n	800067c <SD_PowerOn+0x50>
    }

    DESELECT();
 8000692:	f7ff ff45 	bl	8000520 <DESELECT>
    SPI_TxByte(0XFF);
 8000696:	20ff      	movs	r0, #255	@ 0xff
 8000698:	f7ff ff50 	bl	800053c <SPI_TxByte>

    PowerFlag = 1;
 800069c:	4b03      	ldr	r3, [pc, #12]	@ (80006ac <SD_PowerOn+0x80>)
 800069e:	2201      	movs	r2, #1
 80006a0:	701a      	strb	r2, [r3, #0]
}
 80006a2:	bf00      	nop
 80006a4:	3710      	adds	r7, #16
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000045 	.word	0x20000045

080006b0 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
    PowerFlag = 0;
 80006b4:	4b03      	ldr	r3, [pc, #12]	@ (80006c4 <SD_PowerOff+0x14>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	701a      	strb	r2, [r3, #0]
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	20000045 	.word	0x20000045

080006c8 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
    return PowerFlag;
 80006cc:	4b03      	ldr	r3, [pc, #12]	@ (80006dc <SD_CheckPower+0x14>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	20000045 	.word	0x20000045

080006e0 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	6039      	str	r1, [r7, #0]
    uint8_t token;

    /* timeout 200ms */
    Timer1 = 200;
 80006ea:	4b14      	ldr	r3, [pc, #80]	@ (800073c <SD_RxDataBlock+0x5c>)
 80006ec:	22c8      	movs	r2, #200	@ 0xc8
 80006ee:	801a      	strh	r2, [r3, #0]

    /* loop until receive a response or timeout */
    do {
        token = SPI_RxByte();
 80006f0:	f7ff ff58 	bl	80005a4 <SPI_RxByte>
 80006f4:	4603      	mov	r3, r0
 80006f6:	73fb      	strb	r3, [r7, #15]
    } while((token == 0xFF) && Timer1);
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
 80006fa:	2bff      	cmp	r3, #255	@ 0xff
 80006fc:	d104      	bne.n	8000708 <SD_RxDataBlock+0x28>
 80006fe:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <SD_RxDataBlock+0x5c>)
 8000700:	881b      	ldrh	r3, [r3, #0]
 8000702:	b29b      	uxth	r3, r3
 8000704:	2b00      	cmp	r3, #0
 8000706:	d1f3      	bne.n	80006f0 <SD_RxDataBlock+0x10>

    /* invalid response */
    if(token != 0xFE) return FALSE;
 8000708:	7bfb      	ldrb	r3, [r7, #15]
 800070a:	2bfe      	cmp	r3, #254	@ 0xfe
 800070c:	d007      	beq.n	800071e <SD_RxDataBlock+0x3e>
 800070e:	2300      	movs	r3, #0
 8000710:	e00f      	b.n	8000732 <SD_RxDataBlock+0x52>
    /* receive data */
    // FIX 2: do-while(len--) 루프 수정
    // 기존 코드는 len+1 만큼 실행되어 버퍼 오버플로우를 유발할 수 있습니다.
    // while(len--) 형태로 변경하여 정확히 len 만큼만 실행되도록 합니다.
    while(len--) {
        SPI_RxBytePtr(buff++);
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	1c5a      	adds	r2, r3, #1
 8000716:	607a      	str	r2, [r7, #4]
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff ff5f 	bl	80005dc <SPI_RxBytePtr>
    while(len--) {
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	1e5a      	subs	r2, r3, #1
 8000722:	603a      	str	r2, [r7, #0]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d1f4      	bne.n	8000712 <SD_RxDataBlock+0x32>
    }

    /* discard CRC */
    SPI_RxByte();
 8000728:	f7ff ff3c 	bl	80005a4 <SPI_RxByte>
    SPI_RxByte();
 800072c:	f7ff ff3a 	bl	80005a4 <SPI_RxByte>

    return TRUE;
 8000730:	2301      	movs	r3, #1
}
 8000732:	4618      	mov	r0, r3
 8000734:	3710      	adds	r7, #16
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000040 	.word	0x20000040

08000740 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
 8000748:	460b      	mov	r3, r1
 800074a:	70fb      	strb	r3, [r7, #3]
    uint8_t resp = 0xFF; // 초기화
 800074c:	23ff      	movs	r3, #255	@ 0xff
 800074e:	73fb      	strb	r3, [r7, #15]
    uint8_t i = 0;
 8000750:	2300      	movs	r3, #0
 8000752:	73bb      	strb	r3, [r7, #14]

    /* wait SD ready */
    if (SD_ReadyWait() != 0xFF) return FALSE;
 8000754:	f7ff ff50 	bl	80005f8 <SD_ReadyWait>
 8000758:	4603      	mov	r3, r0
 800075a:	2bff      	cmp	r3, #255	@ 0xff
 800075c:	d001      	beq.n	8000762 <SD_TxDataBlock+0x22>
 800075e:	2300      	movs	r3, #0
 8000760:	e037      	b.n	80007d2 <SD_TxDataBlock+0x92>

    /* transmit token */
    SPI_TxByte(token);
 8000762:	78fb      	ldrb	r3, [r7, #3]
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff fee9 	bl	800053c <SPI_TxByte>

    /* if it's not STOP token, transmit data */
    if (token != 0xFD)
 800076a:	78fb      	ldrb	r3, [r7, #3]
 800076c:	2bfd      	cmp	r3, #253	@ 0xfd
 800076e:	d028      	beq.n	80007c2 <SD_TxDataBlock+0x82>
    {
        SPI_TxBuffer((uint8_t*)buff, 512);
 8000770:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff fefb 	bl	8000570 <SPI_TxBuffer>

        /* discard CRC */
        SPI_RxByte();
 800077a:	f7ff ff13 	bl	80005a4 <SPI_RxByte>
        SPI_RxByte();
 800077e:	f7ff ff11 	bl	80005a4 <SPI_RxByte>

        /* receive response */
        while (i <= 64)
 8000782:	e00b      	b.n	800079c <SD_TxDataBlock+0x5c>
        {
            resp = SPI_RxByte();
 8000784:	f7ff ff0e 	bl	80005a4 <SPI_RxByte>
 8000788:	4603      	mov	r3, r0
 800078a:	73fb      	strb	r3, [r7, #15]

            /* transmit 0x05 accepted */
            if ((resp & 0x1F) == 0x05) break;
 800078c:	7bfb      	ldrb	r3, [r7, #15]
 800078e:	f003 031f 	and.w	r3, r3, #31
 8000792:	2b05      	cmp	r3, #5
 8000794:	d006      	beq.n	80007a4 <SD_TxDataBlock+0x64>
            i++;
 8000796:	7bbb      	ldrb	r3, [r7, #14]
 8000798:	3301      	adds	r3, #1
 800079a:	73bb      	strb	r3, [r7, #14]
        while (i <= 64)
 800079c:	7bbb      	ldrb	r3, [r7, #14]
 800079e:	2b40      	cmp	r3, #64	@ 0x40
 80007a0:	d9f0      	bls.n	8000784 <SD_TxDataBlock+0x44>
 80007a2:	e000      	b.n	80007a6 <SD_TxDataBlock+0x66>
            if ((resp & 0x1F) == 0x05) break;
 80007a4:	bf00      	nop
        }

        // FIX 3: 타임아웃 없는 무한 루프 수정
        // 카드가 계속 busy(0x00) 상태일 경우 시스템이 멈추는 것을 방지하기 위해 타임아웃을 추가합니다.
        Timer1 = 200; // 200ms 타임아웃
 80007a6:	4b0d      	ldr	r3, [pc, #52]	@ (80007dc <SD_TxDataBlock+0x9c>)
 80007a8:	22c8      	movs	r2, #200	@ 0xc8
 80007aa:	801a      	strh	r2, [r3, #0]
        while ((SPI_RxByte() == 0) && Timer1);
 80007ac:	bf00      	nop
 80007ae:	f7ff fef9 	bl	80005a4 <SPI_RxByte>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d104      	bne.n	80007c2 <SD_TxDataBlock+0x82>
 80007b8:	4b08      	ldr	r3, [pc, #32]	@ (80007dc <SD_TxDataBlock+0x9c>)
 80007ba:	881b      	ldrh	r3, [r3, #0]
 80007bc:	b29b      	uxth	r3, r3
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d1f5      	bne.n	80007ae <SD_TxDataBlock+0x6e>
    }
    
    // resp가 초기화되지 않은 상태로 사용될 수 있어 수정
    if ((resp & 0x1F) == 0x05) return TRUE;
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	f003 031f 	and.w	r3, r3, #31
 80007c8:	2b05      	cmp	r3, #5
 80007ca:	d101      	bne.n	80007d0 <SD_TxDataBlock+0x90>
 80007cc:	2301      	movs	r3, #1
 80007ce:	e000      	b.n	80007d2 <SD_TxDataBlock+0x92>

    return FALSE;
 80007d0:	2300      	movs	r3, #0
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	3710      	adds	r7, #16
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000040 	.word	0x20000040

080007e0 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	6039      	str	r1, [r7, #0]
 80007ea:	71fb      	strb	r3, [r7, #7]
    uint8_t crc, res;

    /* wait SD ready */
    if (SD_ReadyWait() != 0xFF) return 0xFF;
 80007ec:	f7ff ff04 	bl	80005f8 <SD_ReadyWait>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2bff      	cmp	r3, #255	@ 0xff
 80007f4:	d001      	beq.n	80007fa <SD_SendCmd+0x1a>
 80007f6:	23ff      	movs	r3, #255	@ 0xff
 80007f8:	e042      	b.n	8000880 <SD_SendCmd+0xa0>

    /* transmit command */
    SPI_TxByte(cmd);                    /* Command */
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f7ff fe9d 	bl	800053c <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	0e1b      	lsrs	r3, r3, #24
 8000806:	b2db      	uxtb	r3, r3
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff fe97 	bl	800053c <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	0c1b      	lsrs	r3, r3, #16
 8000812:	b2db      	uxtb	r3, r3
 8000814:	4618      	mov	r0, r3
 8000816:	f7ff fe91 	bl	800053c <SPI_TxByte>
    SPI_TxByte((uint8_t)(arg >> 8));    /* Argument[15..8] */
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	0a1b      	lsrs	r3, r3, #8
 800081e:	b2db      	uxtb	r3, r3
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fe8b 	bl	800053c <SPI_TxByte>
    SPI_TxByte((uint8_t)arg);           /* Argument[7..0] */
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	b2db      	uxtb	r3, r3
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff fe86 	bl	800053c <SPI_TxByte>

    /* prepare CRC */
    if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	2b40      	cmp	r3, #64	@ 0x40
 8000834:	d102      	bne.n	800083c <SD_SendCmd+0x5c>
 8000836:	2395      	movs	r3, #149	@ 0x95
 8000838:	73fb      	strb	r3, [r7, #15]
 800083a:	e007      	b.n	800084c <SD_SendCmd+0x6c>
    else if(cmd == CMD8) crc = 0x87;    /* CRC for CMD8(0x1AA) */
 800083c:	79fb      	ldrb	r3, [r7, #7]
 800083e:	2b48      	cmp	r3, #72	@ 0x48
 8000840:	d102      	bne.n	8000848 <SD_SendCmd+0x68>
 8000842:	2387      	movs	r3, #135	@ 0x87
 8000844:	73fb      	strb	r3, [r7, #15]
 8000846:	e001      	b.n	800084c <SD_SendCmd+0x6c>
    else crc = 1;
 8000848:	2301      	movs	r3, #1
 800084a:	73fb      	strb	r3, [r7, #15]

    /* transmit CRC */
    SPI_TxByte(crc);
 800084c:	7bfb      	ldrb	r3, [r7, #15]
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fe74 	bl	800053c <SPI_TxByte>

    /* Skip a stuff byte when STOP_TRANSMISSION */
    if (cmd == CMD12) SPI_RxByte();
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	2b4c      	cmp	r3, #76	@ 0x4c
 8000858:	d101      	bne.n	800085e <SD_SendCmd+0x7e>
 800085a:	f7ff fea3 	bl	80005a4 <SPI_RxByte>

    /* receive response */
    uint8_t n = 10;
 800085e:	230a      	movs	r3, #10
 8000860:	73bb      	strb	r3, [r7, #14]
    do {
        res = SPI_RxByte();
 8000862:	f7ff fe9f 	bl	80005a4 <SPI_RxByte>
 8000866:	4603      	mov	r3, r0
 8000868:	737b      	strb	r3, [r7, #13]
    } while ((res & 0x80) && --n);
 800086a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800086e:	2b00      	cmp	r3, #0
 8000870:	da05      	bge.n	800087e <SD_SendCmd+0x9e>
 8000872:	7bbb      	ldrb	r3, [r7, #14]
 8000874:	3b01      	subs	r3, #1
 8000876:	73bb      	strb	r3, [r7, #14]
 8000878:	7bbb      	ldrb	r3, [r7, #14]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d1f1      	bne.n	8000862 <SD_SendCmd+0x82>

    return res;
 800087e:	7b7b      	ldrb	r3, [r7, #13]
}
 8000880:	4618      	mov	r0, r3
 8000882:	3710      	adds	r7, #16
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}

08000888 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
    uint8_t n, type, ocr[4];

    /* single drive, drv should be 0 */
    if(drv) return STA_NOINIT;
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <SD_disk_initialize+0x14>
 8000898:	2301      	movs	r3, #1
 800089a:	e0d6      	b.n	8000a4a <SD_disk_initialize+0x1c2>

    /* no disk */
    if(Stat & STA_NODISK) return Stat;
 800089c:	4b6d      	ldr	r3, [pc, #436]	@ (8000a54 <SD_disk_initialize+0x1cc>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	f003 0302 	and.w	r3, r3, #2
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d003      	beq.n	80008b2 <SD_disk_initialize+0x2a>
 80008aa:	4b6a      	ldr	r3, [pc, #424]	@ (8000a54 <SD_disk_initialize+0x1cc>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	e0cb      	b.n	8000a4a <SD_disk_initialize+0x1c2>

    /* power on */
    SD_PowerOn();
 80008b2:	f7ff febb 	bl	800062c <SD_PowerOn>

    /* slave select */
    SELECT();
 80008b6:	f7ff fe25 	bl	8000504 <SELECT>

    /* check disk type */
    type = 0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	73bb      	strb	r3, [r7, #14]

    /* send GO_IDLE_STATE command */
    if (SD_SendCmd(CMD0, 0) == 1)
 80008be:	2100      	movs	r1, #0
 80008c0:	2040      	movs	r0, #64	@ 0x40
 80008c2:	f7ff ff8d 	bl	80007e0 <SD_SendCmd>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	f040 80a6 	bne.w	8000a1a <SD_disk_initialize+0x192>
    {
        /* timeout 1 sec */
        Timer1 = 1000;
 80008ce:	4b62      	ldr	r3, [pc, #392]	@ (8000a58 <SD_disk_initialize+0x1d0>)
 80008d0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008d4:	801a      	strh	r2, [r3, #0]

        /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
        if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80008d6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80008da:	2048      	movs	r0, #72	@ 0x48
 80008dc:	f7ff ff80 	bl	80007e0 <SD_SendCmd>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d158      	bne.n	8000998 <SD_disk_initialize+0x110>
        {
            /* operation condition register */
            for (n = 0; n < 4; n++)
 80008e6:	2300      	movs	r3, #0
 80008e8:	73fb      	strb	r3, [r7, #15]
 80008ea:	e00c      	b.n	8000906 <SD_disk_initialize+0x7e>
            {
                ocr[n] = SPI_RxByte();
 80008ec:	7bfc      	ldrb	r4, [r7, #15]
 80008ee:	f7ff fe59 	bl	80005a4 <SPI_RxByte>
 80008f2:	4603      	mov	r3, r0
 80008f4:	461a      	mov	r2, r3
 80008f6:	f104 0310 	add.w	r3, r4, #16
 80008fa:	443b      	add	r3, r7
 80008fc:	f803 2c08 	strb.w	r2, [r3, #-8]
            for (n = 0; n < 4; n++)
 8000900:	7bfb      	ldrb	r3, [r7, #15]
 8000902:	3301      	adds	r3, #1
 8000904:	73fb      	strb	r3, [r7, #15]
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	2b03      	cmp	r3, #3
 800090a:	d9ef      	bls.n	80008ec <SD_disk_initialize+0x64>
            }

            /* voltage range 2.7-3.6V */
            if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800090c:	7abb      	ldrb	r3, [r7, #10]
 800090e:	2b01      	cmp	r3, #1
 8000910:	f040 8083 	bne.w	8000a1a <SD_disk_initialize+0x192>
 8000914:	7afb      	ldrb	r3, [r7, #11]
 8000916:	2baa      	cmp	r3, #170	@ 0xaa
 8000918:	d17f      	bne.n	8000a1a <SD_disk_initialize+0x192>
            {
                /* ACMD41 with HCS bit */
                do {
                    if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800091a:	2100      	movs	r1, #0
 800091c:	2077      	movs	r0, #119	@ 0x77
 800091e:	f7ff ff5f 	bl	80007e0 <SD_SendCmd>
 8000922:	4603      	mov	r3, r0
 8000924:	2b01      	cmp	r3, #1
 8000926:	d807      	bhi.n	8000938 <SD_disk_initialize+0xb0>
 8000928:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800092c:	2069      	movs	r0, #105	@ 0x69
 800092e:	f7ff ff57 	bl	80007e0 <SD_SendCmd>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d005      	beq.n	8000944 <SD_disk_initialize+0xbc>
                } while (Timer1);
 8000938:	4b47      	ldr	r3, [pc, #284]	@ (8000a58 <SD_disk_initialize+0x1d0>)
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	b29b      	uxth	r3, r3
 800093e:	2b00      	cmp	r3, #0
 8000940:	d1eb      	bne.n	800091a <SD_disk_initialize+0x92>
 8000942:	e000      	b.n	8000946 <SD_disk_initialize+0xbe>
                    if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000944:	bf00      	nop

                /* READ_OCR */
                if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000946:	4b44      	ldr	r3, [pc, #272]	@ (8000a58 <SD_disk_initialize+0x1d0>)
 8000948:	881b      	ldrh	r3, [r3, #0]
 800094a:	b29b      	uxth	r3, r3
 800094c:	2b00      	cmp	r3, #0
 800094e:	d064      	beq.n	8000a1a <SD_disk_initialize+0x192>
 8000950:	2100      	movs	r1, #0
 8000952:	207a      	movs	r0, #122	@ 0x7a
 8000954:	f7ff ff44 	bl	80007e0 <SD_SendCmd>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d15d      	bne.n	8000a1a <SD_disk_initialize+0x192>
                {
                    /* Check CCS bit */
                    for (n = 0; n < 4; n++)
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
 8000962:	e00c      	b.n	800097e <SD_disk_initialize+0xf6>
                    {
                        ocr[n] = SPI_RxByte();
 8000964:	7bfc      	ldrb	r4, [r7, #15]
 8000966:	f7ff fe1d 	bl	80005a4 <SPI_RxByte>
 800096a:	4603      	mov	r3, r0
 800096c:	461a      	mov	r2, r3
 800096e:	f104 0310 	add.w	r3, r4, #16
 8000972:	443b      	add	r3, r7
 8000974:	f803 2c08 	strb.w	r2, [r3, #-8]
                    for (n = 0; n < 4; n++)
 8000978:	7bfb      	ldrb	r3, [r7, #15]
 800097a:	3301      	adds	r3, #1
 800097c:	73fb      	strb	r3, [r7, #15]
 800097e:	7bfb      	ldrb	r3, [r7, #15]
 8000980:	2b03      	cmp	r3, #3
 8000982:	d9ef      	bls.n	8000964 <SD_disk_initialize+0xdc>
                    }

                    /* SDv2 (HC or SC) */
                    type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000984:	7a3b      	ldrb	r3, [r7, #8]
 8000986:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <SD_disk_initialize+0x10a>
 800098e:	230c      	movs	r3, #12
 8000990:	e000      	b.n	8000994 <SD_disk_initialize+0x10c>
 8000992:	2304      	movs	r3, #4
 8000994:	73bb      	strb	r3, [r7, #14]
 8000996:	e040      	b.n	8000a1a <SD_disk_initialize+0x192>
            }
        }
        else
        {
            /* SDC V1 or MMC */
            type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000998:	2100      	movs	r1, #0
 800099a:	2077      	movs	r0, #119	@ 0x77
 800099c:	f7ff ff20 	bl	80007e0 <SD_SendCmd>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d808      	bhi.n	80009b8 <SD_disk_initialize+0x130>
 80009a6:	2100      	movs	r1, #0
 80009a8:	2069      	movs	r0, #105	@ 0x69
 80009aa:	f7ff ff19 	bl	80007e0 <SD_SendCmd>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d801      	bhi.n	80009b8 <SD_disk_initialize+0x130>
 80009b4:	2302      	movs	r3, #2
 80009b6:	e000      	b.n	80009ba <SD_disk_initialize+0x132>
 80009b8:	2301      	movs	r3, #1
 80009ba:	73bb      	strb	r3, [r7, #14]

            do
            {
                if (type == CT_SD1)
 80009bc:	7bbb      	ldrb	r3, [r7, #14]
 80009be:	2b02      	cmp	r3, #2
 80009c0:	d10e      	bne.n	80009e0 <SD_disk_initialize+0x158>
                {
                    if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80009c2:	2100      	movs	r1, #0
 80009c4:	2077      	movs	r0, #119	@ 0x77
 80009c6:	f7ff ff0b 	bl	80007e0 <SD_SendCmd>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d80e      	bhi.n	80009ee <SD_disk_initialize+0x166>
 80009d0:	2100      	movs	r1, #0
 80009d2:	2069      	movs	r0, #105	@ 0x69
 80009d4:	f7ff ff04 	bl	80007e0 <SD_SendCmd>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d107      	bne.n	80009ee <SD_disk_initialize+0x166>
 80009de:	e00d      	b.n	80009fc <SD_disk_initialize+0x174>
                }
                else
                {
                    if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80009e0:	2100      	movs	r1, #0
 80009e2:	2041      	movs	r0, #65	@ 0x41
 80009e4:	f7ff fefc 	bl	80007e0 <SD_SendCmd>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d005      	beq.n	80009fa <SD_disk_initialize+0x172>
                }

            } while (Timer1);
 80009ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000a58 <SD_disk_initialize+0x1d0>)
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d1e1      	bne.n	80009bc <SD_disk_initialize+0x134>
 80009f8:	e000      	b.n	80009fc <SD_disk_initialize+0x174>
                    if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80009fa:	bf00      	nop

            /* SET_BLOCKLEN */
            if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 80009fc:	4b16      	ldr	r3, [pc, #88]	@ (8000a58 <SD_disk_initialize+0x1d0>)
 80009fe:	881b      	ldrh	r3, [r3, #0]
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d007      	beq.n	8000a16 <SD_disk_initialize+0x18e>
 8000a06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a0a:	2050      	movs	r0, #80	@ 0x50
 8000a0c:	f7ff fee8 	bl	80007e0 <SD_SendCmd>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <SD_disk_initialize+0x192>
 8000a16:	2300      	movs	r3, #0
 8000a18:	73bb      	strb	r3, [r7, #14]
        }
    }

    CardType = type;
 8000a1a:	4a10      	ldr	r2, [pc, #64]	@ (8000a5c <SD_disk_initialize+0x1d4>)
 8000a1c:	7bbb      	ldrb	r3, [r7, #14]
 8000a1e:	7013      	strb	r3, [r2, #0]

    /* Idle */
    DESELECT();
 8000a20:	f7ff fd7e 	bl	8000520 <DESELECT>
    SPI_RxByte();
 8000a24:	f7ff fdbe 	bl	80005a4 <SPI_RxByte>

    /* Clear STA_NOINIT */
    if (type)
 8000a28:	7bbb      	ldrb	r3, [r7, #14]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d008      	beq.n	8000a40 <SD_disk_initialize+0x1b8>
    {
        Stat &= ~STA_NOINIT;
 8000a2e:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <SD_disk_initialize+0x1cc>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	b2db      	uxtb	r3, r3
 8000a34:	f023 0301 	bic.w	r3, r3, #1
 8000a38:	b2da      	uxtb	r2, r3
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <SD_disk_initialize+0x1cc>)
 8000a3c:	701a      	strb	r2, [r3, #0]
 8000a3e:	e001      	b.n	8000a44 <SD_disk_initialize+0x1bc>
    }
    else
    {
        /* Initialization failed */
        SD_PowerOff();
 8000a40:	f7ff fe36 	bl	80006b0 <SD_PowerOff>
    }

    return Stat;
 8000a44:	4b03      	ldr	r3, [pc, #12]	@ (8000a54 <SD_disk_initialize+0x1cc>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	b2db      	uxtb	r3, r3
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd90      	pop	{r4, r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20000040 	.word	0x20000040
 8000a5c:	20000044 	.word	0x20000044

08000a60 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	71fb      	strb	r3, [r7, #7]
    if (drv) return STA_NOINIT;
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <SD_disk_status+0x14>
 8000a70:	2301      	movs	r3, #1
 8000a72:	e002      	b.n	8000a7a <SD_disk_status+0x1a>
    return Stat;
 8000a74:	4b04      	ldr	r3, [pc, #16]	@ (8000a88 <SD_disk_status+0x28>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	b2db      	uxtb	r3, r3
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	370c      	adds	r7, #12
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	20000000 	.word	0x20000000

08000a8c <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	4603      	mov	r3, r0
 8000a9a:	73fb      	strb	r3, [r7, #15]
    /* pdrv should be 0 */
    if (pdrv || !count) return RES_PARERR;
 8000a9c:	7bfb      	ldrb	r3, [r7, #15]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d102      	bne.n	8000aa8 <SD_disk_read+0x1c>
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d101      	bne.n	8000aac <SD_disk_read+0x20>
 8000aa8:	2304      	movs	r3, #4
 8000aaa:	e051      	b.n	8000b50 <SD_disk_read+0xc4>

    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000aac:	4b2a      	ldr	r3, [pc, #168]	@ (8000b58 <SD_disk_read+0xcc>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <SD_disk_read+0x32>
 8000aba:	2303      	movs	r3, #3
 8000abc:	e048      	b.n	8000b50 <SD_disk_read+0xc4>

    /* convert to byte address */
    if (!(CardType & CT_BLOCK)) sector *= 512;
 8000abe:	4b27      	ldr	r3, [pc, #156]	@ (8000b5c <SD_disk_read+0xd0>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	f003 0308 	and.w	r3, r3, #8
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d102      	bne.n	8000ad0 <SD_disk_read+0x44>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	025b      	lsls	r3, r3, #9
 8000ace:	607b      	str	r3, [r7, #4]

    SELECT();
 8000ad0:	f7ff fd18 	bl	8000504 <SELECT>

    if (count == 1)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	2b01      	cmp	r3, #1
 8000ad8:	d111      	bne.n	8000afe <SD_disk_read+0x72>
    {
        /* READ_SINGLE_BLOCK */
        if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	2051      	movs	r0, #81	@ 0x51
 8000ade:	f7ff fe7f 	bl	80007e0 <SD_SendCmd>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d129      	bne.n	8000b3c <SD_disk_read+0xb0>
 8000ae8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000aec:	68b8      	ldr	r0, [r7, #8]
 8000aee:	f7ff fdf7 	bl	80006e0 <SD_RxDataBlock>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d021      	beq.n	8000b3c <SD_disk_read+0xb0>
 8000af8:	2300      	movs	r3, #0
 8000afa:	603b      	str	r3, [r7, #0]
 8000afc:	e01e      	b.n	8000b3c <SD_disk_read+0xb0>
    }
    else
    {
        /* READ_MULTIPLE_BLOCK */
        if (SD_SendCmd(CMD18, sector) == 0)
 8000afe:	6879      	ldr	r1, [r7, #4]
 8000b00:	2052      	movs	r0, #82	@ 0x52
 8000b02:	f7ff fe6d 	bl	80007e0 <SD_SendCmd>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d117      	bne.n	8000b3c <SD_disk_read+0xb0>
        {
            do {
                if (!SD_RxDataBlock(buff, 512)) break;
 8000b0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b10:	68b8      	ldr	r0, [r7, #8]
 8000b12:	f7ff fde5 	bl	80006e0 <SD_RxDataBlock>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d00a      	beq.n	8000b32 <SD_disk_read+0xa6>
                buff += 512;
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000b22:	60bb      	str	r3, [r7, #8]
            } while (--count);
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	3b01      	subs	r3, #1
 8000b28:	603b      	str	r3, [r7, #0]
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1ed      	bne.n	8000b0c <SD_disk_read+0x80>
 8000b30:	e000      	b.n	8000b34 <SD_disk_read+0xa8>
                if (!SD_RxDataBlock(buff, 512)) break;
 8000b32:	bf00      	nop

            /* STOP_TRANSMISSION */
            SD_SendCmd(CMD12, 0);
 8000b34:	2100      	movs	r1, #0
 8000b36:	204c      	movs	r0, #76	@ 0x4c
 8000b38:	f7ff fe52 	bl	80007e0 <SD_SendCmd>
        }
    }

    /* Idle */
    DESELECT();
 8000b3c:	f7ff fcf0 	bl	8000520 <DESELECT>
    SPI_RxByte();
 8000b40:	f7ff fd30 	bl	80005a4 <SPI_RxByte>

    return count ? RES_ERROR : RES_OK;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	bf14      	ite	ne
 8000b4a:	2301      	movne	r3, #1
 8000b4c:	2300      	moveq	r3, #0
 8000b4e:	b2db      	uxtb	r3, r3
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	20000000 	.word	0x20000000
 8000b5c:	20000044 	.word	0x20000044

08000b60 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	73fb      	strb	r3, [r7, #15]
    /* pdrv should be 0 */
    if (pdrv || !count) return RES_PARERR;
 8000b70:	7bfb      	ldrb	r3, [r7, #15]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d102      	bne.n	8000b7c <SD_disk_write+0x1c>
 8000b76:	683b      	ldr	r3, [r7, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d101      	bne.n	8000b80 <SD_disk_write+0x20>
 8000b7c:	2304      	movs	r3, #4
 8000b7e:	e06b      	b.n	8000c58 <SD_disk_write+0xf8>

    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b80:	4b37      	ldr	r3, [pc, #220]	@ (8000c60 <SD_disk_write+0x100>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	f003 0301 	and.w	r3, r3, #1
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SD_disk_write+0x32>
 8000b8e:	2303      	movs	r3, #3
 8000b90:	e062      	b.n	8000c58 <SD_disk_write+0xf8>

    /* write protection */
    if (Stat & STA_PROTECT) return RES_WRPRT;
 8000b92:	4b33      	ldr	r3, [pc, #204]	@ (8000c60 <SD_disk_write+0x100>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	f003 0304 	and.w	r3, r3, #4
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <SD_disk_write+0x44>
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	e059      	b.n	8000c58 <SD_disk_write+0xf8>

    /* convert to byte address */
    if (!(CardType & CT_BLOCK)) sector *= 512;
 8000ba4:	4b2f      	ldr	r3, [pc, #188]	@ (8000c64 <SD_disk_write+0x104>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	f003 0308 	and.w	r3, r3, #8
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d102      	bne.n	8000bb6 <SD_disk_write+0x56>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	025b      	lsls	r3, r3, #9
 8000bb4:	607b      	str	r3, [r7, #4]

    SELECT();
 8000bb6:	f7ff fca5 	bl	8000504 <SELECT>

    if (count == 1)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d110      	bne.n	8000be2 <SD_disk_write+0x82>
    {
        /* WRITE_BLOCK */
        if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000bc0:	6879      	ldr	r1, [r7, #4]
 8000bc2:	2058      	movs	r0, #88	@ 0x58
 8000bc4:	f7ff fe0c 	bl	80007e0 <SD_SendCmd>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d13a      	bne.n	8000c44 <SD_disk_write+0xe4>
 8000bce:	21fe      	movs	r1, #254	@ 0xfe
 8000bd0:	68b8      	ldr	r0, [r7, #8]
 8000bd2:	f7ff fdb5 	bl	8000740 <SD_TxDataBlock>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d033      	beq.n	8000c44 <SD_disk_write+0xe4>
            count = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	e030      	b.n	8000c44 <SD_disk_write+0xe4>
    }
    else
    {
        /* WRITE_MULTIPLE_BLOCK */
        if (CardType & CT_SD1)
 8000be2:	4b20      	ldr	r3, [pc, #128]	@ (8000c64 <SD_disk_write+0x104>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	f003 0302 	and.w	r3, r3, #2
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d007      	beq.n	8000bfe <SD_disk_write+0x9e>
        {
            SD_SendCmd(CMD55, 0);
 8000bee:	2100      	movs	r1, #0
 8000bf0:	2077      	movs	r0, #119	@ 0x77
 8000bf2:	f7ff fdf5 	bl	80007e0 <SD_SendCmd>
            SD_SendCmd(CMD23, count); /* ACMD23 */
 8000bf6:	6839      	ldr	r1, [r7, #0]
 8000bf8:	2057      	movs	r0, #87	@ 0x57
 8000bfa:	f7ff fdf1 	bl	80007e0 <SD_SendCmd>
        }

        if (SD_SendCmd(CMD25, sector) == 0)
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	2059      	movs	r0, #89	@ 0x59
 8000c02:	f7ff fded 	bl	80007e0 <SD_SendCmd>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d11b      	bne.n	8000c44 <SD_disk_write+0xe4>
        {
            do {
                if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c0c:	21fc      	movs	r1, #252	@ 0xfc
 8000c0e:	68b8      	ldr	r0, [r7, #8]
 8000c10:	f7ff fd96 	bl	8000740 <SD_TxDataBlock>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d00a      	beq.n	8000c30 <SD_disk_write+0xd0>
                buff += 512;
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c20:	60bb      	str	r3, [r7, #8]
            } while (--count);
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	3b01      	subs	r3, #1
 8000c26:	603b      	str	r3, [r7, #0]
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d1ee      	bne.n	8000c0c <SD_disk_write+0xac>
 8000c2e:	e000      	b.n	8000c32 <SD_disk_write+0xd2>
                if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c30:	bf00      	nop

            /* STOP_TRAN token */
            if(!SD_TxDataBlock(0, 0xFD))
 8000c32:	21fd      	movs	r1, #253	@ 0xfd
 8000c34:	2000      	movs	r0, #0
 8000c36:	f7ff fd83 	bl	8000740 <SD_TxDataBlock>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d101      	bne.n	8000c44 <SD_disk_write+0xe4>
            {
                count = 1;
 8000c40:	2301      	movs	r3, #1
 8000c42:	603b      	str	r3, [r7, #0]
            }
        }
    }

    /* Idle */
    DESELECT();
 8000c44:	f7ff fc6c 	bl	8000520 <DESELECT>
    SPI_RxByte();
 8000c48:	f7ff fcac 	bl	80005a4 <SPI_RxByte>

    return count ? RES_ERROR : RES_OK;
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	bf14      	ite	ne
 8000c52:	2301      	movne	r3, #1
 8000c54:	2300      	moveq	r3, #0
 8000c56:	b2db      	uxtb	r3, r3
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3710      	adds	r7, #16
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000000 	.word	0x20000000
 8000c64:	20000044 	.word	0x20000044

08000c68 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000c68:	b590      	push	{r4, r7, lr}
 8000c6a:	b08b      	sub	sp, #44	@ 0x2c
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	603a      	str	r2, [r7, #0]
 8000c72:	71fb      	strb	r3, [r7, #7]
 8000c74:	460b      	mov	r3, r1
 8000c76:	71bb      	strb	r3, [r7, #6]
    DRESULT res;
    uint8_t n, csd[16], *ptr = buff;
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	623b      	str	r3, [r7, #32]
    
    /* pdrv should be 0 */
    if (drv) return RES_PARERR;
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <SD_disk_ioctl+0x1e>
 8000c82:	2304      	movs	r3, #4
 8000c84:	e118      	b.n	8000eb8 <SD_disk_ioctl+0x250>
    res = RES_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (ctrl == CTRL_POWER)
 8000c8c:	79bb      	ldrb	r3, [r7, #6]
 8000c8e:	2b05      	cmp	r3, #5
 8000c90:	d124      	bne.n	8000cdc <SD_disk_ioctl+0x74>
    {
        switch (*ptr)
 8000c92:	6a3b      	ldr	r3, [r7, #32]
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d012      	beq.n	8000cc0 <SD_disk_ioctl+0x58>
 8000c9a:	2b02      	cmp	r3, #2
 8000c9c:	dc1a      	bgt.n	8000cd4 <SD_disk_ioctl+0x6c>
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d002      	beq.n	8000ca8 <SD_disk_ioctl+0x40>
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d006      	beq.n	8000cb4 <SD_disk_ioctl+0x4c>
 8000ca6:	e015      	b.n	8000cd4 <SD_disk_ioctl+0x6c>
        {
        case 0:
            SD_PowerOff();      /* Power Off */
 8000ca8:	f7ff fd02 	bl	80006b0 <SD_PowerOff>
            res = RES_OK;
 8000cac:	2300      	movs	r3, #0
 8000cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000cb2:	e0ff      	b.n	8000eb4 <SD_disk_ioctl+0x24c>
        case 1:
            SD_PowerOn();       /* Power On */
 8000cb4:	f7ff fcba 	bl	800062c <SD_PowerOn>
            res = RES_OK;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000cbe:	e0f9      	b.n	8000eb4 <SD_disk_ioctl+0x24c>
        case 2:
            *(ptr + 1) = SD_CheckPower();
 8000cc0:	6a3b      	ldr	r3, [r7, #32]
 8000cc2:	1c5c      	adds	r4, r3, #1
 8000cc4:	f7ff fd00 	bl	80006c8 <SD_CheckPower>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	7023      	strb	r3, [r4, #0]
            res = RES_OK;       /* Power Check */
 8000ccc:	2300      	movs	r3, #0
 8000cce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000cd2:	e0ef      	b.n	8000eb4 <SD_disk_ioctl+0x24c>
        default:
            res = RES_PARERR;
 8000cd4:	2304      	movs	r3, #4
 8000cd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000cda:	e0eb      	b.n	8000eb4 <SD_disk_ioctl+0x24c>
        }
    }
    else
    {
        /* no disk */
        if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000cdc:	4b78      	ldr	r3, [pc, #480]	@ (8000ec0 <SD_disk_ioctl+0x258>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SD_disk_ioctl+0x86>
 8000cea:	2303      	movs	r3, #3
 8000cec:	e0e4      	b.n	8000eb8 <SD_disk_ioctl+0x250>

        SELECT();
 8000cee:	f7ff fc09 	bl	8000504 <SELECT>

        switch (ctrl)
 8000cf2:	79bb      	ldrb	r3, [r7, #6]
 8000cf4:	2b0d      	cmp	r3, #13
 8000cf6:	f200 80cc 	bhi.w	8000e92 <SD_disk_ioctl+0x22a>
 8000cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8000d00 <SD_disk_ioctl+0x98>)
 8000cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d00:	08000dfb 	.word	0x08000dfb
 8000d04:	08000d39 	.word	0x08000d39
 8000d08:	08000deb 	.word	0x08000deb
 8000d0c:	08000e93 	.word	0x08000e93
 8000d10:	08000e93 	.word	0x08000e93
 8000d14:	08000e93 	.word	0x08000e93
 8000d18:	08000e93 	.word	0x08000e93
 8000d1c:	08000e93 	.word	0x08000e93
 8000d20:	08000e93 	.word	0x08000e93
 8000d24:	08000e93 	.word	0x08000e93
 8000d28:	08000e93 	.word	0x08000e93
 8000d2c:	08000e0d 	.word	0x08000e0d
 8000d30:	08000e31 	.word	0x08000e31
 8000d34:	08000e55 	.word	0x08000e55
        {
        case GET_SECTOR_COUNT:
            /* SEND_CSD */
            if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000d38:	2100      	movs	r1, #0
 8000d3a:	2049      	movs	r0, #73	@ 0x49
 8000d3c:	f7ff fd50 	bl	80007e0 <SD_SendCmd>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f040 80a9 	bne.w	8000e9a <SD_disk_ioctl+0x232>
 8000d48:	f107 0308 	add.w	r3, r7, #8
 8000d4c:	2110      	movs	r1, #16
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f7ff fcc6 	bl	80006e0 <SD_RxDataBlock>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f000 809f 	beq.w	8000e9a <SD_disk_ioctl+0x232>
            {
                if ((csd[0] >> 6) == 1) /* SDC V2 */
 8000d5c:	7a3b      	ldrb	r3, [r7, #8]
 8000d5e:	099b      	lsrs	r3, r3, #6
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d10f      	bne.n	8000d86 <SD_disk_ioctl+0x11e>
                {
                    // FIX 5: SDv2 CSD 파싱 및 용량 계산 로직 수정
                    // 기존 로직은 C_SIZE 필드를 일부만 사용하여 대용량 카드에서 용량을 잘못 계산합니다.
                    DWORD c_size;
                    c_size = (DWORD)(csd[7] & 0x3F) << 16 | (WORD)csd[8] << 8 | csd[9];
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
 8000d68:	041b      	lsls	r3, r3, #16
 8000d6a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8000d6e:	7c3b      	ldrb	r3, [r7, #16]
 8000d70:	021b      	lsls	r3, r3, #8
 8000d72:	4313      	orrs	r3, r2
 8000d74:	7c7a      	ldrb	r2, [r7, #17]
 8000d76:	4313      	orrs	r3, r2
 8000d78:	61bb      	str	r3, [r7, #24]
                    *(DWORD*)buff = (c_size + 1) << 10;
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	029a      	lsls	r2, r3, #10
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	e02d      	b.n	8000de2 <SD_disk_ioctl+0x17a>
                }
                else /* MMC or SDC V1 */
                {
                    WORD csize;
                    n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000d86:	7b7b      	ldrb	r3, [r7, #13]
 8000d88:	f003 030f 	and.w	r3, r3, #15
 8000d8c:	b2da      	uxtb	r2, r3
 8000d8e:	7cbb      	ldrb	r3, [r7, #18]
 8000d90:	09db      	lsrs	r3, r3, #7
 8000d92:	b2db      	uxtb	r3, r3
 8000d94:	4413      	add	r3, r2
 8000d96:	b2da      	uxtb	r2, r3
 8000d98:	7c7b      	ldrb	r3, [r7, #17]
 8000d9a:	005b      	lsls	r3, r3, #1
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	f003 0306 	and.w	r3, r3, #6
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	4413      	add	r3, r2
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	3302      	adds	r3, #2
 8000daa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                    csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000dae:	7c3b      	ldrb	r3, [r7, #16]
 8000db0:	099b      	lsrs	r3, r3, #6
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	461a      	mov	r2, r3
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	4413      	add	r3, r2
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	7bbb      	ldrb	r3, [r7, #14]
 8000dc2:	029b      	lsls	r3, r3, #10
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	4413      	add	r3, r2
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	83fb      	strh	r3, [r7, #30]
                    *(DWORD*) buff = (DWORD) csize << (n - 9);
 8000dd4:	8bfa      	ldrh	r2, [r7, #30]
 8000dd6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000dda:	3b09      	subs	r3, #9
 8000ddc:	409a      	lsls	r2, r3
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	601a      	str	r2, [r3, #0]
                }
                res = RES_OK;
 8000de2:	2300      	movs	r3, #0
 8000de4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8000de8:	e057      	b.n	8000e9a <SD_disk_ioctl+0x232>
        case GET_SECTOR_SIZE:
            *(WORD*) buff = 512;
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000df0:	801a      	strh	r2, [r3, #0]
            res = RES_OK;
 8000df2:	2300      	movs	r3, #0
 8000df4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000df8:	e058      	b.n	8000eac <SD_disk_ioctl+0x244>
        case CTRL_SYNC:
            if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000dfa:	f7ff fbfd 	bl	80005f8 <SD_ReadyWait>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2bff      	cmp	r3, #255	@ 0xff
 8000e02:	d14c      	bne.n	8000e9e <SD_disk_ioctl+0x236>
 8000e04:	2300      	movs	r3, #0
 8000e06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000e0a:	e048      	b.n	8000e9e <SD_disk_ioctl+0x236>
        case MMC_GET_CSD:
            /* SEND_CSD */
            if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	2049      	movs	r0, #73	@ 0x49
 8000e10:	f7ff fce6 	bl	80007e0 <SD_SendCmd>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d143      	bne.n	8000ea2 <SD_disk_ioctl+0x23a>
 8000e1a:	2110      	movs	r1, #16
 8000e1c:	6a38      	ldr	r0, [r7, #32]
 8000e1e:	f7ff fc5f 	bl	80006e0 <SD_RxDataBlock>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d03c      	beq.n	8000ea2 <SD_disk_ioctl+0x23a>
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000e2e:	e038      	b.n	8000ea2 <SD_disk_ioctl+0x23a>
        case MMC_GET_CID:
            /* SEND_CID */
            if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e30:	2100      	movs	r1, #0
 8000e32:	204a      	movs	r0, #74	@ 0x4a
 8000e34:	f7ff fcd4 	bl	80007e0 <SD_SendCmd>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d133      	bne.n	8000ea6 <SD_disk_ioctl+0x23e>
 8000e3e:	2110      	movs	r1, #16
 8000e40:	6a38      	ldr	r0, [r7, #32]
 8000e42:	f7ff fc4d 	bl	80006e0 <SD_RxDataBlock>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d02c      	beq.n	8000ea6 <SD_disk_ioctl+0x23e>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8000e52:	e028      	b.n	8000ea6 <SD_disk_ioctl+0x23e>
        case MMC_GET_OCR:
            /* READ_OCR */
            if (SD_SendCmd(CMD58, 0) == 0)
 8000e54:	2100      	movs	r1, #0
 8000e56:	207a      	movs	r0, #122	@ 0x7a
 8000e58:	f7ff fcc2 	bl	80007e0 <SD_SendCmd>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d123      	bne.n	8000eaa <SD_disk_ioctl+0x242>
            {
                for (n = 0; n < 4; n++)
 8000e62:	2300      	movs	r3, #0
 8000e64:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000e68:	e00b      	b.n	8000e82 <SD_disk_ioctl+0x21a>
                {
                    *ptr++ = SPI_RxByte();
 8000e6a:	6a3c      	ldr	r4, [r7, #32]
 8000e6c:	1c63      	adds	r3, r4, #1
 8000e6e:	623b      	str	r3, [r7, #32]
 8000e70:	f7ff fb98 	bl	80005a4 <SPI_RxByte>
 8000e74:	4603      	mov	r3, r0
 8000e76:	7023      	strb	r3, [r4, #0]
                for (n = 0; n < 4; n++)
 8000e78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000e82:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d9ef      	bls.n	8000e6a <SD_disk_ioctl+0x202>
                }
                res = RES_OK;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            // FIX 4: 누락된 break 추가
            // break가 없어 default case로 넘어가 res값이 RES_PARERR로 덮어쓰이는 문제를 수정합니다.
            break; 
 8000e90:	e00b      	b.n	8000eaa <SD_disk_ioctl+0x242>
        default:
            res = RES_PARERR;
 8000e92:	2304      	movs	r3, #4
 8000e94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000e98:	e008      	b.n	8000eac <SD_disk_ioctl+0x244>
            break;
 8000e9a:	bf00      	nop
 8000e9c:	e006      	b.n	8000eac <SD_disk_ioctl+0x244>
            break;
 8000e9e:	bf00      	nop
 8000ea0:	e004      	b.n	8000eac <SD_disk_ioctl+0x244>
            break;
 8000ea2:	bf00      	nop
 8000ea4:	e002      	b.n	8000eac <SD_disk_ioctl+0x244>
            break;
 8000ea6:	bf00      	nop
 8000ea8:	e000      	b.n	8000eac <SD_disk_ioctl+0x244>
            break; 
 8000eaa:	bf00      	nop
        }

        DESELECT();
 8000eac:	f7ff fb38 	bl	8000520 <DESELECT>
        SPI_RxByte();
 8000eb0:	f7ff fb78 	bl	80005a4 <SPI_RxByte>
    }

    return res;
 8000eb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	372c      	adds	r7, #44	@ 0x2c
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd90      	pop	{r4, r7, pc}
 8000ec0:	20000000 	.word	0x20000000

08000ec4 <HAL_UARTEx_RxEventCallback>:
volatile uint16_t upper_buffer_pos = 0;
volatile uint8_t chunk_ready = 0;
volatile uint8_t chunks_count = 0;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	807b      	strh	r3, [r7, #2]
  indx += Size;
 8000ed0:	887a      	ldrh	r2, [r7, #2]
 8000ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f44 <HAL_UARTEx_RxEventCallback+0x80>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4413      	add	r3, r2
 8000ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8000f44 <HAL_UARTEx_RxEventCallback+0x80>)
 8000eda:	6013      	str	r3, [r2, #0]
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, BUFFER_SIZE);
 8000edc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ee0:	4919      	ldr	r1, [pc, #100]	@ (8000f48 <HAL_UARTEx_RxEventCallback+0x84>)
 8000ee2:	481a      	ldr	r0, [pc, #104]	@ (8000f4c <HAL_UARTEx_RxEventCallback+0x88>)
 8000ee4:	f002 fc10 	bl	8003708 <HAL_UARTEx_ReceiveToIdle_IT>
	last_interrupt_time = HAL_GetTick();
 8000ee8:	f000 fcb8 	bl	800185c <HAL_GetTick>
 8000eec:	4603      	mov	r3, r0
 8000eee:	4a18      	ldr	r2, [pc, #96]	@ (8000f50 <HAL_UARTEx_RxEventCallback+0x8c>)
 8000ef0:	6013      	str	r3, [r2, #0]
	start_flag = 1;
 8000ef2:	4b18      	ldr	r3, [pc, #96]	@ (8000f54 <HAL_UARTEx_RxEventCallback+0x90>)
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	701a      	strb	r2, [r3, #0]

	if (indx - upper_buffer_pos >= BUFFER_SIZE)
 8000ef8:	4b12      	ldr	r3, [pc, #72]	@ (8000f44 <HAL_UARTEx_RxEventCallback+0x80>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a16      	ldr	r2, [pc, #88]	@ (8000f58 <HAL_UARTEx_RxEventCallback+0x94>)
 8000efe:	8812      	ldrh	r2, [r2, #0]
 8000f00:	b292      	uxth	r2, r2
 8000f02:	1a9b      	subs	r3, r3, r2
 8000f04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000f08:	d317      	bcc.n	8000f3a <HAL_UARTEx_RxEventCallback+0x76>
	{
		memcpy(rx_data_copy, rx_data, BUFFER_SIZE);
 8000f0a:	4a14      	ldr	r2, [pc, #80]	@ (8000f5c <HAL_UARTEx_RxEventCallback+0x98>)
 8000f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f48 <HAL_UARTEx_RxEventCallback+0x84>)
 8000f0e:	4610      	mov	r0, r2
 8000f10:	4619      	mov	r1, r3
 8000f12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f16:	461a      	mov	r2, r3
 8000f18:	f006 fb46 	bl	80075a8 <memcpy>
		chunk_ready = 1;
 8000f1c:	4b10      	ldr	r3, [pc, #64]	@ (8000f60 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
		chunks_count++;
 8000f22:	4b10      	ldr	r3, [pc, #64]	@ (8000f64 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	3301      	adds	r3, #1
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f64 <HAL_UARTEx_RxEventCallback+0xa0>)
 8000f2e:	701a      	strb	r2, [r3, #0]
		upper_buffer_pos = indx;
 8000f30:	4b04      	ldr	r3, [pc, #16]	@ (8000f44 <HAL_UARTEx_RxEventCallback+0x80>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <HAL_UARTEx_RxEventCallback+0x94>)
 8000f38:	801a      	strh	r2, [r3, #0]
	}
}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20002460 	.word	0x20002460
 8000f48:	20002260 	.word	0x20002260
 8000f4c:	200000e8 	.word	0x200000e8
 8000f50:	20002464 	.word	0x20002464
 8000f54:	20002468 	.word	0x20002468
 8000f58:	2000266c 	.word	0x2000266c
 8000f5c:	2000246c 	.word	0x2000246c
 8000f60:	2000266e 	.word	0x2000266e
 8000f64:	2000266f 	.word	0x2000266f

08000f68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f6c:	f000 fc10 	bl	8001790 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f70:	f000 f876 	bl	8001060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f74:	f000 f99c 	bl	80012b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f78:	f000 f964 	bl	8001244 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000f7c:	f000 f90e 	bl	800119c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000f80:	f000 f8d6 	bl	8001130 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000f84:	f003 fb2e 	bl	80045e4 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8000f88:	f000 f932 	bl	80011f0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	if(f_mount(&fs, "", 1) != FR_OK)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	4926      	ldr	r1, [pc, #152]	@ (8001028 <main+0xc0>)
 8000f90:	4826      	ldr	r0, [pc, #152]	@ (800102c <main+0xc4>)
 8000f92:	f005 fd71 	bl	8006a78 <f_mount>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <main+0x38>
	{
		while (1);
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <main+0x34>
	}

	fres = f_open(&file, "filename03.bin", FA_CREATE_ALWAYS | FA_WRITE);
 8000fa0:	220a      	movs	r2, #10
 8000fa2:	4923      	ldr	r1, [pc, #140]	@ (8001030 <main+0xc8>)
 8000fa4:	4823      	ldr	r0, [pc, #140]	@ (8001034 <main+0xcc>)
 8000fa6:	f005 fdad 	bl	8006b04 <f_open>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b22      	ldr	r3, [pc, #136]	@ (8001038 <main+0xd0>)
 8000fb0:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 8000fb2:	4b21      	ldr	r3, [pc, #132]	@ (8001038 <main+0xd0>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <main+0x56>
	} else {
		while (1);
 8000fba:	bf00      	nop
 8000fbc:	e7fd      	b.n	8000fba <main+0x52>
	}

  HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, BUFFER_SIZE);
 8000fbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fc2:	491e      	ldr	r1, [pc, #120]	@ (800103c <main+0xd4>)
 8000fc4:	481e      	ldr	r0, [pc, #120]	@ (8001040 <main+0xd8>)
 8000fc6:	f002 fb9f 	bl	8003708 <HAL_UARTEx_ReceiveToIdle_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    if (chunk_ready)
 8000fca:	4b1e      	ldr	r3, [pc, #120]	@ (8001044 <main+0xdc>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d009      	beq.n	8000fe8 <main+0x80>
    {
        f_write(&file, rx_data_copy, BUFFER_SIZE, &bytes_written);
 8000fd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001048 <main+0xe0>)
 8000fd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fda:	491c      	ldr	r1, [pc, #112]	@ (800104c <main+0xe4>)
 8000fdc:	4815      	ldr	r0, [pc, #84]	@ (8001034 <main+0xcc>)
 8000fde:	f005 ff59 	bl	8006e94 <f_write>
        chunk_ready = 0;
 8000fe2:	4b18      	ldr	r3, [pc, #96]	@ (8001044 <main+0xdc>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
    }

    if (start_flag && ((HAL_GetTick() - last_interrupt_time) > 100))
 8000fe8:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <main+0xe8>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d0eb      	beq.n	8000fca <main+0x62>
 8000ff2:	f000 fc33 	bl	800185c <HAL_GetTick>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	4b16      	ldr	r3, [pc, #88]	@ (8001054 <main+0xec>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b64      	cmp	r3, #100	@ 0x64
 8001000:	d9e3      	bls.n	8000fca <main+0x62>
    {
        f_write(&file, rx_data, indx - upper_buffer_pos, &bytes_written);
 8001002:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <main+0xf0>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a15      	ldr	r2, [pc, #84]	@ (800105c <main+0xf4>)
 8001008:	8812      	ldrh	r2, [r2, #0]
 800100a:	b292      	uxth	r2, r2
 800100c:	1a9a      	subs	r2, r3, r2
 800100e:	4b0e      	ldr	r3, [pc, #56]	@ (8001048 <main+0xe0>)
 8001010:	490a      	ldr	r1, [pc, #40]	@ (800103c <main+0xd4>)
 8001012:	4808      	ldr	r0, [pc, #32]	@ (8001034 <main+0xcc>)
 8001014:	f005 ff3e 	bl	8006e94 <f_write>
        f_close(&file);
 8001018:	4806      	ldr	r0, [pc, #24]	@ (8001034 <main+0xcc>)
 800101a:	f006 f94d 	bl	80072b8 <f_close>
        start_flag = 0;
 800101e:	4b0c      	ldr	r3, [pc, #48]	@ (8001050 <main+0xe8>)
 8001020:	2200      	movs	r2, #0
 8001022:	701a      	strb	r2, [r3, #0]
    if (chunk_ready)
 8001024:	e7d1      	b.n	8000fca <main+0x62>
 8001026:	bf00      	nop
 8001028:	080075dc 	.word	0x080075dc
 800102c:	200001f0 	.word	0x200001f0
 8001030:	080075e0 	.word	0x080075e0
 8001034:	20001228 	.word	0x20001228
 8001038:	20002258 	.word	0x20002258
 800103c:	20002260 	.word	0x20002260
 8001040:	200000e8 	.word	0x200000e8
 8001044:	2000266e 	.word	0x2000266e
 8001048:	2000225c 	.word	0x2000225c
 800104c:	2000246c 	.word	0x2000246c
 8001050:	20002468 	.word	0x20002468
 8001054:	20002464 	.word	0x20002464
 8001058:	20002460 	.word	0x20002460
 800105c:	2000266c 	.word	0x2000266c

08001060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b094      	sub	sp, #80	@ 0x50
 8001064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001066:	f107 0320 	add.w	r3, r7, #32
 800106a:	2230      	movs	r2, #48	@ 0x30
 800106c:	2100      	movs	r1, #0
 800106e:	4618      	mov	r0, r3
 8001070:	f006 fa6e 	bl	8007550 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001074:	f107 030c 	add.w	r3, r7, #12
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001084:	2300      	movs	r3, #0
 8001086:	60bb      	str	r3, [r7, #8]
 8001088:	4b27      	ldr	r3, [pc, #156]	@ (8001128 <SystemClock_Config+0xc8>)
 800108a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800108c:	4a26      	ldr	r2, [pc, #152]	@ (8001128 <SystemClock_Config+0xc8>)
 800108e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001092:	6413      	str	r3, [r2, #64]	@ 0x40
 8001094:	4b24      	ldr	r3, [pc, #144]	@ (8001128 <SystemClock_Config+0xc8>)
 8001096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001098:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800109c:	60bb      	str	r3, [r7, #8]
 800109e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010a0:	2300      	movs	r3, #0
 80010a2:	607b      	str	r3, [r7, #4]
 80010a4:	4b21      	ldr	r3, [pc, #132]	@ (800112c <SystemClock_Config+0xcc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a20      	ldr	r2, [pc, #128]	@ (800112c <SystemClock_Config+0xcc>)
 80010aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010ae:	6013      	str	r3, [r2, #0]
 80010b0:	4b1e      	ldr	r3, [pc, #120]	@ (800112c <SystemClock_Config+0xcc>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010bc:	2301      	movs	r3, #1
 80010be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010c6:	2302      	movs	r3, #2
 80010c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80010d0:	230c      	movs	r3, #12
 80010d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80010d4:	2360      	movs	r3, #96	@ 0x60
 80010d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010d8:	2302      	movs	r3, #2
 80010da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010dc:	2304      	movs	r3, #4
 80010de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e0:	f107 0320 	add.w	r3, r7, #32
 80010e4:	4618      	mov	r0, r3
 80010e6:	f001 fa15 	bl	8002514 <HAL_RCC_OscConfig>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010f0:	f000 f954 	bl	800139c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f4:	230f      	movs	r3, #15
 80010f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f8:	2302      	movs	r3, #2
 80010fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001100:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001104:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800110a:	f107 030c 	add.w	r3, r7, #12
 800110e:	2103      	movs	r1, #3
 8001110:	4618      	mov	r0, r3
 8001112:	f001 fc77 	bl	8002a04 <HAL_RCC_ClockConfig>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800111c:	f000 f93e 	bl	800139c <Error_Handler>
  }
}
 8001120:	bf00      	nop
 8001122:	3750      	adds	r7, #80	@ 0x50
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40023800 	.word	0x40023800
 800112c:	40007000 	.word	0x40007000

08001130 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001134:	4b17      	ldr	r3, [pc, #92]	@ (8001194 <MX_SPI1_Init+0x64>)
 8001136:	4a18      	ldr	r2, [pc, #96]	@ (8001198 <MX_SPI1_Init+0x68>)
 8001138:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800113a:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <MX_SPI1_Init+0x64>)
 800113c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001140:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001142:	4b14      	ldr	r3, [pc, #80]	@ (8001194 <MX_SPI1_Init+0x64>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001148:	4b12      	ldr	r3, [pc, #72]	@ (8001194 <MX_SPI1_Init+0x64>)
 800114a:	2200      	movs	r2, #0
 800114c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800114e:	4b11      	ldr	r3, [pc, #68]	@ (8001194 <MX_SPI1_Init+0x64>)
 8001150:	2200      	movs	r2, #0
 8001152:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001154:	4b0f      	ldr	r3, [pc, #60]	@ (8001194 <MX_SPI1_Init+0x64>)
 8001156:	2200      	movs	r2, #0
 8001158:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <MX_SPI1_Init+0x64>)
 800115c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001160:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001162:	4b0c      	ldr	r3, [pc, #48]	@ (8001194 <MX_SPI1_Init+0x64>)
 8001164:	2220      	movs	r2, #32
 8001166:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001168:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <MX_SPI1_Init+0x64>)
 800116a:	2200      	movs	r2, #0
 800116c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800116e:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <MX_SPI1_Init+0x64>)
 8001170:	2200      	movs	r2, #0
 8001172:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001174:	4b07      	ldr	r3, [pc, #28]	@ (8001194 <MX_SPI1_Init+0x64>)
 8001176:	2200      	movs	r2, #0
 8001178:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800117a:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <MX_SPI1_Init+0x64>)
 800117c:	220a      	movs	r2, #10
 800117e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001180:	4804      	ldr	r0, [pc, #16]	@ (8001194 <MX_SPI1_Init+0x64>)
 8001182:	f001 fe1f 	bl	8002dc4 <HAL_SPI_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800118c:	f000 f906 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000048 	.word	0x20000048
 8001198:	40013000 	.word	0x40013000

0800119c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011a2:	4a12      	ldr	r2, [pc, #72]	@ (80011ec <MX_USART1_UART_Init+0x50>)
 80011a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011a6:	4b10      	ldr	r3, [pc, #64]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <MX_USART1_UART_Init+0x4c>)
 80011d4:	f002 fa48 	bl	8003668 <HAL_UART_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011de:	f000 f8dd 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200000a0 	.word	0x200000a0
 80011ec:	40011000 	.word	0x40011000

080011f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011f4:	4b11      	ldr	r3, [pc, #68]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 80011f6:	4a12      	ldr	r2, [pc, #72]	@ (8001240 <MX_USART2_UART_Init+0x50>)
 80011f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011fa:	4b10      	ldr	r3, [pc, #64]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 80011fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001200:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001202:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001208:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800120e:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001214:	4b09      	ldr	r3, [pc, #36]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 8001216:	220c      	movs	r2, #12
 8001218:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800121a:	4b08      	ldr	r3, [pc, #32]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 8001222:	2200      	movs	r2, #0
 8001224:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001226:	4805      	ldr	r0, [pc, #20]	@ (800123c <MX_USART2_UART_Init+0x4c>)
 8001228:	f002 fa1e 	bl	8003668 <HAL_UART_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001232:	f000 f8b3 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	200000e8 	.word	0x200000e8
 8001240:	40004400 	.word	0x40004400

08001244 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <MX_DMA_Init+0x68>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a16      	ldr	r2, [pc, #88]	@ (80012ac <MX_DMA_Init+0x68>)
 8001254:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <MX_DMA_Init+0x68>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	603b      	str	r3, [r7, #0]
 800126a:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <MX_DMA_Init+0x68>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a0f      	ldr	r2, [pc, #60]	@ (80012ac <MX_DMA_Init+0x68>)
 8001270:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b0d      	ldr	r3, [pc, #52]	@ (80012ac <MX_DMA_Init+0x68>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800127e:	603b      	str	r3, [r7, #0]
 8001280:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	2010      	movs	r0, #16
 8001288:	f000 fbf3 	bl	8001a72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800128c:	2010      	movs	r0, #16
 800128e:	f000 fc0c 	bl	8001aaa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	2046      	movs	r0, #70	@ 0x46
 8001298:	f000 fbeb 	bl	8001a72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800129c:	2046      	movs	r0, #70	@ 0x46
 800129e:	f000 fc04 	bl	8001aaa <HAL_NVIC_EnableIRQ>

}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800

080012b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	613b      	str	r3, [r7, #16]
 80012ca:	4b31      	ldr	r3, [pc, #196]	@ (8001390 <MX_GPIO_Init+0xe0>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a30      	ldr	r2, [pc, #192]	@ (8001390 <MX_GPIO_Init+0xe0>)
 80012d0:	f043 0304 	orr.w	r3, r3, #4
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001390 <MX_GPIO_Init+0xe0>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0304 	and.w	r3, r3, #4
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001390 <MX_GPIO_Init+0xe0>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a29      	ldr	r2, [pc, #164]	@ (8001390 <MX_GPIO_Init+0xe0>)
 80012ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b27      	ldr	r3, [pc, #156]	@ (8001390 <MX_GPIO_Init+0xe0>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	4b23      	ldr	r3, [pc, #140]	@ (8001390 <MX_GPIO_Init+0xe0>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a22      	ldr	r2, [pc, #136]	@ (8001390 <MX_GPIO_Init+0xe0>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b20      	ldr	r3, [pc, #128]	@ (8001390 <MX_GPIO_Init+0xe0>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <MX_GPIO_Init+0xe0>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a1b      	ldr	r2, [pc, #108]	@ (8001390 <MX_GPIO_Init+0xe0>)
 8001324:	f043 0302 	orr.w	r3, r3, #2
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <MX_GPIO_Init+0xe0>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001336:	2201      	movs	r2, #1
 8001338:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800133c:	4815      	ldr	r0, [pc, #84]	@ (8001394 <MX_GPIO_Init+0xe4>)
 800133e:	f001 f8cf 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001342:	2201      	movs	r2, #1
 8001344:	2140      	movs	r1, #64	@ 0x40
 8001346:	4814      	ldr	r0, [pc, #80]	@ (8001398 <MX_GPIO_Init+0xe8>)
 8001348:	f001 f8ca 	bl	80024e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800134c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001350:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001352:	2301      	movs	r3, #1
 8001354:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135a:	2300      	movs	r3, #0
 800135c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	480b      	ldr	r0, [pc, #44]	@ (8001394 <MX_GPIO_Init+0xe4>)
 8001366:	f000 ff37 	bl	80021d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 800136a:	2340      	movs	r3, #64	@ 0x40
 800136c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136e:	2301      	movs	r3, #1
 8001370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001376:	2302      	movs	r3, #2
 8001378:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	4805      	ldr	r0, [pc, #20]	@ (8001398 <MX_GPIO_Init+0xe8>)
 8001382:	f000 ff29 	bl	80021d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001386:	bf00      	nop
 8001388:	3728      	adds	r7, #40	@ 0x28
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40023800 	.word	0x40023800
 8001394:	40020800 	.word	0x40020800
 8001398:	40020400 	.word	0x40020400

0800139c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a0:	b672      	cpsid	i
}
 80013a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <Error_Handler+0x8>

080013a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b6:	4a0f      	ldr	r2, [pc, #60]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013be:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	603b      	str	r3, [r7, #0]
 80013ce:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d2:	4a08      	ldr	r2, [pc, #32]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013da:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <HAL_MspInit+0x4c>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e2:	603b      	str	r3, [r7, #0]
 80013e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	40023800 	.word	0x40023800

080013f8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a19      	ldr	r2, [pc, #100]	@ (800147c <HAL_SPI_MspInit+0x84>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d12b      	bne.n	8001472 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	4b18      	ldr	r3, [pc, #96]	@ (8001480 <HAL_SPI_MspInit+0x88>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001422:	4a17      	ldr	r2, [pc, #92]	@ (8001480 <HAL_SPI_MspInit+0x88>)
 8001424:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001428:	6453      	str	r3, [r2, #68]	@ 0x44
 800142a:	4b15      	ldr	r3, [pc, #84]	@ (8001480 <HAL_SPI_MspInit+0x88>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800142e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <HAL_SPI_MspInit+0x88>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143e:	4a10      	ldr	r2, [pc, #64]	@ (8001480 <HAL_SPI_MspInit+0x88>)
 8001440:	f043 0302 	orr.w	r3, r3, #2
 8001444:	6313      	str	r3, [r2, #48]	@ 0x30
 8001446:	4b0e      	ldr	r3, [pc, #56]	@ (8001480 <HAL_SPI_MspInit+0x88>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001452:	2338      	movs	r3, #56	@ 0x38
 8001454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001456:	2302      	movs	r3, #2
 8001458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145e:	2303      	movs	r3, #3
 8001460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001462:	2305      	movs	r3, #5
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	4805      	ldr	r0, [pc, #20]	@ (8001484 <HAL_SPI_MspInit+0x8c>)
 800146e:	f000 feb3 	bl	80021d8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001472:	bf00      	nop
 8001474:	3728      	adds	r7, #40	@ 0x28
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40013000 	.word	0x40013000
 8001480:	40023800 	.word	0x40023800
 8001484:	40020400 	.word	0x40020400

08001488 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08c      	sub	sp, #48	@ 0x30
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001490:	f107 031c 	add.w	r3, r7, #28
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a68      	ldr	r2, [pc, #416]	@ (8001648 <HAL_UART_MspInit+0x1c0>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d163      	bne.n	8001572 <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	61bb      	str	r3, [r7, #24]
 80014ae:	4b67      	ldr	r3, [pc, #412]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 80014b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b2:	4a66      	ldr	r2, [pc, #408]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 80014b4:	f043 0310 	orr.w	r3, r3, #16
 80014b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ba:	4b64      	ldr	r3, [pc, #400]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 80014bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014be:	f003 0310 	and.w	r3, r3, #16
 80014c2:	61bb      	str	r3, [r7, #24]
 80014c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
 80014ca:	4b60      	ldr	r3, [pc, #384]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	4a5f      	ldr	r2, [pc, #380]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d6:	4b5d      	ldr	r3, [pc, #372]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80014e2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80014e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f0:	2303      	movs	r3, #3
 80014f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014f4:	2307      	movs	r3, #7
 80014f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	4619      	mov	r1, r3
 80014fe:	4854      	ldr	r0, [pc, #336]	@ (8001650 <HAL_UART_MspInit+0x1c8>)
 8001500:	f000 fe6a 	bl	80021d8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001504:	4b53      	ldr	r3, [pc, #332]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 8001506:	4a54      	ldr	r2, [pc, #336]	@ (8001658 <HAL_UART_MspInit+0x1d0>)
 8001508:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800150a:	4b52      	ldr	r3, [pc, #328]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 800150c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001510:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001512:	4b50      	ldr	r3, [pc, #320]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 8001514:	2240      	movs	r2, #64	@ 0x40
 8001516:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001518:	4b4e      	ldr	r3, [pc, #312]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 800151a:	2200      	movs	r2, #0
 800151c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800151e:	4b4d      	ldr	r3, [pc, #308]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 8001520:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001524:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001526:	4b4b      	ldr	r3, [pc, #300]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 8001528:	2200      	movs	r2, #0
 800152a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800152c:	4b49      	ldr	r3, [pc, #292]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001532:	4b48      	ldr	r3, [pc, #288]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 8001534:	2200      	movs	r2, #0
 8001536:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001538:	4b46      	ldr	r3, [pc, #280]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800153e:	4b45      	ldr	r3, [pc, #276]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001544:	4843      	ldr	r0, [pc, #268]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 8001546:	f000 facb 	bl	8001ae0 <HAL_DMA_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001550:	f7ff ff24 	bl	800139c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a3f      	ldr	r2, [pc, #252]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 8001558:	639a      	str	r2, [r3, #56]	@ 0x38
 800155a:	4a3e      	ldr	r2, [pc, #248]	@ (8001654 <HAL_UART_MspInit+0x1cc>)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001560:	2200      	movs	r2, #0
 8001562:	2100      	movs	r1, #0
 8001564:	2025      	movs	r0, #37	@ 0x25
 8001566:	f000 fa84 	bl	8001a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800156a:	2025      	movs	r0, #37	@ 0x25
 800156c:	f000 fa9d 	bl	8001aaa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001570:	e066      	b.n	8001640 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART2)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a39      	ldr	r2, [pc, #228]	@ (800165c <HAL_UART_MspInit+0x1d4>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d161      	bne.n	8001640 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART2_CLK_ENABLE();
 800157c:	2300      	movs	r3, #0
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	4b32      	ldr	r3, [pc, #200]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 8001582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001584:	4a31      	ldr	r2, [pc, #196]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 8001586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800158a:	6413      	str	r3, [r2, #64]	@ 0x40
 800158c:	4b2f      	ldr	r3, [pc, #188]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 800158e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001598:	2300      	movs	r3, #0
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	4b2b      	ldr	r3, [pc, #172]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 800159e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a0:	4a2a      	ldr	r2, [pc, #168]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 80015a2:	f043 0301 	orr.w	r3, r3, #1
 80015a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a8:	4b28      	ldr	r3, [pc, #160]	@ (800164c <HAL_UART_MspInit+0x1c4>)
 80015aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ac:	f003 0301 	and.w	r3, r3, #1
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015b4:	230c      	movs	r3, #12
 80015b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b8:	2302      	movs	r3, #2
 80015ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c0:	2303      	movs	r3, #3
 80015c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015c4:	2307      	movs	r3, #7
 80015c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c8:	f107 031c 	add.w	r3, r7, #28
 80015cc:	4619      	mov	r1, r3
 80015ce:	4820      	ldr	r0, [pc, #128]	@ (8001650 <HAL_UART_MspInit+0x1c8>)
 80015d0:	f000 fe02 	bl	80021d8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80015d4:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 80015d6:	4a23      	ldr	r2, [pc, #140]	@ (8001664 <HAL_UART_MspInit+0x1dc>)
 80015d8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80015da:	4b21      	ldr	r3, [pc, #132]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 80015dc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80015e0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 80015f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015f4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015fc:	4b18      	ldr	r3, [pc, #96]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 80015fe:	2200      	movs	r2, #0
 8001600:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001602:	4b17      	ldr	r3, [pc, #92]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 8001604:	2200      	movs	r2, #0
 8001606:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001608:	4b15      	ldr	r3, [pc, #84]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 800160a:	2200      	movs	r2, #0
 800160c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800160e:	4b14      	ldr	r3, [pc, #80]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 8001610:	2200      	movs	r2, #0
 8001612:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001614:	4812      	ldr	r0, [pc, #72]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 8001616:	f000 fa63 	bl	8001ae0 <HAL_DMA_Init>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8001620:	f7ff febc 	bl	800139c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a0e      	ldr	r2, [pc, #56]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 8001628:	63da      	str	r2, [r3, #60]	@ 0x3c
 800162a:	4a0d      	ldr	r2, [pc, #52]	@ (8001660 <HAL_UART_MspInit+0x1d8>)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001630:	2200      	movs	r2, #0
 8001632:	2100      	movs	r1, #0
 8001634:	2026      	movs	r0, #38	@ 0x26
 8001636:	f000 fa1c 	bl	8001a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800163a:	2026      	movs	r0, #38	@ 0x26
 800163c:	f000 fa35 	bl	8001aaa <HAL_NVIC_EnableIRQ>
}
 8001640:	bf00      	nop
 8001642:	3730      	adds	r7, #48	@ 0x30
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40011000 	.word	0x40011000
 800164c:	40023800 	.word	0x40023800
 8001650:	40020000 	.word	0x40020000
 8001654:	20000130 	.word	0x20000130
 8001658:	400264b8 	.word	0x400264b8
 800165c:	40004400 	.word	0x40004400
 8001660:	20000190 	.word	0x20000190
 8001664:	40026088 	.word	0x40026088

08001668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <NMI_Handler+0x4>

08001670 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <HardFault_Handler+0x4>

08001678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <MemManage_Handler+0x4>

08001680 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <BusFault_Handler+0x4>

08001688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <UsageFault_Handler+0x4>

08001690 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800169e:	b480      	push	{r7}
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr

080016ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ba:	b580      	push	{r7, lr}
 80016bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016be:	f000 f8b9 	bl	8001834 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
	...

080016c8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80016cc:	4802      	ldr	r0, [pc, #8]	@ (80016d8 <DMA1_Stream5_IRQHandler+0x10>)
 80016ce:	f000 fb47 	bl	8001d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000190 	.word	0x20000190

080016dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80016e0:	4802      	ldr	r0, [pc, #8]	@ (80016ec <USART1_IRQHandler+0x10>)
 80016e2:	f002 f86f 	bl	80037c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200000a0 	.word	0x200000a0

080016f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016f4:	4802      	ldr	r0, [pc, #8]	@ (8001700 <USART2_IRQHandler+0x10>)
 80016f6:	f002 f865 	bl	80037c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200000e8 	.word	0x200000e8

08001704 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001708:	4802      	ldr	r0, [pc, #8]	@ (8001714 <DMA2_Stream7_IRQHandler+0x10>)
 800170a:	f000 fb29 	bl	8001d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000130 	.word	0x20000130

08001718 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800171c:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <SystemInit+0x20>)
 800171e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001722:	4a05      	ldr	r2, [pc, #20]	@ (8001738 <SystemInit+0x20>)
 8001724:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001728:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800173c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001774 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001740:	f7ff ffea 	bl	8001718 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001744:	480c      	ldr	r0, [pc, #48]	@ (8001778 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001746:	490d      	ldr	r1, [pc, #52]	@ (800177c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001748:	4a0d      	ldr	r2, [pc, #52]	@ (8001780 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800174a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800174c:	e002      	b.n	8001754 <LoopCopyDataInit>

0800174e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800174e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001750:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001752:	3304      	adds	r3, #4

08001754 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001754:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001756:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001758:	d3f9      	bcc.n	800174e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800175a:	4a0a      	ldr	r2, [pc, #40]	@ (8001784 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800175c:	4c0a      	ldr	r4, [pc, #40]	@ (8001788 <LoopFillZerobss+0x22>)
  movs r3, #0
 800175e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001760:	e001      	b.n	8001766 <LoopFillZerobss>

08001762 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001762:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001764:	3204      	adds	r2, #4

08001766 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001766:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001768:	d3fb      	bcc.n	8001762 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800176a:	f005 fef9 	bl	8007560 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800176e:	f7ff fbfb 	bl	8000f68 <main>
  bx  lr    
 8001772:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001774:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001778:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800177c:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001780:	08007aa8 	.word	0x08007aa8
  ldr r2, =_sbss
 8001784:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8001788:	200028b0 	.word	0x200028b0

0800178c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800178c:	e7fe      	b.n	800178c <ADC_IRQHandler>
	...

08001790 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001794:	4b0e      	ldr	r3, [pc, #56]	@ (80017d0 <HAL_Init+0x40>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a0d      	ldr	r2, [pc, #52]	@ (80017d0 <HAL_Init+0x40>)
 800179a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800179e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017a0:	4b0b      	ldr	r3, [pc, #44]	@ (80017d0 <HAL_Init+0x40>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <HAL_Init+0x40>)
 80017a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ac:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <HAL_Init+0x40>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a07      	ldr	r2, [pc, #28]	@ (80017d0 <HAL_Init+0x40>)
 80017b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017b8:	2003      	movs	r0, #3
 80017ba:	f000 f94f 	bl	8001a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017be:	200f      	movs	r0, #15
 80017c0:	f000 f808 	bl	80017d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017c4:	f7ff fdf0 	bl	80013a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40023c00 	.word	0x40023c00

080017d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017dc:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <HAL_InitTick+0x54>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4b12      	ldr	r3, [pc, #72]	@ (800182c <HAL_InitTick+0x58>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4619      	mov	r1, r3
 80017e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 f967 	bl	8001ac6 <HAL_SYSTICK_Config>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e00e      	b.n	8001820 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b0f      	cmp	r3, #15
 8001806:	d80a      	bhi.n	800181e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001808:	2200      	movs	r2, #0
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	f04f 30ff 	mov.w	r0, #4294967295
 8001810:	f000 f92f 	bl	8001a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001814:	4a06      	ldr	r2, [pc, #24]	@ (8001830 <HAL_InitTick+0x5c>)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800181a:	2300      	movs	r3, #0
 800181c:	e000      	b.n	8001820 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
}
 8001820:	4618      	mov	r0, r3
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000004 	.word	0x20000004
 800182c:	2000000c 	.word	0x2000000c
 8001830:	20000008 	.word	0x20000008

08001834 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001838:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_IncTick+0x20>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	461a      	mov	r2, r3
 800183e:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_IncTick+0x24>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4413      	add	r3, r2
 8001844:	4a04      	ldr	r2, [pc, #16]	@ (8001858 <HAL_IncTick+0x24>)
 8001846:	6013      	str	r3, [r2, #0]
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	2000000c 	.word	0x2000000c
 8001858:	20002670 	.word	0x20002670

0800185c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return uwTick;
 8001860:	4b03      	ldr	r3, [pc, #12]	@ (8001870 <HAL_GetTick+0x14>)
 8001862:	681b      	ldr	r3, [r3, #0]
}
 8001864:	4618      	mov	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	20002670 	.word	0x20002670

08001874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800187c:	f7ff ffee 	bl	800185c <HAL_GetTick>
 8001880:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800188c:	d005      	beq.n	800189a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800188e:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <HAL_Delay+0x44>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4413      	add	r3, r2
 8001898:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800189a:	bf00      	nop
 800189c:	f7ff ffde 	bl	800185c <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d8f7      	bhi.n	800189c <HAL_Delay+0x28>
  {
  }
}
 80018ac:	bf00      	nop
 80018ae:	bf00      	nop
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	2000000c 	.word	0x2000000c

080018bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018d8:	4013      	ands	r3, r2
 80018da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ee:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	60d3      	str	r3, [r2, #12]
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001908:	4b04      	ldr	r3, [pc, #16]	@ (800191c <__NVIC_GetPriorityGrouping+0x18>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	f003 0307 	and.w	r3, r3, #7
}
 8001912:	4618      	mov	r0, r3
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	2b00      	cmp	r3, #0
 8001930:	db0b      	blt.n	800194a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	f003 021f 	and.w	r2, r3, #31
 8001938:	4907      	ldr	r1, [pc, #28]	@ (8001958 <__NVIC_EnableIRQ+0x38>)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	095b      	lsrs	r3, r3, #5
 8001940:	2001      	movs	r0, #1
 8001942:	fa00 f202 	lsl.w	r2, r0, r2
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000e100 	.word	0xe000e100

0800195c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	db0a      	blt.n	8001986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	b2da      	uxtb	r2, r3
 8001974:	490c      	ldr	r1, [pc, #48]	@ (80019a8 <__NVIC_SetPriority+0x4c>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	0112      	lsls	r2, r2, #4
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	440b      	add	r3, r1
 8001980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001984:	e00a      	b.n	800199c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4908      	ldr	r1, [pc, #32]	@ (80019ac <__NVIC_SetPriority+0x50>)
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	3b04      	subs	r3, #4
 8001994:	0112      	lsls	r2, r2, #4
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	440b      	add	r3, r1
 800199a:	761a      	strb	r2, [r3, #24]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	e000e100 	.word	0xe000e100
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b089      	sub	sp, #36	@ 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f1c3 0307 	rsb	r3, r3, #7
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	bf28      	it	cs
 80019ce:	2304      	movcs	r3, #4
 80019d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3304      	adds	r3, #4
 80019d6:	2b06      	cmp	r3, #6
 80019d8:	d902      	bls.n	80019e0 <NVIC_EncodePriority+0x30>
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3b03      	subs	r3, #3
 80019de:	e000      	b.n	80019e2 <NVIC_EncodePriority+0x32>
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	f04f 32ff 	mov.w	r2, #4294967295
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43da      	mvns	r2, r3
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	401a      	ands	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f8:	f04f 31ff 	mov.w	r1, #4294967295
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001a02:	43d9      	mvns	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	4313      	orrs	r3, r2
         );
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3724      	adds	r7, #36	@ 0x24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
	...

08001a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a28:	d301      	bcc.n	8001a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e00f      	b.n	8001a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a58 <SysTick_Config+0x40>)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a36:	210f      	movs	r1, #15
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f7ff ff8e 	bl	800195c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a40:	4b05      	ldr	r3, [pc, #20]	@ (8001a58 <SysTick_Config+0x40>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a46:	4b04      	ldr	r3, [pc, #16]	@ (8001a58 <SysTick_Config+0x40>)
 8001a48:	2207      	movs	r2, #7
 8001a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	e000e010 	.word	0xe000e010

08001a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff ff29 	bl	80018bc <__NVIC_SetPriorityGrouping>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b086      	sub	sp, #24
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	4603      	mov	r3, r0
 8001a7a:	60b9      	str	r1, [r7, #8]
 8001a7c:	607a      	str	r2, [r7, #4]
 8001a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a84:	f7ff ff3e 	bl	8001904 <__NVIC_GetPriorityGrouping>
 8001a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	68b9      	ldr	r1, [r7, #8]
 8001a8e:	6978      	ldr	r0, [r7, #20]
 8001a90:	f7ff ff8e 	bl	80019b0 <NVIC_EncodePriority>
 8001a94:	4602      	mov	r2, r0
 8001a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff5d 	bl	800195c <__NVIC_SetPriority>
}
 8001aa2:	bf00      	nop
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b082      	sub	sp, #8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff31 	bl	8001920 <__NVIC_EnableIRQ>
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff ffa2 	bl	8001a18 <SysTick_Config>
 8001ad4:	4603      	mov	r3, r0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001aec:	f7ff feb6 	bl	800185c <HAL_GetTick>
 8001af0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d101      	bne.n	8001afc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e099      	b.n	8001c30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2202      	movs	r2, #2
 8001b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2200      	movs	r2, #0
 8001b08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f022 0201 	bic.w	r2, r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b1c:	e00f      	b.n	8001b3e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b1e:	f7ff fe9d 	bl	800185c <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b05      	cmp	r3, #5
 8001b2a:	d908      	bls.n	8001b3e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2220      	movs	r2, #32
 8001b30:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2203      	movs	r2, #3
 8001b36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e078      	b.n	8001c30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1e8      	bne.n	8001b1e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	4b38      	ldr	r3, [pc, #224]	@ (8001c38 <HAL_DMA_Init+0x158>)
 8001b58:	4013      	ands	r3, r2
 8001b5a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685a      	ldr	r2, [r3, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b76:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b82:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b8a:	697a      	ldr	r2, [r7, #20]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b94:	2b04      	cmp	r3, #4
 8001b96:	d107      	bne.n	8001ba8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	697a      	ldr	r2, [r7, #20]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	697a      	ldr	r2, [r7, #20]
 8001bae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	f023 0307 	bic.w	r3, r3, #7
 8001bbe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	d117      	bne.n	8001c02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd6:	697a      	ldr	r2, [r7, #20]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d00e      	beq.n	8001c02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 fa7b 	bl	80020e0 <DMA_CheckFifoParam>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d008      	beq.n	8001c02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2240      	movs	r2, #64	@ 0x40
 8001bf4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e016      	b.n	8001c30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 fa32 	bl	8002074 <DMA_CalcBaseAndBitshift>
 8001c10:	4603      	mov	r3, r0
 8001c12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c18:	223f      	movs	r2, #63	@ 0x3f
 8001c1a:	409a      	lsls	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	f010803f 	.word	0xf010803f

08001c3c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c48:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c4a:	f7ff fe07 	bl	800185c <HAL_GetTick>
 8001c4e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d008      	beq.n	8001c6e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2280      	movs	r2, #128	@ 0x80
 8001c60:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e052      	b.n	8001d14 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0216 	bic.w	r2, r2, #22
 8001c7c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	695a      	ldr	r2, [r3, #20]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c8c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d103      	bne.n	8001c9e <HAL_DMA_Abort+0x62>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d007      	beq.n	8001cae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f022 0208 	bic.w	r2, r2, #8
 8001cac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f022 0201 	bic.w	r2, r2, #1
 8001cbc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cbe:	e013      	b.n	8001ce8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cc0:	f7ff fdcc 	bl	800185c <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b05      	cmp	r3, #5
 8001ccc:	d90c      	bls.n	8001ce8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2220      	movs	r2, #32
 8001cd2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2203      	movs	r2, #3
 8001cd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e015      	b.n	8001d14 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1e4      	bne.n	8001cc0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cfa:	223f      	movs	r2, #63	@ 0x3f
 8001cfc:	409a      	lsls	r2, r3
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2201      	movs	r2, #1
 8001d06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001d12:	2300      	movs	r3, #0
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3710      	adds	r7, #16
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d004      	beq.n	8001d3a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2280      	movs	r2, #128	@ 0x80
 8001d34:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e00c      	b.n	8001d54 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2205      	movs	r2, #5
 8001d3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f022 0201 	bic.w	r2, r2, #1
 8001d50:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d6c:	4b8e      	ldr	r3, [pc, #568]	@ (8001fa8 <HAL_DMA_IRQHandler+0x248>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a8e      	ldr	r2, [pc, #568]	@ (8001fac <HAL_DMA_IRQHandler+0x24c>)
 8001d72:	fba2 2303 	umull	r2, r3, r2, r3
 8001d76:	0a9b      	lsrs	r3, r3, #10
 8001d78:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d8a:	2208      	movs	r2, #8
 8001d8c:	409a      	lsls	r2, r3
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	4013      	ands	r3, r2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d01a      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0304 	and.w	r3, r3, #4
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d013      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0204 	bic.w	r2, r2, #4
 8001db2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db8:	2208      	movs	r2, #8
 8001dba:	409a      	lsls	r2, r3
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dc4:	f043 0201 	orr.w	r2, r3, #1
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	409a      	lsls	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d012      	beq.n	8001e02 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	695b      	ldr	r3, [r3, #20]
 8001de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d00b      	beq.n	8001e02 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dee:	2201      	movs	r2, #1
 8001df0:	409a      	lsls	r2, r3
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dfa:	f043 0202 	orr.w	r2, r3, #2
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e06:	2204      	movs	r2, #4
 8001e08:	409a      	lsls	r2, r3
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d012      	beq.n	8001e38 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d00b      	beq.n	8001e38 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e24:	2204      	movs	r2, #4
 8001e26:	409a      	lsls	r2, r3
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e30:	f043 0204 	orr.w	r2, r3, #4
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e3c:	2210      	movs	r2, #16
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4013      	ands	r3, r2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d043      	beq.n	8001ed0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0308 	and.w	r3, r3, #8
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d03c      	beq.n	8001ed0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e5a:	2210      	movs	r2, #16
 8001e5c:	409a      	lsls	r2, r3
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d018      	beq.n	8001ea2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d108      	bne.n	8001e90 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d024      	beq.n	8001ed0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	4798      	blx	r3
 8001e8e:	e01f      	b.n	8001ed0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d01b      	beq.n	8001ed0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	4798      	blx	r3
 8001ea0:	e016      	b.n	8001ed0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d107      	bne.n	8001ec0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0208 	bic.w	r2, r2, #8
 8001ebe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed4:	2220      	movs	r2, #32
 8001ed6:	409a      	lsls	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f000 808f 	beq.w	8002000 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0310 	and.w	r3, r3, #16
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 8087 	beq.w	8002000 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ef6:	2220      	movs	r2, #32
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b05      	cmp	r3, #5
 8001f08:	d136      	bne.n	8001f78 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0216 	bic.w	r2, r2, #22
 8001f18:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	695a      	ldr	r2, [r3, #20]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f28:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d103      	bne.n	8001f3a <HAL_DMA_IRQHandler+0x1da>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d007      	beq.n	8001f4a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 0208 	bic.w	r2, r2, #8
 8001f48:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f4e:	223f      	movs	r2, #63	@ 0x3f
 8001f50:	409a      	lsls	r2, r3
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d07e      	beq.n	800206c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	4798      	blx	r3
        }
        return;
 8001f76:	e079      	b.n	800206c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d01d      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10d      	bne.n	8001fb0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d031      	beq.n	8002000 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	4798      	blx	r3
 8001fa4:	e02c      	b.n	8002000 <HAL_DMA_IRQHandler+0x2a0>
 8001fa6:	bf00      	nop
 8001fa8:	20000004 	.word	0x20000004
 8001fac:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d023      	beq.n	8002000 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	4798      	blx	r3
 8001fc0:	e01e      	b.n	8002000 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d10f      	bne.n	8001ff0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f022 0210 	bic.w	r2, r2, #16
 8001fde:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d003      	beq.n	8002000 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002004:	2b00      	cmp	r3, #0
 8002006:	d032      	beq.n	800206e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	2b00      	cmp	r3, #0
 8002012:	d022      	beq.n	800205a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2205      	movs	r2, #5
 8002018:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f022 0201 	bic.w	r2, r2, #1
 800202a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	3301      	adds	r3, #1
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	429a      	cmp	r2, r3
 8002036:	d307      	bcc.n	8002048 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f2      	bne.n	800202c <HAL_DMA_IRQHandler+0x2cc>
 8002046:	e000      	b.n	800204a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002048:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205e:	2b00      	cmp	r3, #0
 8002060:	d005      	beq.n	800206e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	4798      	blx	r3
 800206a:	e000      	b.n	800206e <HAL_DMA_IRQHandler+0x30e>
        return;
 800206c:	bf00      	nop
    }
  }
}
 800206e:	3718      	adds	r7, #24
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	3b10      	subs	r3, #16
 8002084:	4a14      	ldr	r2, [pc, #80]	@ (80020d8 <DMA_CalcBaseAndBitshift+0x64>)
 8002086:	fba2 2303 	umull	r2, r3, r2, r3
 800208a:	091b      	lsrs	r3, r3, #4
 800208c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800208e:	4a13      	ldr	r2, [pc, #76]	@ (80020dc <DMA_CalcBaseAndBitshift+0x68>)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4413      	add	r3, r2
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	461a      	mov	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d909      	bls.n	80020b6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80020aa:	f023 0303 	bic.w	r3, r3, #3
 80020ae:	1d1a      	adds	r2, r3, #4
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	659a      	str	r2, [r3, #88]	@ 0x58
 80020b4:	e007      	b.n	80020c6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80020be:	f023 0303 	bic.w	r3, r3, #3
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	aaaaaaab 	.word	0xaaaaaaab
 80020dc:	08007650 	.word	0x08007650

080020e0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020e8:	2300      	movs	r3, #0
 80020ea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d11f      	bne.n	800213a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	2b03      	cmp	r3, #3
 80020fe:	d856      	bhi.n	80021ae <DMA_CheckFifoParam+0xce>
 8002100:	a201      	add	r2, pc, #4	@ (adr r2, 8002108 <DMA_CheckFifoParam+0x28>)
 8002102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002106:	bf00      	nop
 8002108:	08002119 	.word	0x08002119
 800210c:	0800212b 	.word	0x0800212b
 8002110:	08002119 	.word	0x08002119
 8002114:	080021af 	.word	0x080021af
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d046      	beq.n	80021b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002128:	e043      	b.n	80021b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002132:	d140      	bne.n	80021b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002138:	e03d      	b.n	80021b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002142:	d121      	bne.n	8002188 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	2b03      	cmp	r3, #3
 8002148:	d837      	bhi.n	80021ba <DMA_CheckFifoParam+0xda>
 800214a:	a201      	add	r2, pc, #4	@ (adr r2, 8002150 <DMA_CheckFifoParam+0x70>)
 800214c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002150:	08002161 	.word	0x08002161
 8002154:	08002167 	.word	0x08002167
 8002158:	08002161 	.word	0x08002161
 800215c:	08002179 	.word	0x08002179
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	73fb      	strb	r3, [r7, #15]
      break;
 8002164:	e030      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d025      	beq.n	80021be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002176:	e022      	b.n	80021be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002180:	d11f      	bne.n	80021c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002186:	e01c      	b.n	80021c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2b02      	cmp	r3, #2
 800218c:	d903      	bls.n	8002196 <DMA_CheckFifoParam+0xb6>
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2b03      	cmp	r3, #3
 8002192:	d003      	beq.n	800219c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002194:	e018      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	73fb      	strb	r3, [r7, #15]
      break;
 800219a:	e015      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00e      	beq.n	80021c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
      break;
 80021ac:	e00b      	b.n	80021c6 <DMA_CheckFifoParam+0xe6>
      break;
 80021ae:	bf00      	nop
 80021b0:	e00a      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021b2:	bf00      	nop
 80021b4:	e008      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021b6:	bf00      	nop
 80021b8:	e006      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021ba:	bf00      	nop
 80021bc:	e004      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021be:	bf00      	nop
 80021c0:	e002      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80021c2:	bf00      	nop
 80021c4:	e000      	b.n	80021c8 <DMA_CheckFifoParam+0xe8>
      break;
 80021c6:	bf00      	nop
    }
  } 
  
  return status; 
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3714      	adds	r7, #20
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop

080021d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d8:	b480      	push	{r7}
 80021da:	b089      	sub	sp, #36	@ 0x24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021e6:	2300      	movs	r3, #0
 80021e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	61fb      	str	r3, [r7, #28]
 80021f2:	e159      	b.n	80024a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021f4:	2201      	movs	r2, #1
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	4013      	ands	r3, r2
 8002206:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	429a      	cmp	r2, r3
 800220e:	f040 8148 	bne.w	80024a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	2b01      	cmp	r3, #1
 800221c:	d005      	beq.n	800222a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002226:	2b02      	cmp	r3, #2
 8002228:	d130      	bne.n	800228c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	2203      	movs	r2, #3
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43db      	mvns	r3, r3
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4013      	ands	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002260:	2201      	movs	r2, #1
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	091b      	lsrs	r3, r3, #4
 8002276:	f003 0201 	and.w	r2, r3, #1
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	2b03      	cmp	r3, #3
 8002296:	d017      	beq.n	80022c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	2203      	movs	r2, #3
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	43db      	mvns	r3, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4013      	ands	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0303 	and.w	r3, r3, #3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d123      	bne.n	800231c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	08da      	lsrs	r2, r3, #3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3208      	adds	r2, #8
 80022dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	f003 0307 	and.w	r3, r3, #7
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	220f      	movs	r2, #15
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	691a      	ldr	r2, [r3, #16]
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	08da      	lsrs	r2, r3, #3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	3208      	adds	r2, #8
 8002316:	69b9      	ldr	r1, [r7, #24]
 8002318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	2203      	movs	r2, #3
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 0203 	and.w	r2, r3, #3
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002358:	2b00      	cmp	r3, #0
 800235a:	f000 80a2 	beq.w	80024a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	4b57      	ldr	r3, [pc, #348]	@ (80024c0 <HAL_GPIO_Init+0x2e8>)
 8002364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002366:	4a56      	ldr	r2, [pc, #344]	@ (80024c0 <HAL_GPIO_Init+0x2e8>)
 8002368:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800236c:	6453      	str	r3, [r2, #68]	@ 0x44
 800236e:	4b54      	ldr	r3, [pc, #336]	@ (80024c0 <HAL_GPIO_Init+0x2e8>)
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800237a:	4a52      	ldr	r2, [pc, #328]	@ (80024c4 <HAL_GPIO_Init+0x2ec>)
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	089b      	lsrs	r3, r3, #2
 8002380:	3302      	adds	r3, #2
 8002382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002386:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	220f      	movs	r2, #15
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	43db      	mvns	r3, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4013      	ands	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a49      	ldr	r2, [pc, #292]	@ (80024c8 <HAL_GPIO_Init+0x2f0>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d019      	beq.n	80023da <HAL_GPIO_Init+0x202>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a48      	ldr	r2, [pc, #288]	@ (80024cc <HAL_GPIO_Init+0x2f4>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d013      	beq.n	80023d6 <HAL_GPIO_Init+0x1fe>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a47      	ldr	r2, [pc, #284]	@ (80024d0 <HAL_GPIO_Init+0x2f8>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d00d      	beq.n	80023d2 <HAL_GPIO_Init+0x1fa>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a46      	ldr	r2, [pc, #280]	@ (80024d4 <HAL_GPIO_Init+0x2fc>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d007      	beq.n	80023ce <HAL_GPIO_Init+0x1f6>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a45      	ldr	r2, [pc, #276]	@ (80024d8 <HAL_GPIO_Init+0x300>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d101      	bne.n	80023ca <HAL_GPIO_Init+0x1f2>
 80023c6:	2304      	movs	r3, #4
 80023c8:	e008      	b.n	80023dc <HAL_GPIO_Init+0x204>
 80023ca:	2307      	movs	r3, #7
 80023cc:	e006      	b.n	80023dc <HAL_GPIO_Init+0x204>
 80023ce:	2303      	movs	r3, #3
 80023d0:	e004      	b.n	80023dc <HAL_GPIO_Init+0x204>
 80023d2:	2302      	movs	r3, #2
 80023d4:	e002      	b.n	80023dc <HAL_GPIO_Init+0x204>
 80023d6:	2301      	movs	r3, #1
 80023d8:	e000      	b.n	80023dc <HAL_GPIO_Init+0x204>
 80023da:	2300      	movs	r3, #0
 80023dc:	69fa      	ldr	r2, [r7, #28]
 80023de:	f002 0203 	and.w	r2, r2, #3
 80023e2:	0092      	lsls	r2, r2, #2
 80023e4:	4093      	lsls	r3, r2
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023ec:	4935      	ldr	r1, [pc, #212]	@ (80024c4 <HAL_GPIO_Init+0x2ec>)
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	089b      	lsrs	r3, r3, #2
 80023f2:	3302      	adds	r3, #2
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023fa:	4b38      	ldr	r3, [pc, #224]	@ (80024dc <HAL_GPIO_Init+0x304>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	43db      	mvns	r3, r3
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	4013      	ands	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	4313      	orrs	r3, r2
 800241c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800241e:	4a2f      	ldr	r2, [pc, #188]	@ (80024dc <HAL_GPIO_Init+0x304>)
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002424:	4b2d      	ldr	r3, [pc, #180]	@ (80024dc <HAL_GPIO_Init+0x304>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	43db      	mvns	r3, r3
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	4013      	ands	r3, r2
 8002432:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d003      	beq.n	8002448 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	4313      	orrs	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002448:	4a24      	ldr	r2, [pc, #144]	@ (80024dc <HAL_GPIO_Init+0x304>)
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800244e:	4b23      	ldr	r3, [pc, #140]	@ (80024dc <HAL_GPIO_Init+0x304>)
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	43db      	mvns	r3, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4013      	ands	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002472:	4a1a      	ldr	r2, [pc, #104]	@ (80024dc <HAL_GPIO_Init+0x304>)
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002478:	4b18      	ldr	r3, [pc, #96]	@ (80024dc <HAL_GPIO_Init+0x304>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	43db      	mvns	r3, r3
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4013      	ands	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d003      	beq.n	800249c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	4313      	orrs	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800249c:	4a0f      	ldr	r2, [pc, #60]	@ (80024dc <HAL_GPIO_Init+0x304>)
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	3301      	adds	r3, #1
 80024a6:	61fb      	str	r3, [r7, #28]
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	2b0f      	cmp	r3, #15
 80024ac:	f67f aea2 	bls.w	80021f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	3724      	adds	r7, #36	@ 0x24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40013800 	.word	0x40013800
 80024c8:	40020000 	.word	0x40020000
 80024cc:	40020400 	.word	0x40020400
 80024d0:	40020800 	.word	0x40020800
 80024d4:	40020c00 	.word	0x40020c00
 80024d8:	40021000 	.word	0x40021000
 80024dc:	40013c00 	.word	0x40013c00

080024e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	807b      	strh	r3, [r7, #2]
 80024ec:	4613      	mov	r3, r2
 80024ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024f0:	787b      	ldrb	r3, [r7, #1]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024f6:	887a      	ldrh	r2, [r7, #2]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024fc:	e003      	b.n	8002506 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024fe:	887b      	ldrh	r3, [r7, #2]
 8002500:	041a      	lsls	r2, r3, #16
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	619a      	str	r2, [r3, #24]
}
 8002506:	bf00      	nop
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
	...

08002514 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e267      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d075      	beq.n	800261e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002532:	4b88      	ldr	r3, [pc, #544]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	2b04      	cmp	r3, #4
 800253c:	d00c      	beq.n	8002558 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800253e:	4b85      	ldr	r3, [pc, #532]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002546:	2b08      	cmp	r3, #8
 8002548:	d112      	bne.n	8002570 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800254a:	4b82      	ldr	r3, [pc, #520]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002552:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002556:	d10b      	bne.n	8002570 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002558:	4b7e      	ldr	r3, [pc, #504]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d05b      	beq.n	800261c <HAL_RCC_OscConfig+0x108>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d157      	bne.n	800261c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e242      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002578:	d106      	bne.n	8002588 <HAL_RCC_OscConfig+0x74>
 800257a:	4b76      	ldr	r3, [pc, #472]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a75      	ldr	r2, [pc, #468]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002580:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002584:	6013      	str	r3, [r2, #0]
 8002586:	e01d      	b.n	80025c4 <HAL_RCC_OscConfig+0xb0>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002590:	d10c      	bne.n	80025ac <HAL_RCC_OscConfig+0x98>
 8002592:	4b70      	ldr	r3, [pc, #448]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a6f      	ldr	r2, [pc, #444]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002598:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	4b6d      	ldr	r3, [pc, #436]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a6c      	ldr	r2, [pc, #432]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80025a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e00b      	b.n	80025c4 <HAL_RCC_OscConfig+0xb0>
 80025ac:	4b69      	ldr	r3, [pc, #420]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a68      	ldr	r2, [pc, #416]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80025b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025b6:	6013      	str	r3, [r2, #0]
 80025b8:	4b66      	ldr	r3, [pc, #408]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a65      	ldr	r2, [pc, #404]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80025be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d013      	beq.n	80025f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025cc:	f7ff f946 	bl	800185c <HAL_GetTick>
 80025d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d2:	e008      	b.n	80025e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025d4:	f7ff f942 	bl	800185c <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b64      	cmp	r3, #100	@ 0x64
 80025e0:	d901      	bls.n	80025e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e207      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e6:	4b5b      	ldr	r3, [pc, #364]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d0f0      	beq.n	80025d4 <HAL_RCC_OscConfig+0xc0>
 80025f2:	e014      	b.n	800261e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f4:	f7ff f932 	bl	800185c <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025fc:	f7ff f92e 	bl	800185c <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b64      	cmp	r3, #100	@ 0x64
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e1f3      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800260e:	4b51      	ldr	r3, [pc, #324]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1f0      	bne.n	80025fc <HAL_RCC_OscConfig+0xe8>
 800261a:	e000      	b.n	800261e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800261c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	2b00      	cmp	r3, #0
 8002628:	d063      	beq.n	80026f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800262a:	4b4a      	ldr	r3, [pc, #296]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 030c 	and.w	r3, r3, #12
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00b      	beq.n	800264e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002636:	4b47      	ldr	r3, [pc, #284]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800263e:	2b08      	cmp	r3, #8
 8002640:	d11c      	bne.n	800267c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002642:	4b44      	ldr	r3, [pc, #272]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d116      	bne.n	800267c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800264e:	4b41      	ldr	r3, [pc, #260]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d005      	beq.n	8002666 <HAL_RCC_OscConfig+0x152>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d001      	beq.n	8002666 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e1c7      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002666:	4b3b      	ldr	r3, [pc, #236]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	4937      	ldr	r1, [pc, #220]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002676:	4313      	orrs	r3, r2
 8002678:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800267a:	e03a      	b.n	80026f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d020      	beq.n	80026c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002684:	4b34      	ldr	r3, [pc, #208]	@ (8002758 <HAL_RCC_OscConfig+0x244>)
 8002686:	2201      	movs	r2, #1
 8002688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268a:	f7ff f8e7 	bl	800185c <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002692:	f7ff f8e3 	bl	800185c <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e1a8      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d0f0      	beq.n	8002692 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b0:	4b28      	ldr	r3, [pc, #160]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	4925      	ldr	r1, [pc, #148]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	600b      	str	r3, [r1, #0]
 80026c4:	e015      	b.n	80026f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026c6:	4b24      	ldr	r3, [pc, #144]	@ (8002758 <HAL_RCC_OscConfig+0x244>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026cc:	f7ff f8c6 	bl	800185c <HAL_GetTick>
 80026d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026d2:	e008      	b.n	80026e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026d4:	f7ff f8c2 	bl	800185c <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e187      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1f0      	bne.n	80026d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0308 	and.w	r3, r3, #8
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d036      	beq.n	800276c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d016      	beq.n	8002734 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002706:	4b15      	ldr	r3, [pc, #84]	@ (800275c <HAL_RCC_OscConfig+0x248>)
 8002708:	2201      	movs	r2, #1
 800270a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270c:	f7ff f8a6 	bl	800185c <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002714:	f7ff f8a2 	bl	800185c <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e167      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002726:	4b0b      	ldr	r3, [pc, #44]	@ (8002754 <HAL_RCC_OscConfig+0x240>)
 8002728:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0x200>
 8002732:	e01b      	b.n	800276c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002734:	4b09      	ldr	r3, [pc, #36]	@ (800275c <HAL_RCC_OscConfig+0x248>)
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800273a:	f7ff f88f 	bl	800185c <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002740:	e00e      	b.n	8002760 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002742:	f7ff f88b 	bl	800185c <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d907      	bls.n	8002760 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e150      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
 8002754:	40023800 	.word	0x40023800
 8002758:	42470000 	.word	0x42470000
 800275c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002760:	4b88      	ldr	r3, [pc, #544]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002762:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1ea      	bne.n	8002742 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0304 	and.w	r3, r3, #4
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 8097 	beq.w	80028a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800277a:	2300      	movs	r3, #0
 800277c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800277e:	4b81      	ldr	r3, [pc, #516]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10f      	bne.n	80027aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	4b7d      	ldr	r3, [pc, #500]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	4a7c      	ldr	r2, [pc, #496]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002798:	6413      	str	r3, [r2, #64]	@ 0x40
 800279a:	4b7a      	ldr	r3, [pc, #488]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027a6:	2301      	movs	r3, #1
 80027a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027aa:	4b77      	ldr	r3, [pc, #476]	@ (8002988 <HAL_RCC_OscConfig+0x474>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d118      	bne.n	80027e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027b6:	4b74      	ldr	r3, [pc, #464]	@ (8002988 <HAL_RCC_OscConfig+0x474>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a73      	ldr	r2, [pc, #460]	@ (8002988 <HAL_RCC_OscConfig+0x474>)
 80027bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027c2:	f7ff f84b 	bl	800185c <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ca:	f7ff f847 	bl	800185c <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e10c      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027dc:	4b6a      	ldr	r3, [pc, #424]	@ (8002988 <HAL_RCC_OscConfig+0x474>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d106      	bne.n	80027fe <HAL_RCC_OscConfig+0x2ea>
 80027f0:	4b64      	ldr	r3, [pc, #400]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 80027f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027f4:	4a63      	ldr	r2, [pc, #396]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80027fc:	e01c      	b.n	8002838 <HAL_RCC_OscConfig+0x324>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	2b05      	cmp	r3, #5
 8002804:	d10c      	bne.n	8002820 <HAL_RCC_OscConfig+0x30c>
 8002806:	4b5f      	ldr	r3, [pc, #380]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800280a:	4a5e      	ldr	r2, [pc, #376]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 800280c:	f043 0304 	orr.w	r3, r3, #4
 8002810:	6713      	str	r3, [r2, #112]	@ 0x70
 8002812:	4b5c      	ldr	r3, [pc, #368]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002816:	4a5b      	ldr	r2, [pc, #364]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	6713      	str	r3, [r2, #112]	@ 0x70
 800281e:	e00b      	b.n	8002838 <HAL_RCC_OscConfig+0x324>
 8002820:	4b58      	ldr	r3, [pc, #352]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002824:	4a57      	ldr	r2, [pc, #348]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002826:	f023 0301 	bic.w	r3, r3, #1
 800282a:	6713      	str	r3, [r2, #112]	@ 0x70
 800282c:	4b55      	ldr	r3, [pc, #340]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 800282e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002830:	4a54      	ldr	r2, [pc, #336]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002832:	f023 0304 	bic.w	r3, r3, #4
 8002836:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d015      	beq.n	800286c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002840:	f7ff f80c 	bl	800185c <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002846:	e00a      	b.n	800285e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002848:	f7ff f808 	bl	800185c <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002856:	4293      	cmp	r3, r2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e0cb      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800285e:	4b49      	ldr	r3, [pc, #292]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d0ee      	beq.n	8002848 <HAL_RCC_OscConfig+0x334>
 800286a:	e014      	b.n	8002896 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800286c:	f7fe fff6 	bl	800185c <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002872:	e00a      	b.n	800288a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002874:	f7fe fff2 	bl	800185c <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002882:	4293      	cmp	r3, r2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e0b5      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800288a:	4b3e      	ldr	r3, [pc, #248]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 800288c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d1ee      	bne.n	8002874 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002896:	7dfb      	ldrb	r3, [r7, #23]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d105      	bne.n	80028a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800289c:	4b39      	ldr	r3, [pc, #228]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 800289e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a0:	4a38      	ldr	r2, [pc, #224]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 80028a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 80a1 	beq.w	80029f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028b2:	4b34      	ldr	r3, [pc, #208]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 030c 	and.w	r3, r3, #12
 80028ba:	2b08      	cmp	r3, #8
 80028bc:	d05c      	beq.n	8002978 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d141      	bne.n	800294a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c6:	4b31      	ldr	r3, [pc, #196]	@ (800298c <HAL_RCC_OscConfig+0x478>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7fe ffc6 	bl	800185c <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028d4:	f7fe ffc2 	bl	800185c <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e087      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028e6:	4b27      	ldr	r3, [pc, #156]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69da      	ldr	r2, [r3, #28]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002900:	019b      	lsls	r3, r3, #6
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002908:	085b      	lsrs	r3, r3, #1
 800290a:	3b01      	subs	r3, #1
 800290c:	041b      	lsls	r3, r3, #16
 800290e:	431a      	orrs	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002914:	061b      	lsls	r3, r3, #24
 8002916:	491b      	ldr	r1, [pc, #108]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 8002918:	4313      	orrs	r3, r2
 800291a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800291c:	4b1b      	ldr	r3, [pc, #108]	@ (800298c <HAL_RCC_OscConfig+0x478>)
 800291e:	2201      	movs	r2, #1
 8002920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002922:	f7fe ff9b 	bl	800185c <HAL_GetTick>
 8002926:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002928:	e008      	b.n	800293c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292a:	f7fe ff97 	bl	800185c <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b02      	cmp	r3, #2
 8002936:	d901      	bls.n	800293c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e05c      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800293c:	4b11      	ldr	r3, [pc, #68]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0f0      	beq.n	800292a <HAL_RCC_OscConfig+0x416>
 8002948:	e054      	b.n	80029f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800294a:	4b10      	ldr	r3, [pc, #64]	@ (800298c <HAL_RCC_OscConfig+0x478>)
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002950:	f7fe ff84 	bl	800185c <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002958:	f7fe ff80 	bl	800185c <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e045      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800296a:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <HAL_RCC_OscConfig+0x470>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x444>
 8002976:	e03d      	b.n	80029f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d107      	bne.n	8002990 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e038      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
 8002984:	40023800 	.word	0x40023800
 8002988:	40007000 	.word	0x40007000
 800298c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002990:	4b1b      	ldr	r3, [pc, #108]	@ (8002a00 <HAL_RCC_OscConfig+0x4ec>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d028      	beq.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d121      	bne.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d11a      	bne.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029c0:	4013      	ands	r3, r2
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d111      	bne.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d6:	085b      	lsrs	r3, r3, #1
 80029d8:	3b01      	subs	r3, #1
 80029da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029dc:	429a      	cmp	r2, r3
 80029de:	d107      	bne.n	80029f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d001      	beq.n	80029f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e000      	b.n	80029f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3718      	adds	r7, #24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40023800 	.word	0x40023800

08002a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e0cc      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a18:	4b68      	ldr	r3, [pc, #416]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0307 	and.w	r3, r3, #7
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d90c      	bls.n	8002a40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a26:	4b65      	ldr	r3, [pc, #404]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a28:	683a      	ldr	r2, [r7, #0]
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2e:	4b63      	ldr	r3, [pc, #396]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	683a      	ldr	r2, [r7, #0]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d001      	beq.n	8002a40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e0b8      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d020      	beq.n	8002a8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d005      	beq.n	8002a64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a58:	4b59      	ldr	r3, [pc, #356]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	4a58      	ldr	r2, [pc, #352]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0308 	and.w	r3, r3, #8
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a70:	4b53      	ldr	r3, [pc, #332]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	4a52      	ldr	r2, [pc, #328]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a7c:	4b50      	ldr	r3, [pc, #320]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	494d      	ldr	r1, [pc, #308]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d044      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d107      	bne.n	8002ab2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa2:	4b47      	ldr	r3, [pc, #284]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d119      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e07f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d003      	beq.n	8002ac2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d107      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ac2:	4b3f      	ldr	r3, [pc, #252]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d109      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e06f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad2:	4b3b      	ldr	r3, [pc, #236]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e067      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ae2:	4b37      	ldr	r3, [pc, #220]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f023 0203 	bic.w	r2, r3, #3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	4934      	ldr	r1, [pc, #208]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002af4:	f7fe feb2 	bl	800185c <HAL_GetTick>
 8002af8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afa:	e00a      	b.n	8002b12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002afc:	f7fe feae 	bl	800185c <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e04f      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b12:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 020c 	and.w	r2, r3, #12
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d1eb      	bne.n	8002afc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b24:	4b25      	ldr	r3, [pc, #148]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0307 	and.w	r3, r3, #7
 8002b2c:	683a      	ldr	r2, [r7, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d20c      	bcs.n	8002b4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b32:	4b22      	ldr	r3, [pc, #136]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b34:	683a      	ldr	r2, [r7, #0]
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3a:	4b20      	ldr	r3, [pc, #128]	@ (8002bbc <HAL_RCC_ClockConfig+0x1b8>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d001      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e032      	b.n	8002bb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d008      	beq.n	8002b6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b58:	4b19      	ldr	r3, [pc, #100]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	4916      	ldr	r1, [pc, #88]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0308 	and.w	r3, r3, #8
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d009      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b76:	4b12      	ldr	r3, [pc, #72]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	00db      	lsls	r3, r3, #3
 8002b84:	490e      	ldr	r1, [pc, #56]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b8a:	f000 f821 	bl	8002bd0 <HAL_RCC_GetSysClockFreq>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	091b      	lsrs	r3, r3, #4
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	490a      	ldr	r1, [pc, #40]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8002b9c:	5ccb      	ldrb	r3, [r1, r3]
 8002b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba2:	4a09      	ldr	r2, [pc, #36]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002ba6:	4b09      	ldr	r3, [pc, #36]	@ (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fe12 	bl	80017d4 <HAL_InitTick>

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3710      	adds	r7, #16
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40023c00 	.word	0x40023c00
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	08007638 	.word	0x08007638
 8002bc8:	20000004 	.word	0x20000004
 8002bcc:	20000008 	.word	0x20000008

08002bd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bd4:	b090      	sub	sp, #64	@ 0x40
 8002bd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002be0:	2300      	movs	r3, #0
 8002be2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002be4:	2300      	movs	r3, #0
 8002be6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002be8:	4b59      	ldr	r3, [pc, #356]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x180>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 030c 	and.w	r3, r3, #12
 8002bf0:	2b08      	cmp	r3, #8
 8002bf2:	d00d      	beq.n	8002c10 <HAL_RCC_GetSysClockFreq+0x40>
 8002bf4:	2b08      	cmp	r3, #8
 8002bf6:	f200 80a1 	bhi.w	8002d3c <HAL_RCC_GetSysClockFreq+0x16c>
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d002      	beq.n	8002c04 <HAL_RCC_GetSysClockFreq+0x34>
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	d003      	beq.n	8002c0a <HAL_RCC_GetSysClockFreq+0x3a>
 8002c02:	e09b      	b.n	8002d3c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c04:	4b53      	ldr	r3, [pc, #332]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c06:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c08:	e09b      	b.n	8002d42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c0a:	4b53      	ldr	r3, [pc, #332]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c0e:	e098      	b.n	8002d42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c10:	4b4f      	ldr	r3, [pc, #316]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c18:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c1a:	4b4d      	ldr	r3, [pc, #308]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d028      	beq.n	8002c78 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c26:	4b4a      	ldr	r3, [pc, #296]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	099b      	lsrs	r3, r3, #6
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	623b      	str	r3, [r7, #32]
 8002c30:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c38:	2100      	movs	r1, #0
 8002c3a:	4b47      	ldr	r3, [pc, #284]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c3c:	fb03 f201 	mul.w	r2, r3, r1
 8002c40:	2300      	movs	r3, #0
 8002c42:	fb00 f303 	mul.w	r3, r0, r3
 8002c46:	4413      	add	r3, r2
 8002c48:	4a43      	ldr	r2, [pc, #268]	@ (8002d58 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c4a:	fba0 1202 	umull	r1, r2, r0, r2
 8002c4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c50:	460a      	mov	r2, r1
 8002c52:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002c54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c56:	4413      	add	r3, r2
 8002c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	61bb      	str	r3, [r7, #24]
 8002c60:	61fa      	str	r2, [r7, #28]
 8002c62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c66:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002c6a:	f7fd fab5 	bl	80001d8 <__aeabi_uldivmod>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	460b      	mov	r3, r1
 8002c72:	4613      	mov	r3, r2
 8002c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c76:	e053      	b.n	8002d20 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c78:	4b35      	ldr	r3, [pc, #212]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	099b      	lsrs	r3, r3, #6
 8002c7e:	2200      	movs	r2, #0
 8002c80:	613b      	str	r3, [r7, #16]
 8002c82:	617a      	str	r2, [r7, #20]
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002c8a:	f04f 0b00 	mov.w	fp, #0
 8002c8e:	4652      	mov	r2, sl
 8002c90:	465b      	mov	r3, fp
 8002c92:	f04f 0000 	mov.w	r0, #0
 8002c96:	f04f 0100 	mov.w	r1, #0
 8002c9a:	0159      	lsls	r1, r3, #5
 8002c9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ca0:	0150      	lsls	r0, r2, #5
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	ebb2 080a 	subs.w	r8, r2, sl
 8002caa:	eb63 090b 	sbc.w	r9, r3, fp
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002cba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002cbe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002cc2:	ebb2 0408 	subs.w	r4, r2, r8
 8002cc6:	eb63 0509 	sbc.w	r5, r3, r9
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	f04f 0300 	mov.w	r3, #0
 8002cd2:	00eb      	lsls	r3, r5, #3
 8002cd4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002cd8:	00e2      	lsls	r2, r4, #3
 8002cda:	4614      	mov	r4, r2
 8002cdc:	461d      	mov	r5, r3
 8002cde:	eb14 030a 	adds.w	r3, r4, sl
 8002ce2:	603b      	str	r3, [r7, #0]
 8002ce4:	eb45 030b 	adc.w	r3, r5, fp
 8002ce8:	607b      	str	r3, [r7, #4]
 8002cea:	f04f 0200 	mov.w	r2, #0
 8002cee:	f04f 0300 	mov.w	r3, #0
 8002cf2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002cf6:	4629      	mov	r1, r5
 8002cf8:	028b      	lsls	r3, r1, #10
 8002cfa:	4621      	mov	r1, r4
 8002cfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d00:	4621      	mov	r1, r4
 8002d02:	028a      	lsls	r2, r1, #10
 8002d04:	4610      	mov	r0, r2
 8002d06:	4619      	mov	r1, r3
 8002d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	60bb      	str	r3, [r7, #8]
 8002d0e:	60fa      	str	r2, [r7, #12]
 8002d10:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d14:	f7fd fa60 	bl	80001d8 <__aeabi_uldivmod>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d20:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	0c1b      	lsrs	r3, r3, #16
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002d30:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d38:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d3a:	e002      	b.n	8002d42 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d3c:	4b05      	ldr	r3, [pc, #20]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3740      	adds	r7, #64	@ 0x40
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d4e:	bf00      	nop
 8002d50:	40023800 	.word	0x40023800
 8002d54:	00f42400 	.word	0x00f42400
 8002d58:	017d7840 	.word	0x017d7840

08002d5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d60:	4b03      	ldr	r3, [pc, #12]	@ (8002d70 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d62:	681b      	ldr	r3, [r3, #0]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
 8002d6e:	bf00      	nop
 8002d70:	20000004 	.word	0x20000004

08002d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d78:	f7ff fff0 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	4b05      	ldr	r3, [pc, #20]	@ (8002d94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	0a9b      	lsrs	r3, r3, #10
 8002d84:	f003 0307 	and.w	r3, r3, #7
 8002d88:	4903      	ldr	r1, [pc, #12]	@ (8002d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d8a:	5ccb      	ldrb	r3, [r1, r3]
 8002d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40023800 	.word	0x40023800
 8002d98:	08007648 	.word	0x08007648

08002d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002da0:	f7ff ffdc 	bl	8002d5c <HAL_RCC_GetHCLKFreq>
 8002da4:	4602      	mov	r2, r0
 8002da6:	4b05      	ldr	r3, [pc, #20]	@ (8002dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	0b5b      	lsrs	r3, r3, #13
 8002dac:	f003 0307 	and.w	r3, r3, #7
 8002db0:	4903      	ldr	r1, [pc, #12]	@ (8002dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002db2:	5ccb      	ldrb	r3, [r1, r3]
 8002db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	08007648 	.word	0x08007648

08002dc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e07b      	b.n	8002ece <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d108      	bne.n	8002df0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002de6:	d009      	beq.n	8002dfc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
 8002dee:	e005      	b.n	8002dfc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d106      	bne.n	8002e1c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f7fe faee 	bl	80013f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2202      	movs	r2, #2
 8002e20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e32:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	695b      	ldr	r3, [r3, #20]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69db      	ldr	r3, [r3, #28]
 8002e72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a1b      	ldr	r3, [r3, #32]
 8002e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e80:	ea42 0103 	orr.w	r1, r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e88:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	430a      	orrs	r2, r1
 8002e92:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	0c1b      	lsrs	r3, r3, #16
 8002e9a:	f003 0104 	and.w	r1, r3, #4
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	f003 0210 	and.w	r2, r3, #16
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	69da      	ldr	r2, [r3, #28]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ebc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b088      	sub	sp, #32
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	60f8      	str	r0, [r7, #12]
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	603b      	str	r3, [r7, #0]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ee6:	f7fe fcb9 	bl	800185c <HAL_GetTick>
 8002eea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002eec:	88fb      	ldrh	r3, [r7, #6]
 8002eee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d001      	beq.n	8002f00 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002efc:	2302      	movs	r3, #2
 8002efe:	e12a      	b.n	8003156 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d002      	beq.n	8002f0c <HAL_SPI_Transmit+0x36>
 8002f06:	88fb      	ldrh	r3, [r7, #6]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e122      	b.n	8003156 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d101      	bne.n	8002f1e <HAL_SPI_Transmit+0x48>
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	e11b      	b.n	8003156 <HAL_SPI_Transmit+0x280>
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2203      	movs	r2, #3
 8002f2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	88fa      	ldrh	r2, [r7, #6]
 8002f3e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	88fa      	ldrh	r2, [r7, #6]
 8002f44:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f6c:	d10f      	bne.n	8002f8e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f98:	2b40      	cmp	r3, #64	@ 0x40
 8002f9a:	d007      	beq.n	8002fac <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002faa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002fb4:	d152      	bne.n	800305c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d002      	beq.n	8002fc4 <HAL_SPI_Transmit+0xee>
 8002fbe:	8b7b      	ldrh	r3, [r7, #26]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d145      	bne.n	8003050 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	881a      	ldrh	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd4:	1c9a      	adds	r2, r3, #2
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002fe8:	e032      	b.n	8003050 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d112      	bne.n	800301e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffc:	881a      	ldrh	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003008:	1c9a      	adds	r2, r3, #2
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003012:	b29b      	uxth	r3, r3
 8003014:	3b01      	subs	r3, #1
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800301c:	e018      	b.n	8003050 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800301e:	f7fe fc1d 	bl	800185c <HAL_GetTick>
 8003022:	4602      	mov	r2, r0
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	683a      	ldr	r2, [r7, #0]
 800302a:	429a      	cmp	r2, r3
 800302c:	d803      	bhi.n	8003036 <HAL_SPI_Transmit+0x160>
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003034:	d102      	bne.n	800303c <HAL_SPI_Transmit+0x166>
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d109      	bne.n	8003050 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e082      	b.n	8003156 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003054:	b29b      	uxth	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1c7      	bne.n	8002fea <HAL_SPI_Transmit+0x114>
 800305a:	e053      	b.n	8003104 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d002      	beq.n	800306a <HAL_SPI_Transmit+0x194>
 8003064:	8b7b      	ldrh	r3, [r7, #26]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d147      	bne.n	80030fa <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	330c      	adds	r3, #12
 8003074:	7812      	ldrb	r2, [r2, #0]
 8003076:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307c:	1c5a      	adds	r2, r3, #1
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003086:	b29b      	uxth	r3, r3
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003090:	e033      	b.n	80030fa <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b02      	cmp	r3, #2
 800309e:	d113      	bne.n	80030c8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	330c      	adds	r3, #12
 80030aa:	7812      	ldrb	r2, [r2, #0]
 80030ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b2:	1c5a      	adds	r2, r3, #1
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030bc:	b29b      	uxth	r3, r3
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80030c6:	e018      	b.n	80030fa <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030c8:	f7fe fbc8 	bl	800185c <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d803      	bhi.n	80030e0 <HAL_SPI_Transmit+0x20a>
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030de:	d102      	bne.n	80030e6 <HAL_SPI_Transmit+0x210>
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d109      	bne.n	80030fa <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e02d      	b.n	8003156 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030fe:	b29b      	uxth	r3, r3
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1c6      	bne.n	8003092 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003104:	69fa      	ldr	r2, [r7, #28]
 8003106:	6839      	ldr	r1, [r7, #0]
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f000 fa59 	bl	80035c0 <SPI_EndRxTxTransaction>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d002      	beq.n	800311a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2220      	movs	r2, #32
 8003118:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10a      	bne.n	8003138 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003122:	2300      	movs	r3, #0
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	617b      	str	r3, [r7, #20]
 8003136:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003154:	2300      	movs	r3, #0
  }
}
 8003156:	4618      	mov	r0, r3
 8003158:	3720      	adds	r7, #32
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b08a      	sub	sp, #40	@ 0x28
 8003162:	af00      	add	r7, sp, #0
 8003164:	60f8      	str	r0, [r7, #12]
 8003166:	60b9      	str	r1, [r7, #8]
 8003168:	607a      	str	r2, [r7, #4]
 800316a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800316c:	2301      	movs	r3, #1
 800316e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003170:	f7fe fb74 	bl	800185c <HAL_GetTick>
 8003174:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800317c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003184:	887b      	ldrh	r3, [r7, #2]
 8003186:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003188:	7ffb      	ldrb	r3, [r7, #31]
 800318a:	2b01      	cmp	r3, #1
 800318c:	d00c      	beq.n	80031a8 <HAL_SPI_TransmitReceive+0x4a>
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003194:	d106      	bne.n	80031a4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d102      	bne.n	80031a4 <HAL_SPI_TransmitReceive+0x46>
 800319e:	7ffb      	ldrb	r3, [r7, #31]
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d001      	beq.n	80031a8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80031a4:	2302      	movs	r3, #2
 80031a6:	e17f      	b.n	80034a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d005      	beq.n	80031ba <HAL_SPI_TransmitReceive+0x5c>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <HAL_SPI_TransmitReceive+0x5c>
 80031b4:	887b      	ldrh	r3, [r7, #2]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e174      	b.n	80034a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d101      	bne.n	80031cc <HAL_SPI_TransmitReceive+0x6e>
 80031c8:	2302      	movs	r3, #2
 80031ca:	e16d      	b.n	80034a8 <HAL_SPI_TransmitReceive+0x34a>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d003      	beq.n	80031e8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2205      	movs	r2, #5
 80031e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	887a      	ldrh	r2, [r7, #2]
 80031f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	887a      	ldrh	r2, [r7, #2]
 80031fe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	68ba      	ldr	r2, [r7, #8]
 8003204:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	887a      	ldrh	r2, [r7, #2]
 800320a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	887a      	ldrh	r2, [r7, #2]
 8003210:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2200      	movs	r2, #0
 8003216:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003228:	2b40      	cmp	r3, #64	@ 0x40
 800322a:	d007      	beq.n	800323c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800323a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003244:	d17e      	bne.n	8003344 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d002      	beq.n	8003254 <HAL_SPI_TransmitReceive+0xf6>
 800324e:	8afb      	ldrh	r3, [r7, #22]
 8003250:	2b01      	cmp	r3, #1
 8003252:	d16c      	bne.n	800332e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003258:	881a      	ldrh	r2, [r3, #0]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003264:	1c9a      	adds	r2, r3, #2
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003278:	e059      	b.n	800332e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b02      	cmp	r3, #2
 8003286:	d11b      	bne.n	80032c0 <HAL_SPI_TransmitReceive+0x162>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	d016      	beq.n	80032c0 <HAL_SPI_TransmitReceive+0x162>
 8003292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003294:	2b01      	cmp	r3, #1
 8003296:	d113      	bne.n	80032c0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329c:	881a      	ldrh	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a8:	1c9a      	adds	r2, r3, #2
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032bc:	2300      	movs	r3, #0
 80032be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d119      	bne.n	8003302 <HAL_SPI_TransmitReceive+0x1a4>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d014      	beq.n	8003302 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68da      	ldr	r2, [r3, #12]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e2:	b292      	uxth	r2, r2
 80032e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ea:	1c9a      	adds	r2, r3, #2
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	3b01      	subs	r3, #1
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80032fe:	2301      	movs	r3, #1
 8003300:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003302:	f7fe faab 	bl	800185c <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	6a3b      	ldr	r3, [r7, #32]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800330e:	429a      	cmp	r2, r3
 8003310:	d80d      	bhi.n	800332e <HAL_SPI_TransmitReceive+0x1d0>
 8003312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003318:	d009      	beq.n	800332e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e0bc      	b.n	80034a8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003332:	b29b      	uxth	r3, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1a0      	bne.n	800327a <HAL_SPI_TransmitReceive+0x11c>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d19b      	bne.n	800327a <HAL_SPI_TransmitReceive+0x11c>
 8003342:	e082      	b.n	800344a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d002      	beq.n	8003352 <HAL_SPI_TransmitReceive+0x1f4>
 800334c:	8afb      	ldrh	r3, [r7, #22]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d171      	bne.n	8003436 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	330c      	adds	r3, #12
 800335c:	7812      	ldrb	r2, [r2, #0]
 800335e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003364:	1c5a      	adds	r2, r3, #1
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800336e:	b29b      	uxth	r3, r3
 8003370:	3b01      	subs	r3, #1
 8003372:	b29a      	uxth	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003378:	e05d      	b.n	8003436 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b02      	cmp	r3, #2
 8003386:	d11c      	bne.n	80033c2 <HAL_SPI_TransmitReceive+0x264>
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800338c:	b29b      	uxth	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d017      	beq.n	80033c2 <HAL_SPI_TransmitReceive+0x264>
 8003392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003394:	2b01      	cmp	r3, #1
 8003396:	d114      	bne.n	80033c2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	330c      	adds	r3, #12
 80033a2:	7812      	ldrb	r2, [r2, #0]
 80033a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033aa:	1c5a      	adds	r2, r3, #1
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	3b01      	subs	r3, #1
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80033be:	2300      	movs	r3, #0
 80033c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d119      	bne.n	8003404 <HAL_SPI_TransmitReceive+0x2a6>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d014      	beq.n	8003404 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	68da      	ldr	r2, [r3, #12]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e4:	b2d2      	uxtb	r2, r2
 80033e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ec:	1c5a      	adds	r2, r3, #1
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003400:	2301      	movs	r3, #1
 8003402:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003404:	f7fe fa2a 	bl	800185c <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003410:	429a      	cmp	r2, r3
 8003412:	d803      	bhi.n	800341c <HAL_SPI_TransmitReceive+0x2be>
 8003414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800341a:	d102      	bne.n	8003422 <HAL_SPI_TransmitReceive+0x2c4>
 800341c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800341e:	2b00      	cmp	r3, #0
 8003420:	d109      	bne.n	8003436 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2201      	movs	r2, #1
 8003426:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2200      	movs	r2, #0
 800342e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e038      	b.n	80034a8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800343a:	b29b      	uxth	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d19c      	bne.n	800337a <HAL_SPI_TransmitReceive+0x21c>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003444:	b29b      	uxth	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d197      	bne.n	800337a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800344a:	6a3a      	ldr	r2, [r7, #32]
 800344c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 f8b6 	bl	80035c0 <SPI_EndRxTxTransaction>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d008      	beq.n	800346c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2220      	movs	r2, #32
 800345e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e01d      	b.n	80034a8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d10a      	bne.n	800348a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003474:	2300      	movs	r3, #0
 8003476:	613b      	str	r3, [r7, #16]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	613b      	str	r3, [r7, #16]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	613b      	str	r3, [r7, #16]
 8003488:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e000      	b.n	80034a8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80034a6:	2300      	movs	r3, #0
  }
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3728      	adds	r7, #40	@ 0x28
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b088      	sub	sp, #32
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	603b      	str	r3, [r7, #0]
 80034bc:	4613      	mov	r3, r2
 80034be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80034c0:	f7fe f9cc 	bl	800185c <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	4413      	add	r3, r2
 80034ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80034d0:	f7fe f9c4 	bl	800185c <HAL_GetTick>
 80034d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80034d6:	4b39      	ldr	r3, [pc, #228]	@ (80035bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	015b      	lsls	r3, r3, #5
 80034dc:	0d1b      	lsrs	r3, r3, #20
 80034de:	69fa      	ldr	r2, [r7, #28]
 80034e0:	fb02 f303 	mul.w	r3, r2, r3
 80034e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034e6:	e055      	b.n	8003594 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ee:	d051      	beq.n	8003594 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80034f0:	f7fe f9b4 	bl	800185c <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	69fa      	ldr	r2, [r7, #28]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d902      	bls.n	8003506 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d13d      	bne.n	8003582 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003514:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800351e:	d111      	bne.n	8003544 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003528:	d004      	beq.n	8003534 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003532:	d107      	bne.n	8003544 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003542:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003548:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800354c:	d10f      	bne.n	800356e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800355c:	601a      	str	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800356c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e018      	b.n	80035b4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d102      	bne.n	800358e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003588:	2300      	movs	r3, #0
 800358a:	61fb      	str	r3, [r7, #28]
 800358c:	e002      	b.n	8003594 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	3b01      	subs	r3, #1
 8003592:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	4013      	ands	r3, r2
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	bf0c      	ite	eq
 80035a4:	2301      	moveq	r3, #1
 80035a6:	2300      	movne	r3, #0
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	461a      	mov	r2, r3
 80035ac:	79fb      	ldrb	r3, [r7, #7]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d19a      	bne.n	80034e8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3720      	adds	r7, #32
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	20000004 	.word	0x20000004

080035c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af02      	add	r7, sp, #8
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	2201      	movs	r2, #1
 80035d4:	2102      	movs	r1, #2
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f7ff ff6a 	bl	80034b0 <SPI_WaitFlagStateUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d007      	beq.n	80035f2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035e6:	f043 0220 	orr.w	r2, r3, #32
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e032      	b.n	8003658 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80035f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003660 <SPI_EndRxTxTransaction+0xa0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a1b      	ldr	r2, [pc, #108]	@ (8003664 <SPI_EndRxTxTransaction+0xa4>)
 80035f8:	fba2 2303 	umull	r2, r3, r2, r3
 80035fc:	0d5b      	lsrs	r3, r3, #21
 80035fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003602:	fb02 f303 	mul.w	r3, r2, r3
 8003606:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003610:	d112      	bne.n	8003638 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2200      	movs	r2, #0
 800361a:	2180      	movs	r1, #128	@ 0x80
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f7ff ff47 	bl	80034b0 <SPI_WaitFlagStateUntilTimeout>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d016      	beq.n	8003656 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362c:	f043 0220 	orr.w	r2, r3, #32
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e00f      	b.n	8003658 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00a      	beq.n	8003654 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	3b01      	subs	r3, #1
 8003642:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800364e:	2b80      	cmp	r3, #128	@ 0x80
 8003650:	d0f2      	beq.n	8003638 <SPI_EndRxTxTransaction+0x78>
 8003652:	e000      	b.n	8003656 <SPI_EndRxTxTransaction+0x96>
        break;
 8003654:	bf00      	nop
  }

  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3718      	adds	r7, #24
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	20000004 	.word	0x20000004
 8003664:	165e9f81 	.word	0x165e9f81

08003668 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e042      	b.n	8003700 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d106      	bne.n	8003694 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7fd fefa 	bl	8001488 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2224      	movs	r2, #36	@ 0x24
 8003698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68da      	ldr	r2, [r3, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 fd25 	bl	80040fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	691a      	ldr	r2, [r3, #16]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	695a      	ldr	r2, [r3, #20]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68da      	ldr	r2, [r3, #12]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2220      	movs	r2, #32
 80036f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80036fe:	2300      	movs	r3, #0
}
 8003700:	4618      	mov	r0, r3
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b08c      	sub	sp, #48	@ 0x30
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	4613      	mov	r3, r2
 8003714:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b20      	cmp	r3, #32
 8003720:	d14a      	bne.n	80037b8 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d002      	beq.n	800372e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8003728:	88fb      	ldrh	r3, [r7, #6]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e043      	b.n	80037ba <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2201      	movs	r2, #1
 8003736:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800373e:	88fb      	ldrh	r3, [r7, #6]
 8003740:	461a      	mov	r2, r3
 8003742:	68b9      	ldr	r1, [r7, #8]
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f000 fb05 	bl	8003d54 <UART_Start_Receive_IT>
 800374a:	4603      	mov	r3, r0
 800374c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003750:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003754:	2b00      	cmp	r3, #0
 8003756:	d12c      	bne.n	80037b2 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375c:	2b01      	cmp	r3, #1
 800375e:	d125      	bne.n	80037ac <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003760:	2300      	movs	r3, #0
 8003762:	613b      	str	r3, [r7, #16]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	613b      	str	r3, [r7, #16]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	613b      	str	r3, [r7, #16]
 8003774:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	330c      	adds	r3, #12
 800377c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	e853 3f00 	ldrex	r3, [r3]
 8003784:	617b      	str	r3, [r7, #20]
   return(result);
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f043 0310 	orr.w	r3, r3, #16
 800378c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	330c      	adds	r3, #12
 8003794:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003796:	627a      	str	r2, [r7, #36]	@ 0x24
 8003798:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379a:	6a39      	ldr	r1, [r7, #32]
 800379c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800379e:	e841 2300 	strex	r3, r2, [r1]
 80037a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1e5      	bne.n	8003776 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 80037aa:	e002      	b.n	80037b2 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80037b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80037b6:	e000      	b.n	80037ba <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80037b8:	2302      	movs	r3, #2
  }
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3730      	adds	r7, #48	@ 0x30
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
	...

080037c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b0ba      	sub	sp, #232	@ 0xe8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80037f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037fa:	f003 030f 	and.w	r3, r3, #15
 80037fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003802:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10f      	bne.n	800382a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800380a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800380e:	f003 0320 	and.w	r3, r3, #32
 8003812:	2b00      	cmp	r3, #0
 8003814:	d009      	beq.n	800382a <HAL_UART_IRQHandler+0x66>
 8003816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800381a:	f003 0320 	and.w	r3, r3, #32
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 fbac 	bl	8003f80 <UART_Receive_IT>
      return;
 8003828:	e273      	b.n	8003d12 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800382a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 80de 	beq.w	80039f0 <HAL_UART_IRQHandler+0x22c>
 8003834:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	2b00      	cmp	r3, #0
 800383e:	d106      	bne.n	800384e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003844:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003848:	2b00      	cmp	r3, #0
 800384a:	f000 80d1 	beq.w	80039f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800384e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00b      	beq.n	8003872 <HAL_UART_IRQHandler+0xae>
 800385a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800385e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003862:	2b00      	cmp	r3, #0
 8003864:	d005      	beq.n	8003872 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386a:	f043 0201 	orr.w	r2, r3, #1
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003876:	f003 0304 	and.w	r3, r3, #4
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00b      	beq.n	8003896 <HAL_UART_IRQHandler+0xd2>
 800387e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003882:	f003 0301 	and.w	r3, r3, #1
 8003886:	2b00      	cmp	r3, #0
 8003888:	d005      	beq.n	8003896 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800388e:	f043 0202 	orr.w	r2, r3, #2
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00b      	beq.n	80038ba <HAL_UART_IRQHandler+0xf6>
 80038a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d005      	beq.n	80038ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b2:	f043 0204 	orr.w	r2, r3, #4
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80038ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038be:	f003 0308 	and.w	r3, r3, #8
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d011      	beq.n	80038ea <HAL_UART_IRQHandler+0x126>
 80038c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038ca:	f003 0320 	and.w	r3, r3, #32
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d105      	bne.n	80038de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80038d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d005      	beq.n	80038ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038e2:	f043 0208 	orr.w	r2, r3, #8
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f000 820a 	beq.w	8003d08 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038f8:	f003 0320 	and.w	r3, r3, #32
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d008      	beq.n	8003912 <HAL_UART_IRQHandler+0x14e>
 8003900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 fb37 	bl	8003f80 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800391c:	2b40      	cmp	r3, #64	@ 0x40
 800391e:	bf0c      	ite	eq
 8003920:	2301      	moveq	r3, #1
 8003922:	2300      	movne	r3, #0
 8003924:	b2db      	uxtb	r3, r3
 8003926:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	2b00      	cmp	r3, #0
 8003934:	d103      	bne.n	800393e <HAL_UART_IRQHandler+0x17a>
 8003936:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800393a:	2b00      	cmp	r3, #0
 800393c:	d04f      	beq.n	80039de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 fa42 	bl	8003dc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800394e:	2b40      	cmp	r3, #64	@ 0x40
 8003950:	d141      	bne.n	80039d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	3314      	adds	r3, #20
 8003958:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003960:	e853 3f00 	ldrex	r3, [r3]
 8003964:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003968:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800396c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003970:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	3314      	adds	r3, #20
 800397a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800397e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003982:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003986:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800398a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800398e:	e841 2300 	strex	r3, r2, [r1]
 8003992:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003996:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1d9      	bne.n	8003952 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d013      	beq.n	80039ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039aa:	4a8a      	ldr	r2, [pc, #552]	@ (8003bd4 <HAL_UART_IRQHandler+0x410>)
 80039ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7fe f9b2 	bl	8001d1c <HAL_DMA_Abort_IT>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d016      	beq.n	80039ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80039c8:	4610      	mov	r0, r2
 80039ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039cc:	e00e      	b.n	80039ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f9b6 	bl	8003d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039d4:	e00a      	b.n	80039ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f9b2 	bl	8003d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039dc:	e006      	b.n	80039ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f9ae 	bl	8003d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80039ea:	e18d      	b.n	8003d08 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039ec:	bf00      	nop
    return;
 80039ee:	e18b      	b.n	8003d08 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	f040 8167 	bne.w	8003cc8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80039fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039fe:	f003 0310 	and.w	r3, r3, #16
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f000 8160 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a0c:	f003 0310 	and.w	r3, r3, #16
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 8159 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a16:	2300      	movs	r3, #0
 8003a18:	60bb      	str	r3, [r7, #8]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	60bb      	str	r3, [r7, #8]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	60bb      	str	r3, [r7, #8]
 8003a2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a36:	2b40      	cmp	r3, #64	@ 0x40
 8003a38:	f040 80ce 	bne.w	8003bd8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003a48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 80a9 	beq.w	8003ba4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	f080 80a2 	bcs.w	8003ba4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a72:	f000 8088 	beq.w	8003b86 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	330c      	adds	r3, #12
 8003a7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a84:	e853 3f00 	ldrex	r3, [r3]
 8003a88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003a8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	330c      	adds	r3, #12
 8003a9e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003aa2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003aa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aaa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003aae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003ab2:	e841 2300 	strex	r3, r2, [r1]
 8003ab6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1d9      	bne.n	8003a76 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	3314      	adds	r3, #20
 8003ac8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003acc:	e853 3f00 	ldrex	r3, [r3]
 8003ad0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003ad2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ad4:	f023 0301 	bic.w	r3, r3, #1
 8003ad8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3314      	adds	r3, #20
 8003ae2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003ae6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003aea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003aee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003af2:	e841 2300 	strex	r3, r2, [r1]
 8003af6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003af8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1e1      	bne.n	8003ac2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	3314      	adds	r3, #20
 8003b04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b08:	e853 3f00 	ldrex	r3, [r3]
 8003b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003b0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	3314      	adds	r3, #20
 8003b1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003b22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003b24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003b28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b2a:	e841 2300 	strex	r3, r2, [r1]
 8003b2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003b30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1e3      	bne.n	8003afe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2220      	movs	r2, #32
 8003b3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	330c      	adds	r3, #12
 8003b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b4e:	e853 3f00 	ldrex	r3, [r3]
 8003b52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b56:	f023 0310 	bic.w	r3, r3, #16
 8003b5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	330c      	adds	r3, #12
 8003b64:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003b68:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b6a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b70:	e841 2300 	strex	r3, r2, [r1]
 8003b74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1e3      	bne.n	8003b44 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7fe f85b 	bl	8001c3c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2202      	movs	r2, #2
 8003b8a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	1ad3      	subs	r3, r2, r3
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7fd f991 	bl	8000ec4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003ba2:	e0b3      	b.n	8003d0c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ba8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003bac:	429a      	cmp	r2, r3
 8003bae:	f040 80ad 	bne.w	8003d0c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb6:	69db      	ldr	r3, [r3, #28]
 8003bb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bbc:	f040 80a6 	bne.w	8003d0c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003bca:	4619      	mov	r1, r3
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f7fd f979 	bl	8000ec4 <HAL_UARTEx_RxEventCallback>
      return;
 8003bd2:	e09b      	b.n	8003d0c <HAL_UART_IRQHandler+0x548>
 8003bd4:	08003e8f 	.word	0x08003e8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f000 808e 	beq.w	8003d10 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003bf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 8089 	beq.w	8003d10 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	330c      	adds	r3, #12
 8003c04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c08:	e853 3f00 	ldrex	r3, [r3]
 8003c0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	330c      	adds	r3, #12
 8003c1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003c22:	647a      	str	r2, [r7, #68]	@ 0x44
 8003c24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c2a:	e841 2300 	strex	r3, r2, [r1]
 8003c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1e3      	bne.n	8003bfe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	3314      	adds	r3, #20
 8003c3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c40:	e853 3f00 	ldrex	r3, [r3]
 8003c44:	623b      	str	r3, [r7, #32]
   return(result);
 8003c46:	6a3b      	ldr	r3, [r7, #32]
 8003c48:	f023 0301 	bic.w	r3, r3, #1
 8003c4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	3314      	adds	r3, #20
 8003c56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003c5a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c62:	e841 2300 	strex	r3, r2, [r1]
 8003c66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1e3      	bne.n	8003c36 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2220      	movs	r2, #32
 8003c72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	330c      	adds	r3, #12
 8003c82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	e853 3f00 	ldrex	r3, [r3]
 8003c8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f023 0310 	bic.w	r3, r3, #16
 8003c92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	330c      	adds	r3, #12
 8003c9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ca0:	61fa      	str	r2, [r7, #28]
 8003ca2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca4:	69b9      	ldr	r1, [r7, #24]
 8003ca6:	69fa      	ldr	r2, [r7, #28]
 8003ca8:	e841 2300 	strex	r3, r2, [r1]
 8003cac:	617b      	str	r3, [r7, #20]
   return(result);
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d1e3      	bne.n	8003c7c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003cba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7fd f8ff 	bl	8000ec4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003cc6:	e023      	b.n	8003d10 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ccc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d009      	beq.n	8003ce8 <HAL_UART_IRQHandler+0x524>
 8003cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d003      	beq.n	8003ce8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 f8e5 	bl	8003eb0 <UART_Transmit_IT>
    return;
 8003ce6:	e014      	b.n	8003d12 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00e      	beq.n	8003d12 <HAL_UART_IRQHandler+0x54e>
 8003cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d008      	beq.n	8003d12 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f000 f925 	bl	8003f50 <UART_EndTransmit_IT>
    return;
 8003d06:	e004      	b.n	8003d12 <HAL_UART_IRQHandler+0x54e>
    return;
 8003d08:	bf00      	nop
 8003d0a:	e002      	b.n	8003d12 <HAL_UART_IRQHandler+0x54e>
      return;
 8003d0c:	bf00      	nop
 8003d0e:	e000      	b.n	8003d12 <HAL_UART_IRQHandler+0x54e>
      return;
 8003d10:	bf00      	nop
  }
}
 8003d12:	37e8      	adds	r7, #232	@ 0xe8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b085      	sub	sp, #20
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	68ba      	ldr	r2, [r7, #8]
 8003d66:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	88fa      	ldrh	r2, [r7, #6]
 8003d6c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	88fa      	ldrh	r2, [r7, #6]
 8003d72:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2222      	movs	r2, #34	@ 0x22
 8003d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d007      	beq.n	8003d9a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	68da      	ldr	r2, [r3, #12]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d98:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695a      	ldr	r2, [r3, #20]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f042 0201 	orr.w	r2, r2, #1
 8003da8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68da      	ldr	r2, [r3, #12]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f042 0220 	orr.w	r2, r2, #32
 8003db8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b095      	sub	sp, #84	@ 0x54
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	330c      	adds	r3, #12
 8003dd6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dda:	e853 3f00 	ldrex	r3, [r3]
 8003dde:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	330c      	adds	r3, #12
 8003dee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003df0:	643a      	str	r2, [r7, #64]	@ 0x40
 8003df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003df6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003df8:	e841 2300 	strex	r3, r2, [r1]
 8003dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1e5      	bne.n	8003dd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	3314      	adds	r3, #20
 8003e0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0c:	6a3b      	ldr	r3, [r7, #32]
 8003e0e:	e853 3f00 	ldrex	r3, [r3]
 8003e12:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	f023 0301 	bic.w	r3, r3, #1
 8003e1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	3314      	adds	r3, #20
 8003e22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e2c:	e841 2300 	strex	r3, r2, [r1]
 8003e30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1e5      	bne.n	8003e04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d119      	bne.n	8003e74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	330c      	adds	r3, #12
 8003e46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	e853 3f00 	ldrex	r3, [r3]
 8003e4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	f023 0310 	bic.w	r3, r3, #16
 8003e56:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	330c      	adds	r3, #12
 8003e5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e60:	61ba      	str	r2, [r7, #24]
 8003e62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e64:	6979      	ldr	r1, [r7, #20]
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	e841 2300 	strex	r3, r2, [r1]
 8003e6c:	613b      	str	r3, [r7, #16]
   return(result);
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1e5      	bne.n	8003e40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2220      	movs	r2, #32
 8003e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e82:	bf00      	nop
 8003e84:	3754      	adds	r7, #84	@ 0x54
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b084      	sub	sp, #16
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f7ff ff4c 	bl	8003d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ea8:	bf00      	nop
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	2b21      	cmp	r3, #33	@ 0x21
 8003ec2:	d13e      	bne.n	8003f42 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ecc:	d114      	bne.n	8003ef8 <UART_Transmit_IT+0x48>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d110      	bne.n	8003ef8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	881b      	ldrh	r3, [r3, #0]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003eea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	1c9a      	adds	r2, r3, #2
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	621a      	str	r2, [r3, #32]
 8003ef6:	e008      	b.n	8003f0a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	1c59      	adds	r1, r3, #1
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6211      	str	r1, [r2, #32]
 8003f02:	781a      	ldrb	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	3b01      	subs	r3, #1
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	4619      	mov	r1, r3
 8003f18:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10f      	bne.n	8003f3e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68da      	ldr	r2, [r3, #12]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f2c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f3c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e000      	b.n	8003f44 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003f42:	2302      	movs	r3, #2
  }
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3714      	adds	r7, #20
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f66:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2220      	movs	r2, #32
 8003f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f7ff fed1 	bl	8003d18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3708      	adds	r7, #8
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b08c      	sub	sp, #48	@ 0x30
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b22      	cmp	r3, #34	@ 0x22
 8003f9a:	f040 80aa 	bne.w	80040f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fa6:	d115      	bne.n	8003fd4 <UART_Receive_IT+0x54>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d111      	bne.n	8003fd4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fcc:	1c9a      	adds	r2, r3, #2
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fd2:	e024      	b.n	800401e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fe2:	d007      	beq.n	8003ff4 <UART_Receive_IT+0x74>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10a      	bne.n	8004002 <UART_Receive_IT+0x82>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d106      	bne.n	8004002 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ffe:	701a      	strb	r2, [r3, #0]
 8004000:	e008      	b.n	8004014 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	b2db      	uxtb	r3, r3
 800400a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800400e:	b2da      	uxtb	r2, r3
 8004010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004012:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004018:	1c5a      	adds	r2, r3, #1
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004022:	b29b      	uxth	r3, r3
 8004024:	3b01      	subs	r3, #1
 8004026:	b29b      	uxth	r3, r3
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	4619      	mov	r1, r3
 800402c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800402e:	2b00      	cmp	r3, #0
 8004030:	d15d      	bne.n	80040ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68da      	ldr	r2, [r3, #12]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f022 0220 	bic.w	r2, r2, #32
 8004040:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68da      	ldr	r2, [r3, #12]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004050:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	695a      	ldr	r2, [r3, #20]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 0201 	bic.w	r2, r2, #1
 8004060:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2220      	movs	r2, #32
 8004066:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004074:	2b01      	cmp	r3, #1
 8004076:	d135      	bne.n	80040e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	330c      	adds	r3, #12
 8004084:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	e853 3f00 	ldrex	r3, [r3]
 800408c:	613b      	str	r3, [r7, #16]
   return(result);
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	f023 0310 	bic.w	r3, r3, #16
 8004094:	627b      	str	r3, [r7, #36]	@ 0x24
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	330c      	adds	r3, #12
 800409c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800409e:	623a      	str	r2, [r7, #32]
 80040a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a2:	69f9      	ldr	r1, [r7, #28]
 80040a4:	6a3a      	ldr	r2, [r7, #32]
 80040a6:	e841 2300 	strex	r3, r2, [r1]
 80040aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1e5      	bne.n	800407e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0310 	and.w	r3, r3, #16
 80040bc:	2b10      	cmp	r3, #16
 80040be:	d10a      	bne.n	80040d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040c0:	2300      	movs	r3, #0
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	60fb      	str	r3, [r7, #12]
 80040d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040da:	4619      	mov	r1, r3
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f7fc fef1 	bl	8000ec4 <HAL_UARTEx_RxEventCallback>
 80040e2:	e002      	b.n	80040ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff fe21 	bl	8003d2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80040ea:	2300      	movs	r3, #0
 80040ec:	e002      	b.n	80040f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80040ee:	2300      	movs	r3, #0
 80040f0:	e000      	b.n	80040f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040f2:	2302      	movs	r3, #2
  }
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3730      	adds	r7, #48	@ 0x30
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004100:	b0c0      	sub	sp, #256	@ 0x100
 8004102:	af00      	add	r7, sp, #0
 8004104:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004118:	68d9      	ldr	r1, [r3, #12]
 800411a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	ea40 0301 	orr.w	r3, r0, r1
 8004124:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800412a:	689a      	ldr	r2, [r3, #8]
 800412c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	431a      	orrs	r2, r3
 8004134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	431a      	orrs	r2, r3
 800413c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004154:	f021 010c 	bic.w	r1, r1, #12
 8004158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004162:	430b      	orrs	r3, r1
 8004164:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004176:	6999      	ldr	r1, [r3, #24]
 8004178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	ea40 0301 	orr.w	r3, r0, r1
 8004182:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	4b8f      	ldr	r3, [pc, #572]	@ (80043c8 <UART_SetConfig+0x2cc>)
 800418c:	429a      	cmp	r2, r3
 800418e:	d005      	beq.n	800419c <UART_SetConfig+0xa0>
 8004190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	4b8d      	ldr	r3, [pc, #564]	@ (80043cc <UART_SetConfig+0x2d0>)
 8004198:	429a      	cmp	r2, r3
 800419a:	d104      	bne.n	80041a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800419c:	f7fe fdfe 	bl	8002d9c <HAL_RCC_GetPCLK2Freq>
 80041a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80041a4:	e003      	b.n	80041ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80041a6:	f7fe fde5 	bl	8002d74 <HAL_RCC_GetPCLK1Freq>
 80041aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041b8:	f040 810c 	bne.w	80043d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041c0:	2200      	movs	r2, #0
 80041c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80041c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80041ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80041ce:	4622      	mov	r2, r4
 80041d0:	462b      	mov	r3, r5
 80041d2:	1891      	adds	r1, r2, r2
 80041d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80041d6:	415b      	adcs	r3, r3
 80041d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80041da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80041de:	4621      	mov	r1, r4
 80041e0:	eb12 0801 	adds.w	r8, r2, r1
 80041e4:	4629      	mov	r1, r5
 80041e6:	eb43 0901 	adc.w	r9, r3, r1
 80041ea:	f04f 0200 	mov.w	r2, #0
 80041ee:	f04f 0300 	mov.w	r3, #0
 80041f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041fe:	4690      	mov	r8, r2
 8004200:	4699      	mov	r9, r3
 8004202:	4623      	mov	r3, r4
 8004204:	eb18 0303 	adds.w	r3, r8, r3
 8004208:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800420c:	462b      	mov	r3, r5
 800420e:	eb49 0303 	adc.w	r3, r9, r3
 8004212:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004222:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004226:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800422a:	460b      	mov	r3, r1
 800422c:	18db      	adds	r3, r3, r3
 800422e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004230:	4613      	mov	r3, r2
 8004232:	eb42 0303 	adc.w	r3, r2, r3
 8004236:	657b      	str	r3, [r7, #84]	@ 0x54
 8004238:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800423c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004240:	f7fb ffca 	bl	80001d8 <__aeabi_uldivmod>
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	4b61      	ldr	r3, [pc, #388]	@ (80043d0 <UART_SetConfig+0x2d4>)
 800424a:	fba3 2302 	umull	r2, r3, r3, r2
 800424e:	095b      	lsrs	r3, r3, #5
 8004250:	011c      	lsls	r4, r3, #4
 8004252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004256:	2200      	movs	r2, #0
 8004258:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800425c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004260:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004264:	4642      	mov	r2, r8
 8004266:	464b      	mov	r3, r9
 8004268:	1891      	adds	r1, r2, r2
 800426a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800426c:	415b      	adcs	r3, r3
 800426e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004270:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004274:	4641      	mov	r1, r8
 8004276:	eb12 0a01 	adds.w	sl, r2, r1
 800427a:	4649      	mov	r1, r9
 800427c:	eb43 0b01 	adc.w	fp, r3, r1
 8004280:	f04f 0200 	mov.w	r2, #0
 8004284:	f04f 0300 	mov.w	r3, #0
 8004288:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800428c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004290:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004294:	4692      	mov	sl, r2
 8004296:	469b      	mov	fp, r3
 8004298:	4643      	mov	r3, r8
 800429a:	eb1a 0303 	adds.w	r3, sl, r3
 800429e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042a2:	464b      	mov	r3, r9
 80042a4:	eb4b 0303 	adc.w	r3, fp, r3
 80042a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80042bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80042c0:	460b      	mov	r3, r1
 80042c2:	18db      	adds	r3, r3, r3
 80042c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80042c6:	4613      	mov	r3, r2
 80042c8:	eb42 0303 	adc.w	r3, r2, r3
 80042cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80042ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80042d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80042d6:	f7fb ff7f 	bl	80001d8 <__aeabi_uldivmod>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	4611      	mov	r1, r2
 80042e0:	4b3b      	ldr	r3, [pc, #236]	@ (80043d0 <UART_SetConfig+0x2d4>)
 80042e2:	fba3 2301 	umull	r2, r3, r3, r1
 80042e6:	095b      	lsrs	r3, r3, #5
 80042e8:	2264      	movs	r2, #100	@ 0x64
 80042ea:	fb02 f303 	mul.w	r3, r2, r3
 80042ee:	1acb      	subs	r3, r1, r3
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80042f6:	4b36      	ldr	r3, [pc, #216]	@ (80043d0 <UART_SetConfig+0x2d4>)
 80042f8:	fba3 2302 	umull	r2, r3, r3, r2
 80042fc:	095b      	lsrs	r3, r3, #5
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004304:	441c      	add	r4, r3
 8004306:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800430a:	2200      	movs	r2, #0
 800430c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004310:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004314:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004318:	4642      	mov	r2, r8
 800431a:	464b      	mov	r3, r9
 800431c:	1891      	adds	r1, r2, r2
 800431e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004320:	415b      	adcs	r3, r3
 8004322:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004324:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004328:	4641      	mov	r1, r8
 800432a:	1851      	adds	r1, r2, r1
 800432c:	6339      	str	r1, [r7, #48]	@ 0x30
 800432e:	4649      	mov	r1, r9
 8004330:	414b      	adcs	r3, r1
 8004332:	637b      	str	r3, [r7, #52]	@ 0x34
 8004334:	f04f 0200 	mov.w	r2, #0
 8004338:	f04f 0300 	mov.w	r3, #0
 800433c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004340:	4659      	mov	r1, fp
 8004342:	00cb      	lsls	r3, r1, #3
 8004344:	4651      	mov	r1, sl
 8004346:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800434a:	4651      	mov	r1, sl
 800434c:	00ca      	lsls	r2, r1, #3
 800434e:	4610      	mov	r0, r2
 8004350:	4619      	mov	r1, r3
 8004352:	4603      	mov	r3, r0
 8004354:	4642      	mov	r2, r8
 8004356:	189b      	adds	r3, r3, r2
 8004358:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800435c:	464b      	mov	r3, r9
 800435e:	460a      	mov	r2, r1
 8004360:	eb42 0303 	adc.w	r3, r2, r3
 8004364:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004374:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004378:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800437c:	460b      	mov	r3, r1
 800437e:	18db      	adds	r3, r3, r3
 8004380:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004382:	4613      	mov	r3, r2
 8004384:	eb42 0303 	adc.w	r3, r2, r3
 8004388:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800438a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800438e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004392:	f7fb ff21 	bl	80001d8 <__aeabi_uldivmod>
 8004396:	4602      	mov	r2, r0
 8004398:	460b      	mov	r3, r1
 800439a:	4b0d      	ldr	r3, [pc, #52]	@ (80043d0 <UART_SetConfig+0x2d4>)
 800439c:	fba3 1302 	umull	r1, r3, r3, r2
 80043a0:	095b      	lsrs	r3, r3, #5
 80043a2:	2164      	movs	r1, #100	@ 0x64
 80043a4:	fb01 f303 	mul.w	r3, r1, r3
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	00db      	lsls	r3, r3, #3
 80043ac:	3332      	adds	r3, #50	@ 0x32
 80043ae:	4a08      	ldr	r2, [pc, #32]	@ (80043d0 <UART_SetConfig+0x2d4>)
 80043b0:	fba2 2303 	umull	r2, r3, r2, r3
 80043b4:	095b      	lsrs	r3, r3, #5
 80043b6:	f003 0207 	and.w	r2, r3, #7
 80043ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4422      	add	r2, r4
 80043c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80043c4:	e106      	b.n	80045d4 <UART_SetConfig+0x4d8>
 80043c6:	bf00      	nop
 80043c8:	40011000 	.word	0x40011000
 80043cc:	40011400 	.word	0x40011400
 80043d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043d8:	2200      	movs	r2, #0
 80043da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80043de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80043e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80043e6:	4642      	mov	r2, r8
 80043e8:	464b      	mov	r3, r9
 80043ea:	1891      	adds	r1, r2, r2
 80043ec:	6239      	str	r1, [r7, #32]
 80043ee:	415b      	adcs	r3, r3
 80043f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80043f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043f6:	4641      	mov	r1, r8
 80043f8:	1854      	adds	r4, r2, r1
 80043fa:	4649      	mov	r1, r9
 80043fc:	eb43 0501 	adc.w	r5, r3, r1
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	f04f 0300 	mov.w	r3, #0
 8004408:	00eb      	lsls	r3, r5, #3
 800440a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800440e:	00e2      	lsls	r2, r4, #3
 8004410:	4614      	mov	r4, r2
 8004412:	461d      	mov	r5, r3
 8004414:	4643      	mov	r3, r8
 8004416:	18e3      	adds	r3, r4, r3
 8004418:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800441c:	464b      	mov	r3, r9
 800441e:	eb45 0303 	adc.w	r3, r5, r3
 8004422:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004432:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004436:	f04f 0200 	mov.w	r2, #0
 800443a:	f04f 0300 	mov.w	r3, #0
 800443e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004442:	4629      	mov	r1, r5
 8004444:	008b      	lsls	r3, r1, #2
 8004446:	4621      	mov	r1, r4
 8004448:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800444c:	4621      	mov	r1, r4
 800444e:	008a      	lsls	r2, r1, #2
 8004450:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004454:	f7fb fec0 	bl	80001d8 <__aeabi_uldivmod>
 8004458:	4602      	mov	r2, r0
 800445a:	460b      	mov	r3, r1
 800445c:	4b60      	ldr	r3, [pc, #384]	@ (80045e0 <UART_SetConfig+0x4e4>)
 800445e:	fba3 2302 	umull	r2, r3, r3, r2
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	011c      	lsls	r4, r3, #4
 8004466:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800446a:	2200      	movs	r2, #0
 800446c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004470:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004474:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004478:	4642      	mov	r2, r8
 800447a:	464b      	mov	r3, r9
 800447c:	1891      	adds	r1, r2, r2
 800447e:	61b9      	str	r1, [r7, #24]
 8004480:	415b      	adcs	r3, r3
 8004482:	61fb      	str	r3, [r7, #28]
 8004484:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004488:	4641      	mov	r1, r8
 800448a:	1851      	adds	r1, r2, r1
 800448c:	6139      	str	r1, [r7, #16]
 800448e:	4649      	mov	r1, r9
 8004490:	414b      	adcs	r3, r1
 8004492:	617b      	str	r3, [r7, #20]
 8004494:	f04f 0200 	mov.w	r2, #0
 8004498:	f04f 0300 	mov.w	r3, #0
 800449c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044a0:	4659      	mov	r1, fp
 80044a2:	00cb      	lsls	r3, r1, #3
 80044a4:	4651      	mov	r1, sl
 80044a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044aa:	4651      	mov	r1, sl
 80044ac:	00ca      	lsls	r2, r1, #3
 80044ae:	4610      	mov	r0, r2
 80044b0:	4619      	mov	r1, r3
 80044b2:	4603      	mov	r3, r0
 80044b4:	4642      	mov	r2, r8
 80044b6:	189b      	adds	r3, r3, r2
 80044b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80044bc:	464b      	mov	r3, r9
 80044be:	460a      	mov	r2, r1
 80044c0:	eb42 0303 	adc.w	r3, r2, r3
 80044c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80044c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80044d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	f04f 0300 	mov.w	r3, #0
 80044dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80044e0:	4649      	mov	r1, r9
 80044e2:	008b      	lsls	r3, r1, #2
 80044e4:	4641      	mov	r1, r8
 80044e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044ea:	4641      	mov	r1, r8
 80044ec:	008a      	lsls	r2, r1, #2
 80044ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80044f2:	f7fb fe71 	bl	80001d8 <__aeabi_uldivmod>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	4611      	mov	r1, r2
 80044fc:	4b38      	ldr	r3, [pc, #224]	@ (80045e0 <UART_SetConfig+0x4e4>)
 80044fe:	fba3 2301 	umull	r2, r3, r3, r1
 8004502:	095b      	lsrs	r3, r3, #5
 8004504:	2264      	movs	r2, #100	@ 0x64
 8004506:	fb02 f303 	mul.w	r3, r2, r3
 800450a:	1acb      	subs	r3, r1, r3
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	3332      	adds	r3, #50	@ 0x32
 8004510:	4a33      	ldr	r2, [pc, #204]	@ (80045e0 <UART_SetConfig+0x4e4>)
 8004512:	fba2 2303 	umull	r2, r3, r2, r3
 8004516:	095b      	lsrs	r3, r3, #5
 8004518:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800451c:	441c      	add	r4, r3
 800451e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004522:	2200      	movs	r2, #0
 8004524:	673b      	str	r3, [r7, #112]	@ 0x70
 8004526:	677a      	str	r2, [r7, #116]	@ 0x74
 8004528:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800452c:	4642      	mov	r2, r8
 800452e:	464b      	mov	r3, r9
 8004530:	1891      	adds	r1, r2, r2
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	415b      	adcs	r3, r3
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800453c:	4641      	mov	r1, r8
 800453e:	1851      	adds	r1, r2, r1
 8004540:	6039      	str	r1, [r7, #0]
 8004542:	4649      	mov	r1, r9
 8004544:	414b      	adcs	r3, r1
 8004546:	607b      	str	r3, [r7, #4]
 8004548:	f04f 0200 	mov.w	r2, #0
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004554:	4659      	mov	r1, fp
 8004556:	00cb      	lsls	r3, r1, #3
 8004558:	4651      	mov	r1, sl
 800455a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800455e:	4651      	mov	r1, sl
 8004560:	00ca      	lsls	r2, r1, #3
 8004562:	4610      	mov	r0, r2
 8004564:	4619      	mov	r1, r3
 8004566:	4603      	mov	r3, r0
 8004568:	4642      	mov	r2, r8
 800456a:	189b      	adds	r3, r3, r2
 800456c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800456e:	464b      	mov	r3, r9
 8004570:	460a      	mov	r2, r1
 8004572:	eb42 0303 	adc.w	r3, r2, r3
 8004576:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	663b      	str	r3, [r7, #96]	@ 0x60
 8004582:	667a      	str	r2, [r7, #100]	@ 0x64
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004590:	4649      	mov	r1, r9
 8004592:	008b      	lsls	r3, r1, #2
 8004594:	4641      	mov	r1, r8
 8004596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800459a:	4641      	mov	r1, r8
 800459c:	008a      	lsls	r2, r1, #2
 800459e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80045a2:	f7fb fe19 	bl	80001d8 <__aeabi_uldivmod>
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	4b0d      	ldr	r3, [pc, #52]	@ (80045e0 <UART_SetConfig+0x4e4>)
 80045ac:	fba3 1302 	umull	r1, r3, r3, r2
 80045b0:	095b      	lsrs	r3, r3, #5
 80045b2:	2164      	movs	r1, #100	@ 0x64
 80045b4:	fb01 f303 	mul.w	r3, r1, r3
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	3332      	adds	r3, #50	@ 0x32
 80045be:	4a08      	ldr	r2, [pc, #32]	@ (80045e0 <UART_SetConfig+0x4e4>)
 80045c0:	fba2 2303 	umull	r2, r3, r2, r3
 80045c4:	095b      	lsrs	r3, r3, #5
 80045c6:	f003 020f 	and.w	r2, r3, #15
 80045ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4422      	add	r2, r4
 80045d2:	609a      	str	r2, [r3, #8]
}
 80045d4:	bf00      	nop
 80045d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80045da:	46bd      	mov	sp, r7
 80045dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045e0:	51eb851f 	.word	0x51eb851f

080045e4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80045e8:	4904      	ldr	r1, [pc, #16]	@ (80045fc <MX_FATFS_Init+0x18>)
 80045ea:	4805      	ldr	r0, [pc, #20]	@ (8004600 <MX_FATFS_Init+0x1c>)
 80045ec:	f002 feda 	bl	80073a4 <FATFS_LinkDriver>
 80045f0:	4603      	mov	r3, r0
 80045f2:	461a      	mov	r2, r3
 80045f4:	4b03      	ldr	r3, [pc, #12]	@ (8004604 <MX_FATFS_Init+0x20>)
 80045f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80045f8:	bf00      	nop
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	20002678 	.word	0x20002678
 8004600:	20000010 	.word	0x20000010
 8004604:	20002674 	.word	0x20002674

08004608 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800460c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800460e:	4618      	mov	r0, r3
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	4603      	mov	r3, r0
 8004620:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8004622:	79fb      	ldrb	r3, [r7, #7]
 8004624:	4618      	mov	r0, r3
 8004626:	f7fc f92f 	bl	8000888 <SD_disk_initialize>
 800462a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800462c:	4618      	mov	r0, r3
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	4603      	mov	r3, r0
 800463c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 800463e:	79fb      	ldrb	r3, [r7, #7]
 8004640:	4618      	mov	r0, r3
 8004642:	f7fc fa0d 	bl	8000a60 <SD_disk_status>
 8004646:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004648:	4618      	mov	r0, r3
 800464a:	3708      	adds	r7, #8
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	60b9      	str	r1, [r7, #8]
 8004658:	607a      	str	r2, [r7, #4]
 800465a:	603b      	str	r3, [r7, #0]
 800465c:	4603      	mov	r3, r0
 800465e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8004660:	7bf8      	ldrb	r0, [r7, #15]
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	68b9      	ldr	r1, [r7, #8]
 8004668:	f7fc fa10 	bl	8000a8c <SD_disk_read>
 800466c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800466e:	4618      	mov	r0, r3
 8004670:	3710      	adds	r7, #16
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b084      	sub	sp, #16
 800467a:	af00      	add	r7, sp, #0
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	603b      	str	r3, [r7, #0]
 8004682:	4603      	mov	r3, r0
 8004684:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8004686:	7bf8      	ldrb	r0, [r7, #15]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	68b9      	ldr	r1, [r7, #8]
 800468e:	f7fc fa67 	bl	8000b60 <SD_disk_write>
 8004692:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	4603      	mov	r3, r0
 80046a4:	603a      	str	r2, [r7, #0]
 80046a6:	71fb      	strb	r3, [r7, #7]
 80046a8:	460b      	mov	r3, r1
 80046aa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 80046ac:	79b9      	ldrb	r1, [r7, #6]
 80046ae:	79fb      	ldrb	r3, [r7, #7]
 80046b0:	683a      	ldr	r2, [r7, #0]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7fc fad8 	bl	8000c68 <SD_disk_ioctl>
 80046b8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3708      	adds	r7, #8
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80046ce:	79fb      	ldrb	r3, [r7, #7]
 80046d0:	4a08      	ldr	r2, [pc, #32]	@ (80046f4 <disk_status+0x30>)
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	4413      	add	r3, r2
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	79fa      	ldrb	r2, [r7, #7]
 80046dc:	4905      	ldr	r1, [pc, #20]	@ (80046f4 <disk_status+0x30>)
 80046de:	440a      	add	r2, r1
 80046e0:	7a12      	ldrb	r2, [r2, #8]
 80046e2:	4610      	mov	r0, r2
 80046e4:	4798      	blx	r3
 80046e6:	4603      	mov	r3, r0
 80046e8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80046ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	200028a4 	.word	0x200028a4

080046f8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	4603      	mov	r3, r0
 8004700:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004706:	79fb      	ldrb	r3, [r7, #7]
 8004708:	4a0e      	ldr	r2, [pc, #56]	@ (8004744 <disk_initialize+0x4c>)
 800470a:	5cd3      	ldrb	r3, [r2, r3]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d114      	bne.n	800473a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004710:	79fb      	ldrb	r3, [r7, #7]
 8004712:	4a0c      	ldr	r2, [pc, #48]	@ (8004744 <disk_initialize+0x4c>)
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	79fa      	ldrb	r2, [r7, #7]
 800471e:	4909      	ldr	r1, [pc, #36]	@ (8004744 <disk_initialize+0x4c>)
 8004720:	440a      	add	r2, r1
 8004722:	7a12      	ldrb	r2, [r2, #8]
 8004724:	4610      	mov	r0, r2
 8004726:	4798      	blx	r3
 8004728:	4603      	mov	r3, r0
 800472a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800472c:	7bfb      	ldrb	r3, [r7, #15]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d103      	bne.n	800473a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	4a03      	ldr	r2, [pc, #12]	@ (8004744 <disk_initialize+0x4c>)
 8004736:	2101      	movs	r1, #1
 8004738:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800473a:	7bfb      	ldrb	r3, [r7, #15]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3710      	adds	r7, #16
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	200028a4 	.word	0x200028a4

08004748 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004748:	b590      	push	{r4, r7, lr}
 800474a:	b087      	sub	sp, #28
 800474c:	af00      	add	r7, sp, #0
 800474e:	60b9      	str	r1, [r7, #8]
 8004750:	607a      	str	r2, [r7, #4]
 8004752:	603b      	str	r3, [r7, #0]
 8004754:	4603      	mov	r3, r0
 8004756:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	4a0a      	ldr	r2, [pc, #40]	@ (8004784 <disk_read+0x3c>)
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	4413      	add	r3, r2
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	689c      	ldr	r4, [r3, #8]
 8004764:	7bfb      	ldrb	r3, [r7, #15]
 8004766:	4a07      	ldr	r2, [pc, #28]	@ (8004784 <disk_read+0x3c>)
 8004768:	4413      	add	r3, r2
 800476a:	7a18      	ldrb	r0, [r3, #8]
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	68b9      	ldr	r1, [r7, #8]
 8004772:	47a0      	blx	r4
 8004774:	4603      	mov	r3, r0
 8004776:	75fb      	strb	r3, [r7, #23]
  return res;
 8004778:	7dfb      	ldrb	r3, [r7, #23]
}
 800477a:	4618      	mov	r0, r3
 800477c:	371c      	adds	r7, #28
 800477e:	46bd      	mov	sp, r7
 8004780:	bd90      	pop	{r4, r7, pc}
 8004782:	bf00      	nop
 8004784:	200028a4 	.word	0x200028a4

08004788 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8004788:	b590      	push	{r4, r7, lr}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60b9      	str	r1, [r7, #8]
 8004790:	607a      	str	r2, [r7, #4]
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	4603      	mov	r3, r0
 8004796:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8004798:	7bfb      	ldrb	r3, [r7, #15]
 800479a:	4a0a      	ldr	r2, [pc, #40]	@ (80047c4 <disk_write+0x3c>)
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	4413      	add	r3, r2
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	68dc      	ldr	r4, [r3, #12]
 80047a4:	7bfb      	ldrb	r3, [r7, #15]
 80047a6:	4a07      	ldr	r2, [pc, #28]	@ (80047c4 <disk_write+0x3c>)
 80047a8:	4413      	add	r3, r2
 80047aa:	7a18      	ldrb	r0, [r3, #8]
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	68b9      	ldr	r1, [r7, #8]
 80047b2:	47a0      	blx	r4
 80047b4:	4603      	mov	r3, r0
 80047b6:	75fb      	strb	r3, [r7, #23]
  return res;
 80047b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	371c      	adds	r7, #28
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd90      	pop	{r4, r7, pc}
 80047c2:	bf00      	nop
 80047c4:	200028a4 	.word	0x200028a4

080047c8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	4603      	mov	r3, r0
 80047d0:	603a      	str	r2, [r7, #0]
 80047d2:	71fb      	strb	r3, [r7, #7]
 80047d4:	460b      	mov	r3, r1
 80047d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80047d8:	79fb      	ldrb	r3, [r7, #7]
 80047da:	4a09      	ldr	r2, [pc, #36]	@ (8004800 <disk_ioctl+0x38>)
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	4413      	add	r3, r2
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	79fa      	ldrb	r2, [r7, #7]
 80047e6:	4906      	ldr	r1, [pc, #24]	@ (8004800 <disk_ioctl+0x38>)
 80047e8:	440a      	add	r2, r1
 80047ea:	7a10      	ldrb	r0, [r2, #8]
 80047ec:	79b9      	ldrb	r1, [r7, #6]
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	4798      	blx	r3
 80047f2:	4603      	mov	r3, r0
 80047f4:	73fb      	strb	r3, [r7, #15]
  return res;
 80047f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3710      	adds	r7, #16
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	200028a4 	.word	0x200028a4

08004804 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3301      	adds	r3, #1
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8004814:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004818:	021b      	lsls	r3, r3, #8
 800481a:	b21a      	sxth	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	b21b      	sxth	r3, r3
 8004822:	4313      	orrs	r3, r2
 8004824:	b21b      	sxth	r3, r3
 8004826:	81fb      	strh	r3, [r7, #14]
	return rv;
 8004828:	89fb      	ldrh	r3, [r7, #14]
}
 800482a:	4618      	mov	r0, r3
 800482c:	3714      	adds	r7, #20
 800482e:	46bd      	mov	sp, r7
 8004830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004834:	4770      	bx	lr

08004836 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8004836:	b480      	push	{r7}
 8004838:	b085      	sub	sp, #20
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	3303      	adds	r3, #3
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	021b      	lsls	r3, r3, #8
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	3202      	adds	r2, #2
 800484e:	7812      	ldrb	r2, [r2, #0]
 8004850:	4313      	orrs	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	021b      	lsls	r3, r3, #8
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	3201      	adds	r2, #1
 800485c:	7812      	ldrb	r2, [r2, #0]
 800485e:	4313      	orrs	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	021b      	lsls	r3, r3, #8
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	7812      	ldrb	r2, [r2, #0]
 800486a:	4313      	orrs	r3, r2
 800486c:	60fb      	str	r3, [r7, #12]
	return rv;
 800486e:	68fb      	ldr	r3, [r7, #12]
}
 8004870:	4618      	mov	r0, r3
 8004872:	3714      	adds	r7, #20
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	460b      	mov	r3, r1
 8004886:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	607a      	str	r2, [r7, #4]
 800488e:	887a      	ldrh	r2, [r7, #2]
 8004890:	b2d2      	uxtb	r2, r2
 8004892:	701a      	strb	r2, [r3, #0]
 8004894:	887b      	ldrh	r3, [r7, #2]
 8004896:	0a1b      	lsrs	r3, r3, #8
 8004898:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	1c5a      	adds	r2, r3, #1
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	887a      	ldrh	r2, [r7, #2]
 80048a2:	b2d2      	uxtb	r2, r2
 80048a4:	701a      	strb	r2, [r3, #0]
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
 80048ba:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	607a      	str	r2, [r7, #4]
 80048c2:	683a      	ldr	r2, [r7, #0]
 80048c4:	b2d2      	uxtb	r2, r2
 80048c6:	701a      	strb	r2, [r3, #0]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	0a1b      	lsrs	r3, r3, #8
 80048cc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	1c5a      	adds	r2, r3, #1
 80048d2:	607a      	str	r2, [r7, #4]
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	b2d2      	uxtb	r2, r2
 80048d8:	701a      	strb	r2, [r3, #0]
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	0a1b      	lsrs	r3, r3, #8
 80048de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	1c5a      	adds	r2, r3, #1
 80048e4:	607a      	str	r2, [r7, #4]
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	b2d2      	uxtb	r2, r2
 80048ea:	701a      	strb	r2, [r3, #0]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	0a1b      	lsrs	r3, r3, #8
 80048f0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	1c5a      	adds	r2, r3, #1
 80048f6:	607a      	str	r2, [r7, #4]
 80048f8:	683a      	ldr	r2, [r7, #0]
 80048fa:	b2d2      	uxtb	r2, r2
 80048fc:	701a      	strb	r2, [r3, #0]
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800490a:	b480      	push	{r7}
 800490c:	b087      	sub	sp, #28
 800490e:	af00      	add	r7, sp, #0
 8004910:	60f8      	str	r0, [r7, #12]
 8004912:	60b9      	str	r1, [r7, #8]
 8004914:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00d      	beq.n	8004940 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	1c53      	adds	r3, r2, #1
 8004928:	613b      	str	r3, [r7, #16]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	1c59      	adds	r1, r3, #1
 800492e:	6179      	str	r1, [r7, #20]
 8004930:	7812      	ldrb	r2, [r2, #0]
 8004932:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	3b01      	subs	r3, #1
 8004938:	607b      	str	r3, [r7, #4]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1f1      	bne.n	8004924 <mem_cpy+0x1a>
	}
}
 8004940:	bf00      	nop
 8004942:	371c      	adds	r7, #28
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr

0800494c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800494c:	b480      	push	{r7}
 800494e:	b087      	sub	sp, #28
 8004950:	af00      	add	r7, sp, #0
 8004952:	60f8      	str	r0, [r7, #12]
 8004954:	60b9      	str	r1, [r7, #8]
 8004956:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	1c5a      	adds	r2, r3, #1
 8004960:	617a      	str	r2, [r7, #20]
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	b2d2      	uxtb	r2, r2
 8004966:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	3b01      	subs	r3, #1
 800496c:	607b      	str	r3, [r7, #4]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d1f3      	bne.n	800495c <mem_set+0x10>
}
 8004974:	bf00      	nop
 8004976:	bf00      	nop
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr

08004982 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8004982:	b480      	push	{r7}
 8004984:	b089      	sub	sp, #36	@ 0x24
 8004986:	af00      	add	r7, sp, #0
 8004988:	60f8      	str	r0, [r7, #12]
 800498a:	60b9      	str	r1, [r7, #8]
 800498c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	61fb      	str	r3, [r7, #28]
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8004996:	2300      	movs	r3, #0
 8004998:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	61fa      	str	r2, [r7, #28]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	4619      	mov	r1, r3
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	1c5a      	adds	r2, r3, #1
 80049a8:	61ba      	str	r2, [r7, #24]
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	1acb      	subs	r3, r1, r3
 80049ae:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	3b01      	subs	r3, #1
 80049b4:	607b      	str	r3, [r7, #4]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <mem_cmp+0x40>
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d0eb      	beq.n	800499a <mem_cmp+0x18>

	return r;
 80049c2:	697b      	ldr	r3, [r7, #20]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3724      	adds	r7, #36	@ 0x24
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80049da:	e002      	b.n	80049e2 <chk_chr+0x12>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	3301      	adds	r3, #1
 80049e0:	607b      	str	r3, [r7, #4]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	781b      	ldrb	r3, [r3, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d005      	beq.n	80049f6 <chk_chr+0x26>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	461a      	mov	r2, r3
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d1f2      	bne.n	80049dc <chk_chr+0xc>
	return *str;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	781b      	ldrb	r3, [r3, #0]
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
	...

08004a08 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004a12:	2300      	movs	r3, #0
 8004a14:	60bb      	str	r3, [r7, #8]
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	e029      	b.n	8004a70 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8004a1c:	4a27      	ldr	r2, [pc, #156]	@ (8004abc <chk_lock+0xb4>)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	4413      	add	r3, r2
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d01d      	beq.n	8004a66 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004a2a:	4a24      	ldr	r2, [pc, #144]	@ (8004abc <chk_lock+0xb4>)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	4413      	add	r3, r2
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d116      	bne.n	8004a6a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8004a3c:	4a1f      	ldr	r2, [pc, #124]	@ (8004abc <chk_lock+0xb4>)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	4413      	add	r3, r2
 8004a44:	3304      	adds	r3, #4
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d10c      	bne.n	8004a6a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004a50:	4a1a      	ldr	r2, [pc, #104]	@ (8004abc <chk_lock+0xb4>)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	011b      	lsls	r3, r3, #4
 8004a56:	4413      	add	r3, r2
 8004a58:	3308      	adds	r3, #8
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d102      	bne.n	8004a6a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8004a64:	e007      	b.n	8004a76 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8004a66:	2301      	movs	r3, #1
 8004a68:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d9d2      	bls.n	8004a1c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d109      	bne.n	8004a90 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d102      	bne.n	8004a88 <chk_lock+0x80>
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d101      	bne.n	8004a8c <chk_lock+0x84>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	e010      	b.n	8004aae <chk_lock+0xa6>
 8004a8c:	2312      	movs	r3, #18
 8004a8e:	e00e      	b.n	8004aae <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d108      	bne.n	8004aa8 <chk_lock+0xa0>
 8004a96:	4a09      	ldr	r2, [pc, #36]	@ (8004abc <chk_lock+0xb4>)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	4413      	add	r3, r2
 8004a9e:	330c      	adds	r3, #12
 8004aa0:	881b      	ldrh	r3, [r3, #0]
 8004aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aa6:	d101      	bne.n	8004aac <chk_lock+0xa4>
 8004aa8:	2310      	movs	r3, #16
 8004aaa:	e000      	b.n	8004aae <chk_lock+0xa6>
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3714      	adds	r7, #20
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	20002684 	.word	0x20002684

08004ac0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	607b      	str	r3, [r7, #4]
 8004aca:	e002      	b.n	8004ad2 <enq_lock+0x12>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	607b      	str	r3, [r7, #4]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d806      	bhi.n	8004ae6 <enq_lock+0x26>
 8004ad8:	4a09      	ldr	r2, [pc, #36]	@ (8004b00 <enq_lock+0x40>)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	011b      	lsls	r3, r3, #4
 8004ade:	4413      	add	r3, r2
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1f2      	bne.n	8004acc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	bf14      	ite	ne
 8004aec:	2301      	movne	r3, #1
 8004aee:	2300      	moveq	r3, #0
 8004af0:	b2db      	uxtb	r3, r3
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	370c      	adds	r7, #12
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	20002684 	.word	0x20002684

08004b04 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004b0e:	2300      	movs	r3, #0
 8004b10:	60fb      	str	r3, [r7, #12]
 8004b12:	e01f      	b.n	8004b54 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8004b14:	4a41      	ldr	r2, [pc, #260]	@ (8004c1c <inc_lock+0x118>)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	4413      	add	r3, r2
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d113      	bne.n	8004b4e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8004b26:	4a3d      	ldr	r2, [pc, #244]	@ (8004c1c <inc_lock+0x118>)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	011b      	lsls	r3, r3, #4
 8004b2c:	4413      	add	r3, r2
 8004b2e:	3304      	adds	r3, #4
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d109      	bne.n	8004b4e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8004b3a:	4a38      	ldr	r2, [pc, #224]	@ (8004c1c <inc_lock+0x118>)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	011b      	lsls	r3, r3, #4
 8004b40:	4413      	add	r3, r2
 8004b42:	3308      	adds	r3, #8
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d006      	beq.n	8004b5c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	3301      	adds	r3, #1
 8004b52:	60fb      	str	r3, [r7, #12]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d9dc      	bls.n	8004b14 <inc_lock+0x10>
 8004b5a:	e000      	b.n	8004b5e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8004b5c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d132      	bne.n	8004bca <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004b64:	2300      	movs	r3, #0
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	e002      	b.n	8004b70 <inc_lock+0x6c>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d806      	bhi.n	8004b84 <inc_lock+0x80>
 8004b76:	4a29      	ldr	r2, [pc, #164]	@ (8004c1c <inc_lock+0x118>)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	011b      	lsls	r3, r3, #4
 8004b7c:	4413      	add	r3, r2
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1f2      	bne.n	8004b6a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d101      	bne.n	8004b8e <inc_lock+0x8a>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	e040      	b.n	8004c10 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	4922      	ldr	r1, [pc, #136]	@ (8004c1c <inc_lock+0x118>)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	011b      	lsls	r3, r3, #4
 8004b98:	440b      	add	r3, r1
 8004b9a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689a      	ldr	r2, [r3, #8]
 8004ba0:	491e      	ldr	r1, [pc, #120]	@ (8004c1c <inc_lock+0x118>)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	440b      	add	r3, r1
 8004ba8:	3304      	adds	r3, #4
 8004baa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	695a      	ldr	r2, [r3, #20]
 8004bb0:	491a      	ldr	r1, [pc, #104]	@ (8004c1c <inc_lock+0x118>)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	440b      	add	r3, r1
 8004bb8:	3308      	adds	r3, #8
 8004bba:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8004bbc:	4a17      	ldr	r2, [pc, #92]	@ (8004c1c <inc_lock+0x118>)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	4413      	add	r3, r2
 8004bc4:	330c      	adds	r3, #12
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d009      	beq.n	8004be4 <inc_lock+0xe0>
 8004bd0:	4a12      	ldr	r2, [pc, #72]	@ (8004c1c <inc_lock+0x118>)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	011b      	lsls	r3, r3, #4
 8004bd6:	4413      	add	r3, r2
 8004bd8:	330c      	adds	r3, #12
 8004bda:	881b      	ldrh	r3, [r3, #0]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <inc_lock+0xe0>
 8004be0:	2300      	movs	r3, #0
 8004be2:	e015      	b.n	8004c10 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d108      	bne.n	8004bfc <inc_lock+0xf8>
 8004bea:	4a0c      	ldr	r2, [pc, #48]	@ (8004c1c <inc_lock+0x118>)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	4413      	add	r3, r2
 8004bf2:	330c      	adds	r3, #12
 8004bf4:	881b      	ldrh	r3, [r3, #0]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	b29a      	uxth	r2, r3
 8004bfa:	e001      	b.n	8004c00 <inc_lock+0xfc>
 8004bfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c00:	4906      	ldr	r1, [pc, #24]	@ (8004c1c <inc_lock+0x118>)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	011b      	lsls	r3, r3, #4
 8004c06:	440b      	add	r3, r1
 8004c08:	330c      	adds	r3, #12
 8004c0a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	3301      	adds	r3, #1
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	20002684 	.word	0x20002684

08004c20 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	607b      	str	r3, [r7, #4]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d825      	bhi.n	8004c80 <dec_lock+0x60>
		n = Files[i].ctr;
 8004c34:	4a17      	ldr	r2, [pc, #92]	@ (8004c94 <dec_lock+0x74>)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	011b      	lsls	r3, r3, #4
 8004c3a:	4413      	add	r3, r2
 8004c3c:	330c      	adds	r3, #12
 8004c3e:	881b      	ldrh	r3, [r3, #0]
 8004c40:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8004c42:	89fb      	ldrh	r3, [r7, #14]
 8004c44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c48:	d101      	bne.n	8004c4e <dec_lock+0x2e>
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8004c4e:	89fb      	ldrh	r3, [r7, #14]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <dec_lock+0x3a>
 8004c54:	89fb      	ldrh	r3, [r7, #14]
 8004c56:	3b01      	subs	r3, #1
 8004c58:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004c5a:	4a0e      	ldr	r2, [pc, #56]	@ (8004c94 <dec_lock+0x74>)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	011b      	lsls	r3, r3, #4
 8004c60:	4413      	add	r3, r2
 8004c62:	330c      	adds	r3, #12
 8004c64:	89fa      	ldrh	r2, [r7, #14]
 8004c66:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004c68:	89fb      	ldrh	r3, [r7, #14]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d105      	bne.n	8004c7a <dec_lock+0x5a>
 8004c6e:	4a09      	ldr	r2, [pc, #36]	@ (8004c94 <dec_lock+0x74>)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	011b      	lsls	r3, r3, #4
 8004c74:	4413      	add	r3, r2
 8004c76:	2200      	movs	r2, #0
 8004c78:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	737b      	strb	r3, [r7, #13]
 8004c7e:	e001      	b.n	8004c84 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004c80:	2302      	movs	r3, #2
 8004c82:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8004c84:	7b7b      	ldrb	r3, [r7, #13]
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3714      	adds	r7, #20
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	20002684 	.word	0x20002684

08004c98 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	60fb      	str	r3, [r7, #12]
 8004ca4:	e010      	b.n	8004cc8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004ca6:	4a0d      	ldr	r2, [pc, #52]	@ (8004cdc <clear_lock+0x44>)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	4413      	add	r3, r2
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d105      	bne.n	8004cc2 <clear_lock+0x2a>
 8004cb6:	4a09      	ldr	r2, [pc, #36]	@ (8004cdc <clear_lock+0x44>)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	011b      	lsls	r3, r3, #4
 8004cbc:	4413      	add	r3, r2
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d9eb      	bls.n	8004ca6 <clear_lock+0xe>
	}
}
 8004cce:	bf00      	nop
 8004cd0:	bf00      	nop
 8004cd2:	3714      	adds	r7, #20
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	20002684 	.word	0x20002684

08004ce0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	78db      	ldrb	r3, [r3, #3]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d034      	beq.n	8004d5e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cf8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	7858      	ldrb	r0, [r3, #1]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004d04:	2301      	movs	r3, #1
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	f7ff fd3e 	bl	8004788 <disk_write>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <sync_window+0x38>
			res = FR_DISK_ERR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	73fb      	strb	r3, [r7, #15]
 8004d16:	e022      	b.n	8004d5e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	1ad2      	subs	r2, r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d217      	bcs.n	8004d5e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	789b      	ldrb	r3, [r3, #2]
 8004d32:	613b      	str	r3, [r7, #16]
 8004d34:	e010      	b.n	8004d58 <sync_window+0x78>
					wsect += fs->fsize;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	7858      	ldrb	r0, [r3, #1]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	f7ff fd1b 	bl	8004788 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	613b      	str	r3, [r7, #16]
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d8eb      	bhi.n	8004d36 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8004d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3718      	adds	r7, #24
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8004d72:	2300      	movs	r3, #0
 8004d74:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d01b      	beq.n	8004db8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f7ff ffad 	bl	8004ce0 <sync_window>
 8004d86:	4603      	mov	r3, r0
 8004d88:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004d8a:	7bfb      	ldrb	r3, [r7, #15]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d113      	bne.n	8004db8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	7858      	ldrb	r0, [r3, #1]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	f7ff fcd3 	bl	8004748 <disk_read>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d004      	beq.n	8004db2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004da8:	f04f 33ff 	mov.w	r3, #4294967295
 8004dac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	683a      	ldr	r2, [r7, #0]
 8004db6:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8004db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3710      	adds	r7, #16
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
	...

08004dc4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f7ff ff87 	bl	8004ce0 <sync_window>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004dd6:	7bfb      	ldrb	r3, [r7, #15]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d159      	bne.n	8004e90 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	2b03      	cmp	r3, #3
 8004de2:	d149      	bne.n	8004e78 <sync_fs+0xb4>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	791b      	ldrb	r3, [r3, #4]
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d145      	bne.n	8004e78 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	899b      	ldrh	r3, [r3, #12]
 8004df6:	461a      	mov	r2, r3
 8004df8:	2100      	movs	r1, #0
 8004dfa:	f7ff fda7 	bl	800494c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	3338      	adds	r3, #56	@ 0x38
 8004e02:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8004e06:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff fd36 	bl	800487c <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	3338      	adds	r3, #56	@ 0x38
 8004e14:	4921      	ldr	r1, [pc, #132]	@ (8004e9c <sync_fs+0xd8>)
 8004e16:	4618      	mov	r0, r3
 8004e18:	f7ff fd4b 	bl	80048b2 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	3338      	adds	r3, #56	@ 0x38
 8004e20:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8004e24:	491e      	ldr	r1, [pc, #120]	@ (8004ea0 <sync_fs+0xdc>)
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff fd43 	bl	80048b2 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	3338      	adds	r3, #56	@ 0x38
 8004e30:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	699b      	ldr	r3, [r3, #24]
 8004e38:	4619      	mov	r1, r3
 8004e3a:	4610      	mov	r0, r2
 8004e3c:	f7ff fd39 	bl	80048b2 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	3338      	adds	r3, #56	@ 0x38
 8004e44:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	4610      	mov	r0, r2
 8004e50:	f7ff fd2f 	bl	80048b2 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	7858      	ldrb	r0, [r3, #1]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	f7ff fc8b 	bl	8004788 <disk_write>
			fs->fsi_flag = 0;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	785b      	ldrb	r3, [r3, #1]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2100      	movs	r1, #0
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff fca1 	bl	80047c8 <disk_ioctl>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <sync_fs+0xcc>
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	41615252 	.word	0x41615252
 8004ea0:	61417272 	.word	0x61417272

08004ea4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	3b02      	subs	r3, #2
 8004eb2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	69db      	ldr	r3, [r3, #28]
 8004eb8:	3b02      	subs	r3, #2
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d301      	bcc.n	8004ec4 <clust2sect+0x20>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	e008      	b.n	8004ed6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	895b      	ldrh	r3, [r3, #10]
 8004ec8:	461a      	mov	r2, r3
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	fb03 f202 	mul.w	r2, r3, r2
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed4:	4413      	add	r3, r2
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr

08004ee2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b086      	sub	sp, #24
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	6078      	str	r0, [r7, #4]
 8004eea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d904      	bls.n	8004f02 <get_fat+0x20>
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	69db      	ldr	r3, [r3, #28]
 8004efc:	683a      	ldr	r2, [r7, #0]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d302      	bcc.n	8004f08 <get_fat+0x26>
		val = 1;	/* Internal error */
 8004f02:	2301      	movs	r3, #1
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	e0ba      	b.n	800507e <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8004f08:	f04f 33ff 	mov.w	r3, #4294967295
 8004f0c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	f000 8082 	beq.w	800501c <get_fat+0x13a>
 8004f18:	2b03      	cmp	r3, #3
 8004f1a:	f300 80a6 	bgt.w	800506a <get_fat+0x188>
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d002      	beq.n	8004f28 <get_fat+0x46>
 8004f22:	2b02      	cmp	r3, #2
 8004f24:	d055      	beq.n	8004fd2 <get_fat+0xf0>
 8004f26:	e0a0      	b.n	800506a <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	085b      	lsrs	r3, r3, #1
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	4413      	add	r3, r2
 8004f34:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	899b      	ldrh	r3, [r3, #12]
 8004f3e:	4619      	mov	r1, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f46:	4413      	add	r3, r2
 8004f48:	4619      	mov	r1, r3
 8004f4a:	6938      	ldr	r0, [r7, #16]
 8004f4c:	f7ff ff0c 	bl	8004d68 <move_window>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	f040 808c 	bne.w	8005070 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	1c5a      	adds	r2, r3, #1
 8004f5c:	60fa      	str	r2, [r7, #12]
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	8992      	ldrh	r2, [r2, #12]
 8004f62:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f66:	fb01 f202 	mul.w	r2, r1, r2
 8004f6a:	1a9b      	subs	r3, r3, r2
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	4413      	add	r3, r2
 8004f70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004f74:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	899b      	ldrh	r3, [r3, #12]
 8004f7e:	4619      	mov	r1, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f86:	4413      	add	r3, r2
 8004f88:	4619      	mov	r1, r3
 8004f8a:	6938      	ldr	r0, [r7, #16]
 8004f8c:	f7ff feec 	bl	8004d68 <move_window>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d16e      	bne.n	8005074 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	899b      	ldrh	r3, [r3, #12]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8004fa2:	fb01 f202 	mul.w	r2, r1, r2
 8004fa6:	1a9b      	subs	r3, r3, r2
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4413      	add	r3, r2
 8004fac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <get_fat+0xe6>
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	091b      	lsrs	r3, r3, #4
 8004fc6:	e002      	b.n	8004fce <get_fat+0xec>
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fce:	617b      	str	r3, [r7, #20]
			break;
 8004fd0:	e055      	b.n	800507e <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	899b      	ldrh	r3, [r3, #12]
 8004fda:	085b      	lsrs	r3, r3, #1
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	4619      	mov	r1, r3
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fe6:	4413      	add	r3, r2
 8004fe8:	4619      	mov	r1, r3
 8004fea:	6938      	ldr	r0, [r7, #16]
 8004fec:	f7ff febc 	bl	8004d68 <move_window>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d140      	bne.n	8005078 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	005b      	lsls	r3, r3, #1
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	8992      	ldrh	r2, [r2, #12]
 8005004:	fbb3 f0f2 	udiv	r0, r3, r2
 8005008:	fb00 f202 	mul.w	r2, r0, r2
 800500c:	1a9b      	subs	r3, r3, r2
 800500e:	440b      	add	r3, r1
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff fbf7 	bl	8004804 <ld_word>
 8005016:	4603      	mov	r3, r0
 8005018:	617b      	str	r3, [r7, #20]
			break;
 800501a:	e030      	b.n	800507e <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	899b      	ldrh	r3, [r3, #12]
 8005024:	089b      	lsrs	r3, r3, #2
 8005026:	b29b      	uxth	r3, r3
 8005028:	4619      	mov	r1, r3
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005030:	4413      	add	r3, r2
 8005032:	4619      	mov	r1, r3
 8005034:	6938      	ldr	r0, [r7, #16]
 8005036:	f7ff fe97 	bl	8004d68 <move_window>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d11d      	bne.n	800507c <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	8992      	ldrh	r2, [r2, #12]
 800504e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005052:	fb00 f202 	mul.w	r2, r0, r2
 8005056:	1a9b      	subs	r3, r3, r2
 8005058:	440b      	add	r3, r1
 800505a:	4618      	mov	r0, r3
 800505c:	f7ff fbeb 	bl	8004836 <ld_dword>
 8005060:	4603      	mov	r3, r0
 8005062:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005066:	617b      	str	r3, [r7, #20]
			break;
 8005068:	e009      	b.n	800507e <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800506a:	2301      	movs	r3, #1
 800506c:	617b      	str	r3, [r7, #20]
 800506e:	e006      	b.n	800507e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005070:	bf00      	nop
 8005072:	e004      	b.n	800507e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005074:	bf00      	nop
 8005076:	e002      	b.n	800507e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005078:	bf00      	nop
 800507a:	e000      	b.n	800507e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800507c:	bf00      	nop
		}
	}

	return val;
 800507e:	697b      	ldr	r3, [r7, #20]
}
 8005080:	4618      	mov	r0, r3
 8005082:	3718      	adds	r7, #24
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005088:	b590      	push	{r4, r7, lr}
 800508a:	b089      	sub	sp, #36	@ 0x24
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005094:	2302      	movs	r3, #2
 8005096:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	2b01      	cmp	r3, #1
 800509c:	f240 8109 	bls.w	80052b2 <put_fat+0x22a>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	69db      	ldr	r3, [r3, #28]
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	f080 8103 	bcs.w	80052b2 <put_fat+0x22a>
		switch (fs->fs_type) {
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	2b03      	cmp	r3, #3
 80050b2:	f000 80b6 	beq.w	8005222 <put_fat+0x19a>
 80050b6:	2b03      	cmp	r3, #3
 80050b8:	f300 80fb 	bgt.w	80052b2 <put_fat+0x22a>
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d003      	beq.n	80050c8 <put_fat+0x40>
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	f000 8083 	beq.w	80051cc <put_fat+0x144>
 80050c6:	e0f4      	b.n	80052b2 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	61bb      	str	r3, [r7, #24]
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	085b      	lsrs	r3, r3, #1
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	4413      	add	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	899b      	ldrh	r3, [r3, #12]
 80050de:	4619      	mov	r1, r3
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80050e6:	4413      	add	r3, r2
 80050e8:	4619      	mov	r1, r3
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f7ff fe3c 	bl	8004d68 <move_window>
 80050f0:	4603      	mov	r3, r0
 80050f2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80050f4:	7ffb      	ldrb	r3, [r7, #31]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	f040 80d4 	bne.w	80052a4 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	1c5a      	adds	r2, r3, #1
 8005106:	61ba      	str	r2, [r7, #24]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	8992      	ldrh	r2, [r2, #12]
 800510c:	fbb3 f0f2 	udiv	r0, r3, r2
 8005110:	fb00 f202 	mul.w	r2, r0, r2
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	440b      	add	r3, r1
 8005118:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	f003 0301 	and.w	r3, r3, #1
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00d      	beq.n	8005140 <put_fat+0xb8>
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	b25b      	sxtb	r3, r3
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	b25a      	sxtb	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	b25b      	sxtb	r3, r3
 8005134:	011b      	lsls	r3, r3, #4
 8005136:	b25b      	sxtb	r3, r3
 8005138:	4313      	orrs	r3, r2
 800513a:	b25b      	sxtb	r3, r3
 800513c:	b2db      	uxtb	r3, r3
 800513e:	e001      	b.n	8005144 <put_fat+0xbc>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	b2db      	uxtb	r3, r3
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2201      	movs	r2, #1
 800514c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	899b      	ldrh	r3, [r3, #12]
 8005156:	4619      	mov	r1, r3
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	fbb3 f3f1 	udiv	r3, r3, r1
 800515e:	4413      	add	r3, r2
 8005160:	4619      	mov	r1, r3
 8005162:	68f8      	ldr	r0, [r7, #12]
 8005164:	f7ff fe00 	bl	8004d68 <move_window>
 8005168:	4603      	mov	r3, r0
 800516a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800516c:	7ffb      	ldrb	r3, [r7, #31]
 800516e:	2b00      	cmp	r3, #0
 8005170:	f040 809a 	bne.w	80052a8 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	899b      	ldrh	r3, [r3, #12]
 800517e:	461a      	mov	r2, r3
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	fbb3 f0f2 	udiv	r0, r3, r2
 8005186:	fb00 f202 	mul.w	r2, r0, r2
 800518a:	1a9b      	subs	r3, r3, r2
 800518c:	440b      	add	r3, r1
 800518e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d003      	beq.n	80051a2 <put_fat+0x11a>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	091b      	lsrs	r3, r3, #4
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	e00e      	b.n	80051c0 <put_fat+0x138>
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	b25b      	sxtb	r3, r3
 80051a8:	f023 030f 	bic.w	r3, r3, #15
 80051ac:	b25a      	sxtb	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	0a1b      	lsrs	r3, r3, #8
 80051b2:	b25b      	sxtb	r3, r3
 80051b4:	f003 030f 	and.w	r3, r3, #15
 80051b8:	b25b      	sxtb	r3, r3
 80051ba:	4313      	orrs	r3, r2
 80051bc:	b25b      	sxtb	r3, r3
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2201      	movs	r2, #1
 80051c8:	70da      	strb	r2, [r3, #3]
			break;
 80051ca:	e072      	b.n	80052b2 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	899b      	ldrh	r3, [r3, #12]
 80051d4:	085b      	lsrs	r3, r3, #1
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	4619      	mov	r1, r3
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80051e0:	4413      	add	r3, r2
 80051e2:	4619      	mov	r1, r3
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f7ff fdbf 	bl	8004d68 <move_window>
 80051ea:	4603      	mov	r3, r0
 80051ec:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80051ee:	7ffb      	ldrb	r3, [r7, #31]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d15b      	bne.n	80052ac <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	005b      	lsls	r3, r3, #1
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	8992      	ldrh	r2, [r2, #12]
 8005202:	fbb3 f0f2 	udiv	r0, r3, r2
 8005206:	fb00 f202 	mul.w	r2, r0, r2
 800520a:	1a9b      	subs	r3, r3, r2
 800520c:	440b      	add	r3, r1
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	b292      	uxth	r2, r2
 8005212:	4611      	mov	r1, r2
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff fb31 	bl	800487c <st_word>
			fs->wflag = 1;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2201      	movs	r2, #1
 800521e:	70da      	strb	r2, [r3, #3]
			break;
 8005220:	e047      	b.n	80052b2 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	899b      	ldrh	r3, [r3, #12]
 800522a:	089b      	lsrs	r3, r3, #2
 800522c:	b29b      	uxth	r3, r3
 800522e:	4619      	mov	r1, r3
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	fbb3 f3f1 	udiv	r3, r3, r1
 8005236:	4413      	add	r3, r2
 8005238:	4619      	mov	r1, r3
 800523a:	68f8      	ldr	r0, [r7, #12]
 800523c:	f7ff fd94 	bl	8004d68 <move_window>
 8005240:	4603      	mov	r3, r0
 8005242:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005244:	7ffb      	ldrb	r3, [r7, #31]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d132      	bne.n	80052b0 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	8992      	ldrh	r2, [r2, #12]
 800525e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005262:	fb00 f202 	mul.w	r2, r0, r2
 8005266:	1a9b      	subs	r3, r3, r2
 8005268:	440b      	add	r3, r1
 800526a:	4618      	mov	r0, r3
 800526c:	f7ff fae3 	bl	8004836 <ld_dword>
 8005270:	4603      	mov	r3, r0
 8005272:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005276:	4323      	orrs	r3, r4
 8005278:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	009b      	lsls	r3, r3, #2
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	8992      	ldrh	r2, [r2, #12]
 8005288:	fbb3 f0f2 	udiv	r0, r3, r2
 800528c:	fb00 f202 	mul.w	r2, r0, r2
 8005290:	1a9b      	subs	r3, r3, r2
 8005292:	440b      	add	r3, r1
 8005294:	6879      	ldr	r1, [r7, #4]
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff fb0b 	bl	80048b2 <st_dword>
			fs->wflag = 1;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2201      	movs	r2, #1
 80052a0:	70da      	strb	r2, [r3, #3]
			break;
 80052a2:	e006      	b.n	80052b2 <put_fat+0x22a>
			if (res != FR_OK) break;
 80052a4:	bf00      	nop
 80052a6:	e004      	b.n	80052b2 <put_fat+0x22a>
			if (res != FR_OK) break;
 80052a8:	bf00      	nop
 80052aa:	e002      	b.n	80052b2 <put_fat+0x22a>
			if (res != FR_OK) break;
 80052ac:	bf00      	nop
 80052ae:	e000      	b.n	80052b2 <put_fat+0x22a>
			if (res != FR_OK) break;
 80052b0:	bf00      	nop
		}
	}
	return res;
 80052b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3724      	adds	r7, #36	@ 0x24
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd90      	pop	{r4, r7, pc}

080052bc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b088      	sub	sp, #32
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80052c8:	2300      	movs	r3, #0
 80052ca:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d904      	bls.n	80052e2 <remove_chain+0x26>
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	69db      	ldr	r3, [r3, #28]
 80052dc:	68ba      	ldr	r2, [r7, #8]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d301      	bcc.n	80052e6 <remove_chain+0x2a>
 80052e2:	2302      	movs	r3, #2
 80052e4:	e04b      	b.n	800537e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d00c      	beq.n	8005306 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80052ec:	f04f 32ff 	mov.w	r2, #4294967295
 80052f0:	6879      	ldr	r1, [r7, #4]
 80052f2:	69b8      	ldr	r0, [r7, #24]
 80052f4:	f7ff fec8 	bl	8005088 <put_fat>
 80052f8:	4603      	mov	r3, r0
 80052fa:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80052fc:	7ffb      	ldrb	r3, [r7, #31]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <remove_chain+0x4a>
 8005302:	7ffb      	ldrb	r3, [r7, #31]
 8005304:	e03b      	b.n	800537e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005306:	68b9      	ldr	r1, [r7, #8]
 8005308:	68f8      	ldr	r0, [r7, #12]
 800530a:	f7ff fdea 	bl	8004ee2 <get_fat>
 800530e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d031      	beq.n	800537a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <remove_chain+0x64>
 800531c:	2302      	movs	r3, #2
 800531e:	e02e      	b.n	800537e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005326:	d101      	bne.n	800532c <remove_chain+0x70>
 8005328:	2301      	movs	r3, #1
 800532a:	e028      	b.n	800537e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800532c:	2200      	movs	r2, #0
 800532e:	68b9      	ldr	r1, [r7, #8]
 8005330:	69b8      	ldr	r0, [r7, #24]
 8005332:	f7ff fea9 	bl	8005088 <put_fat>
 8005336:	4603      	mov	r3, r0
 8005338:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800533a:	7ffb      	ldrb	r3, [r7, #31]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d001      	beq.n	8005344 <remove_chain+0x88>
 8005340:	7ffb      	ldrb	r3, [r7, #31]
 8005342:	e01c      	b.n	800537e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	699a      	ldr	r2, [r3, #24]
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	69db      	ldr	r3, [r3, #28]
 800534c:	3b02      	subs	r3, #2
 800534e:	429a      	cmp	r2, r3
 8005350:	d20b      	bcs.n	800536a <remove_chain+0xae>
			fs->free_clst++;
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	1c5a      	adds	r2, r3, #1
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	791b      	ldrb	r3, [r3, #4]
 8005360:	f043 0301 	orr.w	r3, r3, #1
 8005364:	b2da      	uxtb	r2, r3
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	68ba      	ldr	r2, [r7, #8]
 8005374:	429a      	cmp	r2, r3
 8005376:	d3c6      	bcc.n	8005306 <remove_chain+0x4a>
 8005378:	e000      	b.n	800537c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800537a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3720      	adds	r7, #32
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005386:	b580      	push	{r7, lr}
 8005388:	b088      	sub	sp, #32
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
 800538e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10d      	bne.n	80053b8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	695b      	ldr	r3, [r3, #20]
 80053a0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d004      	beq.n	80053b2 <create_chain+0x2c>
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	69ba      	ldr	r2, [r7, #24]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d31b      	bcc.n	80053ea <create_chain+0x64>
 80053b2:	2301      	movs	r3, #1
 80053b4:	61bb      	str	r3, [r7, #24]
 80053b6:	e018      	b.n	80053ea <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80053b8:	6839      	ldr	r1, [r7, #0]
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7ff fd91 	bl	8004ee2 <get_fat>
 80053c0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d801      	bhi.n	80053cc <create_chain+0x46>
 80053c8:	2301      	movs	r3, #1
 80053ca:	e070      	b.n	80054ae <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d2:	d101      	bne.n	80053d8 <create_chain+0x52>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	e06a      	b.n	80054ae <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d201      	bcs.n	80053e6 <create_chain+0x60>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	e063      	b.n	80054ae <create_chain+0x128>
		scl = clst;
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	3301      	adds	r3, #1
 80053f2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	69db      	ldr	r3, [r3, #28]
 80053f8:	69fa      	ldr	r2, [r7, #28]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d307      	bcc.n	800540e <create_chain+0x88>
				ncl = 2;
 80053fe:	2302      	movs	r3, #2
 8005400:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005402:	69fa      	ldr	r2, [r7, #28]
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	429a      	cmp	r2, r3
 8005408:	d901      	bls.n	800540e <create_chain+0x88>
 800540a:	2300      	movs	r3, #0
 800540c:	e04f      	b.n	80054ae <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800540e:	69f9      	ldr	r1, [r7, #28]
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f7ff fd66 	bl	8004ee2 <get_fat>
 8005416:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00e      	beq.n	800543c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2b01      	cmp	r3, #1
 8005422:	d003      	beq.n	800542c <create_chain+0xa6>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800542a:	d101      	bne.n	8005430 <create_chain+0xaa>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	e03e      	b.n	80054ae <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005430:	69fa      	ldr	r2, [r7, #28]
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	429a      	cmp	r2, r3
 8005436:	d1da      	bne.n	80053ee <create_chain+0x68>
 8005438:	2300      	movs	r3, #0
 800543a:	e038      	b.n	80054ae <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800543c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800543e:	f04f 32ff 	mov.w	r2, #4294967295
 8005442:	69f9      	ldr	r1, [r7, #28]
 8005444:	6938      	ldr	r0, [r7, #16]
 8005446:	f7ff fe1f 	bl	8005088 <put_fat>
 800544a:	4603      	mov	r3, r0
 800544c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800544e:	7dfb      	ldrb	r3, [r7, #23]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d109      	bne.n	8005468 <create_chain+0xe2>
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d006      	beq.n	8005468 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800545a:	69fa      	ldr	r2, [r7, #28]
 800545c:	6839      	ldr	r1, [r7, #0]
 800545e:	6938      	ldr	r0, [r7, #16]
 8005460:	f7ff fe12 	bl	8005088 <put_fat>
 8005464:	4603      	mov	r3, r0
 8005466:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005468:	7dfb      	ldrb	r3, [r7, #23]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d116      	bne.n	800549c <create_chain+0x116>
		fs->last_clst = ncl;
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	69fa      	ldr	r2, [r7, #28]
 8005472:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	699a      	ldr	r2, [r3, #24]
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	69db      	ldr	r3, [r3, #28]
 800547c:	3b02      	subs	r3, #2
 800547e:	429a      	cmp	r2, r3
 8005480:	d804      	bhi.n	800548c <create_chain+0x106>
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	1e5a      	subs	r2, r3, #1
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	791b      	ldrb	r3, [r3, #4]
 8005490:	f043 0301 	orr.w	r3, r3, #1
 8005494:	b2da      	uxtb	r2, r3
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	711a      	strb	r2, [r3, #4]
 800549a:	e007      	b.n	80054ac <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800549c:	7dfb      	ldrb	r3, [r7, #23]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d102      	bne.n	80054a8 <create_chain+0x122>
 80054a2:	f04f 33ff 	mov.w	r3, #4294967295
 80054a6:	e000      	b.n	80054aa <create_chain+0x124>
 80054a8:	2301      	movs	r3, #1
 80054aa:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80054ac:	69fb      	ldr	r3, [r7, #28]
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3720      	adds	r7, #32
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b087      	sub	sp, #28
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
 80054be:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ca:	3304      	adds	r3, #4
 80054cc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	899b      	ldrh	r3, [r3, #12]
 80054d2:	461a      	mov	r2, r3
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	8952      	ldrh	r2, [r2, #10]
 80054de:	fbb3 f3f2 	udiv	r3, r3, r2
 80054e2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	1d1a      	adds	r2, r3, #4
 80054e8:	613a      	str	r2, [r7, #16]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d101      	bne.n	80054f8 <clmt_clust+0x42>
 80054f4:	2300      	movs	r3, #0
 80054f6:	e010      	b.n	800551a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d307      	bcc.n	8005510 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	617b      	str	r3, [r7, #20]
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	3304      	adds	r3, #4
 800550c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800550e:	e7e9      	b.n	80054e4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8005510:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	4413      	add	r3, r2
}
 800551a:	4618      	mov	r0, r3
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b086      	sub	sp, #24
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
 800552e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800553c:	d204      	bcs.n	8005548 <dir_sdi+0x22>
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	f003 031f 	and.w	r3, r3, #31
 8005544:	2b00      	cmp	r3, #0
 8005546:	d001      	beq.n	800554c <dir_sdi+0x26>
		return FR_INT_ERR;
 8005548:	2302      	movs	r3, #2
 800554a:	e071      	b.n	8005630 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d106      	bne.n	800556c <dir_sdi+0x46>
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	2b02      	cmp	r3, #2
 8005564:	d902      	bls.n	800556c <dir_sdi+0x46>
		clst = fs->dirbase;
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800556a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10c      	bne.n	800558c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	095b      	lsrs	r3, r3, #5
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	8912      	ldrh	r2, [r2, #8]
 800557a:	4293      	cmp	r3, r2
 800557c:	d301      	bcc.n	8005582 <dir_sdi+0x5c>
 800557e:	2302      	movs	r3, #2
 8005580:	e056      	b.n	8005630 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	61da      	str	r2, [r3, #28]
 800558a:	e02d      	b.n	80055e8 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	895b      	ldrh	r3, [r3, #10]
 8005590:	461a      	mov	r2, r3
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	899b      	ldrh	r3, [r3, #12]
 8005596:	fb02 f303 	mul.w	r3, r2, r3
 800559a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800559c:	e019      	b.n	80055d2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6979      	ldr	r1, [r7, #20]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7ff fc9d 	bl	8004ee2 <get_fat>
 80055a8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b0:	d101      	bne.n	80055b6 <dir_sdi+0x90>
 80055b2:	2301      	movs	r3, #1
 80055b4:	e03c      	b.n	8005630 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d904      	bls.n	80055c6 <dir_sdi+0xa0>
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	69db      	ldr	r3, [r3, #28]
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d301      	bcc.n	80055ca <dir_sdi+0xa4>
 80055c6:	2302      	movs	r3, #2
 80055c8:	e032      	b.n	8005630 <dir_sdi+0x10a>
			ofs -= csz;
 80055ca:	683a      	ldr	r2, [r7, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d2e1      	bcs.n	800559e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80055da:	6979      	ldr	r1, [r7, #20]
 80055dc:	6938      	ldr	r0, [r7, #16]
 80055de:	f7ff fc61 	bl	8004ea4 <clust2sect>
 80055e2:	4602      	mov	r2, r0
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d101      	bne.n	80055fa <dir_sdi+0xd4>
 80055f6:	2302      	movs	r3, #2
 80055f8:	e01a      	b.n	8005630 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	69da      	ldr	r2, [r3, #28]
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	899b      	ldrh	r3, [r3, #12]
 8005602:	4619      	mov	r1, r3
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	fbb3 f3f1 	udiv	r3, r3, r1
 800560a:	441a      	add	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	899b      	ldrh	r3, [r3, #12]
 800561a:	461a      	mov	r2, r3
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005622:	fb00 f202 	mul.w	r2, r0, r2
 8005626:	1a9b      	subs	r3, r3, r2
 8005628:	18ca      	adds	r2, r1, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	3320      	adds	r3, #32
 800564e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d003      	beq.n	8005660 <dir_next+0x28>
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800565e:	d301      	bcc.n	8005664 <dir_next+0x2c>
 8005660:	2304      	movs	r3, #4
 8005662:	e0bb      	b.n	80057dc <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	899b      	ldrh	r3, [r3, #12]
 8005668:	461a      	mov	r2, r3
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005670:	fb01 f202 	mul.w	r2, r1, r2
 8005674:	1a9b      	subs	r3, r3, r2
 8005676:	2b00      	cmp	r3, #0
 8005678:	f040 809d 	bne.w	80057b6 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	69db      	ldr	r3, [r3, #28]
 8005680:	1c5a      	adds	r2, r3, #1
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d10b      	bne.n	80056a6 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	095b      	lsrs	r3, r3, #5
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	8912      	ldrh	r2, [r2, #8]
 8005696:	4293      	cmp	r3, r2
 8005698:	f0c0 808d 	bcc.w	80057b6 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	61da      	str	r2, [r3, #28]
 80056a2:	2304      	movs	r3, #4
 80056a4:	e09a      	b.n	80057dc <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	899b      	ldrh	r3, [r3, #12]
 80056aa:	461a      	mov	r2, r3
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80056b2:	68fa      	ldr	r2, [r7, #12]
 80056b4:	8952      	ldrh	r2, [r2, #10]
 80056b6:	3a01      	subs	r2, #1
 80056b8:	4013      	ands	r3, r2
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d17b      	bne.n	80057b6 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	4619      	mov	r1, r3
 80056c6:	4610      	mov	r0, r2
 80056c8:	f7ff fc0b 	bl	8004ee2 <get_fat>
 80056cc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d801      	bhi.n	80056d8 <dir_next+0xa0>
 80056d4:	2302      	movs	r3, #2
 80056d6:	e081      	b.n	80057dc <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056de:	d101      	bne.n	80056e4 <dir_next+0xac>
 80056e0:	2301      	movs	r3, #1
 80056e2:	e07b      	b.n	80057dc <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	69db      	ldr	r3, [r3, #28]
 80056e8:	697a      	ldr	r2, [r7, #20]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d359      	bcc.n	80057a2 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d104      	bne.n	80056fe <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	61da      	str	r2, [r3, #28]
 80056fa:	2304      	movs	r3, #4
 80056fc:	e06e      	b.n	80057dc <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	4619      	mov	r1, r3
 8005706:	4610      	mov	r0, r2
 8005708:	f7ff fe3d 	bl	8005386 <create_chain>
 800570c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d101      	bne.n	8005718 <dir_next+0xe0>
 8005714:	2307      	movs	r3, #7
 8005716:	e061      	b.n	80057dc <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2b01      	cmp	r3, #1
 800571c:	d101      	bne.n	8005722 <dir_next+0xea>
 800571e:	2302      	movs	r3, #2
 8005720:	e05c      	b.n	80057dc <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005728:	d101      	bne.n	800572e <dir_next+0xf6>
 800572a:	2301      	movs	r3, #1
 800572c:	e056      	b.n	80057dc <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800572e:	68f8      	ldr	r0, [r7, #12]
 8005730:	f7ff fad6 	bl	8004ce0 <sync_window>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <dir_next+0x106>
 800573a:	2301      	movs	r3, #1
 800573c:	e04e      	b.n	80057dc <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	899b      	ldrh	r3, [r3, #12]
 8005748:	461a      	mov	r2, r3
 800574a:	2100      	movs	r1, #0
 800574c:	f7ff f8fe 	bl	800494c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8005750:	2300      	movs	r3, #0
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	6979      	ldr	r1, [r7, #20]
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f7ff fba4 	bl	8004ea4 <clust2sect>
 800575c:	4602      	mov	r2, r0
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	635a      	str	r2, [r3, #52]	@ 0x34
 8005762:	e012      	b.n	800578a <dir_next+0x152>
						fs->wflag = 1;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f7ff fab8 	bl	8004ce0 <sync_window>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <dir_next+0x142>
 8005776:	2301      	movs	r3, #1
 8005778:	e030      	b.n	80057dc <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	3301      	adds	r3, #1
 800577e:	613b      	str	r3, [r7, #16]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	635a      	str	r2, [r3, #52]	@ 0x34
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	895b      	ldrh	r3, [r3, #10]
 800578e:	461a      	mov	r2, r3
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	4293      	cmp	r3, r2
 8005794:	d3e6      	bcc.n	8005764 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad2      	subs	r2, r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80057a8:	6979      	ldr	r1, [r7, #20]
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f7ff fb7a 	bl	8004ea4 <clust2sect>
 80057b0:	4602      	mov	r2, r0
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68ba      	ldr	r2, [r7, #8]
 80057ba:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	899b      	ldrh	r3, [r3, #12]
 80057c6:	461a      	mov	r2, r3
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	fbb3 f0f2 	udiv	r0, r3, r2
 80057ce:	fb00 f202 	mul.w	r2, r0, r2
 80057d2:	1a9b      	subs	r3, r3, r2
 80057d4:	18ca      	adds	r2, r1, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80057da:	2300      	movs	r3, #0
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3718      	adds	r7, #24
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b086      	sub	sp, #24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80057f4:	2100      	movs	r1, #0
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7ff fe95 	bl	8005526 <dir_sdi>
 80057fc:	4603      	mov	r3, r0
 80057fe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005800:	7dfb      	ldrb	r3, [r7, #23]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d12b      	bne.n	800585e <dir_alloc+0x7a>
		n = 0;
 8005806:	2300      	movs	r3, #0
 8005808:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	69db      	ldr	r3, [r3, #28]
 800580e:	4619      	mov	r1, r3
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f7ff faa9 	bl	8004d68 <move_window>
 8005816:	4603      	mov	r3, r0
 8005818:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800581a:	7dfb      	ldrb	r3, [r7, #23]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d11d      	bne.n	800585c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	2be5      	cmp	r3, #229	@ 0xe5
 8005828:	d004      	beq.n	8005834 <dir_alloc+0x50>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d107      	bne.n	8005844 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	3301      	adds	r3, #1
 8005838:	613b      	str	r3, [r7, #16]
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	429a      	cmp	r2, r3
 8005840:	d102      	bne.n	8005848 <dir_alloc+0x64>
 8005842:	e00c      	b.n	800585e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8005844:	2300      	movs	r3, #0
 8005846:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8005848:	2101      	movs	r1, #1
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7ff fef4 	bl	8005638 <dir_next>
 8005850:	4603      	mov	r3, r0
 8005852:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8005854:	7dfb      	ldrb	r3, [r7, #23]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0d7      	beq.n	800580a <dir_alloc+0x26>
 800585a:	e000      	b.n	800585e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800585c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800585e:	7dfb      	ldrb	r3, [r7, #23]
 8005860:	2b04      	cmp	r3, #4
 8005862:	d101      	bne.n	8005868 <dir_alloc+0x84>
 8005864:	2307      	movs	r3, #7
 8005866:	75fb      	strb	r3, [r7, #23]
	return res;
 8005868:	7dfb      	ldrb	r3, [r7, #23]
}
 800586a:	4618      	mov	r0, r3
 800586c:	3718      	adds	r7, #24
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b084      	sub	sp, #16
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
 800587a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	331a      	adds	r3, #26
 8005880:	4618      	mov	r0, r3
 8005882:	f7fe ffbf 	bl	8004804 <ld_word>
 8005886:	4603      	mov	r3, r0
 8005888:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	781b      	ldrb	r3, [r3, #0]
 800588e:	2b03      	cmp	r3, #3
 8005890:	d109      	bne.n	80058a6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	3314      	adds	r3, #20
 8005896:	4618      	mov	r0, r3
 8005898:	f7fe ffb4 	bl	8004804 <ld_word>
 800589c:	4603      	mov	r3, r0
 800589e:	041b      	lsls	r3, r3, #16
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80058a6:	68fb      	ldr	r3, [r7, #12]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	331a      	adds	r3, #26
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	b292      	uxth	r2, r2
 80058c4:	4611      	mov	r1, r2
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7fe ffd8 	bl	800487c <st_word>
	if (fs->fs_type == FS_FAT32) {
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	2b03      	cmp	r3, #3
 80058d2:	d109      	bne.n	80058e8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f103 0214 	add.w	r2, r3, #20
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	0c1b      	lsrs	r3, r3, #16
 80058de:	b29b      	uxth	r3, r3
 80058e0:	4619      	mov	r1, r3
 80058e2:	4610      	mov	r0, r2
 80058e4:	f7fe ffca 	bl	800487c <st_word>
	}
}
 80058e8:	bf00      	nop
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80058f0:	b590      	push	{r4, r7, lr}
 80058f2:	b087      	sub	sp, #28
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	331a      	adds	r3, #26
 80058fe:	4618      	mov	r0, r3
 8005900:	f7fe ff80 	bl	8004804 <ld_word>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d001      	beq.n	800590e <cmp_lfn+0x1e>
 800590a:	2300      	movs	r3, #0
 800590c:	e059      	b.n	80059c2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005916:	1e5a      	subs	r2, r3, #1
 8005918:	4613      	mov	r3, r2
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	4413      	add	r3, r2
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	4413      	add	r3, r2
 8005922:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005924:	2301      	movs	r3, #1
 8005926:	81fb      	strh	r3, [r7, #14]
 8005928:	2300      	movs	r3, #0
 800592a:	613b      	str	r3, [r7, #16]
 800592c:	e033      	b.n	8005996 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800592e:	4a27      	ldr	r2, [pc, #156]	@ (80059cc <cmp_lfn+0xdc>)
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	4413      	add	r3, r2
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	461a      	mov	r2, r3
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	4413      	add	r3, r2
 800593c:	4618      	mov	r0, r3
 800593e:	f7fe ff61 	bl	8004804 <ld_word>
 8005942:	4603      	mov	r3, r0
 8005944:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8005946:	89fb      	ldrh	r3, [r7, #14]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d01a      	beq.n	8005982 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	2bfe      	cmp	r3, #254	@ 0xfe
 8005950:	d812      	bhi.n	8005978 <cmp_lfn+0x88>
 8005952:	89bb      	ldrh	r3, [r7, #12]
 8005954:	4618      	mov	r0, r3
 8005956:	f001 fd71 	bl	800743c <ff_wtoupper>
 800595a:	4603      	mov	r3, r0
 800595c:	461c      	mov	r4, r3
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	1c5a      	adds	r2, r3, #1
 8005962:	617a      	str	r2, [r7, #20]
 8005964:	005b      	lsls	r3, r3, #1
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	4413      	add	r3, r2
 800596a:	881b      	ldrh	r3, [r3, #0]
 800596c:	4618      	mov	r0, r3
 800596e:	f001 fd65 	bl	800743c <ff_wtoupper>
 8005972:	4603      	mov	r3, r0
 8005974:	429c      	cmp	r4, r3
 8005976:	d001      	beq.n	800597c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8005978:	2300      	movs	r3, #0
 800597a:	e022      	b.n	80059c2 <cmp_lfn+0xd2>
			}
			wc = uc;
 800597c:	89bb      	ldrh	r3, [r7, #12]
 800597e:	81fb      	strh	r3, [r7, #14]
 8005980:	e006      	b.n	8005990 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8005982:	89bb      	ldrh	r3, [r7, #12]
 8005984:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005988:	4293      	cmp	r3, r2
 800598a:	d001      	beq.n	8005990 <cmp_lfn+0xa0>
 800598c:	2300      	movs	r3, #0
 800598e:	e018      	b.n	80059c2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	3301      	adds	r3, #1
 8005994:	613b      	str	r3, [r7, #16]
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	2b0c      	cmp	r3, #12
 800599a:	d9c8      	bls.n	800592e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00b      	beq.n	80059c0 <cmp_lfn+0xd0>
 80059a8:	89fb      	ldrh	r3, [r7, #14]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d008      	beq.n	80059c0 <cmp_lfn+0xd0>
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	005b      	lsls	r3, r3, #1
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	4413      	add	r3, r2
 80059b6:	881b      	ldrh	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d001      	beq.n	80059c0 <cmp_lfn+0xd0>
 80059bc:	2300      	movs	r3, #0
 80059be:	e000      	b.n	80059c2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80059c0:	2301      	movs	r3, #1
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	371c      	adds	r7, #28
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd90      	pop	{r4, r7, pc}
 80059ca:	bf00      	nop
 80059cc:	080076d8 	.word	0x080076d8

080059d0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b088      	sub	sp, #32
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	4611      	mov	r1, r2
 80059dc:	461a      	mov	r2, r3
 80059de:	460b      	mov	r3, r1
 80059e0:	71fb      	strb	r3, [r7, #7]
 80059e2:	4613      	mov	r3, r2
 80059e4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	330d      	adds	r3, #13
 80059ea:	79ba      	ldrb	r2, [r7, #6]
 80059ec:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	330b      	adds	r3, #11
 80059f2:	220f      	movs	r2, #15
 80059f4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	330c      	adds	r3, #12
 80059fa:	2200      	movs	r2, #0
 80059fc:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	331a      	adds	r3, #26
 8005a02:	2100      	movs	r1, #0
 8005a04:	4618      	mov	r0, r3
 8005a06:	f7fe ff39 	bl	800487c <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8005a0a:	79fb      	ldrb	r3, [r7, #7]
 8005a0c:	1e5a      	subs	r2, r3, #1
 8005a0e:	4613      	mov	r3, r2
 8005a10:	005b      	lsls	r3, r3, #1
 8005a12:	4413      	add	r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	4413      	add	r3, r2
 8005a18:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	82fb      	strh	r3, [r7, #22]
 8005a1e:	2300      	movs	r3, #0
 8005a20:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8005a22:	8afb      	ldrh	r3, [r7, #22]
 8005a24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d007      	beq.n	8005a3c <put_lfn+0x6c>
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	1c5a      	adds	r2, r3, #1
 8005a30:	61fa      	str	r2, [r7, #28]
 8005a32:	005b      	lsls	r3, r3, #1
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	4413      	add	r3, r2
 8005a38:	881b      	ldrh	r3, [r3, #0]
 8005a3a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8005a3c:	4a17      	ldr	r2, [pc, #92]	@ (8005a9c <put_lfn+0xcc>)
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	4413      	add	r3, r2
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	461a      	mov	r2, r3
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	4413      	add	r3, r2
 8005a4a:	8afa      	ldrh	r2, [r7, #22]
 8005a4c:	4611      	mov	r1, r2
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7fe ff14 	bl	800487c <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8005a54:	8afb      	ldrh	r3, [r7, #22]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d102      	bne.n	8005a60 <put_lfn+0x90>
 8005a5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a5e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8005a60:	69bb      	ldr	r3, [r7, #24]
 8005a62:	3301      	adds	r3, #1
 8005a64:	61bb      	str	r3, [r7, #24]
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	2b0c      	cmp	r3, #12
 8005a6a:	d9da      	bls.n	8005a22 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8005a6c:	8afb      	ldrh	r3, [r7, #22]
 8005a6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d006      	beq.n	8005a84 <put_lfn+0xb4>
 8005a76:	69fb      	ldr	r3, [r7, #28]
 8005a78:	005b      	lsls	r3, r3, #1
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	881b      	ldrh	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d103      	bne.n	8005a8c <put_lfn+0xbc>
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a8a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	79fa      	ldrb	r2, [r7, #7]
 8005a90:	701a      	strb	r2, [r3, #0]
}
 8005a92:	bf00      	nop
 8005a94:	3720      	adds	r7, #32
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	080076d8 	.word	0x080076d8

08005aa0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b08c      	sub	sp, #48	@ 0x30
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
 8005aac:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8005aae:	220b      	movs	r2, #11
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f7fe ff29 	bl	800490a <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	2b05      	cmp	r3, #5
 8005abc:	d92b      	bls.n	8005b16 <gen_numname+0x76>
		sr = seq;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8005ac2:	e022      	b.n	8005b0a <gen_numname+0x6a>
			wc = *lfn++;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	1c9a      	adds	r2, r3, #2
 8005ac8:	607a      	str	r2, [r7, #4]
 8005aca:	881b      	ldrh	r3, [r3, #0]
 8005acc:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8005ace:	2300      	movs	r3, #0
 8005ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ad2:	e017      	b.n	8005b04 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	005a      	lsls	r2, r3, #1
 8005ad8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	4413      	add	r3, r2
 8005ae0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8005ae2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005ae4:	085b      	lsrs	r3, r3, #1
 8005ae6:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d005      	beq.n	8005afe <gen_numname+0x5e>
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8005af8:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8005afc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8005afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b00:	3301      	adds	r3, #1
 8005b02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b06:	2b0f      	cmp	r3, #15
 8005b08:	d9e4      	bls.n	8005ad4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	881b      	ldrh	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1d8      	bne.n	8005ac4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8005b16:	2307      	movs	r3, #7
 8005b18:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	f003 030f 	and.w	r3, r3, #15
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	3330      	adds	r3, #48	@ 0x30
 8005b26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8005b2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005b2e:	2b39      	cmp	r3, #57	@ 0x39
 8005b30:	d904      	bls.n	8005b3c <gen_numname+0x9c>
 8005b32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005b36:	3307      	adds	r3, #7
 8005b38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8005b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b3e:	1e5a      	subs	r2, r3, #1
 8005b40:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b42:	3330      	adds	r3, #48	@ 0x30
 8005b44:	443b      	add	r3, r7
 8005b46:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005b4a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	091b      	lsrs	r3, r3, #4
 8005b52:	603b      	str	r3, [r7, #0]
	} while (seq);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1df      	bne.n	8005b1a <gen_numname+0x7a>
	ns[i] = '~';
 8005b5a:	f107 0214 	add.w	r2, r7, #20
 8005b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b60:	4413      	add	r3, r2
 8005b62:	227e      	movs	r2, #126	@ 0x7e
 8005b64:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8005b66:	2300      	movs	r3, #0
 8005b68:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b6a:	e002      	b.n	8005b72 <gen_numname+0xd2>
 8005b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6e:	3301      	adds	r3, #1
 8005b70:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d205      	bcs.n	8005b86 <gen_numname+0xe6>
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7e:	4413      	add	r3, r2
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	2b20      	cmp	r3, #32
 8005b84:	d1f2      	bne.n	8005b6c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8005b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b88:	2b07      	cmp	r3, #7
 8005b8a:	d807      	bhi.n	8005b9c <gen_numname+0xfc>
 8005b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8e:	1c5a      	adds	r2, r3, #1
 8005b90:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005b92:	3330      	adds	r3, #48	@ 0x30
 8005b94:	443b      	add	r3, r7
 8005b96:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8005b9a:	e000      	b.n	8005b9e <gen_numname+0xfe>
 8005b9c:	2120      	movs	r1, #32
 8005b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba0:	1c5a      	adds	r2, r3, #1
 8005ba2:	627a      	str	r2, [r7, #36]	@ 0x24
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	460a      	mov	r2, r1
 8005baa:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8005bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bae:	2b07      	cmp	r3, #7
 8005bb0:	d9e9      	bls.n	8005b86 <gen_numname+0xe6>
}
 8005bb2:	bf00      	nop
 8005bb4:	bf00      	nop
 8005bb6:	3730      	adds	r7, #48	@ 0x30
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8005bc8:	230b      	movs	r3, #11
 8005bca:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8005bcc:	7bfb      	ldrb	r3, [r7, #15]
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	0852      	lsrs	r2, r2, #1
 8005bd2:	01db      	lsls	r3, r3, #7
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	b2da      	uxtb	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	1c59      	adds	r1, r3, #1
 8005bdc:	6079      	str	r1, [r7, #4]
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	4413      	add	r3, r2
 8005be2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	3b01      	subs	r3, #1
 8005be8:	60bb      	str	r3, [r7, #8]
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1ed      	bne.n	8005bcc <sum_sfn+0x10>
	return sum;
 8005bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3714      	adds	r7, #20
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr

08005bfe <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8005bfe:	b580      	push	{r7, lr}
 8005c00:	b086      	sub	sp, #24
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f7ff fc89 	bl	8005526 <dir_sdi>
 8005c14:	4603      	mov	r3, r0
 8005c16:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8005c18:	7dfb      	ldrb	r3, [r7, #23]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <dir_find+0x24>
 8005c1e:	7dfb      	ldrb	r3, [r7, #23]
 8005c20:	e0a9      	b.n	8005d76 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005c22:	23ff      	movs	r3, #255	@ 0xff
 8005c24:	753b      	strb	r3, [r7, #20]
 8005c26:	7d3b      	ldrb	r3, [r7, #20]
 8005c28:	757b      	strb	r3, [r7, #21]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c30:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	69db      	ldr	r3, [r3, #28]
 8005c36:	4619      	mov	r1, r3
 8005c38:	6938      	ldr	r0, [r7, #16]
 8005c3a:	f7ff f895 	bl	8004d68 <move_window>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8005c42:	7dfb      	ldrb	r3, [r7, #23]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f040 8090 	bne.w	8005d6a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8005c52:	7dbb      	ldrb	r3, [r7, #22]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d102      	bne.n	8005c5e <dir_find+0x60>
 8005c58:	2304      	movs	r3, #4
 8005c5a:	75fb      	strb	r3, [r7, #23]
 8005c5c:	e08a      	b.n	8005d74 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	330b      	adds	r3, #11
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c6a:	73fb      	strb	r3, [r7, #15]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	7bfa      	ldrb	r2, [r7, #15]
 8005c70:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8005c72:	7dbb      	ldrb	r3, [r7, #22]
 8005c74:	2be5      	cmp	r3, #229	@ 0xe5
 8005c76:	d007      	beq.n	8005c88 <dir_find+0x8a>
 8005c78:	7bfb      	ldrb	r3, [r7, #15]
 8005c7a:	f003 0308 	and.w	r3, r3, #8
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d009      	beq.n	8005c96 <dir_find+0x98>
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
 8005c84:	2b0f      	cmp	r3, #15
 8005c86:	d006      	beq.n	8005c96 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005c88:	23ff      	movs	r3, #255	@ 0xff
 8005c8a:	757b      	strb	r3, [r7, #21]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c92:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c94:	e05e      	b.n	8005d54 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8005c96:	7bfb      	ldrb	r3, [r7, #15]
 8005c98:	2b0f      	cmp	r3, #15
 8005c9a:	d136      	bne.n	8005d0a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d154      	bne.n	8005d54 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8005caa:	7dbb      	ldrb	r3, [r7, #22]
 8005cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d00d      	beq.n	8005cd0 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	7b5b      	ldrb	r3, [r3, #13]
 8005cba:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8005cbc:	7dbb      	ldrb	r3, [r7, #22]
 8005cbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cc2:	75bb      	strb	r3, [r7, #22]
 8005cc4:	7dbb      	ldrb	r3, [r7, #22]
 8005cc6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	695a      	ldr	r2, [r3, #20]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8005cd0:	7dba      	ldrb	r2, [r7, #22]
 8005cd2:	7d7b      	ldrb	r3, [r7, #21]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d115      	bne.n	8005d04 <dir_find+0x106>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a1b      	ldr	r3, [r3, #32]
 8005cdc:	330d      	adds	r3, #13
 8005cde:	781b      	ldrb	r3, [r3, #0]
 8005ce0:	7d3a      	ldrb	r2, [r7, #20]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d10e      	bne.n	8005d04 <dir_find+0x106>
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	691a      	ldr	r2, [r3, #16]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	4619      	mov	r1, r3
 8005cf0:	4610      	mov	r0, r2
 8005cf2:	f7ff fdfd 	bl	80058f0 <cmp_lfn>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d003      	beq.n	8005d04 <dir_find+0x106>
 8005cfc:	7d7b      	ldrb	r3, [r7, #21]
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	b2db      	uxtb	r3, r3
 8005d02:	e000      	b.n	8005d06 <dir_find+0x108>
 8005d04:	23ff      	movs	r3, #255	@ 0xff
 8005d06:	757b      	strb	r3, [r7, #21]
 8005d08:	e024      	b.n	8005d54 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005d0a:	7d7b      	ldrb	r3, [r7, #21]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d109      	bne.n	8005d24 <dir_find+0x126>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7ff ff51 	bl	8005bbc <sum_sfn>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	7d3b      	ldrb	r3, [r7, #20]
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d024      	beq.n	8005d6e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005d2a:	f003 0301 	and.w	r3, r3, #1
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10a      	bne.n	8005d48 <dir_find+0x14a>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a18      	ldr	r0, [r3, #32]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	3324      	adds	r3, #36	@ 0x24
 8005d3a:	220b      	movs	r2, #11
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	f7fe fe20 	bl	8004982 <mem_cmp>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d014      	beq.n	8005d72 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8005d48:	23ff      	movs	r3, #255	@ 0xff
 8005d4a:	757b      	strb	r3, [r7, #21]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d52:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8005d54:	2100      	movs	r1, #0
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f7ff fc6e 	bl	8005638 <dir_next>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8005d60:	7dfb      	ldrb	r3, [r7, #23]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f43f af65 	beq.w	8005c32 <dir_find+0x34>
 8005d68:	e004      	b.n	8005d74 <dir_find+0x176>
		if (res != FR_OK) break;
 8005d6a:	bf00      	nop
 8005d6c:	e002      	b.n	8005d74 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8005d6e:	bf00      	nop
 8005d70:	e000      	b.n	8005d74 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8005d72:	bf00      	nop

	return res;
 8005d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3718      	adds	r7, #24
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
	...

08005d80 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b08c      	sub	sp, #48	@ 0x30
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005d94:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d001      	beq.n	8005da0 <dir_register+0x20>
 8005d9c:	2306      	movs	r3, #6
 8005d9e:	e0e0      	b.n	8005f62 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8005da0:	2300      	movs	r3, #0
 8005da2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005da4:	e002      	b.n	8005dac <dir_register+0x2c>
 8005da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da8:	3301      	adds	r3, #1
 8005daa:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	691a      	ldr	r2, [r3, #16]
 8005db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	4413      	add	r3, r2
 8005db6:	881b      	ldrh	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1f4      	bne.n	8005da6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8005dc2:	f107 030c 	add.w	r3, r7, #12
 8005dc6:	220c      	movs	r2, #12
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7fe fd9e 	bl	800490a <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8005dce:	7dfb      	ldrb	r3, [r7, #23]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d032      	beq.n	8005e3e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2240      	movs	r2, #64	@ 0x40
 8005ddc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8005de0:	2301      	movs	r3, #1
 8005de2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005de4:	e016      	b.n	8005e14 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	691a      	ldr	r2, [r3, #16]
 8005df0:	f107 010c 	add.w	r1, r7, #12
 8005df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df6:	f7ff fe53 	bl	8005aa0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f7ff feff 	bl	8005bfe <dir_find>
 8005e00:	4603      	mov	r3, r0
 8005e02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8005e06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d106      	bne.n	8005e1c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8005e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e10:	3301      	adds	r3, #1
 8005e12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e16:	2b63      	cmp	r3, #99	@ 0x63
 8005e18:	d9e5      	bls.n	8005de6 <dir_register+0x66>
 8005e1a:	e000      	b.n	8005e1e <dir_register+0x9e>
			if (res != FR_OK) break;
 8005e1c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8005e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e20:	2b64      	cmp	r3, #100	@ 0x64
 8005e22:	d101      	bne.n	8005e28 <dir_register+0xa8>
 8005e24:	2307      	movs	r3, #7
 8005e26:	e09c      	b.n	8005f62 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8005e28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e2c:	2b04      	cmp	r3, #4
 8005e2e:	d002      	beq.n	8005e36 <dir_register+0xb6>
 8005e30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e34:	e095      	b.n	8005f62 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8005e36:	7dfa      	ldrb	r2, [r7, #23]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8005e3e:	7dfb      	ldrb	r3, [r7, #23]
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d007      	beq.n	8005e58 <dir_register+0xd8>
 8005e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4a:	330c      	adds	r3, #12
 8005e4c:	4a47      	ldr	r2, [pc, #284]	@ (8005f6c <dir_register+0x1ec>)
 8005e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e52:	089b      	lsrs	r3, r3, #2
 8005e54:	3301      	adds	r3, #1
 8005e56:	e000      	b.n	8005e5a <dir_register+0xda>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8005e5c:	6a39      	ldr	r1, [r7, #32]
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f7ff fcc0 	bl	80057e4 <dir_alloc>
 8005e64:	4603      	mov	r3, r0
 8005e66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8005e6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d148      	bne.n	8005f04 <dir_register+0x184>
 8005e72:	6a3b      	ldr	r3, [r7, #32]
 8005e74:	3b01      	subs	r3, #1
 8005e76:	623b      	str	r3, [r7, #32]
 8005e78:	6a3b      	ldr	r3, [r7, #32]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d042      	beq.n	8005f04 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	695a      	ldr	r2, [r3, #20]
 8005e82:	6a3b      	ldr	r3, [r7, #32]
 8005e84:	015b      	lsls	r3, r3, #5
 8005e86:	1ad3      	subs	r3, r2, r3
 8005e88:	4619      	mov	r1, r3
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff fb4b 	bl	8005526 <dir_sdi>
 8005e90:	4603      	mov	r3, r0
 8005e92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8005e96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d132      	bne.n	8005f04 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	3324      	adds	r3, #36	@ 0x24
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7ff fe8a 	bl	8005bbc <sum_sfn>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	69f8      	ldr	r0, [r7, #28]
 8005eb4:	f7fe ff58 	bl	8004d68 <move_window>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8005ebe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d11d      	bne.n	8005f02 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	6918      	ldr	r0, [r3, #16]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a19      	ldr	r1, [r3, #32]
 8005ece:	6a3b      	ldr	r3, [r7, #32]
 8005ed0:	b2da      	uxtb	r2, r3
 8005ed2:	7efb      	ldrb	r3, [r7, #27]
 8005ed4:	f7ff fd7c 	bl	80059d0 <put_lfn>
				fs->wflag = 1;
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	2201      	movs	r2, #1
 8005edc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8005ede:	2100      	movs	r1, #0
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f7ff fba9 	bl	8005638 <dir_next>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8005eec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d107      	bne.n	8005f04 <dir_register+0x184>
 8005ef4:	6a3b      	ldr	r3, [r7, #32]
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	623b      	str	r3, [r7, #32]
 8005efa:	6a3b      	ldr	r3, [r7, #32]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1d5      	bne.n	8005eac <dir_register+0x12c>
 8005f00:	e000      	b.n	8005f04 <dir_register+0x184>
				if (res != FR_OK) break;
 8005f02:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8005f04:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d128      	bne.n	8005f5e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	69db      	ldr	r3, [r3, #28]
 8005f10:	4619      	mov	r1, r3
 8005f12:	69f8      	ldr	r0, [r7, #28]
 8005f14:	f7fe ff28 	bl	8004d68 <move_window>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8005f1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d11b      	bne.n	8005f5e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7fe fd0c 	bl	800494c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a18      	ldr	r0, [r3, #32]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	3324      	adds	r3, #36	@ 0x24
 8005f3c:	220b      	movs	r2, #11
 8005f3e:	4619      	mov	r1, r3
 8005f40:	f7fe fce3 	bl	800490a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	330c      	adds	r3, #12
 8005f50:	f002 0218 	and.w	r2, r2, #24
 8005f54:	b2d2      	uxtb	r2, r2
 8005f56:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8005f5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3730      	adds	r7, #48	@ 0x30
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	4ec4ec4f 	.word	0x4ec4ec4f

08005f70 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b08a      	sub	sp, #40	@ 0x28
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	613b      	str	r3, [r7, #16]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	691b      	ldr	r3, [r3, #16]
 8005f86:	60fb      	str	r3, [r7, #12]
 8005f88:	2300      	movs	r3, #0
 8005f8a:	617b      	str	r3, [r7, #20]
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	1c5a      	adds	r2, r3, #1
 8005f94:	61ba      	str	r2, [r7, #24]
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	4413      	add	r3, r2
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8005f9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fa0:	2b1f      	cmp	r3, #31
 8005fa2:	d940      	bls.n	8006026 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8005fa4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fa6:	2b2f      	cmp	r3, #47	@ 0x2f
 8005fa8:	d006      	beq.n	8005fb8 <create_name+0x48>
 8005faa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fac:	2b5c      	cmp	r3, #92	@ 0x5c
 8005fae:	d110      	bne.n	8005fd2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8005fb0:	e002      	b.n	8005fb8 <create_name+0x48>
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	61bb      	str	r3, [r7, #24]
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	2b2f      	cmp	r3, #47	@ 0x2f
 8005fc2:	d0f6      	beq.n	8005fb2 <create_name+0x42>
 8005fc4:	693a      	ldr	r2, [r7, #16]
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	4413      	add	r3, r2
 8005fca:	781b      	ldrb	r3, [r3, #0]
 8005fcc:	2b5c      	cmp	r3, #92	@ 0x5c
 8005fce:	d0f0      	beq.n	8005fb2 <create_name+0x42>
			break;
 8005fd0:	e02a      	b.n	8006028 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	2bfe      	cmp	r3, #254	@ 0xfe
 8005fd6:	d901      	bls.n	8005fdc <create_name+0x6c>
 8005fd8:	2306      	movs	r3, #6
 8005fda:	e17d      	b.n	80062d8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8005fdc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8005fe2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f001 f9ec 	bl	80073c4 <ff_convert>
 8005fec:	4603      	mov	r3, r0
 8005fee:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8005ff0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d101      	bne.n	8005ffa <create_name+0x8a>
 8005ff6:	2306      	movs	r3, #6
 8005ff8:	e16e      	b.n	80062d8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8005ffa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ffc:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ffe:	d809      	bhi.n	8006014 <create_name+0xa4>
 8006000:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006002:	4619      	mov	r1, r3
 8006004:	488d      	ldr	r0, [pc, #564]	@ (800623c <create_name+0x2cc>)
 8006006:	f7fe fce3 	bl	80049d0 <chk_chr>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <create_name+0xa4>
 8006010:	2306      	movs	r3, #6
 8006012:	e161      	b.n	80062d8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	1c5a      	adds	r2, r3, #1
 8006018:	617a      	str	r2, [r7, #20]
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	4413      	add	r3, r2
 8006020:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006022:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006024:	e7b4      	b.n	8005f90 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006026:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006028:	693a      	ldr	r2, [r7, #16]
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	441a      	add	r2, r3
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006032:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006034:	2b1f      	cmp	r3, #31
 8006036:	d801      	bhi.n	800603c <create_name+0xcc>
 8006038:	2304      	movs	r3, #4
 800603a:	e000      	b.n	800603e <create_name+0xce>
 800603c:	2300      	movs	r3, #0
 800603e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006042:	e011      	b.n	8006068 <create_name+0xf8>
		w = lfn[di - 1];
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800604a:	3b01      	subs	r3, #1
 800604c:	005b      	lsls	r3, r3, #1
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	4413      	add	r3, r2
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8006056:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006058:	2b20      	cmp	r3, #32
 800605a:	d002      	beq.n	8006062 <create_name+0xf2>
 800605c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800605e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006060:	d106      	bne.n	8006070 <create_name+0x100>
		di--;
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	3b01      	subs	r3, #1
 8006066:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1ea      	bne.n	8006044 <create_name+0xd4>
 800606e:	e000      	b.n	8006072 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8006070:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	005b      	lsls	r3, r3, #1
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	4413      	add	r3, r2
 800607a:	2200      	movs	r2, #0
 800607c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d101      	bne.n	8006088 <create_name+0x118>
 8006084:	2306      	movs	r3, #6
 8006086:	e127      	b.n	80062d8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	3324      	adds	r3, #36	@ 0x24
 800608c:	220b      	movs	r2, #11
 800608e:	2120      	movs	r1, #32
 8006090:	4618      	mov	r0, r3
 8006092:	f7fe fc5b 	bl	800494c <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006096:	2300      	movs	r3, #0
 8006098:	61bb      	str	r3, [r7, #24]
 800609a:	e002      	b.n	80060a2 <create_name+0x132>
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	3301      	adds	r3, #1
 80060a0:	61bb      	str	r3, [r7, #24]
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	005b      	lsls	r3, r3, #1
 80060a6:	68fa      	ldr	r2, [r7, #12]
 80060a8:	4413      	add	r3, r2
 80060aa:	881b      	ldrh	r3, [r3, #0]
 80060ac:	2b20      	cmp	r3, #32
 80060ae:	d0f5      	beq.n	800609c <create_name+0x12c>
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	005b      	lsls	r3, r3, #1
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	4413      	add	r3, r2
 80060b8:	881b      	ldrh	r3, [r3, #0]
 80060ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80060bc:	d0ee      	beq.n	800609c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d009      	beq.n	80060d8 <create_name+0x168>
 80060c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060c8:	f043 0303 	orr.w	r3, r3, #3
 80060cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80060d0:	e002      	b.n	80060d8 <create_name+0x168>
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	3b01      	subs	r3, #1
 80060d6:	617b      	str	r3, [r7, #20]
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d009      	beq.n	80060f2 <create_name+0x182>
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80060e4:	3b01      	subs	r3, #1
 80060e6:	005b      	lsls	r3, r3, #1
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	4413      	add	r3, r2
 80060ec:	881b      	ldrh	r3, [r3, #0]
 80060ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80060f0:	d1ef      	bne.n	80060d2 <create_name+0x162>

	i = b = 0; ni = 8;
 80060f2:	2300      	movs	r3, #0
 80060f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80060f8:	2300      	movs	r3, #0
 80060fa:	623b      	str	r3, [r7, #32]
 80060fc:	2308      	movs	r3, #8
 80060fe:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	1c5a      	adds	r2, r3, #1
 8006104:	61ba      	str	r2, [r7, #24]
 8006106:	005b      	lsls	r3, r3, #1
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	4413      	add	r3, r2
 800610c:	881b      	ldrh	r3, [r3, #0]
 800610e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006110:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 8090 	beq.w	8006238 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006118:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800611a:	2b20      	cmp	r3, #32
 800611c:	d006      	beq.n	800612c <create_name+0x1bc>
 800611e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006120:	2b2e      	cmp	r3, #46	@ 0x2e
 8006122:	d10a      	bne.n	800613a <create_name+0x1ca>
 8006124:	69ba      	ldr	r2, [r7, #24]
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	429a      	cmp	r2, r3
 800612a:	d006      	beq.n	800613a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800612c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006130:	f043 0303 	orr.w	r3, r3, #3
 8006134:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006138:	e07d      	b.n	8006236 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800613a:	6a3a      	ldr	r2, [r7, #32]
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	429a      	cmp	r2, r3
 8006140:	d203      	bcs.n	800614a <create_name+0x1da>
 8006142:	69ba      	ldr	r2, [r7, #24]
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	429a      	cmp	r2, r3
 8006148:	d123      	bne.n	8006192 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	2b0b      	cmp	r3, #11
 800614e:	d106      	bne.n	800615e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006150:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006154:	f043 0303 	orr.w	r3, r3, #3
 8006158:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800615c:	e075      	b.n	800624a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800615e:	69ba      	ldr	r2, [r7, #24]
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	429a      	cmp	r2, r3
 8006164:	d005      	beq.n	8006172 <create_name+0x202>
 8006166:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800616a:	f043 0303 	orr.w	r3, r3, #3
 800616e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8006172:	69ba      	ldr	r2, [r7, #24]
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	429a      	cmp	r2, r3
 8006178:	d866      	bhi.n	8006248 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	61bb      	str	r3, [r7, #24]
 800617e:	2308      	movs	r3, #8
 8006180:	623b      	str	r3, [r7, #32]
 8006182:	230b      	movs	r3, #11
 8006184:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006186:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006190:	e051      	b.n	8006236 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006192:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006194:	2b7f      	cmp	r3, #127	@ 0x7f
 8006196:	d914      	bls.n	80061c2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006198:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800619a:	2100      	movs	r1, #0
 800619c:	4618      	mov	r0, r3
 800619e:	f001 f911 	bl	80073c4 <ff_convert>
 80061a2:	4603      	mov	r3, r0
 80061a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80061a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d004      	beq.n	80061b6 <create_name+0x246>
 80061ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061ae:	3b80      	subs	r3, #128	@ 0x80
 80061b0:	4a23      	ldr	r2, [pc, #140]	@ (8006240 <create_name+0x2d0>)
 80061b2:	5cd3      	ldrb	r3, [r2, r3]
 80061b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80061b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061ba:	f043 0302 	orr.w	r3, r3, #2
 80061be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80061c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d007      	beq.n	80061d8 <create_name+0x268>
 80061c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061ca:	4619      	mov	r1, r3
 80061cc:	481d      	ldr	r0, [pc, #116]	@ (8006244 <create_name+0x2d4>)
 80061ce:	f7fe fbff 	bl	80049d0 <chk_chr>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d008      	beq.n	80061ea <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80061d8:	235f      	movs	r3, #95	@ 0x5f
 80061da:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80061dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061e0:	f043 0303 	orr.w	r3, r3, #3
 80061e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80061e8:	e01b      	b.n	8006222 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80061ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061ec:	2b40      	cmp	r3, #64	@ 0x40
 80061ee:	d909      	bls.n	8006204 <create_name+0x294>
 80061f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061f2:	2b5a      	cmp	r3, #90	@ 0x5a
 80061f4:	d806      	bhi.n	8006204 <create_name+0x294>
					b |= 2;
 80061f6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80061fa:	f043 0302 	orr.w	r3, r3, #2
 80061fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006202:	e00e      	b.n	8006222 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006204:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006206:	2b60      	cmp	r3, #96	@ 0x60
 8006208:	d90b      	bls.n	8006222 <create_name+0x2b2>
 800620a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800620c:	2b7a      	cmp	r3, #122	@ 0x7a
 800620e:	d808      	bhi.n	8006222 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006210:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006214:	f043 0301 	orr.w	r3, r3, #1
 8006218:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800621c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800621e:	3b20      	subs	r3, #32
 8006220:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006222:	6a3b      	ldr	r3, [r7, #32]
 8006224:	1c5a      	adds	r2, r3, #1
 8006226:	623a      	str	r2, [r7, #32]
 8006228:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800622a:	b2d1      	uxtb	r1, r2
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	4413      	add	r3, r2
 8006230:	460a      	mov	r2, r1
 8006232:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006236:	e763      	b.n	8006100 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006238:	bf00      	nop
 800623a:	e006      	b.n	800624a <create_name+0x2da>
 800623c:	080075f0 	.word	0x080075f0
 8006240:	08007658 	.word	0x08007658
 8006244:	080075fc 	.word	0x080075fc
			if (si > di) break;			/* No extension */
 8006248:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006250:	2be5      	cmp	r3, #229	@ 0xe5
 8006252:	d103      	bne.n	800625c <create_name+0x2ec>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2205      	movs	r2, #5
 8006258:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	2b08      	cmp	r3, #8
 8006260:	d104      	bne.n	800626c <create_name+0x2fc>
 8006262:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800626c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006270:	f003 030c 	and.w	r3, r3, #12
 8006274:	2b0c      	cmp	r3, #12
 8006276:	d005      	beq.n	8006284 <create_name+0x314>
 8006278:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800627c:	f003 0303 	and.w	r3, r3, #3
 8006280:	2b03      	cmp	r3, #3
 8006282:	d105      	bne.n	8006290 <create_name+0x320>
 8006284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006288:	f043 0302 	orr.w	r3, r3, #2
 800628c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d117      	bne.n	80062cc <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800629c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80062a0:	f003 0303 	and.w	r3, r3, #3
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d105      	bne.n	80062b4 <create_name+0x344>
 80062a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062ac:	f043 0310 	orr.w	r3, r3, #16
 80062b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80062b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80062b8:	f003 030c 	and.w	r3, r3, #12
 80062bc:	2b04      	cmp	r3, #4
 80062be:	d105      	bne.n	80062cc <create_name+0x35c>
 80062c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062c4:	f043 0308 	orr.w	r3, r3, #8
 80062c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80062d2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80062d6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3728      	adds	r7, #40	@ 0x28
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}

080062e0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80062f4:	e002      	b.n	80062fc <follow_path+0x1c>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	3301      	adds	r3, #1
 80062fa:	603b      	str	r3, [r7, #0]
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	2b2f      	cmp	r3, #47	@ 0x2f
 8006302:	d0f8      	beq.n	80062f6 <follow_path+0x16>
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	2b5c      	cmp	r3, #92	@ 0x5c
 800630a:	d0f4      	beq.n	80062f6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	2200      	movs	r2, #0
 8006310:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	2b1f      	cmp	r3, #31
 8006318:	d80a      	bhi.n	8006330 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2280      	movs	r2, #128	@ 0x80
 800631e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006322:	2100      	movs	r1, #0
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f7ff f8fe 	bl	8005526 <dir_sdi>
 800632a:	4603      	mov	r3, r0
 800632c:	75fb      	strb	r3, [r7, #23]
 800632e:	e048      	b.n	80063c2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006330:	463b      	mov	r3, r7
 8006332:	4619      	mov	r1, r3
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f7ff fe1b 	bl	8005f70 <create_name>
 800633a:	4603      	mov	r3, r0
 800633c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800633e:	7dfb      	ldrb	r3, [r7, #23]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d139      	bne.n	80063b8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f7ff fc5a 	bl	8005bfe <dir_find>
 800634a:	4603      	mov	r3, r0
 800634c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006354:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006356:	7dfb      	ldrb	r3, [r7, #23]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d00a      	beq.n	8006372 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800635c:	7dfb      	ldrb	r3, [r7, #23]
 800635e:	2b04      	cmp	r3, #4
 8006360:	d12c      	bne.n	80063bc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006362:	7afb      	ldrb	r3, [r7, #11]
 8006364:	f003 0304 	and.w	r3, r3, #4
 8006368:	2b00      	cmp	r3, #0
 800636a:	d127      	bne.n	80063bc <follow_path+0xdc>
 800636c:	2305      	movs	r3, #5
 800636e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006370:	e024      	b.n	80063bc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006372:	7afb      	ldrb	r3, [r7, #11]
 8006374:	f003 0304 	and.w	r3, r3, #4
 8006378:	2b00      	cmp	r3, #0
 800637a:	d121      	bne.n	80063c0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	799b      	ldrb	r3, [r3, #6]
 8006380:	f003 0310 	and.w	r3, r3, #16
 8006384:	2b00      	cmp	r3, #0
 8006386:	d102      	bne.n	800638e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006388:	2305      	movs	r3, #5
 800638a:	75fb      	strb	r3, [r7, #23]
 800638c:	e019      	b.n	80063c2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	695b      	ldr	r3, [r3, #20]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	8992      	ldrh	r2, [r2, #12]
 800639c:	fbb3 f0f2 	udiv	r0, r3, r2
 80063a0:	fb00 f202 	mul.w	r2, r0, r2
 80063a4:	1a9b      	subs	r3, r3, r2
 80063a6:	440b      	add	r3, r1
 80063a8:	4619      	mov	r1, r3
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f7ff fa61 	bl	8005872 <ld_clust>
 80063b0:	4602      	mov	r2, r0
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80063b6:	e7bb      	b.n	8006330 <follow_path+0x50>
			if (res != FR_OK) break;
 80063b8:	bf00      	nop
 80063ba:	e002      	b.n	80063c2 <follow_path+0xe2>
				break;
 80063bc:	bf00      	nop
 80063be:	e000      	b.n	80063c2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80063c0:	bf00      	nop
			}
		}
	}

	return res;
 80063c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3718      	adds	r7, #24
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b087      	sub	sp, #28
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80063d4:	f04f 33ff 	mov.w	r3, #4294967295
 80063d8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d031      	beq.n	8006446 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	617b      	str	r3, [r7, #20]
 80063e8:	e002      	b.n	80063f0 <get_ldnumber+0x24>
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	3301      	adds	r3, #1
 80063ee:	617b      	str	r3, [r7, #20]
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	2b1f      	cmp	r3, #31
 80063f6:	d903      	bls.n	8006400 <get_ldnumber+0x34>
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	2b3a      	cmp	r3, #58	@ 0x3a
 80063fe:	d1f4      	bne.n	80063ea <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	2b3a      	cmp	r3, #58	@ 0x3a
 8006406:	d11c      	bne.n	8006442 <get_ldnumber+0x76>
			tp = *path;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	1c5a      	adds	r2, r3, #1
 8006412:	60fa      	str	r2, [r7, #12]
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	3b30      	subs	r3, #48	@ 0x30
 8006418:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	2b09      	cmp	r3, #9
 800641e:	d80e      	bhi.n	800643e <get_ldnumber+0x72>
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	429a      	cmp	r2, r3
 8006426:	d10a      	bne.n	800643e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d107      	bne.n	800643e <get_ldnumber+0x72>
					vol = (int)i;
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	3301      	adds	r3, #1
 8006436:	617b      	str	r3, [r7, #20]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	e002      	b.n	8006448 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006442:	2300      	movs	r3, #0
 8006444:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006446:	693b      	ldr	r3, [r7, #16]
}
 8006448:	4618      	mov	r0, r3
 800644a:	371c      	adds	r7, #28
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	70da      	strb	r2, [r3, #3]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f04f 32ff 	mov.w	r2, #4294967295
 800646a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800646c:	6839      	ldr	r1, [r7, #0]
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f7fe fc7a 	bl	8004d68 <move_window>
 8006474:	4603      	mov	r3, r0
 8006476:	2b00      	cmp	r3, #0
 8006478:	d001      	beq.n	800647e <check_fs+0x2a>
 800647a:	2304      	movs	r3, #4
 800647c:	e038      	b.n	80064f0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	3338      	adds	r3, #56	@ 0x38
 8006482:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006486:	4618      	mov	r0, r3
 8006488:	f7fe f9bc 	bl	8004804 <ld_word>
 800648c:	4603      	mov	r3, r0
 800648e:	461a      	mov	r2, r3
 8006490:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006494:	429a      	cmp	r2, r3
 8006496:	d001      	beq.n	800649c <check_fs+0x48>
 8006498:	2303      	movs	r3, #3
 800649a:	e029      	b.n	80064f0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80064a2:	2be9      	cmp	r3, #233	@ 0xe9
 80064a4:	d009      	beq.n	80064ba <check_fs+0x66>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80064ac:	2beb      	cmp	r3, #235	@ 0xeb
 80064ae:	d11e      	bne.n	80064ee <check_fs+0x9a>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80064b6:	2b90      	cmp	r3, #144	@ 0x90
 80064b8:	d119      	bne.n	80064ee <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	3338      	adds	r3, #56	@ 0x38
 80064be:	3336      	adds	r3, #54	@ 0x36
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7fe f9b8 	bl	8004836 <ld_dword>
 80064c6:	4603      	mov	r3, r0
 80064c8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80064cc:	4a0a      	ldr	r2, [pc, #40]	@ (80064f8 <check_fs+0xa4>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d101      	bne.n	80064d6 <check_fs+0x82>
 80064d2:	2300      	movs	r3, #0
 80064d4:	e00c      	b.n	80064f0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	3338      	adds	r3, #56	@ 0x38
 80064da:	3352      	adds	r3, #82	@ 0x52
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fe f9aa 	bl	8004836 <ld_dword>
 80064e2:	4603      	mov	r3, r0
 80064e4:	4a05      	ldr	r2, [pc, #20]	@ (80064fc <check_fs+0xa8>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d101      	bne.n	80064ee <check_fs+0x9a>
 80064ea:	2300      	movs	r3, #0
 80064ec:	e000      	b.n	80064f0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80064ee:	2302      	movs	r3, #2
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3708      	adds	r7, #8
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	00544146 	.word	0x00544146
 80064fc:	33544146 	.word	0x33544146

08006500 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b096      	sub	sp, #88	@ 0x58
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	4613      	mov	r3, r2
 800650c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	2200      	movs	r2, #0
 8006512:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f7ff ff59 	bl	80063cc <get_ldnumber>
 800651a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800651c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800651e:	2b00      	cmp	r3, #0
 8006520:	da01      	bge.n	8006526 <find_volume+0x26>
 8006522:	230b      	movs	r3, #11
 8006524:	e265      	b.n	80069f2 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006526:	4a9f      	ldr	r2, [pc, #636]	@ (80067a4 <find_volume+0x2a4>)
 8006528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800652a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800652e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <find_volume+0x3a>
 8006536:	230c      	movs	r3, #12
 8006538:	e25b      	b.n	80069f2 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800653e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006540:	79fb      	ldrb	r3, [r7, #7]
 8006542:	f023 0301 	bic.w	r3, r3, #1
 8006546:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654a:	781b      	ldrb	r3, [r3, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d01a      	beq.n	8006586 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006552:	785b      	ldrb	r3, [r3, #1]
 8006554:	4618      	mov	r0, r3
 8006556:	f7fe f8b5 	bl	80046c4 <disk_status>
 800655a:	4603      	mov	r3, r0
 800655c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006560:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006564:	f003 0301 	and.w	r3, r3, #1
 8006568:	2b00      	cmp	r3, #0
 800656a:	d10c      	bne.n	8006586 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800656c:	79fb      	ldrb	r3, [r7, #7]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d007      	beq.n	8006582 <find_volume+0x82>
 8006572:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006576:	f003 0304 	and.w	r3, r3, #4
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800657e:	230a      	movs	r3, #10
 8006580:	e237      	b.n	80069f2 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8006582:	2300      	movs	r3, #0
 8006584:	e235      	b.n	80069f2 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006588:	2200      	movs	r2, #0
 800658a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800658c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800658e:	b2da      	uxtb	r2, r3
 8006590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006592:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006596:	785b      	ldrb	r3, [r3, #1]
 8006598:	4618      	mov	r0, r3
 800659a:	f7fe f8ad 	bl	80046f8 <disk_initialize>
 800659e:	4603      	mov	r3, r0
 80065a0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80065a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d001      	beq.n	80065b4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80065b0:	2303      	movs	r3, #3
 80065b2:	e21e      	b.n	80069f2 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80065b4:	79fb      	ldrb	r3, [r7, #7]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d007      	beq.n	80065ca <find_volume+0xca>
 80065ba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80065be:	f003 0304 	and.w	r3, r3, #4
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80065c6:	230a      	movs	r3, #10
 80065c8:	e213      	b.n	80069f2 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80065ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065cc:	7858      	ldrb	r0, [r3, #1]
 80065ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d0:	330c      	adds	r3, #12
 80065d2:	461a      	mov	r2, r3
 80065d4:	2102      	movs	r1, #2
 80065d6:	f7fe f8f7 	bl	80047c8 <disk_ioctl>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d001      	beq.n	80065e4 <find_volume+0xe4>
 80065e0:	2301      	movs	r3, #1
 80065e2:	e206      	b.n	80069f2 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80065e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e6:	899b      	ldrh	r3, [r3, #12]
 80065e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065ec:	d80d      	bhi.n	800660a <find_volume+0x10a>
 80065ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f0:	899b      	ldrh	r3, [r3, #12]
 80065f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065f6:	d308      	bcc.n	800660a <find_volume+0x10a>
 80065f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fa:	899b      	ldrh	r3, [r3, #12]
 80065fc:	461a      	mov	r2, r3
 80065fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006600:	899b      	ldrh	r3, [r3, #12]
 8006602:	3b01      	subs	r3, #1
 8006604:	4013      	ands	r3, r2
 8006606:	2b00      	cmp	r3, #0
 8006608:	d001      	beq.n	800660e <find_volume+0x10e>
 800660a:	2301      	movs	r3, #1
 800660c:	e1f1      	b.n	80069f2 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800660e:	2300      	movs	r3, #0
 8006610:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006612:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006614:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006616:	f7ff ff1d 	bl	8006454 <check_fs>
 800661a:	4603      	mov	r3, r0
 800661c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006620:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006624:	2b02      	cmp	r3, #2
 8006626:	d149      	bne.n	80066bc <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006628:	2300      	movs	r3, #0
 800662a:	643b      	str	r3, [r7, #64]	@ 0x40
 800662c:	e01e      	b.n	800666c <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800662e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006630:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006634:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006636:	011b      	lsls	r3, r3, #4
 8006638:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800663c:	4413      	add	r3, r2
 800663e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006642:	3304      	adds	r3, #4
 8006644:	781b      	ldrb	r3, [r3, #0]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d006      	beq.n	8006658 <find_volume+0x158>
 800664a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664c:	3308      	adds	r3, #8
 800664e:	4618      	mov	r0, r3
 8006650:	f7fe f8f1 	bl	8004836 <ld_dword>
 8006654:	4602      	mov	r2, r0
 8006656:	e000      	b.n	800665a <find_volume+0x15a>
 8006658:	2200      	movs	r2, #0
 800665a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	3358      	adds	r3, #88	@ 0x58
 8006660:	443b      	add	r3, r7
 8006662:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006668:	3301      	adds	r3, #1
 800666a:	643b      	str	r3, [r7, #64]	@ 0x40
 800666c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800666e:	2b03      	cmp	r3, #3
 8006670:	d9dd      	bls.n	800662e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006672:	2300      	movs	r3, #0
 8006674:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006678:	2b00      	cmp	r3, #0
 800667a:	d002      	beq.n	8006682 <find_volume+0x182>
 800667c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800667e:	3b01      	subs	r3, #1
 8006680:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	3358      	adds	r3, #88	@ 0x58
 8006688:	443b      	add	r3, r7
 800668a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800668e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006690:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006692:	2b00      	cmp	r3, #0
 8006694:	d005      	beq.n	80066a2 <find_volume+0x1a2>
 8006696:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006698:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800669a:	f7ff fedb 	bl	8006454 <check_fs>
 800669e:	4603      	mov	r3, r0
 80066a0:	e000      	b.n	80066a4 <find_volume+0x1a4>
 80066a2:	2303      	movs	r3, #3
 80066a4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80066a8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d905      	bls.n	80066bc <find_volume+0x1bc>
 80066b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066b2:	3301      	adds	r3, #1
 80066b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80066b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066b8:	2b03      	cmp	r3, #3
 80066ba:	d9e2      	bls.n	8006682 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80066bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80066c0:	2b04      	cmp	r3, #4
 80066c2:	d101      	bne.n	80066c8 <find_volume+0x1c8>
 80066c4:	2301      	movs	r3, #1
 80066c6:	e194      	b.n	80069f2 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80066c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d901      	bls.n	80066d4 <find_volume+0x1d4>
 80066d0:	230d      	movs	r3, #13
 80066d2:	e18e      	b.n	80069f2 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80066d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d6:	3338      	adds	r3, #56	@ 0x38
 80066d8:	330b      	adds	r3, #11
 80066da:	4618      	mov	r0, r3
 80066dc:	f7fe f892 	bl	8004804 <ld_word>
 80066e0:	4603      	mov	r3, r0
 80066e2:	461a      	mov	r2, r3
 80066e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e6:	899b      	ldrh	r3, [r3, #12]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d001      	beq.n	80066f0 <find_volume+0x1f0>
 80066ec:	230d      	movs	r3, #13
 80066ee:	e180      	b.n	80069f2 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80066f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f2:	3338      	adds	r3, #56	@ 0x38
 80066f4:	3316      	adds	r3, #22
 80066f6:	4618      	mov	r0, r3
 80066f8:	f7fe f884 	bl	8004804 <ld_word>
 80066fc:	4603      	mov	r3, r0
 80066fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <find_volume+0x214>
 8006706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006708:	3338      	adds	r3, #56	@ 0x38
 800670a:	3324      	adds	r3, #36	@ 0x24
 800670c:	4618      	mov	r0, r3
 800670e:	f7fe f892 	bl	8004836 <ld_dword>
 8006712:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8006714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006716:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006718:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800671a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800671c:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8006720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006722:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006726:	789b      	ldrb	r3, [r3, #2]
 8006728:	2b01      	cmp	r3, #1
 800672a:	d005      	beq.n	8006738 <find_volume+0x238>
 800672c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672e:	789b      	ldrb	r3, [r3, #2]
 8006730:	2b02      	cmp	r3, #2
 8006732:	d001      	beq.n	8006738 <find_volume+0x238>
 8006734:	230d      	movs	r3, #13
 8006736:	e15c      	b.n	80069f2 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800673a:	789b      	ldrb	r3, [r3, #2]
 800673c:	461a      	mov	r2, r3
 800673e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006740:	fb02 f303 	mul.w	r3, r2, r3
 8006744:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006748:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800674c:	461a      	mov	r2, r3
 800674e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006750:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006754:	895b      	ldrh	r3, [r3, #10]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d008      	beq.n	800676c <find_volume+0x26c>
 800675a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800675c:	895b      	ldrh	r3, [r3, #10]
 800675e:	461a      	mov	r2, r3
 8006760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006762:	895b      	ldrh	r3, [r3, #10]
 8006764:	3b01      	subs	r3, #1
 8006766:	4013      	ands	r3, r2
 8006768:	2b00      	cmp	r3, #0
 800676a:	d001      	beq.n	8006770 <find_volume+0x270>
 800676c:	230d      	movs	r3, #13
 800676e:	e140      	b.n	80069f2 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006772:	3338      	adds	r3, #56	@ 0x38
 8006774:	3311      	adds	r3, #17
 8006776:	4618      	mov	r0, r3
 8006778:	f7fe f844 	bl	8004804 <ld_word>
 800677c:	4603      	mov	r3, r0
 800677e:	461a      	mov	r2, r3
 8006780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006782:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006786:	891b      	ldrh	r3, [r3, #8]
 8006788:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800678a:	8992      	ldrh	r2, [r2, #12]
 800678c:	0952      	lsrs	r2, r2, #5
 800678e:	b292      	uxth	r2, r2
 8006790:	fbb3 f1f2 	udiv	r1, r3, r2
 8006794:	fb01 f202 	mul.w	r2, r1, r2
 8006798:	1a9b      	subs	r3, r3, r2
 800679a:	b29b      	uxth	r3, r3
 800679c:	2b00      	cmp	r3, #0
 800679e:	d003      	beq.n	80067a8 <find_volume+0x2a8>
 80067a0:	230d      	movs	r3, #13
 80067a2:	e126      	b.n	80069f2 <find_volume+0x4f2>
 80067a4:	2000267c 	.word	0x2000267c

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80067a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067aa:	3338      	adds	r3, #56	@ 0x38
 80067ac:	3313      	adds	r3, #19
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7fe f828 	bl	8004804 <ld_word>
 80067b4:	4603      	mov	r3, r0
 80067b6:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80067b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d106      	bne.n	80067cc <find_volume+0x2cc>
 80067be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c0:	3338      	adds	r3, #56	@ 0x38
 80067c2:	3320      	adds	r3, #32
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7fe f836 	bl	8004836 <ld_dword>
 80067ca:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80067cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ce:	3338      	adds	r3, #56	@ 0x38
 80067d0:	330e      	adds	r3, #14
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7fe f816 	bl	8004804 <ld_word>
 80067d8:	4603      	mov	r3, r0
 80067da:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80067dc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d101      	bne.n	80067e6 <find_volume+0x2e6>
 80067e2:	230d      	movs	r3, #13
 80067e4:	e105      	b.n	80069f2 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80067e6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80067e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ea:	4413      	add	r3, r2
 80067ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067ee:	8911      	ldrh	r1, [r2, #8]
 80067f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067f2:	8992      	ldrh	r2, [r2, #12]
 80067f4:	0952      	lsrs	r2, r2, #5
 80067f6:	b292      	uxth	r2, r2
 80067f8:	fbb1 f2f2 	udiv	r2, r1, r2
 80067fc:	b292      	uxth	r2, r2
 80067fe:	4413      	add	r3, r2
 8006800:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006802:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006806:	429a      	cmp	r2, r3
 8006808:	d201      	bcs.n	800680e <find_volume+0x30e>
 800680a:	230d      	movs	r3, #13
 800680c:	e0f1      	b.n	80069f2 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800680e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006816:	8952      	ldrh	r2, [r2, #10]
 8006818:	fbb3 f3f2 	udiv	r3, r3, r2
 800681c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800681e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006820:	2b00      	cmp	r3, #0
 8006822:	d101      	bne.n	8006828 <find_volume+0x328>
 8006824:	230d      	movs	r3, #13
 8006826:	e0e4      	b.n	80069f2 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8006828:	2303      	movs	r3, #3
 800682a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800682e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006830:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8006834:	4293      	cmp	r3, r2
 8006836:	d802      	bhi.n	800683e <find_volume+0x33e>
 8006838:	2302      	movs	r3, #2
 800683a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800683e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006840:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8006844:	4293      	cmp	r3, r2
 8006846:	d802      	bhi.n	800684e <find_volume+0x34e>
 8006848:	2301      	movs	r3, #1
 800684a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800684e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006850:	1c9a      	adds	r2, r3, #2
 8006852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006854:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8006856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006858:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800685a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800685c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800685e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006860:	441a      	add	r2, r3
 8006862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006864:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8006866:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	441a      	add	r2, r3
 800686c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686e:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8006870:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006874:	2b03      	cmp	r3, #3
 8006876:	d11e      	bne.n	80068b6 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687a:	3338      	adds	r3, #56	@ 0x38
 800687c:	332a      	adds	r3, #42	@ 0x2a
 800687e:	4618      	mov	r0, r3
 8006880:	f7fd ffc0 	bl	8004804 <ld_word>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <find_volume+0x38e>
 800688a:	230d      	movs	r3, #13
 800688c:	e0b1      	b.n	80069f2 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800688e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006890:	891b      	ldrh	r3, [r3, #8]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <find_volume+0x39a>
 8006896:	230d      	movs	r3, #13
 8006898:	e0ab      	b.n	80069f2 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800689a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800689c:	3338      	adds	r3, #56	@ 0x38
 800689e:	332c      	adds	r3, #44	@ 0x2c
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7fd ffc8 	bl	8004836 <ld_dword>
 80068a6:	4602      	mov	r2, r0
 80068a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068aa:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80068ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80068b4:	e01f      	b.n	80068f6 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80068b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b8:	891b      	ldrh	r3, [r3, #8]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <find_volume+0x3c2>
 80068be:	230d      	movs	r3, #13
 80068c0:	e097      	b.n	80069f2 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80068c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80068c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068c8:	441a      	add	r2, r3
 80068ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068cc:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80068ce:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80068d2:	2b02      	cmp	r3, #2
 80068d4:	d103      	bne.n	80068de <find_volume+0x3de>
 80068d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	005b      	lsls	r3, r3, #1
 80068dc:	e00a      	b.n	80068f4 <find_volume+0x3f4>
 80068de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068e0:	69da      	ldr	r2, [r3, #28]
 80068e2:	4613      	mov	r3, r2
 80068e4:	005b      	lsls	r3, r3, #1
 80068e6:	4413      	add	r3, r2
 80068e8:	085a      	lsrs	r2, r3, #1
 80068ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ec:	69db      	ldr	r3, [r3, #28]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80068f4:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80068f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068f8:	6a1a      	ldr	r2, [r3, #32]
 80068fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068fc:	899b      	ldrh	r3, [r3, #12]
 80068fe:	4619      	mov	r1, r3
 8006900:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006902:	440b      	add	r3, r1
 8006904:	3b01      	subs	r3, #1
 8006906:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006908:	8989      	ldrh	r1, [r1, #12]
 800690a:	fbb3 f3f1 	udiv	r3, r3, r1
 800690e:	429a      	cmp	r2, r3
 8006910:	d201      	bcs.n	8006916 <find_volume+0x416>
 8006912:	230d      	movs	r3, #13
 8006914:	e06d      	b.n	80069f2 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006918:	f04f 32ff 	mov.w	r2, #4294967295
 800691c:	619a      	str	r2, [r3, #24]
 800691e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006920:	699a      	ldr	r2, [r3, #24]
 8006922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006924:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8006926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006928:	2280      	movs	r2, #128	@ 0x80
 800692a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800692c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006930:	2b03      	cmp	r3, #3
 8006932:	d149      	bne.n	80069c8 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006936:	3338      	adds	r3, #56	@ 0x38
 8006938:	3330      	adds	r3, #48	@ 0x30
 800693a:	4618      	mov	r0, r3
 800693c:	f7fd ff62 	bl	8004804 <ld_word>
 8006940:	4603      	mov	r3, r0
 8006942:	2b01      	cmp	r3, #1
 8006944:	d140      	bne.n	80069c8 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006946:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006948:	3301      	adds	r3, #1
 800694a:	4619      	mov	r1, r3
 800694c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800694e:	f7fe fa0b 	bl	8004d68 <move_window>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d137      	bne.n	80069c8 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8006958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695a:	2200      	movs	r2, #0
 800695c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800695e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006960:	3338      	adds	r3, #56	@ 0x38
 8006962:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006966:	4618      	mov	r0, r3
 8006968:	f7fd ff4c 	bl	8004804 <ld_word>
 800696c:	4603      	mov	r3, r0
 800696e:	461a      	mov	r2, r3
 8006970:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006974:	429a      	cmp	r2, r3
 8006976:	d127      	bne.n	80069c8 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8006978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800697a:	3338      	adds	r3, #56	@ 0x38
 800697c:	4618      	mov	r0, r3
 800697e:	f7fd ff5a 	bl	8004836 <ld_dword>
 8006982:	4603      	mov	r3, r0
 8006984:	4a1d      	ldr	r2, [pc, #116]	@ (80069fc <find_volume+0x4fc>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d11e      	bne.n	80069c8 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800698a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800698c:	3338      	adds	r3, #56	@ 0x38
 800698e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8006992:	4618      	mov	r0, r3
 8006994:	f7fd ff4f 	bl	8004836 <ld_dword>
 8006998:	4603      	mov	r3, r0
 800699a:	4a19      	ldr	r2, [pc, #100]	@ (8006a00 <find_volume+0x500>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d113      	bne.n	80069c8 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80069a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a2:	3338      	adds	r3, #56	@ 0x38
 80069a4:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80069a8:	4618      	mov	r0, r3
 80069aa:	f7fd ff44 	bl	8004836 <ld_dword>
 80069ae:	4602      	mov	r2, r0
 80069b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069b2:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80069b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069b6:	3338      	adds	r3, #56	@ 0x38
 80069b8:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80069bc:	4618      	mov	r0, r3
 80069be:	f7fd ff3a 	bl	8004836 <ld_dword>
 80069c2:	4602      	mov	r2, r0
 80069c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c6:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80069c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ca:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80069ce:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80069d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006a04 <find_volume+0x504>)
 80069d2:	881b      	ldrh	r3, [r3, #0]
 80069d4:	3301      	adds	r3, #1
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006a04 <find_volume+0x504>)
 80069da:	801a      	strh	r2, [r3, #0]
 80069dc:	4b09      	ldr	r3, [pc, #36]	@ (8006a04 <find_volume+0x504>)
 80069de:	881a      	ldrh	r2, [r3, #0]
 80069e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e2:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80069e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e6:	4a08      	ldr	r2, [pc, #32]	@ (8006a08 <find_volume+0x508>)
 80069e8:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80069ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80069ec:	f7fe f954 	bl	8004c98 <clear_lock>
#endif
	return FR_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3758      	adds	r7, #88	@ 0x58
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	41615252 	.word	0x41615252
 8006a00:	61417272 	.word	0x61417272
 8006a04:	20002680 	.word	0x20002680
 8006a08:	200026a4 	.word	0x200026a4

08006a0c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8006a16:	2309      	movs	r3, #9
 8006a18:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d01c      	beq.n	8006a5a <validate+0x4e>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d018      	beq.n	8006a5a <validate+0x4e>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d013      	beq.n	8006a5a <validate+0x4e>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	889a      	ldrh	r2, [r3, #4]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	88db      	ldrh	r3, [r3, #6]
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d10c      	bne.n	8006a5a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	785b      	ldrb	r3, [r3, #1]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7fd fe3c 	bl	80046c4 <disk_status>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d101      	bne.n	8006a5a <validate+0x4e>
			res = FR_OK;
 8006a56:	2300      	movs	r3, #0
 8006a58:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8006a5a:	7bfb      	ldrb	r3, [r7, #15]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d102      	bne.n	8006a66 <validate+0x5a>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	e000      	b.n	8006a68 <validate+0x5c>
 8006a66:	2300      	movs	r3, #0
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	6013      	str	r3, [r2, #0]
	return res;
 8006a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3710      	adds	r7, #16
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}
	...

08006a78 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b088      	sub	sp, #32
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	4613      	mov	r3, r2
 8006a84:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8006a8a:	f107 0310 	add.w	r3, r7, #16
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7ff fc9c 	bl	80063cc <get_ldnumber>
 8006a94:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	da01      	bge.n	8006aa0 <f_mount+0x28>
 8006a9c:	230b      	movs	r3, #11
 8006a9e:	e02b      	b.n	8006af8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8006aa0:	4a17      	ldr	r2, [pc, #92]	@ (8006b00 <f_mount+0x88>)
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aa8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8006aaa:	69bb      	ldr	r3, [r7, #24]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d005      	beq.n	8006abc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8006ab0:	69b8      	ldr	r0, [r7, #24]
 8006ab2:	f7fe f8f1 	bl	8004c98 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d002      	beq.n	8006ac8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	490d      	ldr	r1, [pc, #52]	@ (8006b00 <f_mount+0x88>)
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d002      	beq.n	8006ade <f_mount+0x66>
 8006ad8:	79fb      	ldrb	r3, [r7, #7]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d001      	beq.n	8006ae2 <f_mount+0x6a>
 8006ade:	2300      	movs	r3, #0
 8006ae0:	e00a      	b.n	8006af8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8006ae2:	f107 010c 	add.w	r1, r7, #12
 8006ae6:	f107 0308 	add.w	r3, r7, #8
 8006aea:	2200      	movs	r2, #0
 8006aec:	4618      	mov	r0, r3
 8006aee:	f7ff fd07 	bl	8006500 <find_volume>
 8006af2:	4603      	mov	r3, r0
 8006af4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8006af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3720      	adds	r7, #32
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	2000267c 	.word	0x2000267c

08006b04 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b09a      	sub	sp, #104	@ 0x68
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d101      	bne.n	8006b1c <f_open+0x18>
 8006b18:	2309      	movs	r3, #9
 8006b1a:	e1b7      	b.n	8006e8c <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8006b1c:	79fb      	ldrb	r3, [r7, #7]
 8006b1e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b22:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8006b24:	79fa      	ldrb	r2, [r7, #7]
 8006b26:	f107 0114 	add.w	r1, r7, #20
 8006b2a:	f107 0308 	add.w	r3, r7, #8
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f7ff fce6 	bl	8006500 <find_volume>
 8006b34:	4603      	mov	r3, r0
 8006b36:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8006b3a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	f040 819b 	bne.w	8006e7a <f_open+0x376>
		dj.obj.fs = fs;
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	f107 0318 	add.w	r3, r7, #24
 8006b4e:	4611      	mov	r1, r2
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7ff fbc5 	bl	80062e0 <follow_path>
 8006b56:	4603      	mov	r3, r0
 8006b58:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8006b5c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d118      	bne.n	8006b96 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8006b64:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006b68:	b25b      	sxtb	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	da03      	bge.n	8006b76 <f_open+0x72>
				res = FR_INVALID_NAME;
 8006b6e:	2306      	movs	r3, #6
 8006b70:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006b74:	e00f      	b.n	8006b96 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006b76:	79fb      	ldrb	r3, [r7, #7]
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	bf8c      	ite	hi
 8006b7c:	2301      	movhi	r3, #1
 8006b7e:	2300      	movls	r3, #0
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	461a      	mov	r2, r3
 8006b84:	f107 0318 	add.w	r3, r7, #24
 8006b88:	4611      	mov	r1, r2
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f7fd ff3c 	bl	8004a08 <chk_lock>
 8006b90:	4603      	mov	r3, r0
 8006b92:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8006b96:	79fb      	ldrb	r3, [r7, #7]
 8006b98:	f003 031c 	and.w	r3, r3, #28
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d07f      	beq.n	8006ca0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8006ba0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d017      	beq.n	8006bd8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8006ba8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006bac:	2b04      	cmp	r3, #4
 8006bae:	d10e      	bne.n	8006bce <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8006bb0:	f7fd ff86 	bl	8004ac0 <enq_lock>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d006      	beq.n	8006bc8 <f_open+0xc4>
 8006bba:	f107 0318 	add.w	r3, r7, #24
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7ff f8de 	bl	8005d80 <dir_register>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	e000      	b.n	8006bca <f_open+0xc6>
 8006bc8:	2312      	movs	r3, #18
 8006bca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8006bce:	79fb      	ldrb	r3, [r7, #7]
 8006bd0:	f043 0308 	orr.w	r3, r3, #8
 8006bd4:	71fb      	strb	r3, [r7, #7]
 8006bd6:	e010      	b.n	8006bfa <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8006bd8:	7fbb      	ldrb	r3, [r7, #30]
 8006bda:	f003 0311 	and.w	r3, r3, #17
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d003      	beq.n	8006bea <f_open+0xe6>
					res = FR_DENIED;
 8006be2:	2307      	movs	r3, #7
 8006be4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006be8:	e007      	b.n	8006bfa <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8006bea:	79fb      	ldrb	r3, [r7, #7]
 8006bec:	f003 0304 	and.w	r3, r3, #4
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d002      	beq.n	8006bfa <f_open+0xf6>
 8006bf4:	2308      	movs	r3, #8
 8006bf6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8006bfa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d168      	bne.n	8006cd4 <f_open+0x1d0>
 8006c02:	79fb      	ldrb	r3, [r7, #7]
 8006c04:	f003 0308 	and.w	r3, r3, #8
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d063      	beq.n	8006cd4 <f_open+0x1d0>
				dw = GET_FATTIME();
 8006c0c:	f7fd fcfc 	bl	8004608 <get_fattime>
 8006c10:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8006c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c14:	330e      	adds	r3, #14
 8006c16:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f7fd fe4a 	bl	80048b2 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8006c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c20:	3316      	adds	r3, #22
 8006c22:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7fd fe44 	bl	80048b2 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8006c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c2c:	330b      	adds	r3, #11
 8006c2e:	2220      	movs	r2, #32
 8006c30:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c36:	4611      	mov	r1, r2
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7fe fe1a 	bl	8005872 <ld_clust>
 8006c3e:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006c44:	2200      	movs	r2, #0
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7fe fe32 	bl	80058b0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8006c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c4e:	331c      	adds	r3, #28
 8006c50:	2100      	movs	r1, #0
 8006c52:	4618      	mov	r0, r3
 8006c54:	f7fd fe2d 	bl	80048b2 <st_dword>
					fs->wflag = 1;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8006c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d037      	beq.n	8006cd4 <f_open+0x1d0>
						dw = fs->winsect;
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c68:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8006c6a:	f107 0318 	add.w	r3, r7, #24
 8006c6e:	2200      	movs	r2, #0
 8006c70:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7fe fb22 	bl	80052bc <remove_chain>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8006c7e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d126      	bne.n	8006cd4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7fe f86c 	bl	8004d68 <move_window>
 8006c90:	4603      	mov	r3, r0
 8006c92:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006c9a:	3a01      	subs	r2, #1
 8006c9c:	615a      	str	r2, [r3, #20]
 8006c9e:	e019      	b.n	8006cd4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8006ca0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d115      	bne.n	8006cd4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8006ca8:	7fbb      	ldrb	r3, [r7, #30]
 8006caa:	f003 0310 	and.w	r3, r3, #16
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d003      	beq.n	8006cba <f_open+0x1b6>
					res = FR_NO_FILE;
 8006cb2:	2304      	movs	r3, #4
 8006cb4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006cb8:	e00c      	b.n	8006cd4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8006cba:	79fb      	ldrb	r3, [r7, #7]
 8006cbc:	f003 0302 	and.w	r3, r3, #2
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d007      	beq.n	8006cd4 <f_open+0x1d0>
 8006cc4:	7fbb      	ldrb	r3, [r7, #30]
 8006cc6:	f003 0301 	and.w	r3, r3, #1
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d002      	beq.n	8006cd4 <f_open+0x1d0>
						res = FR_DENIED;
 8006cce:	2307      	movs	r3, #7
 8006cd0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8006cd4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d126      	bne.n	8006d2a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8006cdc:	79fb      	ldrb	r3, [r7, #7]
 8006cde:	f003 0308 	and.w	r3, r3, #8
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d003      	beq.n	8006cee <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8006ce6:	79fb      	ldrb	r3, [r7, #7]
 8006ce8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8006cf6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8006cfc:	79fb      	ldrb	r3, [r7, #7]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	bf8c      	ite	hi
 8006d02:	2301      	movhi	r3, #1
 8006d04:	2300      	movls	r3, #0
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	461a      	mov	r2, r3
 8006d0a:	f107 0318 	add.w	r3, r7, #24
 8006d0e:	4611      	mov	r1, r2
 8006d10:	4618      	mov	r0, r3
 8006d12:	f7fd fef7 	bl	8004b04 <inc_lock>
 8006d16:	4602      	mov	r2, r0
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d102      	bne.n	8006d2a <f_open+0x226>
 8006d24:	2302      	movs	r3, #2
 8006d26:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8006d2a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	f040 80a3 	bne.w	8006e7a <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d38:	4611      	mov	r1, r2
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7fe fd99 	bl	8005872 <ld_clust>
 8006d40:	4602      	mov	r2, r0
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8006d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d48:	331c      	adds	r3, #28
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7fd fd73 	bl	8004836 <ld_dword>
 8006d50:	4602      	mov	r2, r0
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8006d62:	697b      	ldr	r3, [r7, #20]
 8006d64:	88da      	ldrh	r2, [r3, #6]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	79fa      	ldrb	r2, [r7, #7]
 8006d6e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	3330      	adds	r3, #48	@ 0x30
 8006d86:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f7fd fddd 	bl	800494c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8006d92:	79fb      	ldrb	r3, [r7, #7]
 8006d94:	f003 0320 	and.w	r3, r3, #32
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d06e      	beq.n	8006e7a <f_open+0x376>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d06a      	beq.n	8006e7a <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	68da      	ldr	r2, [r3, #12]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	895b      	ldrh	r3, [r3, #10]
 8006db0:	461a      	mov	r2, r3
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	899b      	ldrh	r3, [r3, #12]
 8006db6:	fb02 f303 	mul.w	r3, r2, r3
 8006dba:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006dc8:	e016      	b.n	8006df8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7fe f887 	bl	8004ee2 <get_fat>
 8006dd4:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8006dd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d802      	bhi.n	8006de2 <f_open+0x2de>
 8006ddc:	2302      	movs	r3, #2
 8006dde:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8006de2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006de8:	d102      	bne.n	8006df0 <f_open+0x2ec>
 8006dea:	2301      	movs	r3, #1
 8006dec:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8006df0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006df2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006df8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d103      	bne.n	8006e08 <f_open+0x304>
 8006e00:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006e02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d8e0      	bhi.n	8006dca <f_open+0x2c6>
				}
				fp->clust = clst;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006e0c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8006e0e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d131      	bne.n	8006e7a <f_open+0x376>
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	899b      	ldrh	r3, [r3, #12]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e1e:	fbb3 f1f2 	udiv	r1, r3, r2
 8006e22:	fb01 f202 	mul.w	r2, r1, r2
 8006e26:	1a9b      	subs	r3, r3, r2
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d026      	beq.n	8006e7a <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006e30:	4618      	mov	r0, r3
 8006e32:	f7fe f837 	bl	8004ea4 <clust2sect>
 8006e36:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8006e38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d103      	bne.n	8006e46 <f_open+0x342>
						res = FR_INT_ERR;
 8006e3e:	2302      	movs	r3, #2
 8006e40:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006e44:	e019      	b.n	8006e7a <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	899b      	ldrh	r3, [r3, #12]
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e4e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006e52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e54:	441a      	add	r2, r3
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	7858      	ldrb	r0, [r3, #1]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6a1a      	ldr	r2, [r3, #32]
 8006e68:	2301      	movs	r3, #1
 8006e6a:	f7fd fc6d 	bl	8004748 <disk_read>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d002      	beq.n	8006e7a <f_open+0x376>
 8006e74:	2301      	movs	r3, #1
 8006e76:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8006e7a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d002      	beq.n	8006e88 <f_open+0x384>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8006e88:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3768      	adds	r7, #104	@ 0x68
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}

08006e94 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b08c      	sub	sp, #48	@ 0x30
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	607a      	str	r2, [r7, #4]
 8006ea0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f107 0210 	add.w	r2, r7, #16
 8006eb2:	4611      	mov	r1, r2
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f7ff fda9 	bl	8006a0c <validate>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8006ec0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d107      	bne.n	8006ed8 <f_write+0x44>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	7d5b      	ldrb	r3, [r3, #21]
 8006ecc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006ed0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d002      	beq.n	8006ede <f_write+0x4a>
 8006ed8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006edc:	e16a      	b.n	80071b4 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	7d1b      	ldrb	r3, [r3, #20]
 8006ee2:	f003 0302 	and.w	r3, r3, #2
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d101      	bne.n	8006eee <f_write+0x5a>
 8006eea:	2307      	movs	r3, #7
 8006eec:	e162      	b.n	80071b4 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	699a      	ldr	r2, [r3, #24]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	441a      	add	r2, r3
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	f080 814c 	bcs.w	8007198 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	43db      	mvns	r3, r3
 8006f06:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8006f08:	e146      	b.n	8007198 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	8992      	ldrh	r2, [r2, #12]
 8006f12:	fbb3 f1f2 	udiv	r1, r3, r2
 8006f16:	fb01 f202 	mul.w	r2, r1, r2
 8006f1a:	1a9b      	subs	r3, r3, r2
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	f040 80f1 	bne.w	8007104 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	693a      	ldr	r2, [r7, #16]
 8006f28:	8992      	ldrh	r2, [r2, #12]
 8006f2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	8952      	ldrh	r2, [r2, #10]
 8006f32:	3a01      	subs	r2, #1
 8006f34:	4013      	ands	r3, r2
 8006f36:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8006f38:	69bb      	ldr	r3, [r7, #24]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d143      	bne.n	8006fc6 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	699b      	ldr	r3, [r3, #24]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10c      	bne.n	8006f60 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	689b      	ldr	r3, [r3, #8]
 8006f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8006f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d11a      	bne.n	8006f88 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2100      	movs	r1, #0
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7fe fa15 	bl	8005386 <create_chain>
 8006f5c:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006f5e:	e013      	b.n	8006f88 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d007      	beq.n	8006f78 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	699b      	ldr	r3, [r3, #24]
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	f7fe faa1 	bl	80054b6 <clmt_clust>
 8006f74:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006f76:	e007      	b.n	8006f88 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	4619      	mov	r1, r3
 8006f80:	4610      	mov	r0, r2
 8006f82:	f7fe fa00 	bl	8005386 <create_chain>
 8006f86:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8006f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f000 8109 	beq.w	80071a2 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8006f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d104      	bne.n	8006fa0 <f_write+0x10c>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2202      	movs	r2, #2
 8006f9a:	755a      	strb	r2, [r3, #21]
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e109      	b.n	80071b4 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8006fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa6:	d104      	bne.n	8006fb2 <f_write+0x11e>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2201      	movs	r2, #1
 8006fac:	755a      	strb	r2, [r3, #21]
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e100      	b.n	80071b4 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fb6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d102      	bne.n	8006fc6 <f_write+0x132>
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fc4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	7d1b      	ldrb	r3, [r3, #20]
 8006fca:	b25b      	sxtb	r3, r3
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	da18      	bge.n	8007002 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	7858      	ldrb	r0, [r3, #1]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6a1a      	ldr	r2, [r3, #32]
 8006fde:	2301      	movs	r3, #1
 8006fe0:	f7fd fbd2 	bl	8004788 <disk_write>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d004      	beq.n	8006ff4 <f_write+0x160>
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2201      	movs	r2, #1
 8006fee:	755a      	strb	r2, [r3, #21]
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e0df      	b.n	80071b4 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	7d1b      	ldrb	r3, [r3, #20]
 8006ff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ffc:	b2da      	uxtb	r2, r3
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007002:	693a      	ldr	r2, [r7, #16]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	69db      	ldr	r3, [r3, #28]
 8007008:	4619      	mov	r1, r3
 800700a:	4610      	mov	r0, r2
 800700c:	f7fd ff4a 	bl	8004ea4 <clust2sect>
 8007010:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007012:	697b      	ldr	r3, [r7, #20]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d104      	bne.n	8007022 <f_write+0x18e>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2202      	movs	r2, #2
 800701c:	755a      	strb	r2, [r3, #21]
 800701e:	2302      	movs	r3, #2
 8007020:	e0c8      	b.n	80071b4 <f_write+0x320>
			sect += csect;
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	4413      	add	r3, r2
 8007028:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	899b      	ldrh	r3, [r3, #12]
 800702e:	461a      	mov	r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	fbb3 f3f2 	udiv	r3, r3, r2
 8007036:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007038:	6a3b      	ldr	r3, [r7, #32]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d043      	beq.n	80070c6 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	6a3b      	ldr	r3, [r7, #32]
 8007042:	4413      	add	r3, r2
 8007044:	693a      	ldr	r2, [r7, #16]
 8007046:	8952      	ldrh	r2, [r2, #10]
 8007048:	4293      	cmp	r3, r2
 800704a:	d905      	bls.n	8007058 <f_write+0x1c4>
					cc = fs->csize - csect;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	895b      	ldrh	r3, [r3, #10]
 8007050:	461a      	mov	r2, r3
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	7858      	ldrb	r0, [r3, #1]
 800705c:	6a3b      	ldr	r3, [r7, #32]
 800705e:	697a      	ldr	r2, [r7, #20]
 8007060:	69f9      	ldr	r1, [r7, #28]
 8007062:	f7fd fb91 	bl	8004788 <disk_write>
 8007066:	4603      	mov	r3, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d004      	beq.n	8007076 <f_write+0x1e2>
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2201      	movs	r2, #1
 8007070:	755a      	strb	r2, [r3, #21]
 8007072:	2301      	movs	r3, #1
 8007074:	e09e      	b.n	80071b4 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6a1a      	ldr	r2, [r3, #32]
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	6a3a      	ldr	r2, [r7, #32]
 8007080:	429a      	cmp	r2, r3
 8007082:	d918      	bls.n	80070b6 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	6a1a      	ldr	r2, [r3, #32]
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	1ad3      	subs	r3, r2, r3
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	8992      	ldrh	r2, [r2, #12]
 8007096:	fb02 f303 	mul.w	r3, r2, r3
 800709a:	69fa      	ldr	r2, [r7, #28]
 800709c:	18d1      	adds	r1, r2, r3
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	899b      	ldrh	r3, [r3, #12]
 80070a2:	461a      	mov	r2, r3
 80070a4:	f7fd fc31 	bl	800490a <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	7d1b      	ldrb	r3, [r3, #20]
 80070ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070b0:	b2da      	uxtb	r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	899b      	ldrh	r3, [r3, #12]
 80070ba:	461a      	mov	r2, r3
 80070bc:	6a3b      	ldr	r3, [r7, #32]
 80070be:	fb02 f303 	mul.w	r3, r2, r3
 80070c2:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80070c4:	e04b      	b.n	800715e <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	697a      	ldr	r2, [r7, #20]
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d016      	beq.n	80070fe <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	699a      	ldr	r2, [r3, #24]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80070d8:	429a      	cmp	r2, r3
 80070da:	d210      	bcs.n	80070fe <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	7858      	ldrb	r0, [r3, #1]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80070e6:	2301      	movs	r3, #1
 80070e8:	697a      	ldr	r2, [r7, #20]
 80070ea:	f7fd fb2d 	bl	8004748 <disk_read>
 80070ee:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d004      	beq.n	80070fe <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2201      	movs	r2, #1
 80070f8:	755a      	strb	r2, [r3, #21]
 80070fa:	2301      	movs	r3, #1
 80070fc:	e05a      	b.n	80071b4 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	697a      	ldr	r2, [r7, #20]
 8007102:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	899b      	ldrh	r3, [r3, #12]
 8007108:	4618      	mov	r0, r3
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	699b      	ldr	r3, [r3, #24]
 800710e:	693a      	ldr	r2, [r7, #16]
 8007110:	8992      	ldrh	r2, [r2, #12]
 8007112:	fbb3 f1f2 	udiv	r1, r3, r2
 8007116:	fb01 f202 	mul.w	r2, r1, r2
 800711a:	1a9b      	subs	r3, r3, r2
 800711c:	1ac3      	subs	r3, r0, r3
 800711e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	429a      	cmp	r2, r3
 8007126:	d901      	bls.n	800712c <f_write+0x298>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	693a      	ldr	r2, [r7, #16]
 8007138:	8992      	ldrh	r2, [r2, #12]
 800713a:	fbb3 f0f2 	udiv	r0, r3, r2
 800713e:	fb00 f202 	mul.w	r2, r0, r2
 8007142:	1a9b      	subs	r3, r3, r2
 8007144:	440b      	add	r3, r1
 8007146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007148:	69f9      	ldr	r1, [r7, #28]
 800714a:	4618      	mov	r0, r3
 800714c:	f7fd fbdd 	bl	800490a <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	7d1b      	ldrb	r3, [r3, #20]
 8007154:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007158:	b2da      	uxtb	r2, r3
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800715e:	69fa      	ldr	r2, [r7, #28]
 8007160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007162:	4413      	add	r3, r2
 8007164:	61fb      	str	r3, [r7, #28]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	699a      	ldr	r2, [r3, #24]
 800716a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716c:	441a      	add	r2, r3
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	619a      	str	r2, [r3, #24]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	68da      	ldr	r2, [r3, #12]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	699b      	ldr	r3, [r3, #24]
 800717a:	429a      	cmp	r2, r3
 800717c:	bf38      	it	cc
 800717e:	461a      	movcc	r2, r3
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	60da      	str	r2, [r3, #12]
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718a:	441a      	add	r2, r3
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	601a      	str	r2, [r3, #0]
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007194:	1ad3      	subs	r3, r2, r3
 8007196:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2b00      	cmp	r3, #0
 800719c:	f47f aeb5 	bne.w	8006f0a <f_write+0x76>
 80071a0:	e000      	b.n	80071a4 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80071a2:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	7d1b      	ldrb	r3, [r3, #20]
 80071a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071ac:	b2da      	uxtb	r2, r3
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3730      	adds	r7, #48	@ 0x30
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b086      	sub	sp, #24
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f107 0208 	add.w	r2, r7, #8
 80071ca:	4611      	mov	r1, r2
 80071cc:	4618      	mov	r0, r3
 80071ce:	f7ff fc1d 	bl	8006a0c <validate>
 80071d2:	4603      	mov	r3, r0
 80071d4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80071d6:	7dfb      	ldrb	r3, [r7, #23]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d168      	bne.n	80072ae <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	7d1b      	ldrb	r3, [r3, #20]
 80071e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d062      	beq.n	80072ae <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	7d1b      	ldrb	r3, [r3, #20]
 80071ec:	b25b      	sxtb	r3, r3
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	da15      	bge.n	800721e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	7858      	ldrb	r0, [r3, #1]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6a1a      	ldr	r2, [r3, #32]
 8007200:	2301      	movs	r3, #1
 8007202:	f7fd fac1 	bl	8004788 <disk_write>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d001      	beq.n	8007210 <f_sync+0x54>
 800720c:	2301      	movs	r3, #1
 800720e:	e04f      	b.n	80072b0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	7d1b      	ldrb	r3, [r3, #20]
 8007214:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007218:	b2da      	uxtb	r2, r3
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800721e:	f7fd f9f3 	bl	8004608 <get_fattime>
 8007222:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007224:	68ba      	ldr	r2, [r7, #8]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800722a:	4619      	mov	r1, r3
 800722c:	4610      	mov	r0, r2
 800722e:	f7fd fd9b 	bl	8004d68 <move_window>
 8007232:	4603      	mov	r3, r0
 8007234:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007236:	7dfb      	ldrb	r3, [r7, #23]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d138      	bne.n	80072ae <f_sync+0xf2>
					dir = fp->dir_ptr;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007240:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	330b      	adds	r3, #11
 8007246:	781a      	ldrb	r2, [r3, #0]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	330b      	adds	r3, #11
 800724c:	f042 0220 	orr.w	r2, r2, #32
 8007250:	b2d2      	uxtb	r2, r2
 8007252:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6818      	ldr	r0, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	461a      	mov	r2, r3
 800725e:	68f9      	ldr	r1, [r7, #12]
 8007260:	f7fe fb26 	bl	80058b0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f103 021c 	add.w	r2, r3, #28
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	4619      	mov	r1, r3
 8007270:	4610      	mov	r0, r2
 8007272:	f7fd fb1e 	bl	80048b2 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	3316      	adds	r3, #22
 800727a:	6939      	ldr	r1, [r7, #16]
 800727c:	4618      	mov	r0, r3
 800727e:	f7fd fb18 	bl	80048b2 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	3312      	adds	r3, #18
 8007286:	2100      	movs	r1, #0
 8007288:	4618      	mov	r0, r3
 800728a:	f7fd faf7 	bl	800487c <st_word>
					fs->wflag = 1;
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	2201      	movs	r2, #1
 8007292:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	4618      	mov	r0, r3
 8007298:	f7fd fd94 	bl	8004dc4 <sync_fs>
 800729c:	4603      	mov	r3, r0
 800729e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	7d1b      	ldrb	r3, [r3, #20]
 80072a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072a8:	b2da      	uxtb	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80072ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3718      	adds	r7, #24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b084      	sub	sp, #16
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f7ff ff7b 	bl	80071bc <f_sync>
 80072c6:	4603      	mov	r3, r0
 80072c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80072ca:	7bfb      	ldrb	r3, [r7, #15]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d118      	bne.n	8007302 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f107 0208 	add.w	r2, r7, #8
 80072d6:	4611      	mov	r1, r2
 80072d8:	4618      	mov	r0, r3
 80072da:	f7ff fb97 	bl	8006a0c <validate>
 80072de:	4603      	mov	r3, r0
 80072e0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80072e2:	7bfb      	ldrb	r3, [r7, #15]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d10c      	bne.n	8007302 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	691b      	ldr	r3, [r3, #16]
 80072ec:	4618      	mov	r0, r3
 80072ee:	f7fd fc97 	bl	8004c20 <dec_lock>
 80072f2:	4603      	mov	r3, r0
 80072f4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d102      	bne.n	8007302 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007302:	7bfb      	ldrb	r3, [r7, #15]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800730c:	b480      	push	{r7}
 800730e:	b087      	sub	sp, #28
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	4613      	mov	r3, r2
 8007318:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800731a:	2301      	movs	r3, #1
 800731c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800731e:	2300      	movs	r3, #0
 8007320:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007322:	4b1f      	ldr	r3, [pc, #124]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 8007324:	7a5b      	ldrb	r3, [r3, #9]
 8007326:	b2db      	uxtb	r3, r3
 8007328:	2b00      	cmp	r3, #0
 800732a:	d131      	bne.n	8007390 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800732c:	4b1c      	ldr	r3, [pc, #112]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 800732e:	7a5b      	ldrb	r3, [r3, #9]
 8007330:	b2db      	uxtb	r3, r3
 8007332:	461a      	mov	r2, r3
 8007334:	4b1a      	ldr	r3, [pc, #104]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 8007336:	2100      	movs	r1, #0
 8007338:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800733a:	4b19      	ldr	r3, [pc, #100]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 800733c:	7a5b      	ldrb	r3, [r3, #9]
 800733e:	b2db      	uxtb	r3, r3
 8007340:	4a17      	ldr	r2, [pc, #92]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	4413      	add	r3, r2
 8007346:	68fa      	ldr	r2, [r7, #12]
 8007348:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800734a:	4b15      	ldr	r3, [pc, #84]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 800734c:	7a5b      	ldrb	r3, [r3, #9]
 800734e:	b2db      	uxtb	r3, r3
 8007350:	461a      	mov	r2, r3
 8007352:	4b13      	ldr	r3, [pc, #76]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 8007354:	4413      	add	r3, r2
 8007356:	79fa      	ldrb	r2, [r7, #7]
 8007358:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800735a:	4b11      	ldr	r3, [pc, #68]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 800735c:	7a5b      	ldrb	r3, [r3, #9]
 800735e:	b2db      	uxtb	r3, r3
 8007360:	1c5a      	adds	r2, r3, #1
 8007362:	b2d1      	uxtb	r1, r2
 8007364:	4a0e      	ldr	r2, [pc, #56]	@ (80073a0 <FATFS_LinkDriverEx+0x94>)
 8007366:	7251      	strb	r1, [r2, #9]
 8007368:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800736a:	7dbb      	ldrb	r3, [r7, #22]
 800736c:	3330      	adds	r3, #48	@ 0x30
 800736e:	b2da      	uxtb	r2, r3
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	3301      	adds	r3, #1
 8007378:	223a      	movs	r2, #58	@ 0x3a
 800737a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	3302      	adds	r3, #2
 8007380:	222f      	movs	r2, #47	@ 0x2f
 8007382:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	3303      	adds	r3, #3
 8007388:	2200      	movs	r2, #0
 800738a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800738c:	2300      	movs	r3, #0
 800738e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007390:	7dfb      	ldrb	r3, [r7, #23]
}
 8007392:	4618      	mov	r0, r3
 8007394:	371c      	adds	r7, #28
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	200028a4 	.word	0x200028a4

080073a4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b082      	sub	sp, #8
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80073ae:	2200      	movs	r2, #0
 80073b0:	6839      	ldr	r1, [r7, #0]
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f7ff ffaa 	bl	800730c <FATFS_LinkDriverEx>
 80073b8:	4603      	mov	r3, r0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
	...

080073c4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b085      	sub	sp, #20
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	4603      	mov	r3, r0
 80073cc:	6039      	str	r1, [r7, #0]
 80073ce:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80073d0:	88fb      	ldrh	r3, [r7, #6]
 80073d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80073d4:	d802      	bhi.n	80073dc <ff_convert+0x18>
		c = chr;
 80073d6:	88fb      	ldrh	r3, [r7, #6]
 80073d8:	81fb      	strh	r3, [r7, #14]
 80073da:	e025      	b.n	8007428 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00b      	beq.n	80073fa <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80073e2:	88fb      	ldrh	r3, [r7, #6]
 80073e4:	2bff      	cmp	r3, #255	@ 0xff
 80073e6:	d805      	bhi.n	80073f4 <ff_convert+0x30>
 80073e8:	88fb      	ldrh	r3, [r7, #6]
 80073ea:	3b80      	subs	r3, #128	@ 0x80
 80073ec:	4a12      	ldr	r2, [pc, #72]	@ (8007438 <ff_convert+0x74>)
 80073ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80073f2:	e000      	b.n	80073f6 <ff_convert+0x32>
 80073f4:	2300      	movs	r3, #0
 80073f6:	81fb      	strh	r3, [r7, #14]
 80073f8:	e016      	b.n	8007428 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80073fa:	2300      	movs	r3, #0
 80073fc:	81fb      	strh	r3, [r7, #14]
 80073fe:	e009      	b.n	8007414 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8007400:	89fb      	ldrh	r3, [r7, #14]
 8007402:	4a0d      	ldr	r2, [pc, #52]	@ (8007438 <ff_convert+0x74>)
 8007404:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007408:	88fa      	ldrh	r2, [r7, #6]
 800740a:	429a      	cmp	r2, r3
 800740c:	d006      	beq.n	800741c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800740e:	89fb      	ldrh	r3, [r7, #14]
 8007410:	3301      	adds	r3, #1
 8007412:	81fb      	strh	r3, [r7, #14]
 8007414:	89fb      	ldrh	r3, [r7, #14]
 8007416:	2b7f      	cmp	r3, #127	@ 0x7f
 8007418:	d9f2      	bls.n	8007400 <ff_convert+0x3c>
 800741a:	e000      	b.n	800741e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800741c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800741e:	89fb      	ldrh	r3, [r7, #14]
 8007420:	3380      	adds	r3, #128	@ 0x80
 8007422:	b29b      	uxth	r3, r3
 8007424:	b2db      	uxtb	r3, r3
 8007426:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8007428:	89fb      	ldrh	r3, [r7, #14]
}
 800742a:	4618      	mov	r0, r3
 800742c:	3714      	adds	r7, #20
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr
 8007436:	bf00      	nop
 8007438:	080076e8 	.word	0x080076e8

0800743c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800743c:	b480      	push	{r7}
 800743e:	b087      	sub	sp, #28
 8007440:	af00      	add	r7, sp, #0
 8007442:	4603      	mov	r3, r0
 8007444:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8007446:	88fb      	ldrh	r3, [r7, #6]
 8007448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800744c:	d201      	bcs.n	8007452 <ff_wtoupper+0x16>
 800744e:	4b3e      	ldr	r3, [pc, #248]	@ (8007548 <ff_wtoupper+0x10c>)
 8007450:	e000      	b.n	8007454 <ff_wtoupper+0x18>
 8007452:	4b3e      	ldr	r3, [pc, #248]	@ (800754c <ff_wtoupper+0x110>)
 8007454:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	1c9a      	adds	r2, r3, #2
 800745a:	617a      	str	r2, [r7, #20]
 800745c:	881b      	ldrh	r3, [r3, #0]
 800745e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8007460:	8a7b      	ldrh	r3, [r7, #18]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d068      	beq.n	8007538 <ff_wtoupper+0xfc>
 8007466:	88fa      	ldrh	r2, [r7, #6]
 8007468:	8a7b      	ldrh	r3, [r7, #18]
 800746a:	429a      	cmp	r2, r3
 800746c:	d364      	bcc.n	8007538 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	1c9a      	adds	r2, r3, #2
 8007472:	617a      	str	r2, [r7, #20]
 8007474:	881b      	ldrh	r3, [r3, #0]
 8007476:	823b      	strh	r3, [r7, #16]
 8007478:	8a3b      	ldrh	r3, [r7, #16]
 800747a:	0a1b      	lsrs	r3, r3, #8
 800747c:	81fb      	strh	r3, [r7, #14]
 800747e:	8a3b      	ldrh	r3, [r7, #16]
 8007480:	b2db      	uxtb	r3, r3
 8007482:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8007484:	88fa      	ldrh	r2, [r7, #6]
 8007486:	8a79      	ldrh	r1, [r7, #18]
 8007488:	8a3b      	ldrh	r3, [r7, #16]
 800748a:	440b      	add	r3, r1
 800748c:	429a      	cmp	r2, r3
 800748e:	da49      	bge.n	8007524 <ff_wtoupper+0xe8>
			switch (cmd) {
 8007490:	89fb      	ldrh	r3, [r7, #14]
 8007492:	2b08      	cmp	r3, #8
 8007494:	d84f      	bhi.n	8007536 <ff_wtoupper+0xfa>
 8007496:	a201      	add	r2, pc, #4	@ (adr r2, 800749c <ff_wtoupper+0x60>)
 8007498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749c:	080074c1 	.word	0x080074c1
 80074a0:	080074d3 	.word	0x080074d3
 80074a4:	080074e9 	.word	0x080074e9
 80074a8:	080074f1 	.word	0x080074f1
 80074ac:	080074f9 	.word	0x080074f9
 80074b0:	08007501 	.word	0x08007501
 80074b4:	08007509 	.word	0x08007509
 80074b8:	08007511 	.word	0x08007511
 80074bc:	08007519 	.word	0x08007519
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80074c0:	88fa      	ldrh	r2, [r7, #6]
 80074c2:	8a7b      	ldrh	r3, [r7, #18]
 80074c4:	1ad3      	subs	r3, r2, r3
 80074c6:	005b      	lsls	r3, r3, #1
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	4413      	add	r3, r2
 80074cc:	881b      	ldrh	r3, [r3, #0]
 80074ce:	80fb      	strh	r3, [r7, #6]
 80074d0:	e027      	b.n	8007522 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80074d2:	88fa      	ldrh	r2, [r7, #6]
 80074d4:	8a7b      	ldrh	r3, [r7, #18]
 80074d6:	1ad3      	subs	r3, r2, r3
 80074d8:	b29b      	uxth	r3, r3
 80074da:	f003 0301 	and.w	r3, r3, #1
 80074de:	b29b      	uxth	r3, r3
 80074e0:	88fa      	ldrh	r2, [r7, #6]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	80fb      	strh	r3, [r7, #6]
 80074e6:	e01c      	b.n	8007522 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80074e8:	88fb      	ldrh	r3, [r7, #6]
 80074ea:	3b10      	subs	r3, #16
 80074ec:	80fb      	strh	r3, [r7, #6]
 80074ee:	e018      	b.n	8007522 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80074f0:	88fb      	ldrh	r3, [r7, #6]
 80074f2:	3b20      	subs	r3, #32
 80074f4:	80fb      	strh	r3, [r7, #6]
 80074f6:	e014      	b.n	8007522 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80074f8:	88fb      	ldrh	r3, [r7, #6]
 80074fa:	3b30      	subs	r3, #48	@ 0x30
 80074fc:	80fb      	strh	r3, [r7, #6]
 80074fe:	e010      	b.n	8007522 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8007500:	88fb      	ldrh	r3, [r7, #6]
 8007502:	3b1a      	subs	r3, #26
 8007504:	80fb      	strh	r3, [r7, #6]
 8007506:	e00c      	b.n	8007522 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8007508:	88fb      	ldrh	r3, [r7, #6]
 800750a:	3308      	adds	r3, #8
 800750c:	80fb      	strh	r3, [r7, #6]
 800750e:	e008      	b.n	8007522 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8007510:	88fb      	ldrh	r3, [r7, #6]
 8007512:	3b50      	subs	r3, #80	@ 0x50
 8007514:	80fb      	strh	r3, [r7, #6]
 8007516:	e004      	b.n	8007522 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8007518:	88fb      	ldrh	r3, [r7, #6]
 800751a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800751e:	80fb      	strh	r3, [r7, #6]
 8007520:	bf00      	nop
			}
			break;
 8007522:	e008      	b.n	8007536 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8007524:	89fb      	ldrh	r3, [r7, #14]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d195      	bne.n	8007456 <ff_wtoupper+0x1a>
 800752a:	8a3b      	ldrh	r3, [r7, #16]
 800752c:	005b      	lsls	r3, r3, #1
 800752e:	697a      	ldr	r2, [r7, #20]
 8007530:	4413      	add	r3, r2
 8007532:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8007534:	e78f      	b.n	8007456 <ff_wtoupper+0x1a>
			break;
 8007536:	bf00      	nop
	}

	return chr;
 8007538:	88fb      	ldrh	r3, [r7, #6]
}
 800753a:	4618      	mov	r0, r3
 800753c:	371c      	adds	r7, #28
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr
 8007546:	bf00      	nop
 8007548:	080077e8 	.word	0x080077e8
 800754c:	080079dc 	.word	0x080079dc

08007550 <memset>:
 8007550:	4402      	add	r2, r0
 8007552:	4603      	mov	r3, r0
 8007554:	4293      	cmp	r3, r2
 8007556:	d100      	bne.n	800755a <memset+0xa>
 8007558:	4770      	bx	lr
 800755a:	f803 1b01 	strb.w	r1, [r3], #1
 800755e:	e7f9      	b.n	8007554 <memset+0x4>

08007560 <__libc_init_array>:
 8007560:	b570      	push	{r4, r5, r6, lr}
 8007562:	4d0d      	ldr	r5, [pc, #52]	@ (8007598 <__libc_init_array+0x38>)
 8007564:	4c0d      	ldr	r4, [pc, #52]	@ (800759c <__libc_init_array+0x3c>)
 8007566:	1b64      	subs	r4, r4, r5
 8007568:	10a4      	asrs	r4, r4, #2
 800756a:	2600      	movs	r6, #0
 800756c:	42a6      	cmp	r6, r4
 800756e:	d109      	bne.n	8007584 <__libc_init_array+0x24>
 8007570:	4d0b      	ldr	r5, [pc, #44]	@ (80075a0 <__libc_init_array+0x40>)
 8007572:	4c0c      	ldr	r4, [pc, #48]	@ (80075a4 <__libc_init_array+0x44>)
 8007574:	f000 f826 	bl	80075c4 <_init>
 8007578:	1b64      	subs	r4, r4, r5
 800757a:	10a4      	asrs	r4, r4, #2
 800757c:	2600      	movs	r6, #0
 800757e:	42a6      	cmp	r6, r4
 8007580:	d105      	bne.n	800758e <__libc_init_array+0x2e>
 8007582:	bd70      	pop	{r4, r5, r6, pc}
 8007584:	f855 3b04 	ldr.w	r3, [r5], #4
 8007588:	4798      	blx	r3
 800758a:	3601      	adds	r6, #1
 800758c:	e7ee      	b.n	800756c <__libc_init_array+0xc>
 800758e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007592:	4798      	blx	r3
 8007594:	3601      	adds	r6, #1
 8007596:	e7f2      	b.n	800757e <__libc_init_array+0x1e>
 8007598:	08007aa0 	.word	0x08007aa0
 800759c:	08007aa0 	.word	0x08007aa0
 80075a0:	08007aa0 	.word	0x08007aa0
 80075a4:	08007aa4 	.word	0x08007aa4

080075a8 <memcpy>:
 80075a8:	440a      	add	r2, r1
 80075aa:	4291      	cmp	r1, r2
 80075ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80075b0:	d100      	bne.n	80075b4 <memcpy+0xc>
 80075b2:	4770      	bx	lr
 80075b4:	b510      	push	{r4, lr}
 80075b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075be:	4291      	cmp	r1, r2
 80075c0:	d1f9      	bne.n	80075b6 <memcpy+0xe>
 80075c2:	bd10      	pop	{r4, pc}

080075c4 <_init>:
 80075c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075c6:	bf00      	nop
 80075c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ca:	bc08      	pop	{r3}
 80075cc:	469e      	mov	lr, r3
 80075ce:	4770      	bx	lr

080075d0 <_fini>:
 80075d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075d2:	bf00      	nop
 80075d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075d6:	bc08      	pop	{r3}
 80075d8:	469e      	mov	lr, r3
 80075da:	4770      	bx	lr
