module and_tb;
  reg a,b;
  wire y;
  and_1 dut(.a(a),.b(b),.y(y));
  initial begin 
    $monitor("a=%b, b =%b, y=%b",a,b,y);
    a = 0;b=0; #10
    a=0;b = 1;#10
    a =1;b=0;#10
    a=1;b=1;
  end 
  
  /* dumpfile("or_tb.vme d");
  dumpvars(1); */
  endmodule 

output
a=0, b =0, y=0
a=0, b =1, y=0
a=1, b =0, y=0
a=1, b =1, y=1
