$comment
	File created using the following command:
		vcd file skeleton.msim.vcd -direction
$end
$date
	Thu Nov 03 12:18:40 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module skeleton_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var wire 1 # dmem_clock $end
$var wire 1 $ imem_clock $end
$var wire 1 % processor_clock $end
$var wire 1 & regfile_clock $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - imem_clock~output_o $end
$var wire 1 . dmem_clock~output_o $end
$var wire 1 / processor_clock~output_o $end
$var wire 1 0 regfile_clock~output_o $end
$var wire 1 1 clock~input_o $end
$var wire 1 2 clock~inputclkctrl_outclk $end
$var wire 1 3 reset~input_o $end
$var wire 1 4 imem_clk|Add0~0_combout $end
$var wire 1 5 imem_clk|clock~q $end
$var wire 1 6 dmem_clk|clk~0_combout $end
$var wire 1 7 processor_clk|counter[0]~feeder_combout $end
$var wire 1 8 processor_clk|Add0~0_combout $end
$var wire 1 9 processor_clk|Add0~2_combout $end
$var wire 1 : processor_clk|clock~feeder_combout $end
$var wire 1 ; processor_clk|clock~q $end
$var wire 1 < regfile_clk|clk~0_combout $end
$var wire 1 = imem_clk|counter [31] $end
$var wire 1 > imem_clk|counter [30] $end
$var wire 1 ? imem_clk|counter [29] $end
$var wire 1 @ imem_clk|counter [28] $end
$var wire 1 A imem_clk|counter [27] $end
$var wire 1 B imem_clk|counter [26] $end
$var wire 1 C imem_clk|counter [25] $end
$var wire 1 D imem_clk|counter [24] $end
$var wire 1 E imem_clk|counter [23] $end
$var wire 1 F imem_clk|counter [22] $end
$var wire 1 G imem_clk|counter [21] $end
$var wire 1 H imem_clk|counter [20] $end
$var wire 1 I imem_clk|counter [19] $end
$var wire 1 J imem_clk|counter [18] $end
$var wire 1 K imem_clk|counter [17] $end
$var wire 1 L imem_clk|counter [16] $end
$var wire 1 M imem_clk|counter [15] $end
$var wire 1 N imem_clk|counter [14] $end
$var wire 1 O imem_clk|counter [13] $end
$var wire 1 P imem_clk|counter [12] $end
$var wire 1 Q imem_clk|counter [11] $end
$var wire 1 R imem_clk|counter [10] $end
$var wire 1 S imem_clk|counter [9] $end
$var wire 1 T imem_clk|counter [8] $end
$var wire 1 U imem_clk|counter [7] $end
$var wire 1 V imem_clk|counter [6] $end
$var wire 1 W imem_clk|counter [5] $end
$var wire 1 X imem_clk|counter [4] $end
$var wire 1 Y imem_clk|counter [3] $end
$var wire 1 Z imem_clk|counter [2] $end
$var wire 1 [ imem_clk|counter [1] $end
$var wire 1 \ imem_clk|counter [0] $end
$var wire 1 ] processor_clk|counter [31] $end
$var wire 1 ^ processor_clk|counter [30] $end
$var wire 1 _ processor_clk|counter [29] $end
$var wire 1 ` processor_clk|counter [28] $end
$var wire 1 a processor_clk|counter [27] $end
$var wire 1 b processor_clk|counter [26] $end
$var wire 1 c processor_clk|counter [25] $end
$var wire 1 d processor_clk|counter [24] $end
$var wire 1 e processor_clk|counter [23] $end
$var wire 1 f processor_clk|counter [22] $end
$var wire 1 g processor_clk|counter [21] $end
$var wire 1 h processor_clk|counter [20] $end
$var wire 1 i processor_clk|counter [19] $end
$var wire 1 j processor_clk|counter [18] $end
$var wire 1 k processor_clk|counter [17] $end
$var wire 1 l processor_clk|counter [16] $end
$var wire 1 m processor_clk|counter [15] $end
$var wire 1 n processor_clk|counter [14] $end
$var wire 1 o processor_clk|counter [13] $end
$var wire 1 p processor_clk|counter [12] $end
$var wire 1 q processor_clk|counter [11] $end
$var wire 1 r processor_clk|counter [10] $end
$var wire 1 s processor_clk|counter [9] $end
$var wire 1 t processor_clk|counter [8] $end
$var wire 1 u processor_clk|counter [7] $end
$var wire 1 v processor_clk|counter [6] $end
$var wire 1 w processor_clk|counter [5] $end
$var wire 1 x processor_clk|counter [4] $end
$var wire 1 y processor_clk|counter [3] $end
$var wire 1 z processor_clk|counter [2] $end
$var wire 1 { processor_clk|counter [1] $end
$var wire 1 | processor_clk|counter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
13
04
05
16
07
18
09
0:
0;
0<
0\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
zO
zN
zM
zL
zK
zJ
zI
zH
zG
zF
zE
zD
zC
zB
zA
z@
z?
z>
z=
0|
z{
zz
zy
zx
zw
zv
zu
zt
zs
zr
zq
zp
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
za
z`
z_
z^
z]
$end
#50000
1!
11
12
#100000
0!
01
02
#120000
0"
03
19
06
14
1.
1#
1:
17
#150000
1!
11
12
16
1<
10
0.
0#
1&
1|
1;
1/
08
1%
09
0:
07
#200000
0!
01
02
06
0<
00
1.
1#
0&
1\
15
1-
1$
04
#250000
1!
11
12
16
1<
10
0.
0#
1&
0|
0;
0/
18
0%
19
1:
17
#300000
0!
01
02
06
0<
00
1.
1#
0&
0\
05
0-
0$
14
#350000
1!
11
12
16
1<
10
0.
0#
1&
1|
1;
1/
08
1%
09
0:
07
#400000
0!
01
02
06
0<
00
1.
1#
0&
1\
15
1-
1$
04
#450000
1!
11
12
16
1<
10
0.
0#
1&
0|
0;
0/
18
0%
19
1:
17
#500000
0!
01
02
06
0<
00
1.
1#
0&
0\
05
0-
0$
14
#550000
1!
11
12
16
1<
10
0.
0#
1&
1|
1;
1/
08
1%
09
0:
07
#600000
0!
01
02
06
0<
00
1.
1#
0&
1\
15
1-
1$
04
#650000
1!
11
12
16
1<
10
0.
0#
1&
0|
0;
0/
18
0%
19
1:
17
#700000
0!
01
02
06
0<
00
1.
1#
0&
0\
05
0-
0$
14
#750000
1!
11
12
16
1<
10
0.
0#
1&
1|
1;
1/
08
1%
09
0:
07
#800000
0!
01
02
06
0<
00
1.
1#
0&
1\
15
1-
1$
04
#850000
1!
11
12
16
1<
10
0.
0#
1&
0|
0;
0/
18
0%
19
1:
17
#900000
0!
01
02
06
0<
00
1.
1#
0&
0\
05
0-
0$
14
#950000
1!
11
12
16
1<
10
0.
0#
1&
1|
1;
1/
08
1%
09
0:
07
#1000000
