// Seed: 1517339554
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1;
  assign id_1 = (id_1);
  tri1 id_2, id_3, id_4;
  module_0(
      id_3
  );
  wire id_5;
  always #1 id_4 = 1 == 1;
  wire id_6;
  assign id_2 = 1;
  wire id_7;
  tri0 id_8 = 1;
  wand id_9 = 1'b0 == 1'd0;
  assign id_2 = 1;
endmodule
module module_2;
  wor  id_1;
  tri0 id_2;
  always if (1) @(posedge {1'd0, id_1}) id_1 = id_2;
  module_0(
      id_2
  );
  byte id_3;
  wire id_4;
  assign id_3[1+1] = 1'b0;
endmodule
