#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat May 24 20:05:50 2025
# Process ID: 11312
# Current directory: C:/Users/This PC/vivado_projects/nanoprocessor_4bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12360 C:\Users\This PC\vivado_projects\nanoprocessor_4bit\Lab9.xpr
# Log file: C:/Users/This PC/vivado_projects/nanoprocessor_4bit/vivado.log
# Journal file: C:/Users/This PC/vivado_projects/nanoprocessor_4bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd} w ]
add_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/REG_12bit.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd} w ]
add_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/Program_RAM.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_12bit.vhd} w ]
add_files {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sources_1/new/MUX_8_to_1_12bit.vhd}}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/new/Program_RAM_tb.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Program_RAM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Program_RAM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
current_wave_config {Processor_4bit_tb_behav.wcfg}
add_wave {{/Program_RAM_tb}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
current_wave_config {Processor_4bit_tb_behav.wcfg}
add_wave {{/Program_RAM_tb/uut/REG_12bit_0}} 
current_wave_config {Processor_4bit_tb_behav.wcfg}
add_wave {{/Program_RAM_tb/uut/REG_12bit_2}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Program_RAM_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Processor_4bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Processor_4bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_sim simulation_3
close_sim
launch_simulation
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
current_wave_config {Processor_4bit_tb_behav.wcfg}
add_wave {{/Processor_4bit_tb}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
current_wave_config {Processor_4bit_tb_behav.wcfg*}
add_wave {{/Processor_4bit_tb}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
current_wave_config {Processor_4bit_tb_behav.wcfg}
add_wave {{/Processor_4bit_tb/uut/Program_counter_0/Address}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
current_wave_config {Processor_4bit_tb_behav.wcfg}
add_wave {{/Processor_4bit_tb/uut/Program_RAM_0/Decoder_3_to_8_0}} 
current_wave_config {Processor_4bit_tb_behav.wcfg*}
add_wave {{/Processor_4bit_tb/uut/Program_RAM_0}} 
save_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config {C:/Users/This PC/vivado_projects/nanoprocessor_4bit/Lab9.srcs/sim_1/imports/sim_1/Processor_4bit_tb_behav.wcfg}
source Processor_4bit_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_sim
close_sim
