// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top,hls_ip_2014_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.312625,HLS_SYN_LAT=2,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

 /* verilator lint_off WIDTH */
module FindIfUnitVRTL (
        clk,
        reset,
        cfg_req_V,
        cfg_req_V_ap_vld,
        cfg_req_V_ap_ack,
        cfg_resp_V,
        cfg_resp_V_ap_vld,
        cfg_resp_V_ap_ack,
        mem_req_V,
        mem_req_V_ap_vld,
        mem_req_V_ap_ack,
        mem_resp_V,
        mem_resp_V_ap_vld,
        mem_resp_V_ap_ack,
        g_dtu_iface_req_V,
        g_dtu_iface_req_V_ap_vld,
        g_dtu_iface_req_V_ap_ack,
        g_dtu_iface_resp_V,
        g_dtu_iface_resp_V_ap_vld,
        g_dtu_iface_resp_V_ap_ack
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_st3_fsm_2 = 2'b10;
parameter    ap_ST_st4_fsm_3 = 2'b11;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv77_0 = 77'b00000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv41_100000000 = 41'b100000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   clk;
input   reset;
input  [55:0] cfg_req_V;
input   cfg_req_V_ap_vld;
output   cfg_req_V_ap_ack;
output  [50:0] cfg_resp_V;
output   cfg_resp_V_ap_vld;
input   cfg_resp_V_ap_ack;
output  [76:0] mem_req_V;
output   mem_req_V_ap_vld;
input   mem_req_V_ap_ack;
input  [44:0] mem_resp_V;
input   mem_resp_V_ap_vld;
output   mem_resp_V_ap_ack;
output  [96:0] g_dtu_iface_req_V;
output   g_dtu_iface_req_V_ap_vld;
input   g_dtu_iface_req_V_ap_ack;
input  [32:0] g_dtu_iface_resp_V;
input   g_dtu_iface_resp_V_ap_vld;
output   g_dtu_iface_resp_V_ap_ack;

reg cfg_req_V_ap_ack;
reg cfg_resp_V_ap_vld;
reg mem_req_V_ap_vld;
reg mem_resp_V_ap_ack;
reg[96:0] g_dtu_iface_req_V;
reg g_dtu_iface_req_V_ap_vld;
reg g_dtu_iface_resp_V_ap_ack;
reg   [31:0] s_first_ds_id_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_first_index_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_last_ds_id_V = 32'b00000000000000000000000000000000;
reg   [31:0] s_last_index_V = 32'b00000000000000000000000000000000;
reg   [3:0] s_result_V = 4'b0000;
reg   [2:0] s_pred_V = 3'b000;
reg   [55:0] req_V_2_reg_458;
reg   [1:0] ap_CS_fsm = 2'b00;
wire   [0:0] tmp_fu_178_p3;
wire   [0:0] grp_fu_163_p2;
reg    ap_sig_ioackin_g_dtu_iface_req_V_ap_ack;
reg   [0:0] tmp_reg_464;
wire   [4:0] p_Result_1_fu_202_p4;
reg   [4:0] p_Result_1_reg_468;
wire   [31:0] newSel_fu_259_p3;
reg   [31:0] newSel_reg_473;
wire   [0:0] or_cond_fu_267_p2;
reg   [0:0] or_cond_reg_478;
wire   [31:0] newSel1_fu_273_p3;
reg   [31:0] newSel1_reg_484;
wire   [0:0] or_cond1_fu_281_p2;
reg   [0:0] or_cond1_reg_489;
wire   [31:0] newSel2_fu_287_p3;
reg   [31:0] newSel2_reg_494;
wire   [0:0] or_cond2_fu_295_p2;
reg   [0:0] or_cond2_reg_499;
reg   [0:0] tmp_1_reg_504;
wire   [7:0] tmp_8_fu_364_p1;
reg   [7:0] tmp_8_reg_508;
wire   [23:0] tmp_9_fu_368_p1;
reg   [23:0] tmp_9_reg_513;
wire   [50:0] r_V_4_fu_404_p4;
wire   [50:0] r_V_3_fu_449_p3;
reg   [50:0] p_5_phi_fu_155_p4;
reg   [50:0] p_5_reg_152;
wire   [0:0] tmp_5_fu_441_p2;
reg    ap_sig_bdd_101;
reg    ap_sig_ioackin_mem_req_V_ap_ack;
reg    ap_sig_ioackin_cfg_resp_V_ap_ack;
wire   [96:0] r_V_cast_fu_359_p1;
wire   [96:0] r_V_2_fu_428_p6;
reg    ap_reg_ioackin_g_dtu_iface_req_V_ap_ack = 1'b0;
reg    ap_reg_ioackin_mem_req_V_ap_ack = 1'b0;
reg    ap_reg_ioackin_cfg_resp_V_ap_ack = 1'b0;
wire   [31:0] newSel_fu_259_p1;
wire   [0:0] sel_tmp8_fu_253_p2;
wire   [0:0] sel_tmp6_fu_247_p2;
wire   [0:0] sel_tmp4_fu_241_p2;
wire   [0:0] sel_tmp2_fu_235_p2;
wire   [31:0] data_V_5_fu_225_p1;
wire   [0:0] sel_tmp_fu_229_p2;
wire   [7:0] tmp_3_fu_341_p1;
wire   [23:0] tmp_6_fu_345_p1;
wire   [95:0] r_V_fu_349_p4;
wire   [0:0] or_cond3_fu_383_p2;
wire   [31:0] newSel3_fu_378_p3;
wire   [31:0] newSel4_fu_387_p3;
wire   [31:0] data_V_6_fu_393_p3;
wire   [9:0] tmp_2_fu_401_p1;
wire   [7:0] data_fu_414_p1;
wire   [7:0] d_V_fu_418_p2;
wire   [31:0] r_V_2_fu_428_p5;
wire   [9:0] tmp_10_fu_446_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_bdd_367;
reg    ap_sig_bdd_370;
reg    ap_sig_bdd_369;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge clk)
begin : ap_ret_ap_CS_fsm
    if (reset == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_cfg_resp_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_cfg_resp_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st4_fsm_3 == ap_CS_fsm)) begin
            if (~(ap_sig_bdd_101 | (~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack)) | (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))) begin
                ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_0;
            end else if (ap_sig_bdd_367) begin
                ap_reg_ioackin_cfg_resp_V_ap_ack <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ioackin_g_dtu_iface_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_g_dtu_iface_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)))) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) | (g_dtu_iface_resp_V_ap_vld == ap_const_logic_0))))) begin
            ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_0;
        end else if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_1 == g_dtu_iface_req_V_ap_ack) & ~(cfg_req_V_ap_vld == ap_const_logic_0)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == g_dtu_iface_req_V_ap_ack) & ~(g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)))) begin
            ap_reg_ioackin_g_dtu_iface_req_V_ap_ack <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ioackin_mem_req_V_ap_ack assign process. ///
always @ (posedge clk)
begin : ap_ret_ap_reg_ioackin_mem_req_V_ap_ack
    if (reset == 1'b1) begin
        ap_reg_ioackin_mem_req_V_ap_ack <= ap_const_logic_0;
    end else begin
        if (ap_sig_bdd_369) begin
            if (~(ap_sig_bdd_101 | (~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack)) | (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))) begin
                ap_reg_ioackin_mem_req_V_ap_ack <= ap_const_logic_0;
            end else if (ap_sig_bdd_370) begin
                ap_reg_ioackin_mem_req_V_ap_ack <= ap_const_logic_1;
            end
        end
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        p_5_reg_152[0] <= r_V_4_fu_404_p4[0];
        p_5_reg_152[1] <= r_V_4_fu_404_p4[1];
        p_5_reg_152[2] <= r_V_4_fu_404_p4[2];
        p_5_reg_152[3] <= r_V_4_fu_404_p4[3];
        p_5_reg_152[4] <= r_V_4_fu_404_p4[4];
        p_5_reg_152[5] <= r_V_4_fu_404_p4[5];
        p_5_reg_152[6] <= r_V_4_fu_404_p4[6];
        p_5_reg_152[7] <= r_V_4_fu_404_p4[7];
        p_5_reg_152[8] <= r_V_4_fu_404_p4[8];
        p_5_reg_152[9] <= r_V_4_fu_404_p4[9];
        p_5_reg_152[10] <= r_V_4_fu_404_p4[10];
        p_5_reg_152[11] <= r_V_4_fu_404_p4[11];
        p_5_reg_152[12] <= r_V_4_fu_404_p4[12];
        p_5_reg_152[13] <= r_V_4_fu_404_p4[13];
        p_5_reg_152[14] <= r_V_4_fu_404_p4[14];
        p_5_reg_152[15] <= r_V_4_fu_404_p4[15];
        p_5_reg_152[16] <= r_V_4_fu_404_p4[16];
        p_5_reg_152[17] <= r_V_4_fu_404_p4[17];
        p_5_reg_152[18] <= r_V_4_fu_404_p4[18];
        p_5_reg_152[19] <= r_V_4_fu_404_p4[19];
        p_5_reg_152[20] <= r_V_4_fu_404_p4[20];
        p_5_reg_152[21] <= r_V_4_fu_404_p4[21];
        p_5_reg_152[22] <= r_V_4_fu_404_p4[22];
        p_5_reg_152[23] <= r_V_4_fu_404_p4[23];
        p_5_reg_152[24] <= r_V_4_fu_404_p4[24];
        p_5_reg_152[25] <= r_V_4_fu_404_p4[25];
        p_5_reg_152[26] <= r_V_4_fu_404_p4[26];
        p_5_reg_152[27] <= r_V_4_fu_404_p4[27];
        p_5_reg_152[28] <= r_V_4_fu_404_p4[28];
        p_5_reg_152[29] <= r_V_4_fu_404_p4[29];
        p_5_reg_152[30] <= r_V_4_fu_404_p4[30];
        p_5_reg_152[31] <= r_V_4_fu_404_p4[31];
        p_5_reg_152[32] <= r_V_4_fu_404_p4[32];
        p_5_reg_152[33] <= r_V_4_fu_404_p4[33];
        p_5_reg_152[34] <= r_V_4_fu_404_p4[34];
        p_5_reg_152[35] <= r_V_4_fu_404_p4[35];
        p_5_reg_152[36] <= r_V_4_fu_404_p4[36];
        p_5_reg_152[37] <= r_V_4_fu_404_p4[37];
        p_5_reg_152[38] <= r_V_4_fu_404_p4[38];
        p_5_reg_152[39] <= r_V_4_fu_404_p4[39];
        p_5_reg_152[40] <= r_V_4_fu_404_p4[40];
        p_5_reg_152[41] <= r_V_4_fu_404_p4[41];
        p_5_reg_152[42] <= r_V_4_fu_404_p4[42];
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_sig_bdd_101 | (~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack)) | (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack)))) begin
        p_5_reg_152[0] <= r_V_3_fu_449_p3[0];
        p_5_reg_152[1] <= r_V_3_fu_449_p3[1];
        p_5_reg_152[2] <= r_V_3_fu_449_p3[2];
        p_5_reg_152[3] <= r_V_3_fu_449_p3[3];
        p_5_reg_152[4] <= r_V_3_fu_449_p3[4];
        p_5_reg_152[5] <= r_V_3_fu_449_p3[5];
        p_5_reg_152[6] <= r_V_3_fu_449_p3[6];
        p_5_reg_152[7] <= r_V_3_fu_449_p3[7];
        p_5_reg_152[8] <= r_V_3_fu_449_p3[8];
        p_5_reg_152[9] <= r_V_3_fu_449_p3[9];
        p_5_reg_152[10] <= r_V_3_fu_449_p3[10];
        p_5_reg_152[11] <= r_V_3_fu_449_p3[11];
        p_5_reg_152[12] <= r_V_3_fu_449_p3[12];
        p_5_reg_152[13] <= r_V_3_fu_449_p3[13];
        p_5_reg_152[14] <= r_V_3_fu_449_p3[14];
        p_5_reg_152[15] <= r_V_3_fu_449_p3[15];
        p_5_reg_152[16] <= r_V_3_fu_449_p3[16];
        p_5_reg_152[17] <= r_V_3_fu_449_p3[17];
        p_5_reg_152[18] <= r_V_3_fu_449_p3[18];
        p_5_reg_152[19] <= r_V_3_fu_449_p3[19];
        p_5_reg_152[20] <= r_V_3_fu_449_p3[20];
        p_5_reg_152[21] <= r_V_3_fu_449_p3[21];
        p_5_reg_152[22] <= r_V_3_fu_449_p3[22];
        p_5_reg_152[23] <= r_V_3_fu_449_p3[23];
        p_5_reg_152[24] <= r_V_3_fu_449_p3[24];
        p_5_reg_152[25] <= r_V_3_fu_449_p3[25];
        p_5_reg_152[26] <= r_V_3_fu_449_p3[26];
        p_5_reg_152[27] <= r_V_3_fu_449_p3[27];
        p_5_reg_152[28] <= r_V_3_fu_449_p3[28];
        p_5_reg_152[29] <= r_V_3_fu_449_p3[29];
        p_5_reg_152[30] <= r_V_3_fu_449_p3[30];
        p_5_reg_152[31] <= r_V_3_fu_449_p3[31];
        p_5_reg_152[32] <= r_V_3_fu_449_p3[32];
        p_5_reg_152[33] <= r_V_3_fu_449_p3[33];
        p_5_reg_152[34] <= r_V_3_fu_449_p3[34];
        p_5_reg_152[35] <= r_V_3_fu_449_p3[35];
        p_5_reg_152[36] <= r_V_3_fu_449_p3[36];
        p_5_reg_152[37] <= r_V_3_fu_449_p3[37];
        p_5_reg_152[38] <= r_V_3_fu_449_p3[38];
        p_5_reg_152[39] <= r_V_3_fu_449_p3[39];
        p_5_reg_152[40] <= r_V_3_fu_449_p3[40];
        p_5_reg_152[41] <= r_V_3_fu_449_p3[41];
        p_5_reg_152[42] <= r_V_3_fu_449_p3[42];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & (tmp_fu_178_p3 == ap_const_lv1_0) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
        newSel1_reg_484 <= newSel1_fu_273_p3;
        newSel2_reg_494 <= newSel2_fu_287_p3;
        newSel_reg_473 <= newSel_fu_259_p3;
        or_cond1_reg_489 <= or_cond1_fu_281_p2;
        or_cond2_reg_499 <= or_cond2_fu_295_p2;
        or_cond_reg_478 <= or_cond_fu_267_p2;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
        p_Result_1_reg_468 <= {{cfg_req_V[ap_const_lv32_2E : ap_const_lv32_2A]}};
        req_V_2_reg_458 <= cfg_req_V;
        tmp_reg_464 <= cfg_req_V[ap_const_lv32_2F];
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))) & (p_Result_1_fu_202_p4 == ap_const_lv5_1))) begin
        s_first_ds_id_V <= {{cfg_req_V[ap_const_lv32_29 : ap_const_lv32_A]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))) & (p_Result_1_fu_202_p4 == ap_const_lv5_2))) begin
        s_first_index_V <= {{cfg_req_V[ap_const_lv32_29 : ap_const_lv32_A]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))) & (p_Result_1_fu_202_p4 == ap_const_lv5_3))) begin
        s_last_ds_id_V <= {{cfg_req_V[ap_const_lv32_29 : ap_const_lv32_A]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))) & (p_Result_1_fu_202_p4 == ap_const_lv5_4))) begin
        s_last_index_V <= {{cfg_req_V[ap_const_lv32_29 : ap_const_lv32_A]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))) & (p_Result_1_fu_202_p4 == ap_const_lv5_5))) begin
        s_pred_V <= {{cfg_req_V[ap_const_lv32_C : ap_const_lv32_A]}};
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
        s_result_V[1] <= 1'b1;
s_result_V[2] <= 1'b1;
        tmp_8_reg_508 <= tmp_8_fu_364_p1;
        tmp_9_reg_513 <= tmp_9_fu_368_p1;
    end
end

/// assign process. ///
always @(posedge clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
        tmp_1_reg_504 <= grp_fu_163_p2;
    end
end

/// ap_sig_ioackin_cfg_resp_V_ap_ack assign process. ///
always @ (cfg_resp_V_ap_ack or ap_reg_ioackin_cfg_resp_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_cfg_resp_V_ap_ack)) begin
        ap_sig_ioackin_cfg_resp_V_ap_ack = cfg_resp_V_ap_ack;
    end else begin
        ap_sig_ioackin_cfg_resp_V_ap_ack = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_g_dtu_iface_req_V_ap_ack assign process. ///
always @ (g_dtu_iface_req_V_ap_ack or ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)) begin
        ap_sig_ioackin_g_dtu_iface_req_V_ap_ack = g_dtu_iface_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_g_dtu_iface_req_V_ap_ack = ap_const_logic_1;
    end
end

/// ap_sig_ioackin_mem_req_V_ap_ack assign process. ///
always @ (mem_req_V_ap_ack or ap_reg_ioackin_mem_req_V_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_mem_req_V_ap_ack)) begin
        ap_sig_ioackin_mem_req_V_ap_ack = mem_req_V_ap_ack;
    end else begin
        ap_sig_ioackin_mem_req_V_ap_ack = ap_const_logic_1;
    end
end

/// cfg_req_V_ap_ack assign process. ///
always @ (cfg_req_V_ap_vld or ap_CS_fsm or tmp_fu_178_p3 or grp_fu_163_p2 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
        cfg_req_V_ap_ack = ap_const_logic_1;
    end else begin
        cfg_req_V_ap_ack = ap_const_logic_0;
    end
end

/// cfg_resp_V_ap_vld assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_101 or ap_reg_ioackin_cfg_resp_V_ap_ack)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~ap_sig_bdd_101 & (ap_const_logic_0 == ap_reg_ioackin_cfg_resp_V_ap_ack))) begin
        cfg_resp_V_ap_vld = ap_const_logic_1;
    end else begin
        cfg_resp_V_ap_vld = ap_const_logic_0;
    end
end

/// g_dtu_iface_req_V assign process. ///
always @ (cfg_req_V_ap_vld or g_dtu_iface_resp_V_ap_vld or ap_CS_fsm or tmp_fu_178_p3 or grp_fu_163_p2 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or r_V_cast_fu_359_p1 or r_V_2_fu_428_p6)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) | (g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)))) begin
        g_dtu_iface_req_V = r_V_2_fu_428_p6;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
        g_dtu_iface_req_V = r_V_cast_fu_359_p1;
    end else begin
        g_dtu_iface_req_V = 'bx;
    end
end

/// g_dtu_iface_req_V_ap_vld assign process. ///
always @ (cfg_req_V_ap_vld or g_dtu_iface_resp_V_ap_vld or ap_CS_fsm or tmp_fu_178_p3 or grp_fu_163_p2 or ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)
begin
    if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & ~(cfg_req_V_ap_vld == ap_const_logic_0) & (ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack)) | ((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ioackin_g_dtu_iface_req_V_ap_ack) & ~(g_dtu_iface_resp_V_ap_vld == ap_const_logic_0)))) begin
        g_dtu_iface_req_V_ap_vld = ap_const_logic_1;
    end else begin
        g_dtu_iface_req_V_ap_vld = ap_const_logic_0;
    end
end

/// g_dtu_iface_resp_V_ap_ack assign process. ///
always @ (g_dtu_iface_resp_V_ap_vld or ap_CS_fsm or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or tmp_reg_464 or tmp_1_reg_504 or tmp_5_fu_441_p2 or ap_sig_bdd_101 or ap_sig_ioackin_mem_req_V_ap_ack or ap_sig_ioackin_cfg_resp_V_ap_ack)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~((ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) | (g_dtu_iface_resp_V_ap_vld == ap_const_logic_0))) | ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_1_reg_504) & ~(ap_sig_bdd_101 | (~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack)) | (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))))) begin
        g_dtu_iface_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        g_dtu_iface_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// mem_req_V_ap_vld assign process. ///
always @ (ap_CS_fsm or tmp_reg_464 or tmp_5_fu_441_p2 or ap_sig_bdd_101 or ap_reg_ioackin_mem_req_V_ap_ack)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2) & ~ap_sig_bdd_101 & (ap_const_logic_0 == ap_reg_ioackin_mem_req_V_ap_ack))) begin
        mem_req_V_ap_vld = ap_const_logic_1;
    end else begin
        mem_req_V_ap_vld = ap_const_logic_0;
    end
end

/// mem_resp_V_ap_ack assign process. ///
always @ (ap_CS_fsm or tmp_reg_464 or tmp_5_fu_441_p2 or ap_sig_bdd_101 or ap_sig_ioackin_mem_req_V_ap_ack or ap_sig_ioackin_cfg_resp_V_ap_ack)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2) & ~(ap_sig_bdd_101 | (~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack)) | (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack)))) begin
        mem_resp_V_ap_ack = ap_const_logic_1;
    end else begin
        mem_resp_V_ap_ack = ap_const_logic_0;
    end
end

/// p_5_phi_fu_155_p4 assign process. ///
always @ (ap_CS_fsm or tmp_reg_464 or r_V_3_fu_449_p3 or p_5_reg_152)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_reg_464))) begin
        p_5_phi_fu_155_p4 = r_V_3_fu_449_p3;
    end else begin
        p_5_phi_fu_155_p4 = p_5_reg_152;
    end
end
always @ (cfg_req_V_ap_vld or g_dtu_iface_resp_V_ap_vld or ap_CS_fsm or tmp_fu_178_p3 or grp_fu_163_p2 or ap_sig_ioackin_g_dtu_iface_req_V_ap_ack or tmp_reg_464 or tmp_5_fu_441_p2 or ap_sig_bdd_101 or ap_sig_ioackin_mem_req_V_ap_ack or ap_sig_ioackin_cfg_resp_V_ap_ack)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if ((~(tmp_fu_178_p3 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else if ((~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if (((tmp_fu_178_p3 == ap_const_lv1_0) & ~((cfg_req_V_ap_vld == ap_const_logic_0) | (~(tmp_fu_178_p3 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_fu_163_p2) & (ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack))))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
        ap_ST_st3_fsm_2 : 
            if (~((ap_const_logic_0 == ap_sig_ioackin_g_dtu_iface_req_V_ap_ack) | (g_dtu_iface_resp_V_ap_vld == ap_const_logic_0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_sig_bdd_101 | (~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2) & (ap_const_logic_0 == ap_sig_ioackin_mem_req_V_ap_ack)) | (ap_const_logic_0 == ap_sig_ioackin_cfg_resp_V_ap_ack))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_101 assign process. ///
always @ (mem_resp_V_ap_vld or g_dtu_iface_resp_V_ap_vld or tmp_reg_464 or tmp_1_reg_504 or tmp_5_fu_441_p2)
begin
    ap_sig_bdd_101 = (((g_dtu_iface_resp_V_ap_vld == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_1_reg_504)) | (~(ap_const_lv1_0 == tmp_reg_464) & (mem_resp_V_ap_vld == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2)));
end

/// ap_sig_bdd_367 assign process. ///
always @ (cfg_resp_V_ap_ack or ap_sig_bdd_101)
begin
    ap_sig_bdd_367 = (~ap_sig_bdd_101 & (ap_const_logic_1 == cfg_resp_V_ap_ack));
end

/// ap_sig_bdd_369 assign process. ///
always @ (ap_CS_fsm or tmp_reg_464 or tmp_5_fu_441_p2)
begin
    ap_sig_bdd_369 = ((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_reg_464) & ~(ap_const_lv1_0 == tmp_5_fu_441_p2));
end

/// ap_sig_bdd_370 assign process. ///
always @ (mem_req_V_ap_ack or ap_sig_bdd_101)
begin
    ap_sig_bdd_370 = ((ap_const_logic_1 == mem_req_V_ap_ack) & ~ap_sig_bdd_101);
end
assign cfg_resp_V = p_5_phi_fu_155_p4;
assign d_V_fu_418_p2 = (data_fu_414_p1 + ap_const_lv8_1);
assign data_V_5_fu_225_p1 = $unsigned(s_pred_V);
assign data_V_6_fu_393_p3 = ((or_cond3_fu_383_p2)? newSel3_fu_378_p3: newSel4_fu_387_p3);
assign data_fu_414_p1 = g_dtu_iface_resp_V[7:0];
assign grp_fu_163_p2 = (p_Result_1_fu_202_p4 == ap_const_lv5_0? 1'b1: 1'b0);
assign mem_req_V = ap_const_lv77_0;
assign newSel1_fu_273_p3 = ((sel_tmp6_fu_247_p2)? s_first_index_V: s_last_ds_id_V);
assign newSel2_fu_287_p3 = ((sel_tmp2_fu_235_p2)? s_last_index_V: data_V_5_fu_225_p1);
assign newSel3_fu_378_p3 = ((or_cond_reg_478)? newSel_reg_473: newSel1_reg_484);
assign newSel4_fu_387_p3 = ((or_cond2_reg_499)? newSel2_reg_494: ap_const_lv32_0);
assign newSel_fu_259_p1 = $signed(s_result_V);
assign newSel_fu_259_p3 = ((grp_fu_163_p2)? newSel_fu_259_p1: s_first_ds_id_V);
assign or_cond1_fu_281_p2 = (sel_tmp6_fu_247_p2 | sel_tmp4_fu_241_p2);
assign or_cond2_fu_295_p2 = (sel_tmp2_fu_235_p2 | sel_tmp_fu_229_p2);
assign or_cond3_fu_383_p2 = (or_cond_reg_478 | or_cond1_reg_489);
assign or_cond_fu_267_p2 = (grp_fu_163_p2 | sel_tmp8_fu_253_p2);
assign p_Result_1_fu_202_p4 = {{cfg_req_V[ap_const_lv32_2E : ap_const_lv32_2A]}};
assign r_V_2_fu_428_p5 = $signed(d_V_fu_418_p2);
assign r_V_2_fu_428_p6 = {{{{{ap_const_lv1_1}, {tmp_8_reg_508}}, {tmp_9_reg_513}}, {ap_const_lv32_0}}, {r_V_2_fu_428_p5}};
assign r_V_3_fu_449_p3 = {{ap_const_lv41_100000000}, {tmp_10_fu_446_p1}};
assign r_V_4_fu_404_p4 = {{{ap_const_lv9_0}, {data_V_6_fu_393_p3}}, {tmp_2_fu_401_p1}};
assign r_V_cast_fu_359_p1 = $unsigned(r_V_fu_349_p4);
assign r_V_fu_349_p4 = {{{tmp_3_fu_341_p1}, {tmp_6_fu_345_p1}}, {ap_const_lv64_0}};
assign sel_tmp2_fu_235_p2 = (p_Result_1_fu_202_p4 == ap_const_lv5_4? 1'b1: 1'b0);
assign sel_tmp4_fu_241_p2 = (p_Result_1_fu_202_p4 == ap_const_lv5_3? 1'b1: 1'b0);
assign sel_tmp6_fu_247_p2 = (p_Result_1_fu_202_p4 == ap_const_lv5_2? 1'b1: 1'b0);
assign sel_tmp8_fu_253_p2 = (p_Result_1_fu_202_p4 == ap_const_lv5_1? 1'b1: 1'b0);
assign sel_tmp_fu_229_p2 = (p_Result_1_fu_202_p4 == ap_const_lv5_5? 1'b1: 1'b0);
assign tmp_10_fu_446_p1 = req_V_2_reg_458[9:0];
assign tmp_2_fu_401_p1 = req_V_2_reg_458[9:0];
assign tmp_3_fu_341_p1 = s_first_ds_id_V[7:0];
assign tmp_5_fu_441_p2 = (p_Result_1_reg_468 == ap_const_lv5_7? 1'b1: 1'b0);
assign tmp_6_fu_345_p1 = s_first_index_V[23:0];
assign tmp_8_fu_364_p1 = s_last_ds_id_V[7:0];
assign tmp_9_fu_368_p1 = s_last_index_V[23:0];
assign tmp_fu_178_p3 = cfg_req_V[ap_const_lv32_2F];
always @ (posedge clk)
begin
    s_result_V[0] <= 1'b0;
    s_result_V[3] <= 1'b0;
    p_5_reg_152[50:43] <= 8'b00000000;
end



endmodule //top

/* lint_on */
