NAME:DEEPANKER ACHARYA COMPANY:CODTECH IT SOLUTIONS CODTECH IT SOLUTIONS ID:CT6WDS282 DOMAIN:VLSI DURATION:JUNE TO JULY(6 WEEKS) MENTOR:SHRAVANI GOUNI

OVERVIEW:

PROJECT:DESIGN FSM USING VERILOG AND WRITING TESTBENCHES.

KEY ACTIVITIES: FSM Design:The FSM has three states: RED, GREEN, and YELLOW.It transitions from RED to GREEN, GREEN to YELLOW, and YELLOW to RED in a cyclic manner.The light output is determined based on the current state.

Testbench:The testbench generates a clock signal and initializes the reset signal.It observes the state transitions and prints the output light state at each time step.

https://private-user-images.githubusercontent.com/152797636/345607764-bc2b04c2-9727-4286-bbbe-187392df0e03.png?jwt=eyJhbGciOiJIUzI1NiIsInR5cCI6IkpXVCJ9.eyJpc3MiOiJnaXRodWIuY29tIiwiYXVkIjoicmF3LmdpdGh1YnVzZXJjb250ZW50LmNvbSIsImtleSI6ImtleTUiLCJleHAiOjE3MjA1MDc0NDcsIm5iZiI6MTcyMDUwNzE0NywicGF0aCI6Ii8xNTI3OTc2MzYvMzQ1NjA3NzY0LWJjMmIwNGMyLTk3MjctNDI4Ni1iYmJlLTE4NzM5MmRmMGUwMy5wbmc_WC1BbXotQWxnb3JpdGhtPUFXUzQtSE1BQy1TSEEyNTYmWC1BbXotQ3JlZGVudGlhbD1BS0lBVkNPRFlMU0E1M1BRSzRaQSUyRjIwMjQwNzA5JTJGdXMtZWFzdC0xJTJGczMlMkZhd3M0X3JlcXVlc3QmWC1BbXotRGF0ZT0yMDI0MDcwOVQwNjM5MDdaJlgtQW16LUV4cGlyZXM9MzAwJlgtQW16LVNpZ25hdHVyZT1hOWRjNzA4NTAxYTg3YTgxNmI2ZWFjOGRiZGJhZDcyYWI2ZTQzZjIxMGUwMjRjNDdlOGUwODhlM2QxMjliMjg1JlgtQW16LVNpZ25lZEhlYWRlcnM9aG9zdCZhY3Rvcl9pZD0wJmtleV9pZD0wJnJlcG9faWQ9MCJ9.J3FGtj_OAfDk0Liq1boIESQgKwMiFoeo7fxsCTNhPyQ
