# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_real.gen/sources_1/ip/c_counter_binary_3/sim/c_counter_binary_3.vhd" \
"../../../../final_real.gen/sources_1/ip/c_counter_binary_2/sim/c_counter_binary_2.vhd" \
"../../../../final_real.gen/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd" \
"../../../../final_real.gen/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" \

# Do not sort compile order
nosort
