{
  "design": {
    "design_info": {
      "boundary_crc": "0x97E37BBA5670D9A4",
      "device": "xczu3eg-sfvc784-2-i",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_ad9361": "",
      "axi_ad9361_dac_fifo": "",
      "clk_wiz_0": "",
      "openwifi_ip": {
        "axi_dma_0": "",
        "axi_dma_1": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "s01_couplers": {
            "auto_us": ""
          },
          "s02_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {}
        },
        "axi_interconnect_1": {
          "xbar": "",
          "s00_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {}
        },
        "axi_interconnect_2": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "s01_couplers": {
            "auto_us": ""
          },
          "s02_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {}
        },
        "openofdm_rx_0": "",
        "openofdm_tx_0": "",
        "rx_intf_0": "",
        "side_ch_0": "",
        "sys_rstgen1": "",
        "tx_intf_0": "",
        "xlconcat_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xpu_0": ""
      },
      "rst_sys_ps8_99M": "",
      "rst_util_ad9361_divclk_40M": "",
      "sys_concat_intc_0": "",
      "sys_ps8": "",
      "sys_ps8_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "util_ad9361_adc_fifo": "",
      "util_ad9361_adc_pack": "",
      "util_ad9361_dac_upack": "",
      "util_ad9361_divclk": "",
      "util_ad9361_divclk_sel": "",
      "util_ad9361_tdd_sync": ""
    },
    "interface_ports": {
      "emio_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "emio_i2c0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "emio_i2c1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "emio_spi0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "enable": {
        "direction": "O"
      },
      "gpio_status": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "gps_pps": {
        "direction": "I"
      },
      "rx_clk_in_n": {
        "direction": "I"
      },
      "rx_clk_in_p": {
        "direction": "I"
      },
      "rx_data_in_n": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "rx_data_in_p": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "rx_frame_in_n": {
        "direction": "I"
      },
      "rx_frame_in_p": {
        "direction": "I"
      },
      "tdd_sync_i": {
        "direction": "I"
      },
      "tdd_sync_o": {
        "direction": "O"
      },
      "tdd_sync_t": {
        "direction": "O"
      },
      "tx_clk_out_n": {
        "direction": "O"
      },
      "tx_clk_out_p": {
        "direction": "O"
      },
      "tx_data_out_n": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "tx_data_out_p": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "tx_frame_out_n": {
        "direction": "O"
      },
      "tx_frame_out_p": {
        "direction": "O"
      },
      "txnrx": {
        "direction": "O"
      },
      "up_enable": {
        "direction": "I"
      },
      "up_txnrx": {
        "direction": "I"
      },
      "xpu_spi_csn": {
        "direction": "O"
      },
      "xpu_spi_mosi": {
        "direction": "O"
      },
      "xpu_spi_sclk": {
        "direction": "O"
      }
    },
    "components": {
      "axi_ad9361": {
        "vlnv": "analog.com:user:axi_ad9361:1.0",
        "xci_name": "system_axi_ad9361_0",
        "xci_path": "ip/system_axi_ad9361_0/system_axi_ad9361_0.xci",
        "inst_hier_path": "axi_ad9361",
        "parameters": {
          "DAC_DDS_DISABLE": {
            "value": "1"
          },
          "DELAY_REFCLK_FREQUENCY": {
            "value": "500"
          },
          "MIMO_ENABLE": {
            "value": "1"
          },
          "TDD_DISABLE": {
            "value": "1"
          }
        }
      },
      "axi_ad9361_dac_fifo": {
        "vlnv": "analog.com:user:util_rfifo:1.0",
        "xci_name": "system_axi_ad9361_dac_fifo_0",
        "xci_path": "ip/system_axi_ad9361_dac_fifo_0/system_axi_ad9361_dac_fifo_0.xci",
        "inst_hier_path": "axi_ad9361_dac_fifo",
        "parameters": {
          "DIN_ADDRESS_WIDTH": {
            "value": "4"
          },
          "DIN_DATA_WIDTH": {
            "value": "16"
          },
          "DOUT_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_0",
        "xci_path": "ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "250.0"
          },
          "CLKOUT1_JITTER": {
            "value": "152.933"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "166.174"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "30.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "25.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.000"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PRIM_IN_FREQ": {
            "value": "40.000"
          }
        }
      },
      "openwifi_ip": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "adc_clk": {
            "type": "clk",
            "direction": "I"
          },
          "adc_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "adc_rst": {
            "type": "rst",
            "direction": "I"
          },
          "adc_valid": {
            "direction": "I"
          },
          "dac_data": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "dac_ready": {
            "direction": "I"
          },
          "dac_valid": {
            "direction": "O"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_pmod1_0": {
            "direction": "O"
          },
          "gpio_pmod1_1": {
            "direction": "O"
          },
          "gpio_pmod1_2": {
            "direction": "O"
          },
          "gpio_status": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "led0": {
            "direction": "O"
          },
          "led1": {
            "direction": "O"
          },
          "led2": {
            "direction": "O"
          },
          "led3": {
            "direction": "O"
          },
          "led4": {
            "direction": "O"
          },
          "led5": {
            "direction": "O"
          },
          "m_axi_mm2s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut1": {
            "type": "intr",
            "direction": "O"
          },
          "ps_clk": {
            "type": "clk",
            "direction": "I"
          },
          "rx_pkt_intr": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut1": {
            "type": "intr",
            "direction": "O"
          },
          "spi0_csn": {
            "direction": "I"
          },
          "spi0_mosi": {
            "direction": "I"
          },
          "spi0_sclk": {
            "direction": "I"
          },
          "spi_csn": {
            "direction": "O"
          },
          "spi_mosi": {
            "direction": "O"
          },
          "spi_sclk": {
            "direction": "O"
          },
          "tx_itrpt": {
            "direction": "O"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "system_axi_dma_0_0",
            "xci_path": "ip/system_axi_dma_0_0/system_axi_dma_0_0.xci",
            "inst_hier_path": "openwifi_ip/axi_dma_0",
            "parameters": {
              "c_addr_width": {
                "value": "40"
              },
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "1"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "256"
              },
              "c_s2mm_burst_size": {
                "value": "256"
              },
              "c_s_axis_s2mm_tdata_width": {
                "value": "64"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "1T",
                  "width": "40"
                },
                "Data_MM2S": {
                  "range": "1T",
                  "width": "40"
                },
                "Data_S2MM": {
                  "range": "1T",
                  "width": "40"
                }
              }
            }
          },
          "axi_dma_1": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "system_axi_dma_1_0",
            "xci_path": "ip/system_axi_dma_1_0/system_axi_dma_1_0.xci",
            "inst_hier_path": "openwifi_ip/axi_dma_1",
            "parameters": {
              "c_addr_width": {
                "value": "40"
              },
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "1"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "256"
              },
              "c_s2mm_burst_size": {
                "value": "256"
              },
              "c_s_axis_s2mm_tdata_width": {
                "value": "64"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "1T",
                  "width": "40"
                },
                "Data_MM2S": {
                  "range": "1T",
                  "width": "40"
                },
                "Data_S2MM": {
                  "range": "1T",
                  "width": "40"
                }
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/system_axi_interconnect_0_0/system_axi_interconnect_0_0.xci",
            "inst_hier_path": "openwifi_ip/axi_interconnect_0",
            "xci_name": "system_axi_interconnect_0_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_0",
                "xci_path": "ip/system_xbar_0/system_xbar_0.xci",
                "inst_hier_path": "openwifi_ip/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_us_0",
                    "xci_path": "ip/system_auto_us_0/system_auto_us_0.xci",
                    "inst_hier_path": "openwifi_ip/axi_interconnect_0/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_us_1",
                    "xci_path": "ip/system_auto_us_1/system_auto_us_1.xci",
                    "inst_hier_path": "openwifi_ip/axi_interconnect_0/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_us_2",
                    "xci_path": "ip/system_auto_us_2/system_auto_us_2.xci",
                    "inst_hier_path": "openwifi_ip/axi_interconnect_0/s02_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "axi_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/system_axi_interconnect_1_0/system_axi_interconnect_1_0.xci",
            "inst_hier_path": "openwifi_ip/axi_interconnect_1",
            "xci_name": "system_axi_interconnect_1_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "8"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_1",
                "xci_path": "ip/system_xbar_1/system_xbar_1.xci",
                "inst_hier_path": "openwifi_ip/axi_interconnect_1/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_ds_0",
                    "xci_path": "ip/system_auto_ds_0/system_auto_ds_0.xci",
                    "inst_hier_path": "openwifi_ip/axi_interconnect_1/s00_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "xci_path": "ip/system_auto_pc_0/system_auto_pc_0.xci",
                    "inst_hier_path": "openwifi_ip/axi_interconnect_1/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_2": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/system_axi_interconnect_2_0/system_axi_interconnect_2_0.xci",
            "inst_hier_path": "openwifi_ip/axi_interconnect_2",
            "xci_name": "system_axi_interconnect_2_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_2",
                "xci_path": "ip/system_xbar_2/system_xbar_2.xci",
                "inst_hier_path": "openwifi_ip/axi_interconnect_2/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_us_3",
                    "xci_path": "ip/system_auto_us_3/system_auto_us_3.xci",
                    "inst_hier_path": "openwifi_ip/axi_interconnect_2/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_us_4",
                    "xci_path": "ip/system_auto_us_4/system_auto_us_4.xci",
                    "inst_hier_path": "openwifi_ip/axi_interconnect_2/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_us_5",
                    "xci_path": "ip/system_auto_us_5/system_auto_us_5.xci",
                    "inst_hier_path": "openwifi_ip/axi_interconnect_2/s02_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_2_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_interconnect_2_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "axi_interconnect_2_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_2": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_2_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_2_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "openofdm_rx_0": {
            "vlnv": "user.org:user:openofdm_rx:1.0",
            "xci_name": "system_openofdm_rx_0_0",
            "xci_path": "ip/system_openofdm_rx_0_0/system_openofdm_rx_0_0.xci",
            "inst_hier_path": "openwifi_ip/openofdm_rx_0"
          },
          "openofdm_tx_0": {
            "vlnv": "user.org:user:openofdm_tx:1.0",
            "xci_name": "system_openofdm_tx_0_0",
            "xci_path": "ip/system_openofdm_tx_0_0/system_openofdm_tx_0_0.xci",
            "inst_hier_path": "openwifi_ip/openofdm_tx_0"
          },
          "rx_intf_0": {
            "vlnv": "user.org:user:rx_intf:1.0",
            "xci_name": "system_rx_intf_0_0",
            "xci_path": "ip/system_rx_intf_0_0/system_rx_intf_0_0.xci",
            "inst_hier_path": "openwifi_ip/rx_intf_0"
          },
          "side_ch_0": {
            "vlnv": "user.org:user:side_ch:1.0",
            "xci_name": "system_side_ch_0_0",
            "xci_path": "ip/system_side_ch_0_0/system_side_ch_0_0.xci",
            "inst_hier_path": "openwifi_ip/side_ch_0"
          },
          "sys_rstgen1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_sys_rstgen1_0",
            "xci_path": "ip/system_sys_rstgen1_0/system_sys_rstgen1_0.xci",
            "inst_hier_path": "openwifi_ip/sys_rstgen1",
            "parameters": {
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "tx_intf_0": {
            "vlnv": "user.org:user:tx_intf:1.0",
            "xci_name": "system_tx_intf_0_0",
            "xci_path": "ip/system_tx_intf_0_0/system_tx_intf_0_0.xci",
            "inst_hier_path": "openwifi_ip/tx_intf_0"
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_0",
            "xci_path": "ip/system_xlconcat_0_0/system_xlconcat_0_0.xci",
            "inst_hier_path": "openwifi_ip/xlconcat_0"
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_0",
            "xci_path": "ip/system_xlslice_0_0/system_xlslice_0_0.xci",
            "inst_hier_path": "openwifi_ip/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_1_0",
            "xci_path": "ip/system_xlslice_1_0/system_xlslice_1_0.xci",
            "inst_hier_path": "openwifi_ip/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xpu_0": {
            "vlnv": "user.org:user:xpu:1.0",
            "xci_name": "system_xpu_0_0",
            "xci_path": "ip/system_xpu_0_0/system_xpu_0_0.xci",
            "inst_hier_path": "openwifi_ip/xpu_0"
          }
        },
        "interface_nets": {
          "S00_AXI_6": {
            "interface_ports": [
              "axi_dma_1/M_AXI_MM2S",
              "axi_interconnect_2/S00_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "axi_dma_0/M_AXI_S2MM",
              "axi_interconnect_0/S01_AXI"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXIS_MM2S",
              "tx_intf_0/s00_axis"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXI_MM2S",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_dma_0_M_AXI_SG": {
            "interface_ports": [
              "axi_dma_0/M_AXI_SG",
              "axi_interconnect_0/S02_AXI"
            ]
          },
          "axi_dma_1_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma_1/M_AXIS_MM2S",
              "side_ch_0/s00_axis"
            ]
          },
          "axi_dma_1_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma_1/M_AXI_S2MM",
              "axi_interconnect_2/S01_AXI"
            ]
          },
          "axi_dma_1_M_AXI_SG": {
            "interface_ports": [
              "axi_dma_1/M_AXI_SG",
              "axi_interconnect_2/S02_AXI"
            ]
          },
          "axi_interconnect_1_M00_AXI": {
            "interface_ports": [
              "axi_dma_0/S_AXI_LITE",
              "axi_interconnect_1/M00_AXI"
            ]
          },
          "axi_interconnect_1_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M01_AXI",
              "tx_intf_0/s00_axi"
            ]
          },
          "axi_interconnect_1_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M02_AXI",
              "openofdm_tx_0/s00_axi"
            ]
          },
          "axi_interconnect_1_M03_AXI": {
            "interface_ports": [
              "axi_dma_1/S_AXI_LITE",
              "axi_interconnect_1/M03_AXI"
            ]
          },
          "axi_interconnect_1_M04_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M04_AXI",
              "rx_intf_0/s00_axi"
            ]
          },
          "axi_interconnect_1_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M05_AXI",
              "openofdm_rx_0/s00_axi"
            ]
          },
          "axi_interconnect_1_M06_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M06_AXI",
              "xpu_0/s00_axi"
            ]
          },
          "axi_interconnect_1_M07_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M07_AXI",
              "side_ch_0/s00_axi"
            ]
          },
          "openwifi_ip_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_2/M00_AXI"
            ]
          },
          "openwifi_ip_M00_AXI1": {
            "interface_ports": [
              "M00_AXI1",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "rx_intf_0_m00_axis": {
            "interface_ports": [
              "axi_dma_1/S_AXIS_S2MM",
              "rx_intf_0/m00_axis"
            ]
          },
          "side_ch_0_m00_axis": {
            "interface_ports": [
              "axi_dma_0/S_AXIS_S2MM",
              "side_ch_0/m00_axis"
            ]
          },
          "sys_ps7_M_AXI_GP1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_1/S00_AXI"
            ]
          }
        },
        "nets": {
          "adc_clk_1": {
            "ports": [
              "adc_clk",
              "rx_intf_0/adc_clk",
              "tx_intf_0/dac_clk"
            ]
          },
          "adc_data_1": {
            "ports": [
              "adc_data",
              "rx_intf_0/adc_data"
            ]
          },
          "adc_rst_1": {
            "ports": [
              "adc_rst",
              "rx_intf_0/adc_rst",
              "tx_intf_0/dac_rst"
            ]
          },
          "adc_valid_1": {
            "ports": [
              "adc_valid",
              "rx_intf_0/adc_valid"
            ]
          },
          "dac_ready_1": {
            "ports": [
              "dac_ready",
              "tx_intf_0/dac_ready"
            ]
          },
          "gpio_status_1": {
            "ports": [
              "gpio_status",
              "rx_intf_0/gpio_status_rf"
            ]
          },
          "openofdm_rx_0_byte_count": {
            "ports": [
              "openofdm_rx_0/byte_count",
              "rx_intf_0/byte_count",
              "xpu_0/byte_count"
            ]
          },
          "openofdm_rx_0_byte_out": {
            "ports": [
              "openofdm_rx_0/byte_out",
              "rx_intf_0/byte_in",
              "xpu_0/byte_in"
            ]
          },
          "openofdm_rx_0_byte_out_strobe": {
            "ports": [
              "openofdm_rx_0/byte_out_strobe",
              "rx_intf_0/byte_in_strobe",
              "xpu_0/byte_in_strobe"
            ]
          },
          "openofdm_rx_0_csi": {
            "ports": [
              "openofdm_rx_0/csi",
              "side_ch_0/csi"
            ]
          },
          "openofdm_rx_0_csi_valid": {
            "ports": [
              "openofdm_rx_0/csi_valid",
              "side_ch_0/csi_valid"
            ]
          },
          "openofdm_rx_0_demod_is_ongoing": {
            "ports": [
              "openofdm_rx_0/demod_is_ongoing",
              "gpio_pmod1_2",
              "side_ch_0/demod_is_ongoing",
              "xpu_0/demod_is_ongoing"
            ]
          },
          "openofdm_rx_0_equalizer": {
            "ports": [
              "openofdm_rx_0/equalizer",
              "side_ch_0/equalizer"
            ]
          },
          "openofdm_rx_0_equalizer_valid": {
            "ports": [
              "openofdm_rx_0/equalizer_valid",
              "side_ch_0/equalizer_valid"
            ]
          },
          "openofdm_rx_0_fcs_ok": {
            "ports": [
              "openofdm_rx_0/fcs_ok",
              "rx_intf_0/fcs_ok",
              "side_ch_0/fcs_ok",
              "xpu_0/fcs_ok"
            ]
          },
          "openofdm_rx_0_fcs_out_strobe": {
            "ports": [
              "openofdm_rx_0/fcs_out_strobe",
              "rx_intf_0/fcs_in_strobe",
              "side_ch_0/fcs_in_strobe",
              "tx_intf_0/fcs_in_strobe",
              "xpu_0/fcs_in_strobe"
            ]
          },
          "openofdm_rx_0_ht_aggr": {
            "ports": [
              "openofdm_rx_0/ht_aggr",
              "rx_intf_0/ht_aggr",
              "xpu_0/rx_ht_aggr"
            ]
          },
          "openofdm_rx_0_ht_aggr_last": {
            "ports": [
              "openofdm_rx_0/ht_aggr_last",
              "rx_intf_0/ht_aggr_last",
              "xpu_0/rx_ht_aggr_last"
            ]
          },
          "openofdm_rx_0_ht_sgi": {
            "ports": [
              "openofdm_rx_0/ht_sgi",
              "rx_intf_0/ht_sgi"
            ]
          },
          "openofdm_rx_0_ht_unsupport": {
            "ports": [
              "openofdm_rx_0/ht_unsupport",
              "rx_intf_0/ht_unsupport",
              "side_ch_0/ht_unsupport",
              "xpu_0/ht_unsupport"
            ]
          },
          "openofdm_rx_0_long_preamble_detected": {
            "ports": [
              "openofdm_rx_0/long_preamble_detected",
              "side_ch_0/long_preamble_detected"
            ]
          },
          "openofdm_rx_0_n_bit_in_last_sym": {
            "ports": [
              "openofdm_rx_0/n_bit_in_last_sym",
              "xpu_0/n_bit_in_last_sym"
            ]
          },
          "openofdm_rx_0_n_ofdm_sym": {
            "ports": [
              "openofdm_rx_0/n_ofdm_sym",
              "xpu_0/n_ofdm_sym"
            ]
          },
          "openofdm_rx_0_ofdm_symbol_eq_out_pulse": {
            "ports": [
              "openofdm_rx_0/ofdm_symbol_eq_out_pulse",
              "side_ch_0/ofdm_symbol_eq_out_pulse"
            ]
          },
          "openofdm_rx_0_phase_offset_taken": {
            "ports": [
              "openofdm_rx_0/phase_offset_taken",
              "side_ch_0/phase_offset_taken"
            ]
          },
          "openofdm_rx_0_phy_len_valid": {
            "ports": [
              "openofdm_rx_0/phy_len_valid",
              "xpu_0/phy_len_valid"
            ]
          },
          "openofdm_rx_0_pkt_header_valid": {
            "ports": [
              "openofdm_rx_0/pkt_header_valid",
              "rx_intf_0/pkt_header_valid",
              "side_ch_0/pkt_header_valid",
              "xpu_0/pkt_header_valid"
            ]
          },
          "openofdm_rx_0_pkt_header_valid_strobe": {
            "ports": [
              "openofdm_rx_0/pkt_header_valid_strobe",
              "rx_intf_0/pkt_header_valid_strobe",
              "side_ch_0/pkt_header_valid_strobe",
              "xpu_0/pkt_header_valid_strobe"
            ]
          },
          "openofdm_rx_0_pkt_len": {
            "ports": [
              "openofdm_rx_0/pkt_len",
              "rx_intf_0/pkt_len",
              "side_ch_0/pkt_len",
              "xpu_0/pkt_len"
            ]
          },
          "openofdm_rx_0_pkt_rate": {
            "ports": [
              "openofdm_rx_0/pkt_rate",
              "rx_intf_0/pkt_rate",
              "side_ch_0/pkt_rate",
              "xpu_0/pkt_rate"
            ]
          },
          "openofdm_rx_0_short_preamble_detected": {
            "ports": [
              "openofdm_rx_0/short_preamble_detected",
              "side_ch_0/short_preamble_detected"
            ]
          },
          "openofdm_tx_0_bram_addr": {
            "ports": [
              "openofdm_tx_0/bram_addr",
              "tx_intf_0/bram_addr"
            ]
          },
          "openofdm_tx_0_result_i": {
            "ports": [
              "openofdm_tx_0/result_i",
              "tx_intf_0/rf_i_from_acc",
              "xlconcat_0/In0"
            ]
          },
          "openofdm_tx_0_result_iq_valid": {
            "ports": [
              "openofdm_tx_0/result_iq_valid",
              "side_ch_0/openofdm_tx_iq_valid",
              "tx_intf_0/rf_iq_valid_from_acc"
            ]
          },
          "openofdm_tx_0_result_q": {
            "ports": [
              "openofdm_tx_0/result_q",
              "tx_intf_0/rf_q_from_acc",
              "xlconcat_0/In1"
            ]
          },
          "openwifi_ip_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "openwifi_ip_mm2s_introut1": {
            "ports": [
              "axi_dma_1/mm2s_introut",
              "mm2s_introut1"
            ]
          },
          "openwifi_ip_rx_pkt_intr": {
            "ports": [
              "rx_intf_0/rx_pkt_intr",
              "rx_pkt_intr"
            ]
          },
          "openwifi_ip_s2mm_introut": {
            "ports": [
              "axi_dma_1/s2mm_introut",
              "s2mm_introut",
              "rx_intf_0/s2mm_intr"
            ]
          },
          "openwifi_ip_s2mm_introut1": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "s2mm_introut1"
            ]
          },
          "phy_tx_0_phy_tx_done": {
            "ports": [
              "openofdm_tx_0/phy_tx_done",
              "side_ch_0/phy_tx_done",
              "tx_intf_0/tx_end_from_acc",
              "xpu_0/phy_tx_done"
            ]
          },
          "phy_tx_0_phy_tx_started": {
            "ports": [
              "openofdm_tx_0/phy_tx_started",
              "side_ch_0/phy_tx_started",
              "tx_intf_0/tx_start_from_acc",
              "xpu_0/phy_tx_started"
            ]
          },
          "ps_clk_1": {
            "ports": [
              "ps_clk",
              "xpu_0/ps_clk"
            ]
          },
          "rx_intf_0_fcs_ok_led": {
            "ports": [
              "rx_intf_0/fcs_ok_led",
              "led2"
            ]
          },
          "rx_intf_0_gpio_status_bb": {
            "ports": [
              "rx_intf_0/gpio_status_bb",
              "side_ch_0/gpio_status",
              "xpu_0/gpio_status"
            ]
          },
          "rx_intf_0_sample": {
            "ports": [
              "rx_intf_0/sample0",
              "openofdm_rx_0/sample_in",
              "side_ch_0/sample0_in",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "rx_intf_0_sample1": {
            "ports": [
              "rx_intf_0/sample1",
              "side_ch_0/sample1_in"
            ]
          },
          "rx_intf_0_sample_strobe": {
            "ports": [
              "rx_intf_0/sample_strobe",
              "openofdm_rx_0/sample_in_strobe",
              "side_ch_0/sample_in_strobe",
              "xpu_0/ddc_iq_valid"
            ]
          },
          "s_axi_lite_aclk_1": {
            "ports": [
              "m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_dma_0/m_axi_sg_aclk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_1/m_axi_mm2s_aclk",
              "axi_dma_1/m_axi_s2mm_aclk",
              "axi_dma_1/m_axi_sg_aclk",
              "axi_dma_1/s_axi_lite_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/S01_ACLK",
              "axi_interconnect_0/S02_ACLK",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/M01_ACLK",
              "axi_interconnect_1/M02_ACLK",
              "axi_interconnect_1/M03_ACLK",
              "axi_interconnect_1/M04_ACLK",
              "axi_interconnect_1/M05_ACLK",
              "axi_interconnect_1/M06_ACLK",
              "axi_interconnect_1/M07_ACLK",
              "axi_interconnect_1/S00_ACLK",
              "axi_interconnect_2/ACLK",
              "axi_interconnect_2/M00_ACLK",
              "axi_interconnect_2/S00_ACLK",
              "axi_interconnect_2/S01_ACLK",
              "axi_interconnect_2/S02_ACLK",
              "openofdm_rx_0/s00_axi_aclk",
              "openofdm_tx_0/clk",
              "openofdm_tx_0/s00_axi_aclk",
              "rx_intf_0/m00_axis_aclk",
              "rx_intf_0/s00_axi_aclk",
              "side_ch_0/m00_axis_aclk",
              "side_ch_0/s00_axi_aclk",
              "side_ch_0/s00_axis_aclk",
              "sys_rstgen1/slowest_sync_clk",
              "tx_intf_0/s00_axi_aclk",
              "tx_intf_0/s00_axis_aclk",
              "xpu_0/s00_axi_aclk"
            ]
          },
          "spi0_csn_1": {
            "ports": [
              "spi0_csn",
              "xpu_0/spi0_csn"
            ]
          },
          "spi0_mosi_1": {
            "ports": [
              "spi0_mosi",
              "xpu_0/spi0_mosi"
            ]
          },
          "spi0_sclk_1": {
            "ports": [
              "spi0_sclk",
              "xpu_0/spi0_sclk"
            ]
          },
          "sys_ps7_FCLK_RESET2_N": {
            "ports": [
              "ext_reset_in",
              "sys_rstgen1/ext_reset_in"
            ]
          },
          "sys_rstgen1_peripheral_aresetn": {
            "ports": [
              "sys_rstgen1/peripheral_aresetn",
              "axi_dma_0/axi_resetn",
              "axi_dma_1/axi_resetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/S01_ARESETN",
              "axi_interconnect_0/S02_ARESETN",
              "axi_interconnect_1/ARESETN",
              "axi_interconnect_1/M00_ARESETN",
              "axi_interconnect_1/M01_ARESETN",
              "axi_interconnect_1/M02_ARESETN",
              "axi_interconnect_1/M03_ARESETN",
              "axi_interconnect_1/M04_ARESETN",
              "axi_interconnect_1/M05_ARESETN",
              "axi_interconnect_1/M06_ARESETN",
              "axi_interconnect_1/M07_ARESETN",
              "axi_interconnect_1/S00_ARESETN",
              "axi_interconnect_2/ARESETN",
              "axi_interconnect_2/M00_ARESETN",
              "axi_interconnect_2/S00_ARESETN",
              "axi_interconnect_2/S01_ARESETN",
              "axi_interconnect_2/S02_ARESETN",
              "openofdm_rx_0/s00_axi_aresetn",
              "openofdm_tx_0/phy_tx_arestn",
              "openofdm_tx_0/s00_axi_aresetn",
              "rx_intf_0/m00_axis_aresetn",
              "rx_intf_0/s00_axi_aresetn",
              "side_ch_0/m00_axis_aresetn",
              "side_ch_0/s00_axi_aresetn",
              "side_ch_0/s00_axis_aresetn",
              "tx_intf_0/s00_axi_aresetn",
              "tx_intf_0/s00_axis_aresetn",
              "xpu_0/s00_axi_aresetn"
            ]
          },
          "tx_intf_0_bram_addr_to_xpu": {
            "ports": [
              "tx_intf_0/bram_addr_to_xpu",
              "xpu_0/bram_addr"
            ]
          },
          "tx_intf_0_cts_toself_bb_is_ongoing": {
            "ports": [
              "tx_intf_0/cts_toself_bb_is_ongoing",
              "xpu_0/cts_toself_bb_is_ongoing"
            ]
          },
          "tx_intf_0_cts_toself_rf_is_ongoing": {
            "ports": [
              "tx_intf_0/cts_toself_rf_is_ongoing",
              "xpu_0/cts_toself_rf_is_ongoing"
            ]
          },
          "tx_intf_0_dac_data": {
            "ports": [
              "tx_intf_0/dac_data",
              "dac_data"
            ]
          },
          "tx_intf_0_dac_valid": {
            "ports": [
              "tx_intf_0/dac_valid",
              "dac_valid"
            ]
          },
          "tx_intf_0_data_to_acc": {
            "ports": [
              "tx_intf_0/data_to_acc",
              "openofdm_tx_0/bram_din"
            ]
          },
          "tx_intf_0_douta": {
            "ports": [
              "tx_intf_0/douta",
              "xpu_0/douta"
            ]
          },
          "tx_intf_0_high_trigger": {
            "ports": [
              "tx_intf_0/high_trigger",
              "xpu_0/high_trigger"
            ]
          },
          "tx_intf_0_iq0_for_check": {
            "ports": [
              "tx_intf_0/iq0_for_check",
              "rx_intf_0/iq0_from_tx_intf",
              "side_ch_0/tx_intf_iq0"
            ]
          },
          "tx_intf_0_iq1_for_check": {
            "ports": [
              "tx_intf_0/iq1_for_check",
              "rx_intf_0/iq1_from_tx_intf",
              "side_ch_0/tx_intf_iq1"
            ]
          },
          "tx_intf_0_iq_valid_for_check": {
            "ports": [
              "tx_intf_0/iq_valid_for_check",
              "rx_intf_0/iq_valid_from_tx_intf",
              "side_ch_0/tx_intf_iq_valid"
            ]
          },
          "tx_intf_0_phy_tx_start": {
            "ports": [
              "tx_intf_0/phy_tx_start",
              "openofdm_tx_0/phy_tx_start",
              "side_ch_0/phy_tx_start",
              "xpu_0/phy_tx_start"
            ]
          },
          "tx_intf_0_quit_retrans": {
            "ports": [
              "tx_intf_0/quit_retrans",
              "xpu_0/quit_retrans"
            ]
          },
          "tx_intf_0_reset_backoff": {
            "ports": [
              "tx_intf_0/reset_backoff",
              "xpu_0/reset_backoff"
            ]
          },
          "tx_intf_0_tx_end_led": {
            "ports": [
              "tx_intf_0/tx_end_led",
              "led1"
            ]
          },
          "tx_intf_0_tx_hold": {
            "ports": [
              "tx_intf_0/tx_hold",
              "openofdm_tx_0/result_iq_hold"
            ]
          },
          "tx_intf_0_tx_iq_fifo_empty": {
            "ports": [
              "tx_intf_0/tx_iq_fifo_empty",
              "xpu_0/tx_iq_fifo_empty"
            ]
          },
          "tx_intf_0_tx_itrpt": {
            "ports": [
              "tx_intf_0/tx_itrpt",
              "tx_itrpt"
            ]
          },
          "tx_intf_0_tx_itrpt_led": {
            "ports": [
              "tx_intf_0/tx_itrpt_led",
              "led0"
            ]
          },
          "tx_intf_0_tx_pkt_need_ack": {
            "ports": [
              "tx_intf_0/tx_pkt_need_ack",
              "side_ch_0/tx_pkt_need_ack",
              "xpu_0/tx_pkt_need_ack"
            ]
          },
          "tx_intf_0_tx_pkt_retrans_limit": {
            "ports": [
              "tx_intf_0/tx_pkt_retrans_limit",
              "xpu_0/tx_pkt_retrans_limit"
            ]
          },
          "tx_intf_0_tx_queue_idx_to_xpu": {
            "ports": [
              "tx_intf_0/tx_queue_idx_to_xpu",
              "xpu_0/tx_queue_idx"
            ]
          },
          "tx_intf_0_use_ht_aggr": {
            "ports": [
              "tx_intf_0/use_ht_aggr",
              "xpu_0/tx_ht_aggr"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "side_ch_0/openofdm_tx_iq0"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "xpu_0/ddc_i"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "xpu_0/ddc_q"
            ]
          },
          "xpu_0_FC_DI": {
            "ports": [
              "xpu_0/FC_DI",
              "side_ch_0/FC_DI"
            ]
          },
          "xpu_0_FC_DI_valid": {
            "ports": [
              "xpu_0/FC_DI_valid",
              "side_ch_0/FC_DI_valid"
            ]
          },
          "xpu_0_ack_tx_flag": {
            "ports": [
              "xpu_0/ack_tx_flag",
              "tx_intf_0/ack_tx_flag"
            ]
          },
          "xpu_0_addr1": {
            "ports": [
              "xpu_0/addr1",
              "side_ch_0/addr1"
            ]
          },
          "xpu_0_addr1_valid": {
            "ports": [
              "xpu_0/addr1_valid",
              "side_ch_0/addr1_valid"
            ]
          },
          "xpu_0_addr2": {
            "ports": [
              "xpu_0/addr2",
              "side_ch_0/addr2"
            ]
          },
          "xpu_0_addr2_valid": {
            "ports": [
              "xpu_0/addr2_valid",
              "side_ch_0/addr2_valid"
            ]
          },
          "xpu_0_addr3": {
            "ports": [
              "xpu_0/addr3",
              "side_ch_0/addr3"
            ]
          },
          "xpu_0_addr3_valid": {
            "ports": [
              "xpu_0/addr3_valid",
              "side_ch_0/addr3_valid"
            ]
          },
          "xpu_0_addra": {
            "ports": [
              "xpu_0/addra",
              "tx_intf_0/addra_from_xpu"
            ]
          },
          "xpu_0_backoff_done": {
            "ports": [
              "xpu_0/backoff_done",
              "tx_intf_0/backoff_done"
            ]
          },
          "xpu_0_band": {
            "ports": [
              "xpu_0/band",
              "tx_intf_0/band"
            ]
          },
          "xpu_0_block_rx_dma_to_ps": {
            "ports": [
              "xpu_0/block_rx_dma_to_ps",
              "rx_intf_0/block_rx_dma_to_ps",
              "side_ch_0/block_rx_dma_to_ps"
            ]
          },
          "xpu_0_block_rx_dma_to_ps_valid": {
            "ports": [
              "xpu_0/block_rx_dma_to_ps_valid",
              "rx_intf_0/block_rx_dma_to_ps_valid",
              "side_ch_0/block_rx_dma_to_ps_valid"
            ]
          },
          "xpu_0_channel": {
            "ports": [
              "xpu_0/channel",
              "tx_intf_0/channel"
            ]
          },
          "xpu_0_cw": {
            "ports": [
              "xpu_0/cw",
              "tx_intf_0/cw"
            ]
          },
          "xpu_0_demod_is_ongoing_led": {
            "ports": [
              "xpu_0/demod_is_ongoing_led",
              "led3"
            ]
          },
          "xpu_0_dina": {
            "ports": [
              "xpu_0/dina",
              "tx_intf_0/dina_from_xpu"
            ]
          },
          "xpu_0_gpio_status_lock_by_sig_valid": {
            "ports": [
              "xpu_0/gpio_status_lock_by_sig_valid",
              "rx_intf_0/gpio_status_lock_by_sig_valid"
            ]
          },
          "xpu_0_mac_addr": {
            "ports": [
              "xpu_0/mac_addr",
              "tx_intf_0/mac_addr"
            ]
          },
          "xpu_0_mute_adc_out_to_bb": {
            "ports": [
              "xpu_0/mute_adc_out_to_bb",
              "rx_intf_0/mute_adc_out_to_bb"
            ]
          },
          "xpu_0_num_slot_random": {
            "ports": [
              "xpu_0/num_slot_random",
              "tx_intf_0/num_slot_random"
            ]
          },
          "xpu_0_pkt_for_me": {
            "ports": [
              "xpu_0/pkt_for_me",
              "side_ch_0/pkt_for_me"
            ]
          },
          "xpu_0_retrans_in_progress": {
            "ports": [
              "xpu_0/retrans_in_progress",
              "tx_intf_0/retrans_in_progress"
            ]
          },
          "xpu_0_rssi_half_db": {
            "ports": [
              "xpu_0/rssi_half_db",
              "openofdm_rx_0/rssi_half_db",
              "side_ch_0/rssi_half_db"
            ]
          },
          "xpu_0_rssi_half_db_lock_by_sig_valid": {
            "ports": [
              "xpu_0/rssi_half_db_lock_by_sig_valid",
              "rx_intf_0/rssi_half_db_lock_by_sig_valid"
            ]
          },
          "xpu_0_slice_en": {
            "ports": [
              "xpu_0/slice_en",
              "tx_intf_0/slice_en"
            ]
          },
          "xpu_0_spi_csn": {
            "ports": [
              "xpu_0/spi_csn",
              "spi_csn"
            ]
          },
          "xpu_0_spi_mosi": {
            "ports": [
              "xpu_0/spi_mosi",
              "spi_mosi"
            ]
          },
          "xpu_0_spi_sclk": {
            "ports": [
              "xpu_0/spi_sclk",
              "spi_sclk"
            ]
          },
          "xpu_0_start_retrans": {
            "ports": [
              "xpu_0/start_retrans",
              "tx_intf_0/start_retrans"
            ]
          },
          "xpu_0_start_tx_ack": {
            "ports": [
              "xpu_0/start_tx_ack",
              "tx_intf_0/start_tx_ack"
            ]
          },
          "xpu_0_tsf_pulse_1M": {
            "ports": [
              "xpu_0/tsf_pulse_1M",
              "rx_intf_0/tsf_pulse_1M",
              "tx_intf_0/tsf_pulse_1M"
            ]
          },
          "xpu_0_tsf_runtime_val": {
            "ports": [
              "xpu_0/tsf_runtime_val",
              "rx_intf_0/tsf_runtime_val",
              "side_ch_0/tsf_runtime_val",
              "tx_intf_0/tsf_runtime_val"
            ]
          },
          "xpu_0_tx_bb_is_ongoing": {
            "ports": [
              "xpu_0/tx_bb_is_ongoing",
              "gpio_pmod1_0",
              "side_ch_0/tx_bb_is_ongoing",
              "tx_intf_0/tx_bb_is_ongoing"
            ]
          },
          "xpu_0_tx_control_state_idle": {
            "ports": [
              "xpu_0/tx_control_state_idle",
              "tx_intf_0/tx_control_state_idle"
            ]
          },
          "xpu_0_tx_rf_is_ongoing": {
            "ports": [
              "xpu_0/tx_rf_is_ongoing",
              "gpio_pmod1_1",
              "side_ch_0/tx_rf_is_ongoing"
            ]
          },
          "xpu_0_tx_status": {
            "ports": [
              "xpu_0/tx_status",
              "tx_intf_0/tx_status"
            ]
          },
          "xpu_0_tx_try_complete": {
            "ports": [
              "xpu_0/tx_try_complete",
              "tx_intf_0/tx_try_complete"
            ]
          },
          "xpu_0_wea": {
            "ports": [
              "xpu_0/wea",
              "tx_intf_0/wea_from_xpu"
            ]
          }
        }
      },
      "rst_sys_ps8_99M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_sys_ps8_99M_0",
        "xci_path": "ip/system_rst_sys_ps8_99M_0/system_rst_sys_ps8_99M_0.xci",
        "inst_hier_path": "rst_sys_ps8_99M"
      },
      "rst_util_ad9361_divclk_40M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_util_ad9361_divclk_40M_0",
        "xci_path": "ip/system_rst_util_ad9361_divclk_40M_0/system_rst_util_ad9361_divclk_40M_0.xci",
        "inst_hier_path": "rst_util_ad9361_divclk_40M"
      },
      "sys_concat_intc_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_0_0",
        "xci_path": "ip/system_sys_concat_intc_0_0/system_sys_concat_intc_0_0.xci",
        "inst_hier_path": "sys_concat_intc_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "sys_ps8": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "system_sys_ps8_0",
        "xci_path": "ip/system_sys_ps8_0/system_sys_ps8_0.xci",
        "inst_hier_path": "sys_ps8",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_10_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_11_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_27_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_29_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_30_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_33_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_34_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_35_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_36_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_37_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_39_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_40_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_41_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_45_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_7_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_9_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#USB0 Reset#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#UART 0#UART 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#gpio0[6]#gpio0[7]#gpio0[8]#gpio0[9]#gpio0[10]#gpio0[11]#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#sdio0_bus_pow#gpio0[24]#gpio0[25]#gpio1[26]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpio1[31]#reset#gpio1[33]#gpio1[34]#gpio1[35]#gpio1[36]#gpio1[37]#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#rxd#txd#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.320068"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "666.660034"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "666.666"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "666.660034"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "666.666"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__CWL": {
            "value": "12"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400R"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "32.0"
          },
          "PSU__DDRC__T_RC": {
            "value": "45.32"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "1"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__IO": {
            "value": "MIO 52 .. 77"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "94"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "94"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[93:0]"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "2"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK2_BUF": {
            "value": "TRUE"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP5__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__GRP_POW__IO": {
            "value": "MIO 23"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 22"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "eMMC"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SPI0__GRP_SS0__IO": {
            "value": "EMIO"
          },
          "PSU__SPI0__GRP_SS1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 42 .. 43"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__USB0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__RESET__IO": {
            "value": "MIO 32"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane1"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Shared MIO Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          },
          "S_AXI_HP3_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP5"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "sys_ps8_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/system_sys_ps8_axi_periph_0/system_sys_ps8_axi_periph_0.xci",
        "inst_hier_path": "sys_ps8_axi_periph",
        "xci_name": "system_sys_ps8_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_1",
                "xci_path": "ip/system_auto_pc_1/system_auto_pc_1.xci",
                "inst_hier_path": "sys_ps8_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_sys_ps8_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "sys_ps8_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "sys_ps8_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "sys_ps8_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "util_ad9361_adc_fifo": {
        "vlnv": "analog.com:user:util_wfifo:1.0",
        "xci_name": "system_util_ad9361_adc_fifo_0",
        "xci_path": "ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0.xci",
        "inst_hier_path": "util_ad9361_adc_fifo",
        "parameters": {
          "DIN_ADDRESS_WIDTH": {
            "value": "4"
          },
          "DIN_DATA_WIDTH": {
            "value": "16"
          },
          "DOUT_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "util_ad9361_adc_pack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "system_util_ad9361_adc_pack_0",
        "xci_path": "ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0.xci",
        "inst_hier_path": "util_ad9361_adc_pack"
      },
      "util_ad9361_dac_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "xci_name": "system_util_ad9361_dac_upack_0",
        "xci_path": "ip/system_util_ad9361_dac_upack_0/system_util_ad9361_dac_upack_0.xci",
        "inst_hier_path": "util_ad9361_dac_upack"
      },
      "util_ad9361_divclk": {
        "vlnv": "analog.com:user:util_clkdiv:1.0",
        "xci_name": "system_util_ad9361_divclk_0",
        "xci_path": "ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0.xci",
        "inst_hier_path": "util_ad9361_divclk",
        "parameters": {
          "SIM_DEVICE": {
            "value": "ULTRASCALE"
          }
        }
      },
      "util_ad9361_divclk_sel": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_util_ad9361_divclk_sel_0",
        "xci_path": "ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0.xci",
        "inst_hier_path": "util_ad9361_divclk_sel",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_ad9361_tdd_sync": {
        "vlnv": "analog.com:user:util_tdd_sync:1.0",
        "xci_name": "system_util_ad9361_tdd_sync_0",
        "xci_path": "ip/system_util_ad9361_tdd_sync_0/system_util_ad9361_tdd_sync_0.xci",
        "inst_hier_path": "util_ad9361_tdd_sync"
      }
    },
    "interface_nets": {
      "openwifi_ip_M00_AXI": {
        "interface_ports": [
          "openwifi_ip/M00_AXI",
          "sys_ps8/S_AXI_HP0_FPD"
        ]
      },
      "openwifi_ip_M00_AXI1": {
        "interface_ports": [
          "openwifi_ip/M00_AXI1",
          "sys_ps8/S_AXI_HP3_FPD"
        ]
      },
      "sys_ps8_GPIO_0": {
        "interface_ports": [
          "emio_gpio",
          "sys_ps8/GPIO_0"
        ]
      },
      "sys_ps8_IIC_0": {
        "interface_ports": [
          "emio_i2c0",
          "sys_ps8/IIC_0"
        ]
      },
      "sys_ps8_IIC_1": {
        "interface_ports": [
          "emio_i2c1",
          "sys_ps8/IIC_1"
        ]
      },
      "sys_ps8_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "openwifi_ip/S00_AXI",
          "sys_ps8/M_AXI_HPM0_FPD"
        ]
      },
      "sys_ps8_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "sys_ps8/M_AXI_HPM0_LPD",
          "sys_ps8_axi_periph/S00_AXI"
        ]
      },
      "sys_ps8_SPI_0": {
        "interface_ports": [
          "emio_spi0",
          "sys_ps8/SPI_0"
        ]
      },
      "sys_ps8_axi_periph_M00_AXI": {
        "interface_ports": [
          "axi_ad9361/s_axi",
          "sys_ps8_axi_periph/M00_AXI"
        ]
      }
    },
    "nets": {
      "axi_ad9361_adc_data_i0": {
        "ports": [
          "axi_ad9361/adc_data_i0",
          "util_ad9361_adc_fifo/din_data_0"
        ]
      },
      "axi_ad9361_adc_data_i1": {
        "ports": [
          "axi_ad9361/adc_data_i1",
          "util_ad9361_adc_fifo/din_data_2"
        ]
      },
      "axi_ad9361_adc_data_q0": {
        "ports": [
          "axi_ad9361/adc_data_q0",
          "util_ad9361_adc_fifo/din_data_1"
        ]
      },
      "axi_ad9361_adc_data_q1": {
        "ports": [
          "axi_ad9361/adc_data_q1",
          "util_ad9361_adc_fifo/din_data_3"
        ]
      },
      "axi_ad9361_adc_enable_i0": {
        "ports": [
          "axi_ad9361/adc_enable_i0",
          "util_ad9361_adc_fifo/din_enable_0"
        ]
      },
      "axi_ad9361_adc_enable_i1": {
        "ports": [
          "axi_ad9361/adc_enable_i1",
          "util_ad9361_adc_fifo/din_enable_2"
        ]
      },
      "axi_ad9361_adc_enable_q0": {
        "ports": [
          "axi_ad9361/adc_enable_q0",
          "util_ad9361_adc_fifo/din_enable_1"
        ]
      },
      "axi_ad9361_adc_enable_q1": {
        "ports": [
          "axi_ad9361/adc_enable_q1",
          "util_ad9361_adc_fifo/din_enable_3"
        ]
      },
      "axi_ad9361_adc_r1_mode": {
        "ports": [
          "axi_ad9361/adc_r1_mode",
          "util_ad9361_divclk_sel/Op1"
        ]
      },
      "axi_ad9361_adc_valid_i0": {
        "ports": [
          "axi_ad9361/adc_valid_i0",
          "util_ad9361_adc_fifo/din_valid_0"
        ]
      },
      "axi_ad9361_adc_valid_i1": {
        "ports": [
          "axi_ad9361/adc_valid_i1",
          "util_ad9361_adc_fifo/din_valid_2"
        ]
      },
      "axi_ad9361_adc_valid_q0": {
        "ports": [
          "axi_ad9361/adc_valid_q0",
          "util_ad9361_adc_fifo/din_valid_1"
        ]
      },
      "axi_ad9361_adc_valid_q1": {
        "ports": [
          "axi_ad9361/adc_valid_q1",
          "util_ad9361_adc_fifo/din_valid_3"
        ]
      },
      "axi_ad9361_dac_enable_i0": {
        "ports": [
          "axi_ad9361/dac_enable_i0",
          "axi_ad9361_dac_fifo/dout_enable_0"
        ]
      },
      "axi_ad9361_dac_enable_i1": {
        "ports": [
          "axi_ad9361/dac_enable_i1",
          "axi_ad9361_dac_fifo/dout_enable_2"
        ]
      },
      "axi_ad9361_dac_enable_q0": {
        "ports": [
          "axi_ad9361/dac_enable_q0",
          "axi_ad9361_dac_fifo/dout_enable_1"
        ]
      },
      "axi_ad9361_dac_enable_q1": {
        "ports": [
          "axi_ad9361/dac_enable_q1",
          "axi_ad9361_dac_fifo/dout_enable_3"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_0": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_0",
          "util_ad9361_dac_upack/enable_0"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_1": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_1",
          "util_ad9361_dac_upack/enable_1"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_2": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_2",
          "util_ad9361_dac_upack/enable_2"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_3": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_3",
          "util_ad9361_dac_upack/enable_3"
        ]
      },
      "axi_ad9361_dac_fifo_din_valid_0": {
        "ports": [
          "axi_ad9361_dac_fifo/din_valid_0",
          "util_ad9361_dac_upack/fifo_rd_en"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_0": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_0",
          "axi_ad9361/dac_data_i0"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_1": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_1",
          "axi_ad9361/dac_data_q0"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_2": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_2",
          "axi_ad9361/dac_data_i1"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_3": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_3",
          "axi_ad9361/dac_data_q1"
        ]
      },
      "axi_ad9361_dac_fifo_dout_unf": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_unf",
          "axi_ad9361/dac_dunf"
        ]
      },
      "axi_ad9361_dac_r1_mode": {
        "ports": [
          "axi_ad9361/dac_r1_mode",
          "util_ad9361_divclk_sel/Op2"
        ]
      },
      "axi_ad9361_dac_valid_i0": {
        "ports": [
          "axi_ad9361/dac_valid_i0",
          "axi_ad9361_dac_fifo/dout_valid_0"
        ]
      },
      "axi_ad9361_dac_valid_i1": {
        "ports": [
          "axi_ad9361/dac_valid_i1",
          "axi_ad9361_dac_fifo/dout_valid_2"
        ]
      },
      "axi_ad9361_dac_valid_q0": {
        "ports": [
          "axi_ad9361/dac_valid_q0",
          "axi_ad9361_dac_fifo/dout_valid_1"
        ]
      },
      "axi_ad9361_dac_valid_q1": {
        "ports": [
          "axi_ad9361/dac_valid_q1",
          "axi_ad9361_dac_fifo/dout_valid_3"
        ]
      },
      "axi_ad9361_enable": {
        "ports": [
          "axi_ad9361/enable",
          "enable"
        ]
      },
      "axi_ad9361_l_clk": {
        "ports": [
          "axi_ad9361/l_clk",
          "axi_ad9361/clk",
          "axi_ad9361_dac_fifo/dout_clk",
          "util_ad9361_adc_fifo/din_clk",
          "util_ad9361_divclk/clk"
        ]
      },
      "axi_ad9361_rst": {
        "ports": [
          "axi_ad9361/rst",
          "axi_ad9361_dac_fifo/dout_rst",
          "util_ad9361_adc_fifo/din_rst"
        ]
      },
      "axi_ad9361_tdd_sync_cntr": {
        "ports": [
          "axi_ad9361/tdd_sync_cntr",
          "tdd_sync_t",
          "util_ad9361_tdd_sync/sync_mode"
        ]
      },
      "axi_ad9361_tx_clk_out_n": {
        "ports": [
          "axi_ad9361/tx_clk_out_n",
          "tx_clk_out_n"
        ]
      },
      "axi_ad9361_tx_clk_out_p": {
        "ports": [
          "axi_ad9361/tx_clk_out_p",
          "tx_clk_out_p"
        ]
      },
      "axi_ad9361_tx_data_out_n": {
        "ports": [
          "axi_ad9361/tx_data_out_n",
          "tx_data_out_n"
        ]
      },
      "axi_ad9361_tx_data_out_p": {
        "ports": [
          "axi_ad9361/tx_data_out_p",
          "tx_data_out_p"
        ]
      },
      "axi_ad9361_tx_frame_out_n": {
        "ports": [
          "axi_ad9361/tx_frame_out_n",
          "tx_frame_out_n"
        ]
      },
      "axi_ad9361_tx_frame_out_p": {
        "ports": [
          "axi_ad9361/tx_frame_out_p",
          "tx_frame_out_p"
        ]
      },
      "axi_ad9361_txnrx": {
        "ports": [
          "axi_ad9361/txnrx",
          "txnrx"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "openwifi_ip/m_axi_mm2s_aclk",
          "sys_ps8/maxihpm0_fpd_aclk",
          "sys_ps8/saxihp0_fpd_aclk",
          "sys_ps8/saxihp3_fpd_aclk"
        ]
      },
      "gpio_status_1": {
        "ports": [
          "gpio_status",
          "openwifi_ip/gpio_status"
        ]
      },
      "gps_pps_1": {
        "ports": [
          "gps_pps",
          "axi_ad9361/gps_pps"
        ]
      },
      "openwifi_ip_dac_data": {
        "ports": [
          "openwifi_ip/dac_data",
          "util_ad9361_dac_upack/s_axis_data"
        ]
      },
      "openwifi_ip_dac_valid": {
        "ports": [
          "openwifi_ip/dac_valid",
          "util_ad9361_dac_upack/s_axis_valid"
        ]
      },
      "openwifi_ip_mm2s_introut": {
        "ports": [
          "openwifi_ip/mm2s_introut",
          "sys_concat_intc_0/In6"
        ]
      },
      "openwifi_ip_mm2s_introut1": {
        "ports": [
          "openwifi_ip/mm2s_introut1",
          "sys_concat_intc_0/In2"
        ]
      },
      "openwifi_ip_rx_pkt_intr": {
        "ports": [
          "openwifi_ip/rx_pkt_intr",
          "sys_concat_intc_0/In1"
        ]
      },
      "openwifi_ip_s2mm_introut": {
        "ports": [
          "openwifi_ip/s2mm_introut",
          "sys_concat_intc_0/In3"
        ]
      },
      "openwifi_ip_s2mm_introut1": {
        "ports": [
          "openwifi_ip/s2mm_introut1",
          "sys_concat_intc_0/In7"
        ]
      },
      "openwifi_ip_spi_csn": {
        "ports": [
          "openwifi_ip/spi_csn",
          "xpu_spi_csn"
        ]
      },
      "openwifi_ip_spi_mosi": {
        "ports": [
          "openwifi_ip/spi_mosi",
          "xpu_spi_mosi"
        ]
      },
      "openwifi_ip_spi_sclk": {
        "ports": [
          "openwifi_ip/spi_sclk",
          "xpu_spi_sclk"
        ]
      },
      "openwifi_ip_tx_itrpt": {
        "ports": [
          "openwifi_ip/tx_itrpt",
          "sys_concat_intc_0/In5"
        ]
      },
      "rst_sys_ps8_99M_peripheral_aresetn": {
        "ports": [
          "rst_sys_ps8_99M/peripheral_aresetn",
          "axi_ad9361/s_axi_aresetn",
          "rst_util_ad9361_divclk_40M/ext_reset_in",
          "sys_ps8_axi_periph/ARESETN",
          "sys_ps8_axi_periph/M00_ARESETN",
          "sys_ps8_axi_periph/S00_ARESETN",
          "util_ad9361_tdd_sync/rstn"
        ]
      },
      "rst_util_ad9361_divclk_40M_peripheral_aresetn": {
        "ports": [
          "rst_util_ad9361_divclk_40M/peripheral_aresetn",
          "axi_ad9361_dac_fifo/din_rstn",
          "util_ad9361_adc_fifo/dout_rstn"
        ]
      },
      "rst_util_ad9361_divclk_40M_peripheral_reset": {
        "ports": [
          "rst_util_ad9361_divclk_40M/peripheral_reset",
          "clk_wiz_0/reset",
          "openwifi_ip/adc_rst",
          "util_ad9361_adc_pack/reset",
          "util_ad9361_dac_upack/reset"
        ]
      },
      "rx_clk_in_n_1": {
        "ports": [
          "rx_clk_in_n",
          "axi_ad9361/rx_clk_in_n"
        ]
      },
      "rx_clk_in_p_1": {
        "ports": [
          "rx_clk_in_p",
          "axi_ad9361/rx_clk_in_p"
        ]
      },
      "rx_data_in_n_1": {
        "ports": [
          "rx_data_in_n",
          "axi_ad9361/rx_data_in_n"
        ]
      },
      "rx_data_in_p_1": {
        "ports": [
          "rx_data_in_p",
          "axi_ad9361/rx_data_in_p"
        ]
      },
      "rx_frame_in_n_1": {
        "ports": [
          "rx_frame_in_n",
          "axi_ad9361/rx_frame_in_n"
        ]
      },
      "rx_frame_in_p_1": {
        "ports": [
          "rx_frame_in_p",
          "axi_ad9361/rx_frame_in_p"
        ]
      },
      "sys_concat_intc_0_dout": {
        "ports": [
          "sys_concat_intc_0/dout",
          "sys_ps8/pl_ps_irq0"
        ]
      },
      "sys_ps8_emio_spi0_m_o": {
        "ports": [
          "sys_ps8/emio_spi0_m_o",
          "openwifi_ip/spi0_mosi"
        ]
      },
      "sys_ps8_emio_spi0_sclk_o": {
        "ports": [
          "sys_ps8/emio_spi0_sclk_o",
          "openwifi_ip/spi0_sclk"
        ]
      },
      "sys_ps8_emio_spi0_ss_o_n": {
        "ports": [
          "sys_ps8/emio_spi0_ss_o_n",
          "openwifi_ip/spi0_csn"
        ]
      },
      "sys_ps8_pl_clk0": {
        "ports": [
          "sys_ps8/pl_clk0",
          "axi_ad9361/s_axi_aclk",
          "openwifi_ip/ps_clk",
          "rst_sys_ps8_99M/slowest_sync_clk",
          "sys_ps8/maxihpm0_lpd_aclk",
          "sys_ps8_axi_periph/ACLK",
          "sys_ps8_axi_periph/M00_ACLK",
          "sys_ps8_axi_periph/S00_ACLK",
          "util_ad9361_tdd_sync/clk"
        ]
      },
      "sys_ps8_pl_clk2": {
        "ports": [
          "sys_ps8/pl_clk2",
          "axi_ad9361/delay_clk"
        ]
      },
      "sys_ps8_pl_resetn0": {
        "ports": [
          "sys_ps8/pl_resetn0",
          "rst_sys_ps8_99M/ext_reset_in"
        ]
      },
      "sys_ps8_pl_resetn1": {
        "ports": [
          "sys_ps8/pl_resetn1",
          "openwifi_ip/ext_reset_in"
        ]
      },
      "tdd_sync_i_1": {
        "ports": [
          "tdd_sync_i",
          "util_ad9361_tdd_sync/sync_in"
        ]
      },
      "up_enable_1": {
        "ports": [
          "up_enable",
          "axi_ad9361/up_enable"
        ]
      },
      "up_txnrx_1": {
        "ports": [
          "up_txnrx",
          "axi_ad9361/up_txnrx"
        ]
      },
      "util_ad9361_adc_fifo_din_ovf": {
        "ports": [
          "util_ad9361_adc_fifo/din_ovf",
          "axi_ad9361/adc_dovf"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_0",
          "util_ad9361_adc_pack/fifo_wr_data_0"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_1": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_1",
          "util_ad9361_adc_pack/fifo_wr_data_1"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_2": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_2",
          "util_ad9361_adc_pack/fifo_wr_data_2"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_3": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_3",
          "util_ad9361_adc_pack/fifo_wr_data_3"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_0",
          "util_ad9361_adc_pack/enable_0"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_1": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_1",
          "util_ad9361_adc_pack/enable_1"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_2": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_2",
          "util_ad9361_adc_pack/enable_2"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_3": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_3",
          "util_ad9361_adc_pack/enable_3"
        ]
      },
      "util_ad9361_adc_fifo_dout_valid_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_valid_0",
          "util_ad9361_adc_pack/fifo_wr_en"
        ]
      },
      "util_ad9361_adc_pack_fifo_wr_overflow": {
        "ports": [
          "util_ad9361_adc_pack/fifo_wr_overflow",
          "util_ad9361_adc_fifo/dout_ovf"
        ]
      },
      "util_ad9361_adc_pack_packed_fifo_wr_data": {
        "ports": [
          "util_ad9361_adc_pack/packed_fifo_wr_data",
          "openwifi_ip/adc_data"
        ]
      },
      "util_ad9361_adc_pack_packed_fifo_wr_en": {
        "ports": [
          "util_ad9361_adc_pack/packed_fifo_wr_en",
          "openwifi_ip/adc_valid"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_0": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_0",
          "axi_ad9361_dac_fifo/din_data_0"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_1": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_1",
          "axi_ad9361_dac_fifo/din_data_1"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_2": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_2",
          "axi_ad9361_dac_fifo/din_data_2"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_3": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_3",
          "axi_ad9361_dac_fifo/din_data_3"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_underflow": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_underflow",
          "axi_ad9361_dac_fifo/din_unf"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_valid": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_valid",
          "axi_ad9361_dac_fifo/din_valid_in_0",
          "axi_ad9361_dac_fifo/din_valid_in_1",
          "axi_ad9361_dac_fifo/din_valid_in_2",
          "axi_ad9361_dac_fifo/din_valid_in_3"
        ]
      },
      "util_ad9361_dac_upack_s_axis_ready": {
        "ports": [
          "util_ad9361_dac_upack/s_axis_ready",
          "openwifi_ip/dac_ready"
        ]
      },
      "util_ad9361_divclk_clk_out": {
        "ports": [
          "util_ad9361_divclk/clk_out",
          "axi_ad9361_dac_fifo/din_clk",
          "clk_wiz_0/clk_in1",
          "openwifi_ip/adc_clk",
          "rst_util_ad9361_divclk_40M/slowest_sync_clk",
          "util_ad9361_adc_fifo/dout_clk",
          "util_ad9361_adc_pack/clk",
          "util_ad9361_dac_upack/clk"
        ]
      },
      "util_ad9361_divclk_sel_Res": {
        "ports": [
          "util_ad9361_divclk_sel/Res",
          "util_ad9361_divclk/clk_sel"
        ]
      },
      "util_ad9361_tdd_sync_sync_out": {
        "ports": [
          "util_ad9361_tdd_sync/sync_out",
          "tdd_sync_o",
          "axi_ad9361/tdd_sync"
        ]
      }
    },
    "addressing": {
      "/openwifi_ip/axi_dma_0": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_sys_ps8_HP3_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_sys_ps8_HP3_LPS_OCM": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps8_HP3_QSPI": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_sys_ps8_HP3_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_sys_ps8_HP3_LPS_OCM": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps8_HP3_QSPI": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_sys_ps8_HP3_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_sys_ps8_HP3_LPS_OCM": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps8_HP3_QSPI": {
                "address_block": "/sys_ps8/SAXIGP5/HP3_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/openwifi_ip/axi_dma_1": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_sys_ps8_HP0_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_sys_ps8_HP0_LPS_OCM": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps8_HP0_QSPI": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_sys_ps8_HP0_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_sys_ps8_HP0_LPS_OCM": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps8_HP0_QSPI": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_sys_ps8_HP0_DDR_LOW": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              },
              "SEG_sys_ps8_HP0_LPS_OCM": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps8_HP0_QSPI": {
                "address_block": "/sys_ps8/SAXIGP2/HP0_QSPI",
                "offset": "0x00C0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/sys_ps8": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x0099020000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/openwifi_ip/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/openwifi_ip/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_openofdm_rx_0_reg0": {
                "address_block": "/openwifi_ip/openofdm_rx_0/s00_axi/reg0",
                "offset": "0x00A0020000",
                "range": "64K"
              },
              "SEG_openofdm_tx_0_reg0": {
                "address_block": "/openwifi_ip/openofdm_tx_0/s00_axi/reg0",
                "offset": "0x00A0030000",
                "range": "64K"
              },
              "SEG_rx_intf_0_reg0": {
                "address_block": "/openwifi_ip/rx_intf_0/s00_axi/reg0",
                "offset": "0x00A0040000",
                "range": "64K"
              },
              "SEG_side_ch_0_reg0": {
                "address_block": "/openwifi_ip/side_ch_0/s00_axi/reg0",
                "offset": "0x00A0050000",
                "range": "64K"
              },
              "SEG_tx_intf_0_reg0": {
                "address_block": "/openwifi_ip/tx_intf_0/s00_axi/reg0",
                "offset": "0x00A0060000",
                "range": "64K"
              },
              "SEG_xpu_0_reg0": {
                "address_block": "/openwifi_ip/xpu_0/s00_axi/reg0",
                "offset": "0x00A0070000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}