// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/20/2021 12:52:18"

// 
// Device: Altera 10CL025YE144C8G Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module master (
	mainClk,
	slowClk,
	reset,
	hBusCk,
	hBusnCk,
	hBusCs,
	hBusRst,
	hBusD,
	hBusRwds,
	mcuSpiCk,
	mcuSpiCs,
	mcuSpiIo,
	mcuUartTx,
	mcuUartRx,
	mcuI2cScl,
	mcuI2cSda,
	lsasBus,
	leds);
input 	mainClk;
input 	slowClk;
input 	reset;
output 	hBusCk;
output 	hBusnCk;
output 	hBusCs;
output 	hBusRst;
output 	[7:0] hBusD;
output 	hBusRwds;
input 	mcuSpiCk;
input 	mcuSpiCs;
output 	[3:0] mcuSpiIo;
input 	mcuUartTx;
output 	mcuUartRx;
input 	mcuI2cScl;
output 	mcuI2cSda;
output 	[31:0] lsasBus;
output 	[3:0] leds;

// Design Ports Information
// slowClk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// hBusCk	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusnCk	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusCs	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusRst	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// mcuSpiCk	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcuSpiCs	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcuUartTx	=>  Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mcuUartRx	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// mcuI2cScl	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// leds[0]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[1]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[2]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// leds[3]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// mcuI2cSda	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusD[0]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusD[1]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusD[2]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusD[3]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusD[4]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusD[5]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusD[6]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusD[7]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hBusRwds	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// mcuSpiIo[0]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// mcuSpiIo[1]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// mcuSpiIo[2]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// mcuSpiIo[3]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[0]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[1]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[2]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[3]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[4]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[5]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[6]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[7]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[8]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[9]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[10]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[11]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[12]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[13]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[14]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[15]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[16]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[17]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[18]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[19]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[20]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[21]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[22]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[23]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[24]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[25]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[26]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[27]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[28]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[29]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[30]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// lsasBus[31]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reset	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mainClk	=>  Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \slowClk~input_o ;
wire \mcuSpiCk~input_o ;
wire \mcuSpiCs~input_o ;
wire \mcuUartTx~input_o ;
wire \mcuI2cScl~input_o ;
wire \mcuI2cSda~input_o ;
wire \hBusD[0]~input_o ;
wire \hBusD[1]~input_o ;
wire \hBusD[2]~input_o ;
wire \hBusD[3]~input_o ;
wire \hBusD[4]~input_o ;
wire \hBusD[5]~input_o ;
wire \hBusD[6]~input_o ;
wire \hBusD[7]~input_o ;
wire \hBusRwds~input_o ;
wire \mcuSpiIo[0]~input_o ;
wire \mcuSpiIo[1]~input_o ;
wire \mcuSpiIo[2]~input_o ;
wire \mcuSpiIo[3]~input_o ;
wire \lsasBus[0]~input_o ;
wire \lsasBus[1]~input_o ;
wire \lsasBus[2]~input_o ;
wire \lsasBus[3]~input_o ;
wire \lsasBus[4]~input_o ;
wire \lsasBus[5]~input_o ;
wire \lsasBus[6]~input_o ;
wire \lsasBus[7]~input_o ;
wire \lsasBus[8]~input_o ;
wire \lsasBus[9]~input_o ;
wire \lsasBus[10]~input_o ;
wire \lsasBus[11]~input_o ;
wire \lsasBus[12]~input_o ;
wire \lsasBus[13]~input_o ;
wire \lsasBus[14]~input_o ;
wire \lsasBus[15]~input_o ;
wire \lsasBus[16]~input_o ;
wire \lsasBus[17]~input_o ;
wire \lsasBus[18]~input_o ;
wire \lsasBus[19]~input_o ;
wire \lsasBus[20]~input_o ;
wire \lsasBus[21]~input_o ;
wire \lsasBus[22]~input_o ;
wire \lsasBus[23]~input_o ;
wire \lsasBus[24]~input_o ;
wire \lsasBus[25]~input_o ;
wire \lsasBus[26]~input_o ;
wire \lsasBus[27]~input_o ;
wire \lsasBus[28]~input_o ;
wire \lsasBus[29]~input_o ;
wire \lsasBus[30]~input_o ;
wire \lsasBus[31]~input_o ;
wire \~ALTERA_DCLK~~ibuf_o ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \mainClk~input_o ;
wire \mainClk~inputclkctrl_outclk ;
wire \myAltPll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \lsasBusOut[0]~93_combout ;
wire \hBusDOut[1]~8_cout ;
wire \hBusDOut[1]~9_combout ;
wire \hBusDOut[1]~10 ;
wire \hBusDOut[2]~11_combout ;
wire \hBusDOut[2]~12 ;
wire \hBusDOut[3]~13_combout ;
wire \hBusDOut[3]~14 ;
wire \hBusDOut[4]~15_combout ;
wire \hBusDOut[4]~16 ;
wire \hBusDOut[5]~17_combout ;
wire \hBusDOut[5]~18 ;
wire \hBusDOut[6]~19_combout ;
wire \hBusDOut[6]~20 ;
wire \hBusDOut[7]~21_combout ;
wire \lsasBusOut[1]~31_combout ;
wire \Add2~0_combout ;
wire \mcuSpiDOut[3]~0_combout ;
wire \lsasBusOut[1]~32 ;
wire \lsasBusOut[2]~33_combout ;
wire \lsasBusOut[2]~34 ;
wire \lsasBusOut[3]~35_combout ;
wire \lsasBusOut[3]~36 ;
wire \lsasBusOut[4]~37_combout ;
wire \lsasBusOut[4]~38 ;
wire \lsasBusOut[5]~39_combout ;
wire \lsasBusOut[5]~40 ;
wire \lsasBusOut[6]~41_combout ;
wire \lsasBusOut[6]~42 ;
wire \lsasBusOut[7]~43_combout ;
wire \lsasBusOut[7]~44 ;
wire \lsasBusOut[8]~45_combout ;
wire \lsasBusOut[8]~46 ;
wire \lsasBusOut[9]~47_combout ;
wire \lsasBusOut[9]~48 ;
wire \lsasBusOut[10]~49_combout ;
wire \lsasBusOut[10]~50 ;
wire \lsasBusOut[11]~51_combout ;
wire \lsasBusOut[11]~52 ;
wire \lsasBusOut[12]~53_combout ;
wire \lsasBusOut[12]~54 ;
wire \lsasBusOut[13]~55_combout ;
wire \lsasBusOut[13]~56 ;
wire \lsasBusOut[14]~57_combout ;
wire \lsasBusOut[14]~58 ;
wire \lsasBusOut[15]~59_combout ;
wire \lsasBusOut[15]~60 ;
wire \lsasBusOut[16]~61_combout ;
wire \lsasBusOut[16]~62 ;
wire \lsasBusOut[17]~63_combout ;
wire \lsasBusOut[17]~64 ;
wire \lsasBusOut[18]~65_combout ;
wire \lsasBusOut[18]~66 ;
wire \lsasBusOut[19]~67_combout ;
wire \lsasBusOut[19]~68 ;
wire \lsasBusOut[20]~69_combout ;
wire \lsasBusOut[20]~70 ;
wire \lsasBusOut[21]~71_combout ;
wire \lsasBusOut[21]~72 ;
wire \lsasBusOut[22]~73_combout ;
wire \lsasBusOut[22]~74 ;
wire \lsasBusOut[23]~75_combout ;
wire \lsasBusOut[23]~76 ;
wire \lsasBusOut[24]~77_combout ;
wire \lsasBusOut[24]~78 ;
wire \lsasBusOut[25]~79_combout ;
wire \lsasBusOut[25]~80 ;
wire \lsasBusOut[26]~81_combout ;
wire \lsasBusOut[26]~82 ;
wire \lsasBusOut[27]~83_combout ;
wire \lsasBusOut[27]~84 ;
wire \lsasBusOut[28]~85_combout ;
wire \lsasBusOut[28]~86 ;
wire \lsasBusOut[29]~87_combout ;
wire \lsasBusOut[29]~88 ;
wire \lsasBusOut[30]~89_combout ;
wire \lsasBusOut[30]~90 ;
wire \lsasBusOut[31]~91_combout ;
wire \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_hBusCk_outclk ;
wire [3:0] mcuSpiDOut;
wire [31:0] lsasBusOut;
wire [7:0] hBusDOut;
wire [4:0] \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \myAltPll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \myAltPll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \myAltPll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \myAltPll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \myAltPll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \myAltPll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X5_Y0_N23
cyclone10lp_io_obuf \hBusCk~output (
	.i(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_hBusCk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusCk),
	.obar());
// synopsys translate_off
defparam \hBusCk~output .bus_hold = "false";
defparam \hBusCk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cyclone10lp_io_obuf \hBusnCk~output (
	.i(!\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusnCk),
	.obar());
// synopsys translate_off
defparam \hBusnCk~output .bus_hold = "false";
defparam \hBusnCk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cyclone10lp_io_obuf \hBusCs~output (
	.i(hBusDOut[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusCs),
	.obar());
// synopsys translate_off
defparam \hBusCs~output .bus_hold = "false";
defparam \hBusCs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cyclone10lp_io_obuf \hBusRst~output (
	.i(hBusDOut[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusRst),
	.obar());
// synopsys translate_off
defparam \hBusRst~output .bus_hold = "false";
defparam \hBusRst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cyclone10lp_io_obuf \mcuUartRx~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mcuUartRx),
	.obar());
// synopsys translate_off
defparam \mcuUartRx~output .bus_hold = "false";
defparam \mcuUartRx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cyclone10lp_io_obuf \leds[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cyclone10lp_io_obuf \leds[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cyclone10lp_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cyclone10lp_io_obuf \leds[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cyclone10lp_io_obuf \mcuI2cSda~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mcuI2cSda),
	.obar());
// synopsys translate_off
defparam \mcuI2cSda~output .bus_hold = "false";
defparam \mcuI2cSda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cyclone10lp_io_obuf \hBusD[0]~output (
	.i(lsasBusOut[0]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusD[0]),
	.obar());
// synopsys translate_off
defparam \hBusD[0]~output .bus_hold = "false";
defparam \hBusD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclone10lp_io_obuf \hBusD[1]~output (
	.i(hBusDOut[1]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusD[1]),
	.obar());
// synopsys translate_off
defparam \hBusD[1]~output .bus_hold = "false";
defparam \hBusD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cyclone10lp_io_obuf \hBusD[2]~output (
	.i(hBusDOut[2]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusD[2]),
	.obar());
// synopsys translate_off
defparam \hBusD[2]~output .bus_hold = "false";
defparam \hBusD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cyclone10lp_io_obuf \hBusD[3]~output (
	.i(hBusDOut[3]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusD[3]),
	.obar());
// synopsys translate_off
defparam \hBusD[3]~output .bus_hold = "false";
defparam \hBusD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cyclone10lp_io_obuf \hBusD[4]~output (
	.i(hBusDOut[4]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusD[4]),
	.obar());
// synopsys translate_off
defparam \hBusD[4]~output .bus_hold = "false";
defparam \hBusD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cyclone10lp_io_obuf \hBusD[5]~output (
	.i(hBusDOut[5]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusD[5]),
	.obar());
// synopsys translate_off
defparam \hBusD[5]~output .bus_hold = "false";
defparam \hBusD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclone10lp_io_obuf \hBusD[6]~output (
	.i(hBusDOut[6]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusD[6]),
	.obar());
// synopsys translate_off
defparam \hBusD[6]~output .bus_hold = "false";
defparam \hBusD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cyclone10lp_io_obuf \hBusD[7]~output (
	.i(hBusDOut[7]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusD[7]),
	.obar());
// synopsys translate_off
defparam \hBusD[7]~output .bus_hold = "false";
defparam \hBusD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclone10lp_io_obuf \hBusRwds~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hBusRwds),
	.obar());
// synopsys translate_off
defparam \hBusRwds~output .bus_hold = "false";
defparam \hBusRwds~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cyclone10lp_io_obuf \mcuSpiIo[0]~output (
	.i(lsasBusOut[0]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mcuSpiIo[0]),
	.obar());
// synopsys translate_off
defparam \mcuSpiIo[0]~output .bus_hold = "false";
defparam \mcuSpiIo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cyclone10lp_io_obuf \mcuSpiIo[1]~output (
	.i(lsasBusOut[1]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mcuSpiIo[1]),
	.obar());
// synopsys translate_off
defparam \mcuSpiIo[1]~output .bus_hold = "false";
defparam \mcuSpiIo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cyclone10lp_io_obuf \mcuSpiIo[2]~output (
	.i(mcuSpiDOut[2]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mcuSpiIo[2]),
	.obar());
// synopsys translate_off
defparam \mcuSpiIo[2]~output .bus_hold = "false";
defparam \mcuSpiIo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cyclone10lp_io_obuf \mcuSpiIo[3]~output (
	.i(mcuSpiDOut[3]),
	.oe(!\reset~inputclkctrl_outclk ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mcuSpiIo[3]),
	.obar());
// synopsys translate_off
defparam \mcuSpiIo[3]~output .bus_hold = "false";
defparam \mcuSpiIo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cyclone10lp_io_obuf \lsasBus[0]~output (
	.i(lsasBusOut[0]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[0]),
	.obar());
// synopsys translate_off
defparam \lsasBus[0]~output .bus_hold = "false";
defparam \lsasBus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cyclone10lp_io_obuf \lsasBus[1]~output (
	.i(lsasBusOut[1]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[1]),
	.obar());
// synopsys translate_off
defparam \lsasBus[1]~output .bus_hold = "false";
defparam \lsasBus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cyclone10lp_io_obuf \lsasBus[2]~output (
	.i(lsasBusOut[2]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[2]),
	.obar());
// synopsys translate_off
defparam \lsasBus[2]~output .bus_hold = "false";
defparam \lsasBus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cyclone10lp_io_obuf \lsasBus[3]~output (
	.i(lsasBusOut[3]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[3]),
	.obar());
// synopsys translate_off
defparam \lsasBus[3]~output .bus_hold = "false";
defparam \lsasBus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cyclone10lp_io_obuf \lsasBus[4]~output (
	.i(lsasBusOut[4]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[4]),
	.obar());
// synopsys translate_off
defparam \lsasBus[4]~output .bus_hold = "false";
defparam \lsasBus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cyclone10lp_io_obuf \lsasBus[5]~output (
	.i(lsasBusOut[5]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[5]),
	.obar());
// synopsys translate_off
defparam \lsasBus[5]~output .bus_hold = "false";
defparam \lsasBus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cyclone10lp_io_obuf \lsasBus[6]~output (
	.i(lsasBusOut[6]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[6]),
	.obar());
// synopsys translate_off
defparam \lsasBus[6]~output .bus_hold = "false";
defparam \lsasBus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cyclone10lp_io_obuf \lsasBus[7]~output (
	.i(lsasBusOut[7]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[7]),
	.obar());
// synopsys translate_off
defparam \lsasBus[7]~output .bus_hold = "false";
defparam \lsasBus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cyclone10lp_io_obuf \lsasBus[8]~output (
	.i(lsasBusOut[8]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[8]),
	.obar());
// synopsys translate_off
defparam \lsasBus[8]~output .bus_hold = "false";
defparam \lsasBus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cyclone10lp_io_obuf \lsasBus[9]~output (
	.i(lsasBusOut[9]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[9]),
	.obar());
// synopsys translate_off
defparam \lsasBus[9]~output .bus_hold = "false";
defparam \lsasBus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cyclone10lp_io_obuf \lsasBus[10]~output (
	.i(lsasBusOut[10]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[10]),
	.obar());
// synopsys translate_off
defparam \lsasBus[10]~output .bus_hold = "false";
defparam \lsasBus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cyclone10lp_io_obuf \lsasBus[11]~output (
	.i(lsasBusOut[11]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[11]),
	.obar());
// synopsys translate_off
defparam \lsasBus[11]~output .bus_hold = "false";
defparam \lsasBus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cyclone10lp_io_obuf \lsasBus[12]~output (
	.i(lsasBusOut[12]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[12]),
	.obar());
// synopsys translate_off
defparam \lsasBus[12]~output .bus_hold = "false";
defparam \lsasBus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cyclone10lp_io_obuf \lsasBus[13]~output (
	.i(lsasBusOut[13]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[13]),
	.obar());
// synopsys translate_off
defparam \lsasBus[13]~output .bus_hold = "false";
defparam \lsasBus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cyclone10lp_io_obuf \lsasBus[14]~output (
	.i(lsasBusOut[14]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[14]),
	.obar());
// synopsys translate_off
defparam \lsasBus[14]~output .bus_hold = "false";
defparam \lsasBus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cyclone10lp_io_obuf \lsasBus[15]~output (
	.i(lsasBusOut[15]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[15]),
	.obar());
// synopsys translate_off
defparam \lsasBus[15]~output .bus_hold = "false";
defparam \lsasBus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cyclone10lp_io_obuf \lsasBus[16]~output (
	.i(lsasBusOut[16]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[16]),
	.obar());
// synopsys translate_off
defparam \lsasBus[16]~output .bus_hold = "false";
defparam \lsasBus[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cyclone10lp_io_obuf \lsasBus[17]~output (
	.i(lsasBusOut[17]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[17]),
	.obar());
// synopsys translate_off
defparam \lsasBus[17]~output .bus_hold = "false";
defparam \lsasBus[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cyclone10lp_io_obuf \lsasBus[18]~output (
	.i(lsasBusOut[18]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[18]),
	.obar());
// synopsys translate_off
defparam \lsasBus[18]~output .bus_hold = "false";
defparam \lsasBus[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cyclone10lp_io_obuf \lsasBus[19]~output (
	.i(lsasBusOut[19]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[19]),
	.obar());
// synopsys translate_off
defparam \lsasBus[19]~output .bus_hold = "false";
defparam \lsasBus[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cyclone10lp_io_obuf \lsasBus[20]~output (
	.i(lsasBusOut[20]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[20]),
	.obar());
// synopsys translate_off
defparam \lsasBus[20]~output .bus_hold = "false";
defparam \lsasBus[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cyclone10lp_io_obuf \lsasBus[21]~output (
	.i(lsasBusOut[21]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[21]),
	.obar());
// synopsys translate_off
defparam \lsasBus[21]~output .bus_hold = "false";
defparam \lsasBus[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cyclone10lp_io_obuf \lsasBus[22]~output (
	.i(lsasBusOut[22]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[22]),
	.obar());
// synopsys translate_off
defparam \lsasBus[22]~output .bus_hold = "false";
defparam \lsasBus[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cyclone10lp_io_obuf \lsasBus[23]~output (
	.i(lsasBusOut[23]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[23]),
	.obar());
// synopsys translate_off
defparam \lsasBus[23]~output .bus_hold = "false";
defparam \lsasBus[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cyclone10lp_io_obuf \lsasBus[24]~output (
	.i(lsasBusOut[24]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[24]),
	.obar());
// synopsys translate_off
defparam \lsasBus[24]~output .bus_hold = "false";
defparam \lsasBus[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cyclone10lp_io_obuf \lsasBus[25]~output (
	.i(lsasBusOut[25]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[25]),
	.obar());
// synopsys translate_off
defparam \lsasBus[25]~output .bus_hold = "false";
defparam \lsasBus[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cyclone10lp_io_obuf \lsasBus[26]~output (
	.i(lsasBusOut[26]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[26]),
	.obar());
// synopsys translate_off
defparam \lsasBus[26]~output .bus_hold = "false";
defparam \lsasBus[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cyclone10lp_io_obuf \lsasBus[27]~output (
	.i(lsasBusOut[27]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[27]),
	.obar());
// synopsys translate_off
defparam \lsasBus[27]~output .bus_hold = "false";
defparam \lsasBus[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cyclone10lp_io_obuf \lsasBus[28]~output (
	.i(lsasBusOut[28]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[28]),
	.obar());
// synopsys translate_off
defparam \lsasBus[28]~output .bus_hold = "false";
defparam \lsasBus[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cyclone10lp_io_obuf \lsasBus[29]~output (
	.i(lsasBusOut[29]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[29]),
	.obar());
// synopsys translate_off
defparam \lsasBus[29]~output .bus_hold = "false";
defparam \lsasBus[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cyclone10lp_io_obuf \lsasBus[30]~output (
	.i(lsasBusOut[30]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[30]),
	.obar());
// synopsys translate_off
defparam \lsasBus[30]~output .bus_hold = "false";
defparam \lsasBus[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cyclone10lp_io_obuf \lsasBus[31]~output (
	.i(lsasBusOut[31]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lsasBus[31]),
	.obar());
// synopsys translate_off
defparam \lsasBus[31]~output .bus_hold = "false";
defparam \lsasBus[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cyclone10lp_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cyclone10lp_io_ibuf \mainClk~input (
	.i(mainClk),
	.ibar(gnd),
	.o(\mainClk~input_o ));
// synopsys translate_off
defparam \mainClk~input .bus_hold = "false";
defparam \mainClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \mainClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mainClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mainClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \mainClk~inputclkctrl .clock_type = "global clock";
defparam \mainClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_1
cyclone10lp_pll \myAltPll_inst|altpll_component|auto_generated|pll1 (
	.areset(\reset~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\mainClk~inputclkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\myAltPll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c0_high = 20;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c0_low = 20;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 100000;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .m = 40;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 312;
defparam \myAltPll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
cyclone10lp_lcell_comb \lsasBusOut[0]~93 (
// Equation(s):
// \lsasBusOut[0]~93_combout  = !lsasBusOut[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(lsasBusOut[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lsasBusOut[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \lsasBusOut[0]~93 .lut_mask = 16'h0F0F;
defparam \lsasBusOut[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y32_N9
dffeas \lsasBusOut[0] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[0]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[0] .is_wysiwyg = "true";
defparam \lsasBusOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cyclone10lp_lcell_comb \hBusDOut[1]~8 (
// Equation(s):
// \hBusDOut[1]~8_cout  = CARRY(lsasBusOut[0])

	.dataa(lsasBusOut[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\hBusDOut[1]~8_cout ));
// synopsys translate_off
defparam \hBusDOut[1]~8 .lut_mask = 16'h00AA;
defparam \hBusDOut[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cyclone10lp_lcell_comb \hBusDOut[1]~9 (
// Equation(s):
// \hBusDOut[1]~9_combout  = (hBusDOut[1] & (\hBusDOut[1]~8_cout  & VCC)) # (!hBusDOut[1] & (!\hBusDOut[1]~8_cout ))
// \hBusDOut[1]~10  = CARRY((!hBusDOut[1] & !\hBusDOut[1]~8_cout ))

	.dataa(hBusDOut[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hBusDOut[1]~8_cout ),
	.combout(\hBusDOut[1]~9_combout ),
	.cout(\hBusDOut[1]~10 ));
// synopsys translate_off
defparam \hBusDOut[1]~9 .lut_mask = 16'hA505;
defparam \hBusDOut[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \hBusDOut[1] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hBusDOut[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hBusDOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hBusDOut[1] .is_wysiwyg = "true";
defparam \hBusDOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cyclone10lp_lcell_comb \hBusDOut[2]~11 (
// Equation(s):
// \hBusDOut[2]~11_combout  = (hBusDOut[2] & (\hBusDOut[1]~10  $ (GND))) # (!hBusDOut[2] & (!\hBusDOut[1]~10  & VCC))
// \hBusDOut[2]~12  = CARRY((hBusDOut[2] & !\hBusDOut[1]~10 ))

	.dataa(hBusDOut[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hBusDOut[1]~10 ),
	.combout(\hBusDOut[2]~11_combout ),
	.cout(\hBusDOut[2]~12 ));
// synopsys translate_off
defparam \hBusDOut[2]~11 .lut_mask = 16'hA50A;
defparam \hBusDOut[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \hBusDOut[2] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hBusDOut[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hBusDOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hBusDOut[2] .is_wysiwyg = "true";
defparam \hBusDOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cyclone10lp_lcell_comb \hBusDOut[3]~13 (
// Equation(s):
// \hBusDOut[3]~13_combout  = (hBusDOut[3] & (!\hBusDOut[2]~12 )) # (!hBusDOut[3] & ((\hBusDOut[2]~12 ) # (GND)))
// \hBusDOut[3]~14  = CARRY((!\hBusDOut[2]~12 ) # (!hBusDOut[3]))

	.dataa(gnd),
	.datab(hBusDOut[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hBusDOut[2]~12 ),
	.combout(\hBusDOut[3]~13_combout ),
	.cout(\hBusDOut[3]~14 ));
// synopsys translate_off
defparam \hBusDOut[3]~13 .lut_mask = 16'h3C3F;
defparam \hBusDOut[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y4_N15
dffeas \hBusDOut[3] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hBusDOut[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hBusDOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hBusDOut[3] .is_wysiwyg = "true";
defparam \hBusDOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cyclone10lp_lcell_comb \hBusDOut[4]~15 (
// Equation(s):
// \hBusDOut[4]~15_combout  = (hBusDOut[4] & (\hBusDOut[3]~14  $ (GND))) # (!hBusDOut[4] & (!\hBusDOut[3]~14  & VCC))
// \hBusDOut[4]~16  = CARRY((hBusDOut[4] & !\hBusDOut[3]~14 ))

	.dataa(gnd),
	.datab(hBusDOut[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hBusDOut[3]~14 ),
	.combout(\hBusDOut[4]~15_combout ),
	.cout(\hBusDOut[4]~16 ));
// synopsys translate_off
defparam \hBusDOut[4]~15 .lut_mask = 16'hC30C;
defparam \hBusDOut[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \hBusDOut[4] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hBusDOut[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hBusDOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hBusDOut[4] .is_wysiwyg = "true";
defparam \hBusDOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cyclone10lp_lcell_comb \hBusDOut[5]~17 (
// Equation(s):
// \hBusDOut[5]~17_combout  = (hBusDOut[5] & (!\hBusDOut[4]~16 )) # (!hBusDOut[5] & ((\hBusDOut[4]~16 ) # (GND)))
// \hBusDOut[5]~18  = CARRY((!\hBusDOut[4]~16 ) # (!hBusDOut[5]))

	.dataa(gnd),
	.datab(hBusDOut[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hBusDOut[4]~16 ),
	.combout(\hBusDOut[5]~17_combout ),
	.cout(\hBusDOut[5]~18 ));
// synopsys translate_off
defparam \hBusDOut[5]~17 .lut_mask = 16'h3C3F;
defparam \hBusDOut[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \hBusDOut[5] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hBusDOut[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hBusDOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \hBusDOut[5] .is_wysiwyg = "true";
defparam \hBusDOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cyclone10lp_lcell_comb \hBusDOut[6]~19 (
// Equation(s):
// \hBusDOut[6]~19_combout  = (hBusDOut[6] & (\hBusDOut[5]~18  $ (GND))) # (!hBusDOut[6] & (!\hBusDOut[5]~18  & VCC))
// \hBusDOut[6]~20  = CARRY((hBusDOut[6] & !\hBusDOut[5]~18 ))

	.dataa(gnd),
	.datab(hBusDOut[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hBusDOut[5]~18 ),
	.combout(\hBusDOut[6]~19_combout ),
	.cout(\hBusDOut[6]~20 ));
// synopsys translate_off
defparam \hBusDOut[6]~19 .lut_mask = 16'hC30C;
defparam \hBusDOut[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y4_N21
dffeas \hBusDOut[6] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hBusDOut[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hBusDOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \hBusDOut[6] .is_wysiwyg = "true";
defparam \hBusDOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cyclone10lp_lcell_comb \hBusDOut[7]~21 (
// Equation(s):
// \hBusDOut[7]~21_combout  = hBusDOut[7] $ (\hBusDOut[6]~20 )

	.dataa(hBusDOut[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hBusDOut[6]~20 ),
	.combout(\hBusDOut[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \hBusDOut[7]~21 .lut_mask = 16'h5A5A;
defparam \hBusDOut[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \hBusDOut[7] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hBusDOut[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hBusDOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \hBusDOut[7] .is_wysiwyg = "true";
defparam \hBusDOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cyclone10lp_lcell_comb \lsasBusOut[1]~31 (
// Equation(s):
// \lsasBusOut[1]~31_combout  = (lsasBusOut[0] & (lsasBusOut[1] $ (VCC))) # (!lsasBusOut[0] & (lsasBusOut[1] & VCC))
// \lsasBusOut[1]~32  = CARRY((lsasBusOut[0] & lsasBusOut[1]))

	.dataa(lsasBusOut[0]),
	.datab(lsasBusOut[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\lsasBusOut[1]~31_combout ),
	.cout(\lsasBusOut[1]~32 ));
// synopsys translate_off
defparam \lsasBusOut[1]~31 .lut_mask = 16'h6688;
defparam \lsasBusOut[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N3
dffeas \lsasBusOut[1] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[1] .is_wysiwyg = "true";
defparam \lsasBusOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cyclone10lp_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = mcuSpiDOut[2] $ (((!lsasBusOut[0]) # (!lsasBusOut[1])))

	.dataa(lsasBusOut[1]),
	.datab(gnd),
	.datac(mcuSpiDOut[2]),
	.datad(lsasBusOut[0]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'hA50F;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \mcuSpiDOut[2] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mcuSpiDOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mcuSpiDOut[2] .is_wysiwyg = "true";
defparam \mcuSpiDOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cyclone10lp_lcell_comb \mcuSpiDOut[3]~0 (
// Equation(s):
// \mcuSpiDOut[3]~0_combout  = mcuSpiDOut[3] $ (((mcuSpiDOut[2]) # ((lsasBusOut[1] & lsasBusOut[0]))))

	.dataa(lsasBusOut[1]),
	.datab(mcuSpiDOut[2]),
	.datac(mcuSpiDOut[3]),
	.datad(lsasBusOut[0]),
	.cin(gnd),
	.combout(\mcuSpiDOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mcuSpiDOut[3]~0 .lut_mask = 16'h1E3C;
defparam \mcuSpiDOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \mcuSpiDOut[3] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\mcuSpiDOut[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mcuSpiDOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mcuSpiDOut[3] .is_wysiwyg = "true";
defparam \mcuSpiDOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cyclone10lp_lcell_comb \lsasBusOut[2]~33 (
// Equation(s):
// \lsasBusOut[2]~33_combout  = (lsasBusOut[2] & (!\lsasBusOut[1]~32 )) # (!lsasBusOut[2] & ((\lsasBusOut[1]~32 ) # (GND)))
// \lsasBusOut[2]~34  = CARRY((!\lsasBusOut[1]~32 ) # (!lsasBusOut[2]))

	.dataa(gnd),
	.datab(lsasBusOut[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[1]~32 ),
	.combout(\lsasBusOut[2]~33_combout ),
	.cout(\lsasBusOut[2]~34 ));
// synopsys translate_off
defparam \lsasBusOut[2]~33 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \lsasBusOut[2] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[2] .is_wysiwyg = "true";
defparam \lsasBusOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cyclone10lp_lcell_comb \lsasBusOut[3]~35 (
// Equation(s):
// \lsasBusOut[3]~35_combout  = (lsasBusOut[3] & (\lsasBusOut[2]~34  $ (GND))) # (!lsasBusOut[3] & (!\lsasBusOut[2]~34  & VCC))
// \lsasBusOut[3]~36  = CARRY((lsasBusOut[3] & !\lsasBusOut[2]~34 ))

	.dataa(lsasBusOut[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[2]~34 ),
	.combout(\lsasBusOut[3]~35_combout ),
	.cout(\lsasBusOut[3]~36 ));
// synopsys translate_off
defparam \lsasBusOut[3]~35 .lut_mask = 16'hA50A;
defparam \lsasBusOut[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N7
dffeas \lsasBusOut[3] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[3]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[3] .is_wysiwyg = "true";
defparam \lsasBusOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cyclone10lp_lcell_comb \lsasBusOut[4]~37 (
// Equation(s):
// \lsasBusOut[4]~37_combout  = (lsasBusOut[4] & (!\lsasBusOut[3]~36 )) # (!lsasBusOut[4] & ((\lsasBusOut[3]~36 ) # (GND)))
// \lsasBusOut[4]~38  = CARRY((!\lsasBusOut[3]~36 ) # (!lsasBusOut[4]))

	.dataa(gnd),
	.datab(lsasBusOut[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[3]~36 ),
	.combout(\lsasBusOut[4]~37_combout ),
	.cout(\lsasBusOut[4]~38 ));
// synopsys translate_off
defparam \lsasBusOut[4]~37 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \lsasBusOut[4] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[4]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[4] .is_wysiwyg = "true";
defparam \lsasBusOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cyclone10lp_lcell_comb \lsasBusOut[5]~39 (
// Equation(s):
// \lsasBusOut[5]~39_combout  = (lsasBusOut[5] & (\lsasBusOut[4]~38  $ (GND))) # (!lsasBusOut[5] & (!\lsasBusOut[4]~38  & VCC))
// \lsasBusOut[5]~40  = CARRY((lsasBusOut[5] & !\lsasBusOut[4]~38 ))

	.dataa(lsasBusOut[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[4]~38 ),
	.combout(\lsasBusOut[5]~39_combout ),
	.cout(\lsasBusOut[5]~40 ));
// synopsys translate_off
defparam \lsasBusOut[5]~39 .lut_mask = 16'hA50A;
defparam \lsasBusOut[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \lsasBusOut[5] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[5] .is_wysiwyg = "true";
defparam \lsasBusOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cyclone10lp_lcell_comb \lsasBusOut[6]~41 (
// Equation(s):
// \lsasBusOut[6]~41_combout  = (lsasBusOut[6] & (!\lsasBusOut[5]~40 )) # (!lsasBusOut[6] & ((\lsasBusOut[5]~40 ) # (GND)))
// \lsasBusOut[6]~42  = CARRY((!\lsasBusOut[5]~40 ) # (!lsasBusOut[6]))

	.dataa(lsasBusOut[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[5]~40 ),
	.combout(\lsasBusOut[6]~41_combout ),
	.cout(\lsasBusOut[6]~42 ));
// synopsys translate_off
defparam \lsasBusOut[6]~41 .lut_mask = 16'h5A5F;
defparam \lsasBusOut[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \lsasBusOut[6] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[6]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[6] .is_wysiwyg = "true";
defparam \lsasBusOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cyclone10lp_lcell_comb \lsasBusOut[7]~43 (
// Equation(s):
// \lsasBusOut[7]~43_combout  = (lsasBusOut[7] & (\lsasBusOut[6]~42  $ (GND))) # (!lsasBusOut[7] & (!\lsasBusOut[6]~42  & VCC))
// \lsasBusOut[7]~44  = CARRY((lsasBusOut[7] & !\lsasBusOut[6]~42 ))

	.dataa(gnd),
	.datab(lsasBusOut[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[6]~42 ),
	.combout(\lsasBusOut[7]~43_combout ),
	.cout(\lsasBusOut[7]~44 ));
// synopsys translate_off
defparam \lsasBusOut[7]~43 .lut_mask = 16'hC30C;
defparam \lsasBusOut[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N15
dffeas \lsasBusOut[7] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[7]~43_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[7] .is_wysiwyg = "true";
defparam \lsasBusOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cyclone10lp_lcell_comb \lsasBusOut[8]~45 (
// Equation(s):
// \lsasBusOut[8]~45_combout  = (lsasBusOut[8] & (!\lsasBusOut[7]~44 )) # (!lsasBusOut[8] & ((\lsasBusOut[7]~44 ) # (GND)))
// \lsasBusOut[8]~46  = CARRY((!\lsasBusOut[7]~44 ) # (!lsasBusOut[8]))

	.dataa(gnd),
	.datab(lsasBusOut[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[7]~44 ),
	.combout(\lsasBusOut[8]~45_combout ),
	.cout(\lsasBusOut[8]~46 ));
// synopsys translate_off
defparam \lsasBusOut[8]~45 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \lsasBusOut[8] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[8]~45_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[8] .is_wysiwyg = "true";
defparam \lsasBusOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cyclone10lp_lcell_comb \lsasBusOut[9]~47 (
// Equation(s):
// \lsasBusOut[9]~47_combout  = (lsasBusOut[9] & (\lsasBusOut[8]~46  $ (GND))) # (!lsasBusOut[9] & (!\lsasBusOut[8]~46  & VCC))
// \lsasBusOut[9]~48  = CARRY((lsasBusOut[9] & !\lsasBusOut[8]~46 ))

	.dataa(gnd),
	.datab(lsasBusOut[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[8]~46 ),
	.combout(\lsasBusOut[9]~47_combout ),
	.cout(\lsasBusOut[9]~48 ));
// synopsys translate_off
defparam \lsasBusOut[9]~47 .lut_mask = 16'hC30C;
defparam \lsasBusOut[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \lsasBusOut[9] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[9]~47_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[9] .is_wysiwyg = "true";
defparam \lsasBusOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cyclone10lp_lcell_comb \lsasBusOut[10]~49 (
// Equation(s):
// \lsasBusOut[10]~49_combout  = (lsasBusOut[10] & (!\lsasBusOut[9]~48 )) # (!lsasBusOut[10] & ((\lsasBusOut[9]~48 ) # (GND)))
// \lsasBusOut[10]~50  = CARRY((!\lsasBusOut[9]~48 ) # (!lsasBusOut[10]))

	.dataa(gnd),
	.datab(lsasBusOut[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[9]~48 ),
	.combout(\lsasBusOut[10]~49_combout ),
	.cout(\lsasBusOut[10]~50 ));
// synopsys translate_off
defparam \lsasBusOut[10]~49 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \lsasBusOut[10] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[10]~49_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[10]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[10] .is_wysiwyg = "true";
defparam \lsasBusOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cyclone10lp_lcell_comb \lsasBusOut[11]~51 (
// Equation(s):
// \lsasBusOut[11]~51_combout  = (lsasBusOut[11] & (\lsasBusOut[10]~50  $ (GND))) # (!lsasBusOut[11] & (!\lsasBusOut[10]~50  & VCC))
// \lsasBusOut[11]~52  = CARRY((lsasBusOut[11] & !\lsasBusOut[10]~50 ))

	.dataa(lsasBusOut[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[10]~50 ),
	.combout(\lsasBusOut[11]~51_combout ),
	.cout(\lsasBusOut[11]~52 ));
// synopsys translate_off
defparam \lsasBusOut[11]~51 .lut_mask = 16'hA50A;
defparam \lsasBusOut[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \lsasBusOut[11] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[11]~51_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[11]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[11] .is_wysiwyg = "true";
defparam \lsasBusOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cyclone10lp_lcell_comb \lsasBusOut[12]~53 (
// Equation(s):
// \lsasBusOut[12]~53_combout  = (lsasBusOut[12] & (!\lsasBusOut[11]~52 )) # (!lsasBusOut[12] & ((\lsasBusOut[11]~52 ) # (GND)))
// \lsasBusOut[12]~54  = CARRY((!\lsasBusOut[11]~52 ) # (!lsasBusOut[12]))

	.dataa(gnd),
	.datab(lsasBusOut[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[11]~52 ),
	.combout(\lsasBusOut[12]~53_combout ),
	.cout(\lsasBusOut[12]~54 ));
// synopsys translate_off
defparam \lsasBusOut[12]~53 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \lsasBusOut[12] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[12]~53_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[12]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[12] .is_wysiwyg = "true";
defparam \lsasBusOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cyclone10lp_lcell_comb \lsasBusOut[13]~55 (
// Equation(s):
// \lsasBusOut[13]~55_combout  = (lsasBusOut[13] & (\lsasBusOut[12]~54  $ (GND))) # (!lsasBusOut[13] & (!\lsasBusOut[12]~54  & VCC))
// \lsasBusOut[13]~56  = CARRY((lsasBusOut[13] & !\lsasBusOut[12]~54 ))

	.dataa(lsasBusOut[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[12]~54 ),
	.combout(\lsasBusOut[13]~55_combout ),
	.cout(\lsasBusOut[13]~56 ));
// synopsys translate_off
defparam \lsasBusOut[13]~55 .lut_mask = 16'hA50A;
defparam \lsasBusOut[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \lsasBusOut[13] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[13]~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[13]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[13] .is_wysiwyg = "true";
defparam \lsasBusOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cyclone10lp_lcell_comb \lsasBusOut[14]~57 (
// Equation(s):
// \lsasBusOut[14]~57_combout  = (lsasBusOut[14] & (!\lsasBusOut[13]~56 )) # (!lsasBusOut[14] & ((\lsasBusOut[13]~56 ) # (GND)))
// \lsasBusOut[14]~58  = CARRY((!\lsasBusOut[13]~56 ) # (!lsasBusOut[14]))

	.dataa(gnd),
	.datab(lsasBusOut[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[13]~56 ),
	.combout(\lsasBusOut[14]~57_combout ),
	.cout(\lsasBusOut[14]~58 ));
// synopsys translate_off
defparam \lsasBusOut[14]~57 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \lsasBusOut[14] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[14]~57_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[14]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[14] .is_wysiwyg = "true";
defparam \lsasBusOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cyclone10lp_lcell_comb \lsasBusOut[15]~59 (
// Equation(s):
// \lsasBusOut[15]~59_combout  = (lsasBusOut[15] & (\lsasBusOut[14]~58  $ (GND))) # (!lsasBusOut[15] & (!\lsasBusOut[14]~58  & VCC))
// \lsasBusOut[15]~60  = CARRY((lsasBusOut[15] & !\lsasBusOut[14]~58 ))

	.dataa(lsasBusOut[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[14]~58 ),
	.combout(\lsasBusOut[15]~59_combout ),
	.cout(\lsasBusOut[15]~60 ));
// synopsys translate_off
defparam \lsasBusOut[15]~59 .lut_mask = 16'hA50A;
defparam \lsasBusOut[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y28_N31
dffeas \lsasBusOut[15] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[15]~59_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[15]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[15] .is_wysiwyg = "true";
defparam \lsasBusOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cyclone10lp_lcell_comb \lsasBusOut[16]~61 (
// Equation(s):
// \lsasBusOut[16]~61_combout  = (lsasBusOut[16] & (!\lsasBusOut[15]~60 )) # (!lsasBusOut[16] & ((\lsasBusOut[15]~60 ) # (GND)))
// \lsasBusOut[16]~62  = CARRY((!\lsasBusOut[15]~60 ) # (!lsasBusOut[16]))

	.dataa(gnd),
	.datab(lsasBusOut[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[15]~60 ),
	.combout(\lsasBusOut[16]~61_combout ),
	.cout(\lsasBusOut[16]~62 ));
// synopsys translate_off
defparam \lsasBusOut[16]~61 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \lsasBusOut[16] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[16]~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[16]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[16] .is_wysiwyg = "true";
defparam \lsasBusOut[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cyclone10lp_lcell_comb \lsasBusOut[17]~63 (
// Equation(s):
// \lsasBusOut[17]~63_combout  = (lsasBusOut[17] & (\lsasBusOut[16]~62  $ (GND))) # (!lsasBusOut[17] & (!\lsasBusOut[16]~62  & VCC))
// \lsasBusOut[17]~64  = CARRY((lsasBusOut[17] & !\lsasBusOut[16]~62 ))

	.dataa(gnd),
	.datab(lsasBusOut[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[16]~62 ),
	.combout(\lsasBusOut[17]~63_combout ),
	.cout(\lsasBusOut[17]~64 ));
// synopsys translate_off
defparam \lsasBusOut[17]~63 .lut_mask = 16'hC30C;
defparam \lsasBusOut[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N3
dffeas \lsasBusOut[17] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[17]~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[17]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[17] .is_wysiwyg = "true";
defparam \lsasBusOut[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cyclone10lp_lcell_comb \lsasBusOut[18]~65 (
// Equation(s):
// \lsasBusOut[18]~65_combout  = (lsasBusOut[18] & (!\lsasBusOut[17]~64 )) # (!lsasBusOut[18] & ((\lsasBusOut[17]~64 ) # (GND)))
// \lsasBusOut[18]~66  = CARRY((!\lsasBusOut[17]~64 ) # (!lsasBusOut[18]))

	.dataa(gnd),
	.datab(lsasBusOut[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[17]~64 ),
	.combout(\lsasBusOut[18]~65_combout ),
	.cout(\lsasBusOut[18]~66 ));
// synopsys translate_off
defparam \lsasBusOut[18]~65 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N5
dffeas \lsasBusOut[18] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[18]~65_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[18]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[18] .is_wysiwyg = "true";
defparam \lsasBusOut[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cyclone10lp_lcell_comb \lsasBusOut[19]~67 (
// Equation(s):
// \lsasBusOut[19]~67_combout  = (lsasBusOut[19] & (\lsasBusOut[18]~66  $ (GND))) # (!lsasBusOut[19] & (!\lsasBusOut[18]~66  & VCC))
// \lsasBusOut[19]~68  = CARRY((lsasBusOut[19] & !\lsasBusOut[18]~66 ))

	.dataa(lsasBusOut[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[18]~66 ),
	.combout(\lsasBusOut[19]~67_combout ),
	.cout(\lsasBusOut[19]~68 ));
// synopsys translate_off
defparam \lsasBusOut[19]~67 .lut_mask = 16'hA50A;
defparam \lsasBusOut[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N7
dffeas \lsasBusOut[19] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[19]~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[19]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[19] .is_wysiwyg = "true";
defparam \lsasBusOut[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cyclone10lp_lcell_comb \lsasBusOut[20]~69 (
// Equation(s):
// \lsasBusOut[20]~69_combout  = (lsasBusOut[20] & (!\lsasBusOut[19]~68 )) # (!lsasBusOut[20] & ((\lsasBusOut[19]~68 ) # (GND)))
// \lsasBusOut[20]~70  = CARRY((!\lsasBusOut[19]~68 ) # (!lsasBusOut[20]))

	.dataa(gnd),
	.datab(lsasBusOut[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[19]~68 ),
	.combout(\lsasBusOut[20]~69_combout ),
	.cout(\lsasBusOut[20]~70 ));
// synopsys translate_off
defparam \lsasBusOut[20]~69 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N9
dffeas \lsasBusOut[20] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[20]~69_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[20]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[20] .is_wysiwyg = "true";
defparam \lsasBusOut[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cyclone10lp_lcell_comb \lsasBusOut[21]~71 (
// Equation(s):
// \lsasBusOut[21]~71_combout  = (lsasBusOut[21] & (\lsasBusOut[20]~70  $ (GND))) # (!lsasBusOut[21] & (!\lsasBusOut[20]~70  & VCC))
// \lsasBusOut[21]~72  = CARRY((lsasBusOut[21] & !\lsasBusOut[20]~70 ))

	.dataa(lsasBusOut[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[20]~70 ),
	.combout(\lsasBusOut[21]~71_combout ),
	.cout(\lsasBusOut[21]~72 ));
// synopsys translate_off
defparam \lsasBusOut[21]~71 .lut_mask = 16'hA50A;
defparam \lsasBusOut[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N11
dffeas \lsasBusOut[21] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[21]~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[21]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[21] .is_wysiwyg = "true";
defparam \lsasBusOut[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cyclone10lp_lcell_comb \lsasBusOut[22]~73 (
// Equation(s):
// \lsasBusOut[22]~73_combout  = (lsasBusOut[22] & (!\lsasBusOut[21]~72 )) # (!lsasBusOut[22] & ((\lsasBusOut[21]~72 ) # (GND)))
// \lsasBusOut[22]~74  = CARRY((!\lsasBusOut[21]~72 ) # (!lsasBusOut[22]))

	.dataa(lsasBusOut[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[21]~72 ),
	.combout(\lsasBusOut[22]~73_combout ),
	.cout(\lsasBusOut[22]~74 ));
// synopsys translate_off
defparam \lsasBusOut[22]~73 .lut_mask = 16'h5A5F;
defparam \lsasBusOut[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N13
dffeas \lsasBusOut[22] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[22]~73_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[22]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[22] .is_wysiwyg = "true";
defparam \lsasBusOut[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cyclone10lp_lcell_comb \lsasBusOut[23]~75 (
// Equation(s):
// \lsasBusOut[23]~75_combout  = (lsasBusOut[23] & (\lsasBusOut[22]~74  $ (GND))) # (!lsasBusOut[23] & (!\lsasBusOut[22]~74  & VCC))
// \lsasBusOut[23]~76  = CARRY((lsasBusOut[23] & !\lsasBusOut[22]~74 ))

	.dataa(gnd),
	.datab(lsasBusOut[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[22]~74 ),
	.combout(\lsasBusOut[23]~75_combout ),
	.cout(\lsasBusOut[23]~76 ));
// synopsys translate_off
defparam \lsasBusOut[23]~75 .lut_mask = 16'hC30C;
defparam \lsasBusOut[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N15
dffeas \lsasBusOut[23] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[23]~75_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[23]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[23] .is_wysiwyg = "true";
defparam \lsasBusOut[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cyclone10lp_lcell_comb \lsasBusOut[24]~77 (
// Equation(s):
// \lsasBusOut[24]~77_combout  = (lsasBusOut[24] & (!\lsasBusOut[23]~76 )) # (!lsasBusOut[24] & ((\lsasBusOut[23]~76 ) # (GND)))
// \lsasBusOut[24]~78  = CARRY((!\lsasBusOut[23]~76 ) # (!lsasBusOut[24]))

	.dataa(gnd),
	.datab(lsasBusOut[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[23]~76 ),
	.combout(\lsasBusOut[24]~77_combout ),
	.cout(\lsasBusOut[24]~78 ));
// synopsys translate_off
defparam \lsasBusOut[24]~77 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N17
dffeas \lsasBusOut[24] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[24]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[24] .is_wysiwyg = "true";
defparam \lsasBusOut[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cyclone10lp_lcell_comb \lsasBusOut[25]~79 (
// Equation(s):
// \lsasBusOut[25]~79_combout  = (lsasBusOut[25] & (\lsasBusOut[24]~78  $ (GND))) # (!lsasBusOut[25] & (!\lsasBusOut[24]~78  & VCC))
// \lsasBusOut[25]~80  = CARRY((lsasBusOut[25] & !\lsasBusOut[24]~78 ))

	.dataa(gnd),
	.datab(lsasBusOut[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[24]~78 ),
	.combout(\lsasBusOut[25]~79_combout ),
	.cout(\lsasBusOut[25]~80 ));
// synopsys translate_off
defparam \lsasBusOut[25]~79 .lut_mask = 16'hC30C;
defparam \lsasBusOut[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N19
dffeas \lsasBusOut[25] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[25]~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[25]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[25] .is_wysiwyg = "true";
defparam \lsasBusOut[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cyclone10lp_lcell_comb \lsasBusOut[26]~81 (
// Equation(s):
// \lsasBusOut[26]~81_combout  = (lsasBusOut[26] & (!\lsasBusOut[25]~80 )) # (!lsasBusOut[26] & ((\lsasBusOut[25]~80 ) # (GND)))
// \lsasBusOut[26]~82  = CARRY((!\lsasBusOut[25]~80 ) # (!lsasBusOut[26]))

	.dataa(gnd),
	.datab(lsasBusOut[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[25]~80 ),
	.combout(\lsasBusOut[26]~81_combout ),
	.cout(\lsasBusOut[26]~82 ));
// synopsys translate_off
defparam \lsasBusOut[26]~81 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N21
dffeas \lsasBusOut[26] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[26]~81_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[26]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[26] .is_wysiwyg = "true";
defparam \lsasBusOut[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cyclone10lp_lcell_comb \lsasBusOut[27]~83 (
// Equation(s):
// \lsasBusOut[27]~83_combout  = (lsasBusOut[27] & (\lsasBusOut[26]~82  $ (GND))) # (!lsasBusOut[27] & (!\lsasBusOut[26]~82  & VCC))
// \lsasBusOut[27]~84  = CARRY((lsasBusOut[27] & !\lsasBusOut[26]~82 ))

	.dataa(lsasBusOut[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[26]~82 ),
	.combout(\lsasBusOut[27]~83_combout ),
	.cout(\lsasBusOut[27]~84 ));
// synopsys translate_off
defparam \lsasBusOut[27]~83 .lut_mask = 16'hA50A;
defparam \lsasBusOut[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N23
dffeas \lsasBusOut[27] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[27]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[27]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[27] .is_wysiwyg = "true";
defparam \lsasBusOut[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cyclone10lp_lcell_comb \lsasBusOut[28]~85 (
// Equation(s):
// \lsasBusOut[28]~85_combout  = (lsasBusOut[28] & (!\lsasBusOut[27]~84 )) # (!lsasBusOut[28] & ((\lsasBusOut[27]~84 ) # (GND)))
// \lsasBusOut[28]~86  = CARRY((!\lsasBusOut[27]~84 ) # (!lsasBusOut[28]))

	.dataa(gnd),
	.datab(lsasBusOut[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[27]~84 ),
	.combout(\lsasBusOut[28]~85_combout ),
	.cout(\lsasBusOut[28]~86 ));
// synopsys translate_off
defparam \lsasBusOut[28]~85 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N25
dffeas \lsasBusOut[28] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[28]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[28]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[28] .is_wysiwyg = "true";
defparam \lsasBusOut[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cyclone10lp_lcell_comb \lsasBusOut[29]~87 (
// Equation(s):
// \lsasBusOut[29]~87_combout  = (lsasBusOut[29] & (\lsasBusOut[28]~86  $ (GND))) # (!lsasBusOut[29] & (!\lsasBusOut[28]~86  & VCC))
// \lsasBusOut[29]~88  = CARRY((lsasBusOut[29] & !\lsasBusOut[28]~86 ))

	.dataa(lsasBusOut[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[28]~86 ),
	.combout(\lsasBusOut[29]~87_combout ),
	.cout(\lsasBusOut[29]~88 ));
// synopsys translate_off
defparam \lsasBusOut[29]~87 .lut_mask = 16'hA50A;
defparam \lsasBusOut[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N27
dffeas \lsasBusOut[29] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[29]~87_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[29]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[29] .is_wysiwyg = "true";
defparam \lsasBusOut[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cyclone10lp_lcell_comb \lsasBusOut[30]~89 (
// Equation(s):
// \lsasBusOut[30]~89_combout  = (lsasBusOut[30] & (!\lsasBusOut[29]~88 )) # (!lsasBusOut[30] & ((\lsasBusOut[29]~88 ) # (GND)))
// \lsasBusOut[30]~90  = CARRY((!\lsasBusOut[29]~88 ) # (!lsasBusOut[30]))

	.dataa(gnd),
	.datab(lsasBusOut[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\lsasBusOut[29]~88 ),
	.combout(\lsasBusOut[30]~89_combout ),
	.cout(\lsasBusOut[30]~90 ));
// synopsys translate_off
defparam \lsasBusOut[30]~89 .lut_mask = 16'h3C3F;
defparam \lsasBusOut[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N29
dffeas \lsasBusOut[30] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[30]~89_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[30]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[30] .is_wysiwyg = "true";
defparam \lsasBusOut[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cyclone10lp_lcell_comb \lsasBusOut[31]~91 (
// Equation(s):
// \lsasBusOut[31]~91_combout  = lsasBusOut[31] $ (!\lsasBusOut[30]~90 )

	.dataa(lsasBusOut[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\lsasBusOut[30]~90 ),
	.combout(\lsasBusOut[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \lsasBusOut[31]~91 .lut_mask = 16'hA5A5;
defparam \lsasBusOut[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y27_N31
dffeas \lsasBusOut[31] (
	.clk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\lsasBusOut[31]~91_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lsasBusOut[31]),
	.prn(vcc));
// synopsys translate_off
defparam \lsasBusOut[31] .is_wysiwyg = "true";
defparam \lsasBusOut[31] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cyclone10lp_clkctrl \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_hBusCk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_hBusCk_outclk ));
// synopsys translate_off
defparam \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_hBusCk .clock_type = "external clock output";
defparam \myAltPll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_hBusCk .ena_register_mode = "double register";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cyclone10lp_io_ibuf \slowClk~input (
	.i(slowClk),
	.ibar(gnd),
	.o(\slowClk~input_o ));
// synopsys translate_off
defparam \slowClk~input .bus_hold = "false";
defparam \slowClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cyclone10lp_io_ibuf \mcuSpiCk~input (
	.i(mcuSpiCk),
	.ibar(gnd),
	.o(\mcuSpiCk~input_o ));
// synopsys translate_off
defparam \mcuSpiCk~input .bus_hold = "false";
defparam \mcuSpiCk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cyclone10lp_io_ibuf \mcuSpiCs~input (
	.i(mcuSpiCs),
	.ibar(gnd),
	.o(\mcuSpiCs~input_o ));
// synopsys translate_off
defparam \mcuSpiCs~input .bus_hold = "false";
defparam \mcuSpiCs~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cyclone10lp_io_ibuf \mcuUartTx~input (
	.i(mcuUartTx),
	.ibar(gnd),
	.o(\mcuUartTx~input_o ));
// synopsys translate_off
defparam \mcuUartTx~input .bus_hold = "false";
defparam \mcuUartTx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N8
cyclone10lp_io_ibuf \mcuI2cScl~input (
	.i(mcuI2cScl),
	.ibar(gnd),
	.o(\mcuI2cScl~input_o ));
// synopsys translate_off
defparam \mcuI2cScl~input .bus_hold = "false";
defparam \mcuI2cScl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cyclone10lp_io_ibuf \mcuI2cSda~input (
	.i(mcuI2cSda),
	.ibar(gnd),
	.o(\mcuI2cSda~input_o ));
// synopsys translate_off
defparam \mcuI2cSda~input .bus_hold = "false";
defparam \mcuI2cSda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cyclone10lp_io_ibuf \hBusD[0]~input (
	.i(hBusD[0]),
	.ibar(gnd),
	.o(\hBusD[0]~input_o ));
// synopsys translate_off
defparam \hBusD[0]~input .bus_hold = "false";
defparam \hBusD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclone10lp_io_ibuf \hBusD[1]~input (
	.i(hBusD[1]),
	.ibar(gnd),
	.o(\hBusD[1]~input_o ));
// synopsys translate_off
defparam \hBusD[1]~input .bus_hold = "false";
defparam \hBusD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cyclone10lp_io_ibuf \hBusD[2]~input (
	.i(hBusD[2]),
	.ibar(gnd),
	.o(\hBusD[2]~input_o ));
// synopsys translate_off
defparam \hBusD[2]~input .bus_hold = "false";
defparam \hBusD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cyclone10lp_io_ibuf \hBusD[3]~input (
	.i(hBusD[3]),
	.ibar(gnd),
	.o(\hBusD[3]~input_o ));
// synopsys translate_off
defparam \hBusD[3]~input .bus_hold = "false";
defparam \hBusD[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cyclone10lp_io_ibuf \hBusD[4]~input (
	.i(hBusD[4]),
	.ibar(gnd),
	.o(\hBusD[4]~input_o ));
// synopsys translate_off
defparam \hBusD[4]~input .bus_hold = "false";
defparam \hBusD[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cyclone10lp_io_ibuf \hBusD[5]~input (
	.i(hBusD[5]),
	.ibar(gnd),
	.o(\hBusD[5]~input_o ));
// synopsys translate_off
defparam \hBusD[5]~input .bus_hold = "false";
defparam \hBusD[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclone10lp_io_ibuf \hBusD[6]~input (
	.i(hBusD[6]),
	.ibar(gnd),
	.o(\hBusD[6]~input_o ));
// synopsys translate_off
defparam \hBusD[6]~input .bus_hold = "false";
defparam \hBusD[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cyclone10lp_io_ibuf \hBusD[7]~input (
	.i(hBusD[7]),
	.ibar(gnd),
	.o(\hBusD[7]~input_o ));
// synopsys translate_off
defparam \hBusD[7]~input .bus_hold = "false";
defparam \hBusD[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclone10lp_io_ibuf \hBusRwds~input (
	.i(hBusRwds),
	.ibar(gnd),
	.o(\hBusRwds~input_o ));
// synopsys translate_off
defparam \hBusRwds~input .bus_hold = "false";
defparam \hBusRwds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cyclone10lp_io_ibuf \mcuSpiIo[0]~input (
	.i(mcuSpiIo[0]),
	.ibar(gnd),
	.o(\mcuSpiIo[0]~input_o ));
// synopsys translate_off
defparam \mcuSpiIo[0]~input .bus_hold = "false";
defparam \mcuSpiIo[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cyclone10lp_io_ibuf \mcuSpiIo[1]~input (
	.i(mcuSpiIo[1]),
	.ibar(gnd),
	.o(\mcuSpiIo[1]~input_o ));
// synopsys translate_off
defparam \mcuSpiIo[1]~input .bus_hold = "false";
defparam \mcuSpiIo[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cyclone10lp_io_ibuf \mcuSpiIo[2]~input (
	.i(mcuSpiIo[2]),
	.ibar(gnd),
	.o(\mcuSpiIo[2]~input_o ));
// synopsys translate_off
defparam \mcuSpiIo[2]~input .bus_hold = "false";
defparam \mcuSpiIo[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cyclone10lp_io_ibuf \mcuSpiIo[3]~input (
	.i(mcuSpiIo[3]),
	.ibar(gnd),
	.o(\mcuSpiIo[3]~input_o ));
// synopsys translate_off
defparam \mcuSpiIo[3]~input .bus_hold = "false";
defparam \mcuSpiIo[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cyclone10lp_io_ibuf \lsasBus[0]~input (
	.i(lsasBus[0]),
	.ibar(gnd),
	.o(\lsasBus[0]~input_o ));
// synopsys translate_off
defparam \lsasBus[0]~input .bus_hold = "false";
defparam \lsasBus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cyclone10lp_io_ibuf \lsasBus[1]~input (
	.i(lsasBus[1]),
	.ibar(gnd),
	.o(\lsasBus[1]~input_o ));
// synopsys translate_off
defparam \lsasBus[1]~input .bus_hold = "false";
defparam \lsasBus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cyclone10lp_io_ibuf \lsasBus[2]~input (
	.i(lsasBus[2]),
	.ibar(gnd),
	.o(\lsasBus[2]~input_o ));
// synopsys translate_off
defparam \lsasBus[2]~input .bus_hold = "false";
defparam \lsasBus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cyclone10lp_io_ibuf \lsasBus[3]~input (
	.i(lsasBus[3]),
	.ibar(gnd),
	.o(\lsasBus[3]~input_o ));
// synopsys translate_off
defparam \lsasBus[3]~input .bus_hold = "false";
defparam \lsasBus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cyclone10lp_io_ibuf \lsasBus[4]~input (
	.i(lsasBus[4]),
	.ibar(gnd),
	.o(\lsasBus[4]~input_o ));
// synopsys translate_off
defparam \lsasBus[4]~input .bus_hold = "false";
defparam \lsasBus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cyclone10lp_io_ibuf \lsasBus[5]~input (
	.i(lsasBus[5]),
	.ibar(gnd),
	.o(\lsasBus[5]~input_o ));
// synopsys translate_off
defparam \lsasBus[5]~input .bus_hold = "false";
defparam \lsasBus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cyclone10lp_io_ibuf \lsasBus[6]~input (
	.i(lsasBus[6]),
	.ibar(gnd),
	.o(\lsasBus[6]~input_o ));
// synopsys translate_off
defparam \lsasBus[6]~input .bus_hold = "false";
defparam \lsasBus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cyclone10lp_io_ibuf \lsasBus[7]~input (
	.i(lsasBus[7]),
	.ibar(gnd),
	.o(\lsasBus[7]~input_o ));
// synopsys translate_off
defparam \lsasBus[7]~input .bus_hold = "false";
defparam \lsasBus[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cyclone10lp_io_ibuf \lsasBus[8]~input (
	.i(lsasBus[8]),
	.ibar(gnd),
	.o(\lsasBus[8]~input_o ));
// synopsys translate_off
defparam \lsasBus[8]~input .bus_hold = "false";
defparam \lsasBus[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cyclone10lp_io_ibuf \lsasBus[9]~input (
	.i(lsasBus[9]),
	.ibar(gnd),
	.o(\lsasBus[9]~input_o ));
// synopsys translate_off
defparam \lsasBus[9]~input .bus_hold = "false";
defparam \lsasBus[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N15
cyclone10lp_io_ibuf \lsasBus[10]~input (
	.i(lsasBus[10]),
	.ibar(gnd),
	.o(\lsasBus[10]~input_o ));
// synopsys translate_off
defparam \lsasBus[10]~input .bus_hold = "false";
defparam \lsasBus[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cyclone10lp_io_ibuf \lsasBus[11]~input (
	.i(lsasBus[11]),
	.ibar(gnd),
	.o(\lsasBus[11]~input_o ));
// synopsys translate_off
defparam \lsasBus[11]~input .bus_hold = "false";
defparam \lsasBus[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cyclone10lp_io_ibuf \lsasBus[12]~input (
	.i(lsasBus[12]),
	.ibar(gnd),
	.o(\lsasBus[12]~input_o ));
// synopsys translate_off
defparam \lsasBus[12]~input .bus_hold = "false";
defparam \lsasBus[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cyclone10lp_io_ibuf \lsasBus[13]~input (
	.i(lsasBus[13]),
	.ibar(gnd),
	.o(\lsasBus[13]~input_o ));
// synopsys translate_off
defparam \lsasBus[13]~input .bus_hold = "false";
defparam \lsasBus[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cyclone10lp_io_ibuf \lsasBus[14]~input (
	.i(lsasBus[14]),
	.ibar(gnd),
	.o(\lsasBus[14]~input_o ));
// synopsys translate_off
defparam \lsasBus[14]~input .bus_hold = "false";
defparam \lsasBus[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cyclone10lp_io_ibuf \lsasBus[15]~input (
	.i(lsasBus[15]),
	.ibar(gnd),
	.o(\lsasBus[15]~input_o ));
// synopsys translate_off
defparam \lsasBus[15]~input .bus_hold = "false";
defparam \lsasBus[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cyclone10lp_io_ibuf \lsasBus[16]~input (
	.i(lsasBus[16]),
	.ibar(gnd),
	.o(\lsasBus[16]~input_o ));
// synopsys translate_off
defparam \lsasBus[16]~input .bus_hold = "false";
defparam \lsasBus[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cyclone10lp_io_ibuf \lsasBus[17]~input (
	.i(lsasBus[17]),
	.ibar(gnd),
	.o(\lsasBus[17]~input_o ));
// synopsys translate_off
defparam \lsasBus[17]~input .bus_hold = "false";
defparam \lsasBus[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cyclone10lp_io_ibuf \lsasBus[18]~input (
	.i(lsasBus[18]),
	.ibar(gnd),
	.o(\lsasBus[18]~input_o ));
// synopsys translate_off
defparam \lsasBus[18]~input .bus_hold = "false";
defparam \lsasBus[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cyclone10lp_io_ibuf \lsasBus[19]~input (
	.i(lsasBus[19]),
	.ibar(gnd),
	.o(\lsasBus[19]~input_o ));
// synopsys translate_off
defparam \lsasBus[19]~input .bus_hold = "false";
defparam \lsasBus[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cyclone10lp_io_ibuf \lsasBus[20]~input (
	.i(lsasBus[20]),
	.ibar(gnd),
	.o(\lsasBus[20]~input_o ));
// synopsys translate_off
defparam \lsasBus[20]~input .bus_hold = "false";
defparam \lsasBus[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cyclone10lp_io_ibuf \lsasBus[21]~input (
	.i(lsasBus[21]),
	.ibar(gnd),
	.o(\lsasBus[21]~input_o ));
// synopsys translate_off
defparam \lsasBus[21]~input .bus_hold = "false";
defparam \lsasBus[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cyclone10lp_io_ibuf \lsasBus[22]~input (
	.i(lsasBus[22]),
	.ibar(gnd),
	.o(\lsasBus[22]~input_o ));
// synopsys translate_off
defparam \lsasBus[22]~input .bus_hold = "false";
defparam \lsasBus[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cyclone10lp_io_ibuf \lsasBus[23]~input (
	.i(lsasBus[23]),
	.ibar(gnd),
	.o(\lsasBus[23]~input_o ));
// synopsys translate_off
defparam \lsasBus[23]~input .bus_hold = "false";
defparam \lsasBus[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cyclone10lp_io_ibuf \lsasBus[24]~input (
	.i(lsasBus[24]),
	.ibar(gnd),
	.o(\lsasBus[24]~input_o ));
// synopsys translate_off
defparam \lsasBus[24]~input .bus_hold = "false";
defparam \lsasBus[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cyclone10lp_io_ibuf \lsasBus[25]~input (
	.i(lsasBus[25]),
	.ibar(gnd),
	.o(\lsasBus[25]~input_o ));
// synopsys translate_off
defparam \lsasBus[25]~input .bus_hold = "false";
defparam \lsasBus[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cyclone10lp_io_ibuf \lsasBus[26]~input (
	.i(lsasBus[26]),
	.ibar(gnd),
	.o(\lsasBus[26]~input_o ));
// synopsys translate_off
defparam \lsasBus[26]~input .bus_hold = "false";
defparam \lsasBus[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cyclone10lp_io_ibuf \lsasBus[27]~input (
	.i(lsasBus[27]),
	.ibar(gnd),
	.o(\lsasBus[27]~input_o ));
// synopsys translate_off
defparam \lsasBus[27]~input .bus_hold = "false";
defparam \lsasBus[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cyclone10lp_io_ibuf \lsasBus[28]~input (
	.i(lsasBus[28]),
	.ibar(gnd),
	.o(\lsasBus[28]~input_o ));
// synopsys translate_off
defparam \lsasBus[28]~input .bus_hold = "false";
defparam \lsasBus[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cyclone10lp_io_ibuf \lsasBus[29]~input (
	.i(lsasBus[29]),
	.ibar(gnd),
	.o(\lsasBus[29]~input_o ));
// synopsys translate_off
defparam \lsasBus[29]~input .bus_hold = "false";
defparam \lsasBus[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cyclone10lp_io_ibuf \lsasBus[30]~input (
	.i(lsasBus[30]),
	.ibar(gnd),
	.o(\lsasBus[30]~input_o ));
// synopsys translate_off
defparam \lsasBus[30]~input .bus_hold = "false";
defparam \lsasBus[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cyclone10lp_io_ibuf \lsasBus[31]~input (
	.i(lsasBus[31]),
	.ibar(gnd),
	.o(\lsasBus[31]~input_o ));
// synopsys translate_off
defparam \lsasBus[31]~input .bus_hold = "false";
defparam \lsasBus[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
