********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:01:36
COMMAND: -cd verilog/src/unisims BUFGCE_DIV.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l BUFGCE_DIV.v.log

[ERR:UH0700] BUFGCE_DIV.v:431: Unsupported expression "<n<> u<4218> t<Number_1TickbX> p<4219> l<431>> 
".

[NTE:CP0309] BUFGCE_DIV.v:49: Implicit port type (wire) for "O".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

