-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    win_V_2_2_2_0127 : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_1_2_0125 : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_0_2_0 : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_2_2_0122 : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_1_2_0120 : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_0_2_0 : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_2_2_0117 : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_1_2_0115 : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_0_2_0 : IN STD_LOGIC_VECTOR (19 downto 0);
    lbuf_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    lbuf_V_0_ce0 : OUT STD_LOGIC;
    lbuf_V_0_we0 : OUT STD_LOGIC;
    lbuf_V_0_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    lbuf_V_0_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
    lbuf_V_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    lbuf_V_0_ce1 : OUT STD_LOGIC;
    lbuf_V_0_we1 : OUT STD_LOGIC;
    lbuf_V_0_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
    lbuf_V_0_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
    lbuf_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    lbuf_V_1_ce0 : OUT STD_LOGIC;
    lbuf_V_1_we0 : OUT STD_LOGIC;
    lbuf_V_1_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    lbuf_V_1_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
    lbuf_V_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    lbuf_V_1_ce1 : OUT STD_LOGIC;
    lbuf_V_1_we1 : OUT STD_LOGIC;
    lbuf_V_1_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
    lbuf_V_1_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
    d_i_idx : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_6 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_7 : IN STD_LOGIC_VECTOR (0 downto 0);
    wtbuf_V_0_1_cast1 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_8 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_9 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_10 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_11 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_12 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_13 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_14 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_15 : IN STD_LOGIC_VECTOR (0 downto 0);
    wtbuf_V_1_1_cast1 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_16 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_17 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_18 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_19 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_20 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_21 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_22 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln779_23 : IN STD_LOGIC_VECTOR (0 downto 0);
    wtbuf_V_2_1_cast1 : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln779 : IN STD_LOGIC_VECTOR (21 downto 0);
    outwords_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    outwords_V_ce0 : OUT STD_LOGIC;
    outwords_V_we0 : OUT STD_LOGIC;
    outwords_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    outwords_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    win_V_2_2_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_2_1_out_ap_vld : OUT STD_LOGIC;
    win_V_2_2_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_2_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_2_1_2_out_o_ap_vld : OUT STD_LOGIC;
    win_V_2_1_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_1_1_out_ap_vld : OUT STD_LOGIC;
    win_V_2_1_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_1_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_1_1_2_out_o_ap_vld : OUT STD_LOGIC;
    win_V_2_0_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_0_1_out_ap_vld : OUT STD_LOGIC;
    win_V_2_0_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_0_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_2_0_1_2_out_o_ap_vld : OUT STD_LOGIC;
    win_V_1_2_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_2_1_out_ap_vld : OUT STD_LOGIC;
    win_V_1_2_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_2_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_2_1_2_out_o_ap_vld : OUT STD_LOGIC;
    win_V_1_1_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_1_1_out_ap_vld : OUT STD_LOGIC;
    win_V_1_1_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_1_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_1_1_2_out_o_ap_vld : OUT STD_LOGIC;
    win_V_1_0_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_0_1_out_ap_vld : OUT STD_LOGIC;
    win_V_1_0_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_0_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_1_0_1_2_out_o_ap_vld : OUT STD_LOGIC;
    win_V_0_2_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_2_1_out_ap_vld : OUT STD_LOGIC;
    win_V_0_2_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_2_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_2_1_2_out_o_ap_vld : OUT STD_LOGIC;
    win_V_0_1_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_1_1_out_ap_vld : OUT STD_LOGIC;
    win_V_0_1_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_1_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_1_1_2_out_o_ap_vld : OUT STD_LOGIC;
    win_V_0_0_1_out : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_0_1_out_ap_vld : OUT STD_LOGIC;
    win_V_0_0_1_2_out_i : IN STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_0_1_2_out_o : OUT STD_LOGIC_VECTOR (19 downto 0);
    win_V_0_0_1_2_out_o_ap_vld : OUT STD_LOGIC;
    dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dmem_V_ce0 : OUT STD_LOGIC;
    dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_441 : STD_LOGIC_VECTOR (10 downto 0) := "10001000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln1027_reg_2282 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln779_cast_fu_636_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln779_cast_reg_2277 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln1027_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_fu_803_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln513_reg_2286 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln513_1_fu_811_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln513_1_reg_2294 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln513_fu_920_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln513_reg_2299 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_2304 : STD_LOGIC_VECTOR (0 downto 0);
    signal lbuf_V_0_addr_reg_2309 : STD_LOGIC_VECTOR (6 downto 0);
    signal lbuf_V_0_addr_1_reg_2315 : STD_LOGIC_VECTOR (6 downto 0);
    signal lbuf_V_1_addr_reg_2321 : STD_LOGIC_VECTOR (6 downto 0);
    signal lbuf_V_1_addr_1_reg_2327 : STD_LOGIC_VECTOR (6 downto 0);
    signal lnot_i_i614_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot_i_i614_reg_2337 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot_i_i614_reg_2337_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln555_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln555_reg_2343 : STD_LOGIC_VECTOR (0 downto 0);
    signal outwords_V_addr_reg_2347 : STD_LOGIC_VECTOR (3 downto 0);
    signal win_V_0_0_1_1_reg_2352 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal win_V_0_1_1_1_reg_2360 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_2_1_1_reg_2368 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_0_1_1_reg_2376 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_1_1_1_reg_2384 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_2_1_1_reg_2392 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_0_1_1_reg_2400 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_1_1_1_reg_2408 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_2_1_1_reg_2416 : STD_LOGIC_VECTOR (19 downto 0);
    signal lbuf_V_0_addr_2_reg_2424 : STD_LOGIC_VECTOR (6 downto 0);
    signal lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal lbuf_V_1_addr_2_reg_2430 : STD_LOGIC_VECTOR (6 downto 0);
    signal win_V_0_0_2_reg_2435 : STD_LOGIC_VECTOR (19 downto 0);
    signal lbuf_V_1_load_reg_2440 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_2_2_fu_1101_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_2_2_reg_2445 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_2_2_reg_2462 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_2_2_reg_2468 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_2_reg_2475 : STD_LOGIC_VECTOR (63 downto 0);
    signal lbuf_V_1_load_4_reg_2480 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_mux_win_V_2_1_2_phi_fu_628_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln533_fu_944_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln538_1_fu_960_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln519_fu_1004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln513_fu_907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln538_2_fu_1071_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal c_V_fu_220 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln840_fu_1928_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_c_V_load : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_fu_224 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_r_V_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten14_fu_228 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1027_fu_782_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten14_load : STD_LOGIC_VECTOR (10 downto 0);
    signal win_V_0_0_1_fu_232 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_0_2_3_fu_1161_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_1_1_fu_236 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_1_2_fu_1167_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_0_2_1_fu_240 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_0_1_fu_244 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_1_1_fu_248 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_1_2_1_fu_252 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_0_1_fu_256 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_1_1_fu_260 : STD_LOGIC_VECTOR (19 downto 0);
    signal win_V_2_2_1_fu_264 : STD_LOGIC_VECTOR (19 downto 0);
    signal empty_fu_712_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ret_V_11_fu_716_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_neg_fu_736_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_lshr_cast_fu_742_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_34_tr_cast_fu_722_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_752_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_lshr_f_cast_fu_758_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1027_2_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_3_fu_791_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal cmp_i_i496_mid1_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i496_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_80_fu_841_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_neg_mid1_fu_859_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_lshr_cast_mid1_fu_865_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_34_tr_cast_mid1_fu_845_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_26_fu_851_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_mid1_fu_875_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_lshr_f_cast_mid1_fu_881_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_mid112_fu_891_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_79_fu_768_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln513_3_fu_899_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln513_4_fu_912_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln513_1_fu_932_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln538_fu_950_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln538_fu_954_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln186_fu_966_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln186_mid2_fu_819_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln186_1_fu_970_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln186_mid2_fu_936_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_V_fu_974_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_29_fu_986_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_980_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_994_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln513_2_fu_833_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_cast_fu_1064_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln517_fu_1077_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_1081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln516_fu_1089_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal p_Val2_s_fu_1093_p3 : STD_LOGIC_VECTOR (59 downto 0);
    signal p_and_t_fu_1141_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln513_fu_1148_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln813_fu_1209_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_fu_1215_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_1_fu_1226_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_1_fu_1231_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_2_fu_1241_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_2_fu_1247_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_3_fu_1258_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_3_fu_1264_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_4_fu_1275_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_4_fu_1280_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_5_fu_1290_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_5_fu_1296_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_6_fu_1307_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_6_fu_1313_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_7_fu_1324_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_7_fu_1329_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_8_fu_1339_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_8_fu_1344_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_9_fu_1354_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_9_fu_1360_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_10_fu_1371_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_10_fu_1376_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_11_fu_1386_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_11_fu_1392_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_12_fu_1403_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_12_fu_1409_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_13_fu_1420_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_13_fu_1425_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_14_fu_1435_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_14_fu_1441_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_15_fu_1452_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_15_fu_1458_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_16_fu_1469_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_16_fu_1474_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_17_fu_1484_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_17_fu_1489_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_18_fu_1499_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_18_fu_1505_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_19_fu_1516_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_19_fu_1521_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_20_fu_1531_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_20_fu_1537_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_21_fu_1548_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_21_fu_1554_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_22_fu_1565_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_22_fu_1570_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_23_fu_1580_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_23_fu_1586_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_24_fu_1597_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_24_fu_1603_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_25_fu_1614_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_25_fu_1619_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln813_26_fu_1629_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal select_ln562_26_fu_1634_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln813_fu_1222_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_2_fu_1254_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_fu_1644_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_27_fu_1650_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_1_fu_1237_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln813_1_fu_1654_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_4_fu_1286_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_5_fu_1303_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_2_fu_1664_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_29_fu_1670_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_3_fu_1271_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln813_3_fu_1674_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_30_fu_1680_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln813_28_fu_1660_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln813_4_fu_1684_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln813_7_fu_1335_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_8_fu_1350_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_5_fu_1694_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_32_fu_1700_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_6_fu_1320_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln813_6_fu_1704_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_9_fu_1367_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_10_fu_1382_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_7_fu_1714_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_11_fu_1399_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_12_fu_1416_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_8_fu_1724_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_35_fu_1730_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_34_fu_1720_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln813_9_fu_1734_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_36_fu_1740_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln813_33_fu_1710_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln813_10_fu_1744_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln813_14_fu_1448_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_15_fu_1465_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_12_fu_1754_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_38_fu_1760_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_13_fu_1431_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln813_13_fu_1764_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_16_fu_1480_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_17_fu_1495_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_14_fu_1774_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_18_fu_1512_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_19_fu_1527_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_15_fu_1784_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_41_fu_1790_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_40_fu_1780_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln813_16_fu_1794_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_42_fu_1800_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln813_39_fu_1770_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln813_17_fu_1804_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln813_21_fu_1561_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_22_fu_1576_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_18_fu_1814_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_44_fu_1820_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_20_fu_1544_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln813_19_fu_1824_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_23_fu_1593_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_24_fu_1610_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_20_fu_1834_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_25_fu_1625_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_26_fu_1640_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln813_21_fu_1844_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln813_47_fu_1850_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_46_fu_1840_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln813_22_fu_1854_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln813_48_fu_1860_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln813_45_fu_1830_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln813_23_fu_1864_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln813_49_fu_1870_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln813_43_fu_1810_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln813_37_fu_1750_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln813_31_fu_1690_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln813_11_fu_1880_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln813_24_fu_1874_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln813_25_fu_1886_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln552_fu_1897_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln513_5_fu_1154_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln552_fu_1900_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal bvh_d_index_fu_1906_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln1138_fu_1914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln568_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1328 : BOOLEAN;
    signal ap_condition_1333 : BOOLEAN;
    signal ap_condition_1340 : BOOLEAN;
    signal ap_condition_1345 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_1333)) then 
                    ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_condition_1328)) then 
                    ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590 <= lbuf_V_0_q0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_1333)) then 
                    ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601 <= ap_const_lv20_0;
                elsif ((ap_const_boolean_1 = ap_condition_1328)) then 
                    ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601 <= lbuf_V_1_q0;
                end if;
            end if; 
        end if;
    end process;

    c_V_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                c_V_fu_220 <= ap_const_lv6_0;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                c_V_fu_220 <= add_ln840_fu_1928_p2;
            end if; 
        end if;
    end process;

    indvar_flatten14_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1027_fu_776_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten14_fu_228 <= add_ln1027_fu_782_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten14_fu_228 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    r_V_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1027_fu_776_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    r_V_fu_224 <= select_ln513_1_fu_811_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    r_V_fu_224 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    win_V_0_0_1_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_0_0_1_fu_232 <= win_V_0_0_2_0;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                win_V_0_0_1_fu_232 <= win_V_0_0_2_3_fu_1161_p3;
            end if; 
        end if;
    end process;

    win_V_0_1_1_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_0_1_1_fu_236 <= win_V_0_1_2_0115;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                win_V_0_1_1_fu_236 <= win_V_0_1_2_fu_1167_p3;
            end if; 
        end if;
    end process;

    win_V_0_2_1_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_0_2_1_fu_240 <= win_V_0_2_2_0117;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                win_V_0_2_1_fu_240 <= win_V_0_2_2_fu_1101_p1;
            end if; 
        end if;
    end process;

    win_V_1_0_1_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_1_0_1_fu_244 <= win_V_1_0_2_0;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                win_V_1_0_1_fu_244 <= ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590;
            end if; 
        end if;
    end process;

    win_V_1_1_1_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_1_1_1_fu_248 <= win_V_1_1_2_0120;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                win_V_1_1_1_fu_248 <= ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601;
            end if; 
        end if;
    end process;

    win_V_1_2_1_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_1_2_1_fu_252 <= win_V_1_2_2_0122;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                win_V_1_2_1_fu_252 <= p_Val2_s_fu_1093_p3(39 downto 20);
            end if; 
        end if;
    end process;

    win_V_2_0_1_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_2_0_1_fu_256 <= win_V_2_0_2_0;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                win_V_2_0_1_fu_256 <= ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4;
            end if; 
        end if;
    end process;

    win_V_2_1_1_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_2_1_1_fu_260 <= win_V_2_1_2_0125;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                win_V_2_1_1_fu_260 <= ap_phi_mux_win_V_2_1_2_phi_fu_628_p4;
            end if; 
        end if;
    end process;

    win_V_2_2_1_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                win_V_2_2_1_fu_264 <= win_V_2_2_2_0127;
            elsif (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                win_V_2_2_1_fu_264 <= p_Val2_s_fu_1093_p3(59 downto 40);
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_776_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln555_reg_2343 <= and_ln555_fu_1021_p2;
                lbuf_V_0_addr_1_reg_2315 <= zext_ln538_1_fu_960_p1(7 - 1 downto 0);
                    lbuf_V_0_addr_reg_2309(5 downto 0) <= zext_ln533_fu_944_p1(7 - 1 downto 0)(5 downto 0);
                lbuf_V_1_addr_1_reg_2327 <= zext_ln538_1_fu_960_p1(7 - 1 downto 0);
                    lbuf_V_1_addr_reg_2321(5 downto 0) <= zext_ln533_fu_944_p1(7 - 1 downto 0)(5 downto 0);
                lnot_i_i614_reg_2337 <= lnot_i_i614_fu_1009_p2;
                select_ln513_1_reg_2294 <= select_ln513_1_fu_811_p3;
                select_ln513_reg_2286 <= select_ln513_fu_803_p3;
                tmp_27_reg_2304 <= select_ln513_4_fu_912_p3(5 downto 5);
                trunc_ln513_reg_2299 <= trunc_ln513_fu_920_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1027_reg_2282 <= icmp_ln1027_fu_776_p2;
                lnot_i_i614_reg_2337_pp0_iter1_reg <= lnot_i_i614_reg_2337;
                sext_ln779_cast_reg_2277 <= sext_ln779_cast_fu_636_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    lbuf_V_0_addr_2_reg_2424(5 downto 0) <= zext_ln538_2_fu_1071_p1(7 - 1 downto 0)(5 downto 0);
                    lbuf_V_1_addr_2_reg_2430(5 downto 0) <= zext_ln538_2_fu_1071_p1(7 - 1 downto 0)(5 downto 0);
                win_V_0_2_2_reg_2445 <= win_V_0_2_2_fu_1101_p1;
                win_V_1_2_2_reg_2462 <= p_Val2_s_fu_1093_p3(39 downto 20);
                win_V_2_2_2_reg_2468 <= p_Val2_s_fu_1093_p3(59 downto 40);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg(5 downto 0) <= lbuf_V_0_addr_2_reg_2424(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lbuf_V_1_load_4_reg_2480 <= lbuf_V_1_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                lbuf_V_1_load_reg_2440 <= lbuf_V_1_q1;
                win_V_0_0_2_reg_2435 <= lbuf_V_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln555_fu_1021_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_fu_776_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                outwords_V_addr_reg_2347 <= zext_ln513_fu_907_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln555_reg_2343) and (icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_Val2_2_reg_2475 <= outwords_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                win_V_0_0_1_1_reg_2352 <= win_V_0_0_1_fu_232;
                win_V_0_1_1_1_reg_2360 <= win_V_0_1_1_fu_236;
                win_V_0_2_1_1_reg_2368 <= win_V_0_2_1_fu_240;
                win_V_1_0_1_1_reg_2376 <= win_V_1_0_1_fu_244;
                win_V_1_1_1_1_reg_2384 <= win_V_1_1_1_fu_248;
                win_V_1_2_1_1_reg_2392 <= win_V_1_2_1_fu_252;
                win_V_2_0_1_1_reg_2400 <= win_V_2_0_1_fu_256;
                win_V_2_1_1_1_reg_2408 <= win_V_2_1_1_fu_260;
                win_V_2_2_1_1_reg_2416 <= win_V_2_2_1_fu_264;
            end if;
        end if;
    end process;
    lbuf_V_0_addr_reg_2309(6) <= '0';
    lbuf_V_1_addr_reg_2321(6) <= '0';
    lbuf_V_0_addr_2_reg_2424(6) <= '1';
    lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg(6) <= '1';
    lbuf_V_1_addr_2_reg_2430(6) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln1027_fu_782_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten14_load) + unsigned(ap_const_lv11_1));
    add_ln538_fu_954_p2 <= std_logic_vector(unsigned(zext_ln538_fu_950_p1) + unsigned(ap_const_lv7_20));
    add_ln552_fu_1900_p2 <= std_logic_vector(unsigned(trunc_ln552_fu_1897_p1) + unsigned(ap_const_lv5_1F));
    add_ln813_10_fu_1744_p2 <= std_logic_vector(signed(sext_ln813_36_fu_1740_p1) + signed(sext_ln813_33_fu_1710_p1));
    add_ln813_11_fu_1880_p2 <= std_logic_vector(signed(sext_ln813_37_fu_1750_p1) + signed(sext_ln813_31_fu_1690_p1));
    add_ln813_12_fu_1754_p2 <= std_logic_vector(signed(sext_ln813_14_fu_1448_p1) + signed(sext_ln813_15_fu_1465_p1));
    add_ln813_13_fu_1764_p2 <= std_logic_vector(signed(sext_ln813_38_fu_1760_p1) + signed(sext_ln813_13_fu_1431_p1));
    add_ln813_14_fu_1774_p2 <= std_logic_vector(signed(sext_ln813_16_fu_1480_p1) + signed(sext_ln813_17_fu_1495_p1));
    add_ln813_15_fu_1784_p2 <= std_logic_vector(signed(sext_ln813_18_fu_1512_p1) + signed(sext_ln813_19_fu_1527_p1));
    add_ln813_16_fu_1794_p2 <= std_logic_vector(signed(sext_ln813_41_fu_1790_p1) + signed(sext_ln813_40_fu_1780_p1));
    add_ln813_17_fu_1804_p2 <= std_logic_vector(signed(sext_ln813_42_fu_1800_p1) + signed(sext_ln813_39_fu_1770_p1));
    add_ln813_18_fu_1814_p2 <= std_logic_vector(signed(sext_ln813_21_fu_1561_p1) + signed(sext_ln813_22_fu_1576_p1));
    add_ln813_19_fu_1824_p2 <= std_logic_vector(signed(sext_ln813_44_fu_1820_p1) + signed(sext_ln813_20_fu_1544_p1));
    add_ln813_1_fu_1654_p2 <= std_logic_vector(signed(sext_ln813_27_fu_1650_p1) + signed(sext_ln813_1_fu_1237_p1));
    add_ln813_20_fu_1834_p2 <= std_logic_vector(signed(sext_ln813_23_fu_1593_p1) + signed(sext_ln813_24_fu_1610_p1));
    add_ln813_21_fu_1844_p2 <= std_logic_vector(signed(sext_ln813_25_fu_1625_p1) + signed(sext_ln813_26_fu_1640_p1));
    add_ln813_22_fu_1854_p2 <= std_logic_vector(signed(sext_ln813_47_fu_1850_p1) + signed(sext_ln813_46_fu_1840_p1));
    add_ln813_23_fu_1864_p2 <= std_logic_vector(signed(sext_ln813_48_fu_1860_p1) + signed(sext_ln813_45_fu_1830_p1));
    add_ln813_24_fu_1874_p2 <= std_logic_vector(signed(sext_ln813_49_fu_1870_p1) + signed(sext_ln813_43_fu_1810_p1));
    add_ln813_25_fu_1886_p2 <= std_logic_vector(unsigned(add_ln813_11_fu_1880_p2) + unsigned(add_ln813_24_fu_1874_p2));
    add_ln813_2_fu_1664_p2 <= std_logic_vector(signed(sext_ln813_4_fu_1286_p1) + signed(sext_ln813_5_fu_1303_p1));
    add_ln813_3_fu_1674_p2 <= std_logic_vector(signed(sext_ln813_29_fu_1670_p1) + signed(sext_ln813_3_fu_1271_p1));
    add_ln813_4_fu_1684_p2 <= std_logic_vector(signed(sext_ln813_30_fu_1680_p1) + signed(sext_ln813_28_fu_1660_p1));
    add_ln813_5_fu_1694_p2 <= std_logic_vector(signed(sext_ln813_7_fu_1335_p1) + signed(sext_ln813_8_fu_1350_p1));
    add_ln813_6_fu_1704_p2 <= std_logic_vector(signed(sext_ln813_32_fu_1700_p1) + signed(sext_ln813_6_fu_1320_p1));
    add_ln813_7_fu_1714_p2 <= std_logic_vector(signed(sext_ln813_9_fu_1367_p1) + signed(sext_ln813_10_fu_1382_p1));
    add_ln813_8_fu_1724_p2 <= std_logic_vector(signed(sext_ln813_11_fu_1399_p1) + signed(sext_ln813_12_fu_1416_p1));
    add_ln813_9_fu_1734_p2 <= std_logic_vector(signed(sext_ln813_35_fu_1730_p1) + signed(sext_ln813_34_fu_1720_p1));
    add_ln813_fu_1644_p2 <= std_logic_vector(signed(sext_ln813_fu_1222_p1) + signed(sext_ln813_2_fu_1254_p1));
    add_ln840_fu_1928_p2 <= std_logic_vector(unsigned(select_ln513_reg_2286) + unsigned(ap_const_lv6_1));
    addr_V_fu_974_p2 <= std_logic_vector(unsigned(zext_ln186_fu_966_p1) + unsigned(shl_ln186_mid2_fu_819_p3));
    and_ln555_fu_1021_p2 <= (select_ln513_2_fu_833_p3 and icmp_ln1035_fu_1015_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1328_assign_proc : process(icmp_ln1027_reg_2282, lnot_i_i614_reg_2337, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1328 <= ((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_1333_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln1027_fu_776_p2, lnot_i_i614_fu_1009_p2)
    begin
                ap_condition_1333 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (lnot_i_i614_fu_1009_p2 = ap_const_lv1_0) and (icmp_ln1027_fu_776_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_1340_assign_proc : process(icmp_ln1027_reg_2282, lnot_i_i614_reg_2337, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_1340 <= ((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_1345_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, lnot_i_i614_reg_2337, ap_block_pp0_stage2)
    begin
                ap_condition_1345 <= ((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln1027_reg_2282)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4_assign_proc : process(icmp_ln1027_reg_2282, lbuf_V_0_q1, lnot_i_i614_reg_2337)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (lnot_i_i614_reg_2337 = ap_const_lv1_1))) then 
            ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4 <= lbuf_V_0_q1;
        else 
            ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4 <= ap_const_lv20_0;
        end if; 
    end process;


    ap_phi_mux_win_V_2_1_2_phi_fu_628_p4_assign_proc : process(icmp_ln1027_reg_2282, lbuf_V_1_q1, lnot_i_i614_reg_2337)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (lnot_i_i614_reg_2337 = ap_const_lv1_1))) then 
            ap_phi_mux_win_V_2_1_2_phi_fu_628_p4 <= lbuf_V_1_q1;
        else 
            ap_phi_mux_win_V_2_1_2_phi_fu_628_p4 <= ap_const_lv20_0;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_V_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, c_V_fu_220, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_c_V_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_c_V_load <= c_V_fu_220;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten14_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten14_fu_228)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten14_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten14_load <= indvar_flatten14_fu_228;
        end if; 
    end process;


    ap_sig_allocacmp_r_V_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, r_V_fu_224)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_r_V_4 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_r_V_4 <= r_V_fu_224;
        end if; 
    end process;

    bvh_d_index_fu_1906_p3 <= (select_ln513_5_fu_1154_p3 & add_ln552_fu_1900_p2);
    cmp_i_i496_fu_706_p2 <= "0" when (ap_sig_allocacmp_r_V_4 = ap_const_lv6_0) else "1";
    cmp_i_i496_mid1_fu_827_p2 <= "0" when (r_V_3_fu_791_p2 = ap_const_lv6_0) else "1";
    dmem_V_address0 <= zext_ln519_fu_1004_p1(12 - 1 downto 0);

    dmem_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dmem_V_ce0 <= ap_const_logic_1;
        else 
            dmem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_79_fu_768_p3 <= 
        p_neg_t_fu_752_p2 when (tmp_fu_728_p3(0) = '1') else 
        p_lshr_f_cast_fu_758_p4;
    empty_80_fu_841_p1 <= r_V_3_fu_791_p2(5 - 1 downto 0);
    empty_fu_712_p1 <= ap_sig_allocacmp_r_V_4(5 - 1 downto 0);
    icmp_ln1027_2_fu_797_p2 <= "1" when (ap_sig_allocacmp_c_V_load = ap_const_lv6_21) else "0";
    icmp_ln1027_fu_776_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten14_load = ap_const_lv11_441) else "0";
    icmp_ln1035_fu_1015_p2 <= "0" when (select_ln513_fu_803_p3 = ap_const_lv6_0) else "1";
    icmp_ln568_fu_1892_p2 <= "1" when (signed(add_ln813_25_fu_1886_p2) < signed(sext_ln779_cast_reg_2277)) else "0";

    lbuf_V_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, lbuf_V_0_addr_reg_2309, ap_CS_fsm_pp0_stage1, lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg, ap_block_pp0_stage0, zext_ln538_1_fu_960_p1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            lbuf_V_0_address0 <= lbuf_V_0_addr_2_reg_2424_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            lbuf_V_0_address0 <= lbuf_V_0_addr_reg_2309;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lbuf_V_0_address0 <= zext_ln538_1_fu_960_p1(7 - 1 downto 0);
        else 
            lbuf_V_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    lbuf_V_0_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, lbuf_V_0_addr_1_reg_2315, ap_CS_fsm_pp0_stage1, zext_ln533_fu_944_p1, ap_block_pp0_stage0, zext_ln538_2_fu_1071_p1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                lbuf_V_0_address1 <= lbuf_V_0_addr_1_reg_2315;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                lbuf_V_0_address1 <= zext_ln538_2_fu_1071_p1(7 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                lbuf_V_0_address1 <= zext_ln533_fu_944_p1(7 - 1 downto 0);
            else 
                lbuf_V_0_address1 <= "XXXXXXX";
            end if;
        else 
            lbuf_V_0_address1 <= "XXXXXXX";
        end if; 
    end process;


    lbuf_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_V_0_ce0 <= ap_const_logic_1;
        else 
            lbuf_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_V_0_ce1 <= ap_const_logic_1;
        else 
            lbuf_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_0_d0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, lbuf_V_1_q1, ap_CS_fsm_pp0_stage1, lbuf_V_1_load_4_reg_2480, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            lbuf_V_0_d0 <= lbuf_V_1_load_4_reg_2480;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            lbuf_V_0_d0 <= lbuf_V_1_q1;
        else 
            lbuf_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    lbuf_V_0_d1 <= lbuf_V_1_q0;

    lbuf_V_0_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, lnot_i_i614_reg_2337, lnot_i_i614_reg_2337_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (lnot_i_i614_reg_2337_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            lbuf_V_0_we0 <= ap_const_logic_1;
        else 
            lbuf_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, lnot_i_i614_reg_2337, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            lbuf_V_0_we1 <= ap_const_logic_1;
        else 
            lbuf_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, lbuf_V_1_addr_reg_2321, lbuf_V_1_addr_1_reg_2327, ap_block_pp0_stage0, zext_ln538_1_fu_960_p1, ap_block_pp0_stage2, ap_condition_1340)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                lbuf_V_1_address0 <= lbuf_V_1_addr_reg_2321;
            elsif ((ap_const_boolean_1 = ap_condition_1340)) then 
                lbuf_V_1_address0 <= lbuf_V_1_addr_1_reg_2327;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                lbuf_V_1_address0 <= zext_ln538_1_fu_960_p1(7 - 1 downto 0);
            else 
                lbuf_V_1_address0 <= "XXXXXXX";
            end if;
        else 
            lbuf_V_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    lbuf_V_1_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, lbuf_V_1_addr_2_reg_2430, zext_ln533_fu_944_p1, ap_block_pp0_stage0, zext_ln538_2_fu_1071_p1, ap_block_pp0_stage1, ap_condition_1345)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1345)) then 
                lbuf_V_1_address1 <= lbuf_V_1_addr_2_reg_2430;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                lbuf_V_1_address1 <= zext_ln538_2_fu_1071_p1(7 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                lbuf_V_1_address1 <= zext_ln533_fu_944_p1(7 - 1 downto 0);
            else 
                lbuf_V_1_address1 <= "XXXXXXX";
            end if;
        else 
            lbuf_V_1_address1 <= "XXXXXXX";
        end if; 
    end process;


    lbuf_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage0_11001, lnot_i_i614_reg_2337, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_V_1_ce0 <= ap_const_logic_1;
        else 
            lbuf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage0_11001, lnot_i_i614_reg_2337, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            lbuf_V_1_ce1 <= ap_const_logic_1;
        else 
            lbuf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_1_d0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, win_V_0_2_2_reg_2445, ap_block_pp0_stage2, p_Val2_s_fu_1093_p3, ap_condition_1340)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                lbuf_V_1_d0 <= win_V_0_2_2_reg_2445;
            elsif ((ap_const_boolean_1 = ap_condition_1340)) then 
                lbuf_V_1_d0 <= p_Val2_s_fu_1093_p3(39 downto 20);
            else 
                lbuf_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            lbuf_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    lbuf_V_1_d1 <= win_V_2_2_2_reg_2468;

    lbuf_V_1_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, lnot_i_i614_reg_2337, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            lbuf_V_1_we0 <= ap_const_logic_1;
        else 
            lbuf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lbuf_V_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, lnot_i_i614_reg_2337, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (lnot_i_i614_reg_2337 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            lbuf_V_1_we1 <= ap_const_logic_1;
        else 
            lbuf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lnot_i_i614_fu_1009_p2 <= "0" when (select_ln513_fu_803_p3 = ap_const_lv6_20) else "1";
    or_ln517_fu_1077_p2 <= (select_ln513_reg_2286 or select_ln513_1_reg_2294);

    outwords_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, outwords_V_addr_reg_2347, ap_block_pp0_stage0, zext_ln513_fu_907_p1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                outwords_V_address0 <= outwords_V_addr_reg_2347;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outwords_V_address0 <= zext_ln513_fu_907_p1(4 - 1 downto 0);
            else 
                outwords_V_address0 <= "XXXX";
            end if;
        else 
            outwords_V_address0 <= "XXXX";
        end if; 
    end process;


    outwords_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            outwords_V_ce0 <= ap_const_logic_1;
        else 
            outwords_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    
    outwords_V_d0_proc : process(p_Val2_2_reg_2475, sext_ln1138_fu_1914_p1, icmp_ln568_fu_1892_p2)
    begin
        outwords_V_d0 <= p_Val2_2_reg_2475;
        if to_integer(unsigned(sext_ln1138_fu_1914_p1)) >= p_Val2_2_reg_2475'low and to_integer(unsigned(sext_ln1138_fu_1914_p1)) <= p_Val2_2_reg_2475'high then
            outwords_V_d0(to_integer(unsigned(sext_ln1138_fu_1914_p1))) <= icmp_ln568_fu_1892_p2(0);
        end if;
    end process;


    outwords_V_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, and_ln555_reg_2343, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_lv1_1 = and_ln555_reg_2343) and (icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            outwords_V_we0 <= ap_const_logic_1;
        else 
            outwords_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_Val2_s_fu_1093_p3 <= 
        ap_const_lv60_0 when (tmp_28_fu_1081_p3(0) = '1') else 
        trunc_ln516_fu_1089_p1;
    p_and_t_fu_1141_p3 <= (ap_const_lv1_0 & trunc_ln513_reg_2299);
    p_lshr_cast_fu_742_p4 <= p_neg_fu_736_p2(4 downto 1);
    p_lshr_cast_mid1_fu_865_p4 <= p_neg_mid1_fu_859_p2(4 downto 1);
    p_lshr_f_cast_fu_758_p4 <= ret_V_34_tr_cast_fu_722_p2(4 downto 1);
    p_lshr_f_cast_mid1_fu_881_p4 <= ret_V_34_tr_cast_mid1_fu_845_p2(4 downto 1);
    p_mid112_fu_891_p3 <= 
        p_neg_t_mid1_fu_875_p2 when (tmp_26_fu_851_p3(0) = '1') else 
        p_lshr_f_cast_mid1_fu_881_p4;
    p_neg_fu_736_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) - unsigned(empty_fu_712_p1));
    p_neg_mid1_fu_859_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) - unsigned(empty_80_fu_841_p1));
    p_neg_t_fu_752_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(p_lshr_cast_fu_742_p4));
    p_neg_t_mid1_fu_875_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(p_lshr_cast_mid1_fu_865_p4));
    r_V_3_fu_791_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_r_V_4) + unsigned(ap_const_lv6_1));
    ret_V_11_fu_716_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_r_V_4) + unsigned(ap_const_lv6_3F));
    ret_V_34_tr_cast_fu_722_p2 <= std_logic_vector(unsigned(empty_fu_712_p1) + unsigned(ap_const_lv5_1F));
    ret_V_34_tr_cast_mid1_fu_845_p2 <= std_logic_vector(unsigned(empty_80_fu_841_p1) + unsigned(ap_const_lv5_1F));
    ret_V_fu_980_p2 <= std_logic_vector(unsigned(zext_ln186_1_fu_970_p1) + unsigned(trunc_ln186_mid2_fu_936_p3));
    select_ln513_1_fu_811_p3 <= 
        r_V_3_fu_791_p2 when (icmp_ln1027_2_fu_797_p2(0) = '1') else 
        ap_sig_allocacmp_r_V_4;
    select_ln513_2_fu_833_p3 <= 
        cmp_i_i496_mid1_fu_827_p2 when (icmp_ln1027_2_fu_797_p2(0) = '1') else 
        cmp_i_i496_fu_706_p2;
    select_ln513_3_fu_899_p3 <= 
        p_mid112_fu_891_p3 when (icmp_ln1027_2_fu_797_p2(0) = '1') else 
        empty_79_fu_768_p3;
    select_ln513_4_fu_912_p3 <= 
        ap_sig_allocacmp_r_V_4 when (icmp_ln1027_2_fu_797_p2(0) = '1') else 
        ret_V_11_fu_716_p2;
    select_ln513_5_fu_1154_p3 <= 
        sub_ln513_fu_1148_p2 when (tmp_27_reg_2304(0) = '1') else 
        p_and_t_fu_1141_p3;
    select_ln513_fu_803_p3 <= 
        ap_const_lv6_0 when (icmp_ln1027_2_fu_797_p2(0) = '1') else 
        ap_sig_allocacmp_c_V_load;
    select_ln562_10_fu_1376_p3 <= 
        win_V_1_0_1_1_reg_2376 when (icmp_ln779_9(0) = '1') else 
        sub_ln813_10_fu_1371_p2;
    select_ln562_11_fu_1392_p3 <= 
        ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590 when (icmp_ln779_10(0) = '1') else 
        sub_ln813_11_fu_1386_p2;
    select_ln562_12_fu_1409_p3 <= 
        win_V_1_1_1_2_out_i when (icmp_ln779_11(0) = '1') else 
        sub_ln813_12_fu_1403_p2;
    select_ln562_13_fu_1425_p3 <= 
        win_V_1_1_1_1_reg_2384 when (icmp_ln779_12(0) = '1') else 
        sub_ln813_13_fu_1420_p2;
    select_ln562_14_fu_1441_p3 <= 
        ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601 when (icmp_ln779_13(0) = '1') else 
        sub_ln813_14_fu_1435_p2;
    select_ln562_15_fu_1458_p3 <= 
        win_V_1_2_1_2_out_i when (icmp_ln779_14(0) = '1') else 
        sub_ln813_15_fu_1452_p2;
    select_ln562_16_fu_1474_p3 <= 
        win_V_1_2_1_1_reg_2392 when (icmp_ln779_15(0) = '1') else 
        sub_ln813_16_fu_1469_p2;
    select_ln562_17_fu_1489_p3 <= 
        sub_ln813_17_fu_1484_p2 when (wtbuf_V_1_1_cast1(0) = '1') else 
        win_V_1_2_2_reg_2462;
    select_ln562_18_fu_1505_p3 <= 
        win_V_2_0_1_2_out_i when (icmp_ln779_16(0) = '1') else 
        sub_ln813_18_fu_1499_p2;
    select_ln562_19_fu_1521_p3 <= 
        win_V_2_0_1_1_reg_2400 when (icmp_ln779_17(0) = '1') else 
        sub_ln813_19_fu_1516_p2;
    select_ln562_1_fu_1231_p3 <= 
        win_V_0_0_1_1_reg_2352 when (icmp_ln779_1(0) = '1') else 
        sub_ln813_1_fu_1226_p2;
    select_ln562_20_fu_1537_p3 <= 
        ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4 when (icmp_ln779_18(0) = '1') else 
        sub_ln813_20_fu_1531_p2;
    select_ln562_21_fu_1554_p3 <= 
        win_V_2_1_1_2_out_i when (icmp_ln779_19(0) = '1') else 
        sub_ln813_21_fu_1548_p2;
    select_ln562_22_fu_1570_p3 <= 
        win_V_2_1_1_1_reg_2408 when (icmp_ln779_20(0) = '1') else 
        sub_ln813_22_fu_1565_p2;
    select_ln562_23_fu_1586_p3 <= 
        ap_phi_mux_win_V_2_1_2_phi_fu_628_p4 when (icmp_ln779_21(0) = '1') else 
        sub_ln813_23_fu_1580_p2;
    select_ln562_24_fu_1603_p3 <= 
        win_V_2_2_1_2_out_i when (icmp_ln779_22(0) = '1') else 
        sub_ln813_24_fu_1597_p2;
    select_ln562_25_fu_1619_p3 <= 
        win_V_2_2_1_1_reg_2416 when (icmp_ln779_23(0) = '1') else 
        sub_ln813_25_fu_1614_p2;
    select_ln562_26_fu_1634_p3 <= 
        sub_ln813_26_fu_1629_p2 when (wtbuf_V_2_1_cast1(0) = '1') else 
        win_V_2_2_2_reg_2468;
    select_ln562_2_fu_1247_p3 <= 
        win_V_0_0_2_3_fu_1161_p3 when (icmp_ln779_2(0) = '1') else 
        sub_ln813_2_fu_1241_p2;
    select_ln562_3_fu_1264_p3 <= 
        win_V_0_1_1_2_out_i when (icmp_ln779_3(0) = '1') else 
        sub_ln813_3_fu_1258_p2;
    select_ln562_4_fu_1280_p3 <= 
        win_V_0_1_1_1_reg_2360 when (icmp_ln779_4(0) = '1') else 
        sub_ln813_4_fu_1275_p2;
    select_ln562_5_fu_1296_p3 <= 
        win_V_0_1_2_fu_1167_p3 when (icmp_ln779_5(0) = '1') else 
        sub_ln813_5_fu_1290_p2;
    select_ln562_6_fu_1313_p3 <= 
        win_V_0_2_1_2_out_i when (icmp_ln779_6(0) = '1') else 
        sub_ln813_6_fu_1307_p2;
    select_ln562_7_fu_1329_p3 <= 
        win_V_0_2_1_1_reg_2368 when (icmp_ln779_7(0) = '1') else 
        sub_ln813_7_fu_1324_p2;
    select_ln562_8_fu_1344_p3 <= 
        sub_ln813_8_fu_1339_p2 when (wtbuf_V_0_1_cast1(0) = '1') else 
        win_V_0_2_2_reg_2445;
    select_ln562_9_fu_1360_p3 <= 
        win_V_1_0_1_2_out_i when (icmp_ln779_8(0) = '1') else 
        sub_ln813_9_fu_1354_p2;
    select_ln562_fu_1215_p3 <= 
        win_V_0_0_1_2_out_i when (icmp_ln779(0) = '1') else 
        sub_ln813_fu_1209_p2;
        sext_ln1138_fu_1914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(bvh_d_index_fu_1906_p3),32));

        sext_ln779_cast_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln779),24));

        sext_ln813_10_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_10_fu_1376_p3),21));

        sext_ln813_11_fu_1399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_11_fu_1392_p3),21));

        sext_ln813_12_fu_1416_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_12_fu_1409_p3),21));

        sext_ln813_13_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_13_fu_1425_p3),22));

        sext_ln813_14_fu_1448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_14_fu_1441_p3),21));

        sext_ln813_15_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_15_fu_1458_p3),21));

        sext_ln813_16_fu_1480_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_16_fu_1474_p3),21));

        sext_ln813_17_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_17_fu_1489_p3),21));

        sext_ln813_18_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_18_fu_1505_p3),21));

        sext_ln813_19_fu_1527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_19_fu_1521_p3),21));

        sext_ln813_1_fu_1237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_1_fu_1231_p3),22));

        sext_ln813_20_fu_1544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_20_fu_1537_p3),22));

        sext_ln813_21_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_21_fu_1554_p3),21));

        sext_ln813_22_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_22_fu_1570_p3),21));

        sext_ln813_23_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_23_fu_1586_p3),21));

        sext_ln813_24_fu_1610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_24_fu_1603_p3),21));

        sext_ln813_25_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_25_fu_1619_p3),21));

        sext_ln813_26_fu_1640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_26_fu_1634_p3),21));

        sext_ln813_27_fu_1650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_fu_1644_p2),22));

        sext_ln813_28_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_1_fu_1654_p2),23));

        sext_ln813_29_fu_1670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_2_fu_1664_p2),22));

        sext_ln813_2_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_2_fu_1247_p3),21));

        sext_ln813_30_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_3_fu_1674_p2),23));

        sext_ln813_31_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_4_fu_1684_p2),24));

        sext_ln813_32_fu_1700_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_5_fu_1694_p2),22));

        sext_ln813_33_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_6_fu_1704_p2),23));

        sext_ln813_34_fu_1720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_7_fu_1714_p2),22));

        sext_ln813_35_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_8_fu_1724_p2),22));

        sext_ln813_36_fu_1740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_9_fu_1734_p2),23));

        sext_ln813_37_fu_1750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_10_fu_1744_p2),24));

        sext_ln813_38_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_12_fu_1754_p2),22));

        sext_ln813_39_fu_1770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_13_fu_1764_p2),23));

        sext_ln813_3_fu_1271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_3_fu_1264_p3),22));

        sext_ln813_40_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_14_fu_1774_p2),22));

        sext_ln813_41_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_15_fu_1784_p2),22));

        sext_ln813_42_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_16_fu_1794_p2),23));

        sext_ln813_43_fu_1810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_17_fu_1804_p2),24));

        sext_ln813_44_fu_1820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_18_fu_1814_p2),22));

        sext_ln813_45_fu_1830_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_19_fu_1824_p2),23));

        sext_ln813_46_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_20_fu_1834_p2),22));

        sext_ln813_47_fu_1850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_21_fu_1844_p2),22));

        sext_ln813_48_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_22_fu_1854_p2),23));

        sext_ln813_49_fu_1870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_23_fu_1864_p2),24));

        sext_ln813_4_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_4_fu_1280_p3),21));

        sext_ln813_5_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_5_fu_1296_p3),21));

        sext_ln813_6_fu_1320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_6_fu_1313_p3),22));

        sext_ln813_7_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_7_fu_1329_p3),21));

        sext_ln813_8_fu_1350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_8_fu_1344_p3),21));

        sext_ln813_9_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_9_fu_1360_p3),21));

        sext_ln813_fu_1222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln562_fu_1215_p3),21));

    shl_ln186_mid2_fu_819_p3 <= (select_ln513_1_fu_811_p3 & ap_const_lv5_0);
    sub_ln513_fu_1148_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(p_and_t_fu_1141_p3));
    sub_ln813_10_fu_1371_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_1_0_1_1_reg_2376));
    sub_ln813_11_fu_1386_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(ap_phi_reg_pp0_iter0_win_V_1_0_2_3_reg_590));
    sub_ln813_12_fu_1403_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_1_1_1_2_out_i));
    sub_ln813_13_fu_1420_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_1_1_1_1_reg_2384));
    sub_ln813_14_fu_1435_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(ap_phi_reg_pp0_iter0_win_V_1_1_2_reg_601));
    sub_ln813_15_fu_1452_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_1_2_1_2_out_i));
    sub_ln813_16_fu_1469_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_1_2_1_1_reg_2392));
    sub_ln813_17_fu_1484_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_1_2_2_reg_2462));
    sub_ln813_18_fu_1499_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_2_0_1_2_out_i));
    sub_ln813_19_fu_1516_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_2_0_1_1_reg_2400));
    sub_ln813_1_fu_1226_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_0_1_1_reg_2352));
    sub_ln813_20_fu_1531_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(ap_phi_mux_win_V_2_0_2_3_phi_fu_616_p4));
    sub_ln813_21_fu_1548_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_2_1_1_2_out_i));
    sub_ln813_22_fu_1565_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_2_1_1_1_reg_2408));
    sub_ln813_23_fu_1580_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(ap_phi_mux_win_V_2_1_2_phi_fu_628_p4));
    sub_ln813_24_fu_1597_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_2_2_1_2_out_i));
    sub_ln813_25_fu_1614_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_2_2_1_1_reg_2416));
    sub_ln813_26_fu_1629_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_2_2_2_reg_2468));
    sub_ln813_2_fu_1241_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_0_2_3_fu_1161_p3));
    sub_ln813_3_fu_1258_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_1_1_2_out_i));
    sub_ln813_4_fu_1275_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_1_1_1_reg_2360));
    sub_ln813_5_fu_1290_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_1_2_fu_1167_p3));
    sub_ln813_6_fu_1307_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_2_1_2_out_i));
    sub_ln813_7_fu_1324_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_2_1_1_reg_2368));
    sub_ln813_8_fu_1339_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_2_2_reg_2445));
    sub_ln813_9_fu_1354_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_1_0_1_2_out_i));
    sub_ln813_fu_1209_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(win_V_0_0_1_2_out_i));
    tmp_26_fu_851_p3 <= ap_sig_allocacmp_r_V_4(5 downto 5);
    tmp_28_fu_1081_p3 <= or_ln517_fu_1077_p2(5 downto 5);
    tmp_29_fu_986_p3 <= addr_V_fu_974_p2(10 downto 10);
    tmp_31_cast_fu_1064_p3 <= (ap_const_lv1_1 & select_ln513_reg_2286);
    tmp_fu_728_p3 <= ret_V_11_fu_716_p2(5 downto 5);
    tmp_s_fu_994_p4 <= ((d_i_idx & tmp_29_fu_986_p3) & ret_V_fu_980_p2);
    trunc_ln186_mid2_fu_936_p3 <= (trunc_ln513_1_fu_932_p1 & ap_const_lv5_0);
    trunc_ln513_1_fu_932_p1 <= select_ln513_1_fu_811_p3(5 - 1 downto 0);
    trunc_ln513_fu_920_p1 <= select_ln513_4_fu_912_p3(1 - 1 downto 0);
    trunc_ln516_fu_1089_p1 <= dmem_V_q0(60 - 1 downto 0);
    trunc_ln552_fu_1897_p1 <= select_ln513_reg_2286(5 - 1 downto 0);

    win_V_0_0_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_0_0_1_2_out_i, win_V_0_0_1_1_reg_2352, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_0_1_2_out_o <= win_V_0_0_1_1_reg_2352;
        else 
            win_V_0_0_1_2_out_o <= win_V_0_0_1_2_out_i;
        end if; 
    end process;


    win_V_0_0_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_0_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_0_0_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_0_0_1_out <= win_V_0_0_1_1_reg_2352;

    win_V_0_0_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_0_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_0_0_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_0_0_2_3_fu_1161_p3 <= 
        win_V_0_0_2_reg_2435 when (lnot_i_i614_reg_2337(0) = '1') else 
        ap_const_lv20_0;

    win_V_0_1_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_0_1_1_2_out_i, win_V_0_1_1_1_reg_2360, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_1_1_2_out_o <= win_V_0_1_1_1_reg_2360;
        else 
            win_V_0_1_1_2_out_o <= win_V_0_1_1_2_out_i;
        end if; 
    end process;


    win_V_0_1_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_1_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_0_1_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_0_1_1_out <= win_V_0_1_1_1_reg_2360;

    win_V_0_1_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_1_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_0_1_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_0_1_2_fu_1167_p3 <= 
        lbuf_V_1_load_reg_2440 when (lnot_i_i614_reg_2337(0) = '1') else 
        ap_const_lv20_0;

    win_V_0_2_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_0_2_1_2_out_i, win_V_0_2_1_1_reg_2368, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_2_1_2_out_o <= win_V_0_2_1_1_reg_2368;
        else 
            win_V_0_2_1_2_out_o <= win_V_0_2_1_2_out_i;
        end if; 
    end process;


    win_V_0_2_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_2_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_0_2_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_0_2_1_out <= win_V_0_2_1_1_reg_2368;

    win_V_0_2_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_0_2_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_0_2_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_0_2_2_fu_1101_p1 <= p_Val2_s_fu_1093_p3(20 - 1 downto 0);

    win_V_1_0_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_1_0_1_2_out_i, win_V_1_0_1_1_reg_2376, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_0_1_2_out_o <= win_V_1_0_1_1_reg_2376;
        else 
            win_V_1_0_1_2_out_o <= win_V_1_0_1_2_out_i;
        end if; 
    end process;


    win_V_1_0_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_0_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_1_0_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_1_0_1_out <= win_V_1_0_1_1_reg_2376;

    win_V_1_0_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_0_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_1_0_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    win_V_1_1_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_1_1_1_2_out_i, win_V_1_1_1_1_reg_2384, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_1_1_2_out_o <= win_V_1_1_1_1_reg_2384;
        else 
            win_V_1_1_1_2_out_o <= win_V_1_1_1_2_out_i;
        end if; 
    end process;


    win_V_1_1_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_1_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_1_1_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_1_1_1_out <= win_V_1_1_1_1_reg_2384;

    win_V_1_1_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_1_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_1_1_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    win_V_1_2_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_1_2_1_2_out_i, win_V_1_2_1_1_reg_2392, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_2_1_2_out_o <= win_V_1_2_1_1_reg_2392;
        else 
            win_V_1_2_1_2_out_o <= win_V_1_2_1_2_out_i;
        end if; 
    end process;


    win_V_1_2_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_2_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_1_2_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_1_2_1_out <= win_V_1_2_1_1_reg_2392;

    win_V_1_2_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_1_2_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_1_2_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    win_V_2_0_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_2_0_1_2_out_i, win_V_2_0_1_1_reg_2400, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_0_1_2_out_o <= win_V_2_0_1_1_reg_2400;
        else 
            win_V_2_0_1_2_out_o <= win_V_2_0_1_2_out_i;
        end if; 
    end process;


    win_V_2_0_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_0_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_2_0_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_2_0_1_out <= win_V_2_0_1_1_reg_2400;

    win_V_2_0_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_0_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_2_0_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    win_V_2_1_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_2_1_1_2_out_i, win_V_2_1_1_1_reg_2408, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_1_1_2_out_o <= win_V_2_1_1_1_reg_2408;
        else 
            win_V_2_1_1_2_out_o <= win_V_2_1_1_2_out_i;
        end if; 
    end process;


    win_V_2_1_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_1_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_2_1_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_2_1_1_out <= win_V_2_1_1_1_reg_2408;

    win_V_2_1_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_1_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_2_1_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    win_V_2_2_1_2_out_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, win_V_2_2_1_2_out_i, win_V_2_2_1_1_reg_2416, ap_block_pp0_stage2)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_2_1_2_out_o <= win_V_2_2_1_1_reg_2416;
        else 
            win_V_2_2_1_2_out_o <= win_V_2_2_1_2_out_i;
        end if; 
    end process;


    win_V_2_2_1_2_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_2_1_2_out_o_ap_vld <= ap_const_logic_1;
        else 
            win_V_2_2_1_2_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    win_V_2_2_1_out <= win_V_2_2_1_1_reg_2416;

    win_V_2_2_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln1027_reg_2282, ap_block_pp0_stage2_11001)
    begin
        if (((icmp_ln1027_reg_2282 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            win_V_2_2_1_out_ap_vld <= ap_const_logic_1;
        else 
            win_V_2_2_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln186_1_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln513_fu_803_p3),10));
    zext_ln186_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln513_fu_803_p3),11));
    zext_ln513_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln513_3_fu_899_p3),64));
    zext_ln519_fu_1004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_994_p4),64));
    zext_ln533_fu_944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln513_fu_803_p3),64));
    zext_ln538_1_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln538_fu_954_p2),64));
    zext_ln538_2_fu_1071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_cast_fu_1064_p3),64));
    zext_ln538_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln513_fu_803_p3),7));
end behav;
