==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 8.5ns.
@I [HLS-10] Analyzing design file 'C:/Users/sskalick/Xilinx/hash/hash/src/main.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'hash' into 'set' (C:/Users/sskalick/Xilinx/hash/hash/src/main.cpp:44) automatically.
@I [XFORM-602] Inlining function 'hash' into 'set' (C:/Users/sskalick/Xilinx/hash/hash/src/main.cpp:44) automatically.
@I [HLS-111] Elapsed time: 6.714 seconds; current memory usage: 79.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'set' ...
@W [SYN-107] Renaming port name 'set/val' to 'set/val_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'set_assign_val' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.015 seconds; current memory usage: 80.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'set_assign_val' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.031 seconds; current memory usage: 80.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'set' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-71] Latency directive discarded for region setsince region contains function calls with variable latency.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.032 seconds; current memory usage: 80.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'set' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.015 seconds; current memory usage: 80.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'set_assign_val' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'set_assign_val'.
@I [HLS-111] Elapsed time: 0.047 seconds; current memory usage: 80.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'set' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'set/gmem' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'set/data' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'set/key' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'set/val_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'set' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'set'.
@I [HLS-111] Elapsed time: 0.109 seconds; current memory usage: 80.6 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'set'.
@I [WVHDL-304] Generating RTL VHDL for 'set'.
@I [WVLOG-307] Generating RTL Verilog for 'set'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 29.412 seconds; peak memory usage: 80.6 MB.
