[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of 9ZXL1550DKILF production of RENESAS ELECTRONICS AMERICA INC from the text:1 ©2020  Renesas Electronics Corporation August 25, 2020Description\nThe 9ZXL15x0D/9ZXL19x0D/9ZXL1951D  devices comprise a \nfamily of 2nd-generation enhanced performance buffers for PCIe \nand CPU applications. The family meets all published QPI/UPI, \nDB2000Q and PCIe Gen1–5 jitter specifications. Devices are \neither 15 or 19 outputs. The devices function as both fanout (FOB) \nand zero-delay (ZDB) buffers. All devices meet DB2000Q and \nDB1900Z jitter and skew requirements.\nKey Specifications\n▪ZDB Mode phase jitter:\n•PCIe Gen5 CC < 22fs RMS (Low Bandwidth) \n•QPI/UPI 11.4GB/s < 120fs RMS (Low Bandwidth) \n•IF-UPI additive jitter < 130fs RMS (Low Bandwidth)\n▪Fanout Buffer Mode additive phase jitter:\n•PCIe Gen5 CC < 24fs RMS\n•DB2000Q additive jitter < 39fs RMS\n•QPI/UPI 11.4GB/s < 40fs RMS\n•IF-UPI additive jitter < 70fs RMS\n▪Cycle-to-cycle jitter: < 50ps\n▪Output-to-output skew: < 50ps\nOutputs\n▪15 or 19 Low-power HCSL (LP-HCSL) output pairsFeatures\n▪LP-HCSL outputs eliminate up to 4 resistors per output pair\n▪9 selectable SMBus addresses\n▪Selectable PLL bandwidths minimizes jitter peaking in \ncascaded PLL topologies\n▪Hardware/SMBus control of ZDB and FOB modes allow \nchange without power cycle\n▪8 OE# pins support PCIe CLKREQ# functionality (9ZXL1951)\n▪Spread spectrum compatible\n▪100MHz and 133.33MHz ZDB mode (9ZXL15x0, 9ZXL19x0)\n▪100MHz ZDB mode (9ZXL1951)\n▪1–400MHz FOB mode (all devices)\n▪-40°C to +85°C operating temperature range\n▪Package information: see Ordering Information  table\nPCIe Clocking Architectures\n▪Common Clocked (CC)\n▪Independent Reference (IR) with and without spread spectrum\nTypical Applications\n▪Servers\n▪nVME Storage\n▪Networking\n▪Accelerators\n▪Industrial\nBlock Diagram\nDIFn#FBOUT_NC#\nSMBDATSMBCLKFactory \nConfigurationSMBus \nEnginePLLVDDO\nDIF_INDIF_IN#\n^v HIBW_BYPM-LOBW#VDDR VDDA\n^ OE[5:12]#^ SADR[1:0]_triDIFn\nDIF0DIF0#\nControl Logic  ^ CKPWRGD_PD#^ 100M_133M#\nEPAD/GNDFBOUT_NC\n15 or 19 \noutputs\nPins with ^ prefix have internal 120kohm pull-up\nPins with v prefix have internal 120kohm pull-downPins with ^v prefix have internal 120kohm pull-up/pull-down (bi ased to VDD/2)VDDIO9ZXL15x0, 9ZXL19x0 only\n9ZXL1951 only\nGN DA 9ZXL15x0, 9ZXL19x0 only 9ZXL1951 only9ZXL15x0, 9ZXL19x0 only\n9ZXL1951 has \npull-down on \nthese pins\n9ZXL1951 does \nnot have pull-up \non this pin15 to 19-Output Buffers for \nPCIe Gen1–5 and UPI9ZXL15x0D/9ZXL19x0D/\n9ZXL1951D\nDatasheet\n2 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nContents\nDescription . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1\nKey Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1\nOutputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1\nFeatures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1\nPCIe Clocking Architectures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1\nTypical Applications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1\nBlock Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1\nPin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3\n9ZXL15x0D Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3\n9ZXL19x0D Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4\n9ZXL1951D Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5\nPin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6\nAbsolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\nThermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\nElectrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\nTest Loads  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nPackage Outline Drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nMarking Diagrams  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n9ZXL15x0D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n9ZXL19x0D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n9ZXL1951D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nOrdering Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nRevision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nPin Assignments\n9ZXL15x0D Pin Assignment\nFigure 1.  Pin Assignment for 9 × 9 mm 64-VFQFPN Package – Top View\nGND\nVDDIO\nDIF14#\nDIF14\nDIF13#\nDIF13VDD\nGND\nDIF12#DIF12\nDIF11#\nDIF11\nGND\nVDDIODIF10#\nDIF10\n64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49\nVDDA 1 48 VDDIO\nGNDA 2 47 GND\n^100M _133M # 3 46 DIF9#\n^vHIBW_BYPM_LOBW# 4 45 DIF9\n^CKPWRGD_PD# 5 44 DIF8#\nGNDR 6 43 DIF8\nVDDR 7 42 GND\nDIF_IN 8 41 VDD\nDIF_IN# 9 40 DIF7#\n^SADR0_tri 10 39 DIF7\nSMBDAT 11 38 DIF6#\nSMBCLK 12 37 DIF6\n^SADR1_tri 13 36 VDDIO\nFBOUT_NC# 14 35 GND\nFBOUT_NC 15 34 DIF5#\nGND 16 33 DIF5\n17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32DIF0\nDIF0#\nVDDIO\nGND\nDIF1\nDIF1#\nDIF2\nDIF2#\nGND\nVDD\nDIF3\nDIF3#\nDIF4\nDIF4#\nVDDIO\nGND\nNotes: Pins with ^ prefix have internal 120kohm pull-u p\nPins with v prefix have internal 120kohm pull-down\nPins with ^v prefix have internal 120kohm pull-up/pull-down (biased to VDD/2)9ZXL1530\n9ZXL1550\nEPAD is Pin 65\n9  x 9 mm 64-VFQFPN\n4 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n9ZXL19x0D Pin Assignment\nFigure 2.  Pin Assignment for 10 × 10 mm 72-VFQFPN Package – Top View\nDIF18#\nDIF18\nGNDVDDIODIF17#\nDIF17\nDIF16#DIF16VDDGND\nDIF15#\nDIF15DIF14#DIF14\nGND\nVDDIODIF13#DIF13 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55\nVDDA 1 54 DIF12#\nGNDA 2 53 DIF12\n^100M _133M # 3 52 VDDIO\n^vHIBW_BYPM_LOBW# 4 51 GND\n^CKPWRGD_PD# 5 50DIF11#\nGNDR 6 49DIF11\nVDDR 7 48DIF10#\nDIF_IN 8 47DIF10\nDIF_IN# 9 46GND\n^SADR0_tri 10 45VDD\nSMBDAT 11 44DIF9#\nSM BCLK 12 43DIF9\n^SADR1_tri 13 42DIF8#\nFBOUT_NC# 14 41DIF8\nFBOUT_NC 15 40VDDIO\nGND 16 39GND\nDIF0 17 38DIF7#\nDIF0# 18 37DIF7\n19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36DIF1\nDIF1#\nVDDIO\nGND\nDIF2\nDIF2#\nDIF3\nDIF3#\nGND\nVDD\nDIF4\nDIF4#\nDIF5\nDIF5#\nVDDIO\nGND\nDIF6\nDIF6#\nNotes: Pins with ^ prefix have internal 120kohm pull-up\nPins with v prefix have internal 120kohm pull-down\nPins with ^v prefix have internal 120kohm pull-up/pull-down (biased to VDD/2)9ZXL1930\n9ZXL1950\n(EPAD should be connected to GND pin 73)\n10  x 10 mm 72-VFQFPN\n5 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n9ZXL1951D Pin Assignment\nFigure 3.  Pin Assignment for 6 × 6 mm 80-GQFN Package – Top View\n123456789 1 0 1 1 1 2\nA DIF16# DIF16 DIF15# DIF15 DIF14# DIF14 NC DIF13# DIF13 DIF12# DIF12 DIF11# A\nB DIF17 VDDO3.3 NC NC VDDA3.3 NC v SADR0_tri vSADR1_tri^v HIBW_BYP\nM_LOBW#^OE12# VDDO3.3 DIF11 B\nC DIF17# NC ^OE11# DIF10# C\nD DIF18 NC NC DIF10 D\nE DIF18# NC ^OE10# NC E\nF NC FBOUT_NC# NC DIF9# F\nG DIF_IN FBOUT_NC ^OE9# DIF9 G\nH DIF_IN# VDDR3.3CKPWRGD_\nPD#DIF8# H\nJ DIF0 NC ^OE8# DIF8 J\nK DIF0# NC ^OE7# DIF7# K\nL DIF1 VDDO3.3 NC SMBDAT SMBCLK NC NC ^OE5# NC ^OE6# VDDO3.3 DIF7 L\nM DIF1# DIF2 DIF2# DIF3 DIF3# NC DIF4 DIF4# DIF5 DIF5# DIF6 DIF6# M\n123456789 1 0 1 1 1 29ZXL1951D\n6 x 6 x 0.5 mm\n80-GQFN Package \nTop View\nEPAD is GND\n6 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nPin Descriptions\nTable 1.  Pin Descriptions for 9ZXL15x0D/9ZXL19x0D\nName Type Description9ZXL19x0 \nPin No.9ZXL15x0 \nPin No.\n^100M_133M#Latched \nIn3.3V Input to select operating frequency. This pin has an internal pull-up resistor. \nSee Functionality at Power-Up (ZDB Mode)  table for definition.3 3\n^CKPWRGD_PD# InputInput notifies device to sample latched inputs and start up on first high assertion. \nLow enters Power Down Mode, subsequent high assertions exit Power Down \nMode. This pin has internal pull-up resistor.5 5\n^SADR0_tri InputSMBus address bit. This is a tri-level input that works in conjunction with other \nSADR pins, if present, to decode SMBus Addresses. It has an internal pull-up \nresistor. See the SMBus Addressing  table.10 10\n^SADR1_tri InputSMBus address bit. This is a tri-level input that works in conjunction with other \nSADR pins, if present, to decode SMBus Addresses. It has an internal pull-up \nresistor. See the SMBus Addressing  table.13 13\n^vHIBW_BYPM_LO\nBW#Latched \nInTri-level input to select High BW, Bypass or Low BW mode. This pin is biased to \nVDD/2 (Bypass mode) with internal pull-up/pull down resistors. See PLL \nOperating Mode  table for details.4 4\nDIF_IN Input HCSL true input. 8 8\nDIF_IN# Input HCSL complementary input. 9 9\nDIF0 Output Differential true clock output. 17 17\nDIF0# Output Differential complementary clock output. 18 18\nDIF1 Output Differential true clock output. 19 21\nDIF1# Output Differential complementary clock output. 20 22\nDIF10 Output Differential true clock output. 47 49\nDIF10# Output Differential complementary clock output. 48 50\nDIF11 Output Differential true clock output. 49 53\nDIF11# Output Differential complementary clock output. 50 54\nDIF12 Output Differential true clock output. 53 55\nDIF12# Output Differential complementary clock output. 54 56\nDIF13 Output Differential true clock output. 55 59\nDIF13# Output Differential complementary clock output. 56 60\nDIF14 Output Differential true clock output. 59 61\nDIF14# Output Differential complementary clock output. 60 62\nDIF15 Output Differential true clock output. 61 —\nDIF15# Output Differential complementary clock output. 62 —\nDIF16 Output Differential true clock output. 65 —\nDIF16# Output Differential complementary clock output. 66 —\nDIF17 Output Differential true clock output. 67 —\nDIF17# Output Differential complementary clock output. 68 —\nDIF18 Output Differential true clock output. 71 —\n7 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nDIF18# Output Differential complementary clock output. 72 —\nDIF2 Output Differential true clock output. 23 23\nDIF2# Output Differential complementary clock output. 24 24\nDIF3 Output Differential true clock output. 25 27\nDIF3# Output Differential complementary clock output. 26 28\nDIF4 Output Differential true clock output. 29 29\nDIF4# Output Differential complementary clock output. 30 30\nDIF5 Output Differential true clock output. 31 33\nDIF5# Output Differential complementary clock output. 32 34\nDIF6 Output Differential true clock output. 35 37\nDIF6# Output Differential complementary clock output. 36 38\nDIF7 Output Differential true clock output. 37 39\nDIF7# Output Differential complementary clock output. 38 40\nDIF8 Output Differential true clock output. 41 43\nDIF8# Output Differential complementary clock output. 42 44\nDIF9 Output Differential true clock output. 43 45\nDIF9# Output Differential complementary clock output. 44 46\nepad GND Connect EPAD to ground. 73 65\nFBOUT_NC OutputTrue half of differential feedback output. This pin should NOT be connected to \nanything outside the chip. It exists to provide delay path matching to get 0 \npropagation delay.15 15\nFBOUT_NC# OutputComplementary half of differential feedback output. This pin should NOT be \nconnected to anything outside the chip. It exists to provide delay path matching to \nget 0 propagation delay.14 14\nGND GND Ground pin.16,22,27,34,\n39,46,51,58,\n63,7016,20,25,32,\n35,42,47,52,\n57,64\nGNDA GND Ground pin for the PLL core. 2 2\nGNDR GND Analog ground pin for the differential input (receiver). 6 6\nSMBCLK Input Clock pin of SMBUS circuitry. 12 12\nSMBDAT I/O Data pin of SMBUS circuitry. 11 11\nVDD Power Power supply, nominally 3.3V. 28,45,64 26,41,58\nVDDA Power Power supply for PLL core. 1 1\nVDDIO Power Power supply for differential outputs.21,33,40,52,\n57,6919,31,26,48,\n51,63\nVDDR PowerPower supply for differential input clock (receiver). This VDD should be treated as \nan analog power rail and filtered appropriately. Nominally 3.3V.7 7Table 1.  Pin Descriptions for 9ZXL15x0D/9ZXL19x0D  (Cont.)\nName Type Description9ZXL19x0 \nPin No.9ZXL15x0 \nPin No.\n8 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nTable 2.  Pin Descriptions for 9ZXL1951D\nName Type Description Pin Number\n^OE10# InputActive low input for enabling output 10. This pin has an internal pull-up resistor.\n1 = disable output, 0 = enable output.E11\n^OE11# InputActive low input for enabling output 11. This pin has an internal pull-up resistor.\n1 = disable output, 0 = enable output.C11\n^OE12# InputActive low input for enabling output 12. This pin has an internal pull-up resistor.\n1 = disable output, 0 = enable output.B10\n^OE5# InputActive low input for enabling output 5. This pin has an internal pull-up resistor.\n1 = disable output, 0 = enable output.L8\n^OE6# InputActive low input for enabling output 6. This pin has an internal pull-up resistor.\n1 = disable output, 0 = enable output.L10\n^OE7# InputActive low input for enabling output 7. This pin has an internal pull-up resistor.\n1 = disable output, 0 = enable output.K11\n^OE8# InputActive low input for enabling output 8. This pin has an internal pull-up resistor.\n1 = disable output, 0 = enable output.J11\n^OE9# InputActive low input for enabling output 9. This pin has an internal pull-up resistor.\n1 = disable output, 0 = enable output.G11\n^vHIBW_BYPM_LO\nBW#Latched \nInTri-level input to select High BW, Bypass or Low BW mode. This pin is biased to VDD/2 \n(Bypass Mode) with internal pull-up/pull down resistors. See PLL Operating Mode  table for \ndetails.B9\nCKPWRGD_PD# Input3.3V input notifies device to sample latched inputs and start up on first high assertion, or exit \nPower Down Mode on subsequent assertions. Low enters Power Down Mode.H11\nDIF_IN Input HCSL true input. G1\nDIF_IN# Input HCSL complementary input. H1\nDIF0 Output Differential true clock output. J1\nDIF0# Output Differential complementary clock output. K1\nDIF1 Output Differential true clock output. L1\nDIF1# Output Differential complementary clock output. M1\nDIF10 Output Differential true clock output. D12\nDIF10# Output Differential complementary clock output. C12\nDIF11 Output Differential true clock output. B12\nDIF11# Output Differential complementary clock output. A12\nDIF12 Output Differential true clock output. A11\nDIF12# Output Differential complementary clock output. A10\nDIF13 Output Differential true clock output. A9\nDIF13# Output Differential complementary clock output. A8\nDIF14 Output Differential true clock output. A6\nDIF14# Output Differential complementary clock output. A5\nDIF15 Output Differential true clock output. A4\n9 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nDIF15# Output Differential complementary clock output. A3\nDIF16 Output Differential true clock output. A2\nDIF16# Output Differential complementary clock output. A1\nDIF17 Output Differential true clock output. B1\nDIF17# Output Differential complementary clock output. C1\nDIF18 Output Differential true clock output. D1\nDIF18# Output Differential complementary clock output. E1\nDIF2 Output Differential true clock output. M2\nDIF2# Output Differential complementary clock output. M3\nDIF3 Output Differential true clock output. M4\nDIF3# Output Differential complementary clock output. M5\nDIF4 Output Differential true clock output. M7\nDIF4# Output Differential complementary clock output. M8\nDIF5 Output Differential true clock output. M9\nDIF5# Output Differential complementary clock output. M10\nDIF6 Output Differential true clock output. M11\nDIF6# Output Differential complementary clock output. M12\nDIF7 Output Differential true clock output. L12\nDIF7# Output Differential complementary clock output. K12\nDIF8 Output Differential true clock output. J12\nDIF8# Output Differential complementary clock output. H12\nDIF9 Output Differential true clock output. G12\nDIF9# Output Differential complementary clock output. F12\nEPAD GND Connect epad to ground. ZZ\nFBOUT_NC OutputTrue half of differential feedback output. This pin should NOT be connected to anything outside \nthe chip. It exists to provide delay path matching to get 0 propagation delay.G2\nFBOUT_NC# OutputComplementary half of differential feedback output. This pin should NOT be connected to \nanything outside the chip. It exists to provide delay path matching to get 0 propagation delay.F2\nNC — No connection. A7\nNC — No connection. B3\nNC — No connection. B4\nNC — No connection. B6\nNC — No connection. C2\nNC — No connection. D2\nNC — No connection. D11\nNC — No connection. E2\nNC — No connection. E12Table 2.  Pin Descriptions for 9ZXL1951D  (Cont.)\nName Type Description Pin Number\n10 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nNC — No connection. F1\nNC — No connection. F11\nNC — No connection. J2\nNC — No connection. K2\nNC — No connection. L3\nNC — No connection. L6\nNC — No connection. L7\nNC — No connection. L9\nNC — No connection. M6\nSMBCLK Input Clock pin of SMBUS circuitry. L5\nSMBDAT I/O Data pin of SMBUS circuitry. L4\nVDDA3.3 Power 3.3V power for the PLL core. B5\nVDDO3.3 Power Power supply for outputs. Nominally 3.3V. B2\nVDDO3.3 Power Power supply for outputs. Nominally 3.3V. B11\nVDDO3.3 Power Power supply for outputs. Nominally 3.3V. L2\nVDDO3.3 Power Power supply for outputs. Nominally 3.3V. L11\nVDDR3.3 PowerPower supply for differential input clock (receiver). This VDD should be treated as an analog \npower rail and filtered appropriately. Nominally 3.3V.H2\nvSADR0_tri InputSMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if \npresent, to decode SMBus Addresses. It has an internal pull-down resistor. See the SMBus \nAddressing  table.B7\nvSADR1_tri InputSMBus address bit. This is a tri-level input that works in conjunction with other SADR pins, if \npresent, to decode SMBus Addresses. It has an internal pull-down resistor. See the SMBus \nAddressing  table.B8Table 2.  Pin Descriptions for 9ZXL1951D  (Cont.)\nName Type Description Pin Number\n11 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nAbsolute Maximum Ratings\nStresses above the ratings listed below can cause permanent damage to the 9ZXL15x0D/9ZXL19x0D/9ZXL1951D . These ratings, which \nare standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any \nother conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum \nrating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended \noperating temperature range.\n1 Guaranteed by design and characterization, not 100% tested in production.\n2 Operation under these conditions is neither implied nor guaranteed.\n3 Not to exceed 3.9V.\nThermal CharacteristicsTable 3.  Absolute Maximum Ratings\nParameter Symbol Conditions Minimum Typical Maximum Units Notes\nSupply Voltage VDDx 3.9 V 1,2\nInput Low Voltage VIL GND - 0.5 V 1\nInput High Voltage VIH Except for SMBus interface. VDD + 0.5 V 1,3\nInput High Voltage, SMBus VIHSMB SMBus clock and data pins. 3.9 V 1\nStorage Temperature Ts -65 150 °C 1\nJunction Temperature Tj 125 °C 1\nInput ESD Protection ESD prot Human Body Model. 2500 V 1\nTable 4.  Thermal Characteristics\nParameter Symbol Conditions Package Typical Values Units Notes\n9ZXL19x0 \nThermal \nResistanceθJC Junction to case.\nNLG7219 °C/W 1\nθJb Junction to base. 0.5 °C/W 1\nθJA0 Junction to air, still air. 30 °C/W 1\nθJA1 Junction to air, 1 m/s air flow. 23 °C/W 1\nθJA3 Junction to air, 3 m/s air flow. 20 °C/W 1\nθJA5 Junction to air, 5 m/s air flow. 19 °C/W 1\n9ZXL15x0 \nThermal \nResistanceθJC Junction to case.\nNLG6414 °C/W 1\nθJb Junction to base. 1 °C/W 1\nθJA0 Junction to air, still air. 28 °C/W 1\nθJA1 Junction to air, 1 m/s air flow. 21 °C/W 1\nθJA3 Junction to air, 3 m/s air flow. 19 °C/W 1\nθJA5 Junction to air, 5 m/s air flow. 18 °C/W 1\n12 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n1 EPAD soldered to board.\nElectrical Characteristics\nTAMB = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads  for loading conditions. \n1 Guaranteed by design and characterization, not 100% tested in production.\n2 Control input must be monotonic from 20% to 80% of input swing.\n3 Time from deassertion until outputs are > 200mV.\n4 DIF_IN input.\n5 The differential input clock must be running for the SMBus to be active.\n1 Guaranteed by design and characterization, not 100% tested in production.\n2 Slew rate measured through ± 75mV window centered around differential zero.9ZXL1951 \nThermal \nResistanceθJC Junction to case.\nNHG8044 °C/W 1\nθJb Junction to base. 2 °C/W 1\nθJA0 Junction to air, still air. 33 °C/W 1\nθJA1 Junction to air, 1 m/s air flow. 29 °C/W 1\nθJA3 Junction to air, 3 m/s air flow. 28 °C/W 1\nθJA5 Junction to air, 5 m/s air flow. 27 °C/W 1\nTable 5.  SMBus Parameters\nParameter Symbol Conditions Minimum Typical Maximum Units Notes\nSMBus Input Low Voltage VILSMB 0.8 V\n SMBus Input High Voltage VIHSMB 2.1 VDDSMB V\nSMBus Output Low Voltage VOLSMB At IPULLUP. 0.4 V\nSMBus Sink Current IPULLUP At VOL. 4 mA\nNominal Bus Voltage VDDSMB 2.7 3.6 V 1\nSCLK/SDATA Rise Time tRSMB (Max VIL - 0.15V) to (Min VIH + 0.15V). 1000 ns 1\nSCLK/SDATA Fall Time tFSMB (Min VIH + 0.15V) to (Max VIL - 0.15V). 300 ns 1\nSMBus Operating Frequency fSMBMAX SMBus operating frequency. 400 kHz 5\nTable 6.  DIF_IN Clock Input Parameters\nParameter Symbol Conditions Minimum Typical Maximum Units Notes\nInput Crossover Voltage – DIF_IN VCROSS Crossover voltage. 150 900 mV 1\nInput Swing – DIF_IN VSWING Differential value. 300 mV 1\nInput Slew Rate – DIF_IN dv/dt Measured differentially. 0.4 8 V/ns 1,2\nInput Leakage Current IIN VIN = VDD , VIN = GND. -5 5 μA\nInput Duty Cycle dtin Measurement from differential waveform. 45 55 % 1\nInput Jitter – Cycle to Cycle JDIFIn Differential measurement. 0 125 ps 1Table 4.  Thermal Characteristics  (Cont.)\nParameter Symbol Conditions Package Typical Values Units Notes\n13 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n1 Guaranteed by design and characterization, not 100% tested in production.\n2 Control input must be monotonic from 20% to 80% of input swing.\n3 Time from deassertion until outputs are > 200mV.\n4 DIF_IN input.\n5 Not present on 9ZXL1951D.\n6 9ZXL15x0 and 9ZXL19x0 only.Table 7.  Input/Supply/Common Parameters\nParameter Symbol Conditions Minimum Typical Maximum Units Notes\nSupply Voltage VDDx Supply voltage for core and analog. 3.135 3.3 3.465 V\nOutput Supply Voltage VDDIO Supply voltage for DIF outputs, if present. 0.95 1.05 3.465 V 5\nAmbient Operating \nTemperatureTAMB Industrial range (TIND). -40 25 85 °C\nInput High Voltage VIH Single-ended inputs, except SMBus, tri-level inputs. 2 VDD + 0.3 V\nInput Low Voltage VIL Single-ended inputs, except SMBus, tri-level inputs. GND - 0.3 0.8 V\nInput High Voltage VIH Tri-level inputs. 2.2 VDD + 0.3 V\nInput Mid Voltage VIM Tri-level inputs. 1.2 VDD/2 1.8 V\nInput Low Voltage VIL Tri-level inputs. GND - 0.3 0.8 V\nInput CurrentIIN Single-ended inputs, VIN = GND, VIN = VDD. -5 5 μA\nIINPSingle-ended inputs.\nVIN = 0 V; inputs with internal pull-up resistors.\nVIN = VDD; inputs with internal pull-down resistors.-50 50 μA\nInput FrequencyFibyp VDD = 3.3 V, Bypass Mode. 1 400 MHz\nFipll VDD = 3.3 V, 100MHz PLL Mode. 98.5 100.00 102.5 MHz\nFipll VDD = 3.3 V, 133.33MHz PLL Mode. 132 133.33 135 MHz 6\nppm Error Contribution ppm ppm error contributed to input clock. 0 ppm\nPin Inductance Lpin 7 nH 1\nCapacitanceCIN Logic inputs, except DIF_IN. 1.5 5 pF 1\nCINDIF_IN DIF_IN differential clock inputs. 1.5 2.7 pF 1,4\nCOUT Output pin capacitance. 6 pF 1\nClk Stabilization TSTABFrom VDD power-up and after input clock stabilization \nor deassertion of PD# to 1st clock.1 1.8 ms 1,2\nInput SS Modulation \nFrequency PCIefMODINPCIeAllowable frequency for PCIe applications (Triangular \nmodulation).30 33 kHz\nOE# Latency tLATOE#DIF start after OE# assertion.\nDIF stop after OE# deassertion.4 5 10 clocks 1,2,3\nTdrive_PD# tDRVPD DIF output enable after PD# deassertion. 300 μs 1,3\nTfall tF Fall time of control inputs. 5 ns 2\nTrise tR Rise time of control inputs. 5 ns 2\n14 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n1 In Bypass Mode (PLL of) IDDVDDA/R  is 12mA.\n1 In Bypass Mode (PLL of) IDDVDDA/R  is 12mA.\n1 In Bypass Mode (PLL of) IDDVDDA/R  is 12mA.Table 8.  Current Consumption – 9ZXL1951D\nParameter Symbol Conditions Minimum Typical Maximum Units Notes\nOperating Supply \nCurrentIDDVDDA/R PLL Mode, all outputs 100MHz, CL = 2pF; Zo = 85Ω. 45 55 mA 1\nIDDVDD All outputs 100MHz, CL = 2pF; Zo = 85Ω. 171 200 mA\nPower Down CurrentIDDVDDPD All differential pairs low-low. 1 2 mA\nIDDVDDA/RPD All differential pairs low-low. 4 6 mA\nTable 9.  Current Consumption – 9ZXL19x0D\nParameter Symbol Conditions Minimum Typical Maximum Units Notes\nOperating Supply \nCurrentIDDA+RVDDA + VDDR pins, all outputs at 100MHz, \nCL = 2pF; Zo = 85Ω.54 65 mA 1\nIDDOVDDIO pins, all outputs at 100MHz, \nCL = 2pF; Zo = 85Ω.136 169 mA\nIDDxAll other VDD pins, all outputs at 100MHz, \nCL = 2pF; Zo = 85Ω.28 38 mA\nPower Down CurrentIDDA+R VDDA + VDDR pins, all outputs Low/Low. 4 5 mA\nIDDO VDDIO pins, all outputs Low/Low. 0.04 0.1 mA\nIDDx All other VDD pins, all outputs Low/Low. 0.4 1 mA\nTable 10.  Current Consumption – 9ZXL15x0D\nParameter Symbol Conditions Minimum Typical Maximum Units Notes\nOperating Supply \nCurrentIDDA+RVDDA + VDDR pins, all outputs at 100MHz, \nCL = 2pF; Zo = 85Ω.54 65 mA 1\nIDDOVDDIO pins, all outputs at 100MHz, \nCL = 2pF; Zo = 85Ω.77 92 mA\nIDDxAll other VDD pins, all outputs at 100MHz, \nCL = 2pF; Zo = 85Ω.27 34 mA\nPower Down \nCurrentIDDA+R VDDA + VDDR pins, all outputs Low/Low. 4 5 mA\nIDDO VDDIO pins, all outputs Low/Low. 0.04 0.1 mA\nIDDx All other VDD pins, all outputs Low/Low. 0.46 0.6 mA\n15 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n1 Measured into fixed 2pF load cap. Input to output skew is measured at the first output edge following the corresponding input.\n2 Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.\n3 All Bypass Mode input-to-output specs refer to the timing between an input edge and the specific output edge created by it.\n4 This parameter is deterministic for a given device.\n5 Measured with scope averaging on to find mean value.\n6 “t” is the period of the input clock.\n6 Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking. \n7 Guaranteed by design and characterization, not 100% tested in production.\n8 Measured at 3db down or half power point.\n9 Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in Bypass Mode.\n10 Measured from differential waveform.Table 11.  Skew and Differential Jitter Parameters\nTAMB = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads  for loading conditions.\nParameter Symbol Conditions Minimum Typical Maximum Units Notes\nCLK_IN, DIF[x:0] tSPO_PLLInput-to-output skew in PLL Mode at 100MHz, \nnominal temperature and voltage.-100 -21.3 100 ps1,2,4,5,\n8\nCLK_IN, DIF[x:0] tPD_BYPInput-to-output skew in Bypass Mode at 100MHz, \nnominal temperature and voltage.2.2 2.7 3.5 ns1,2,3,5,\n7\nCLK_IN, DIF[x:0] tDSPO_PLLInput-to-output skew variation in PLL Mode at \n100MHz, across voltage and temperature.-50 0 50 ps1,2,3,5,\n7\nCLK_IN, DIF[x:0] tDSPO_BYPInput-to-output skew variation in Bypass Mode at \n100MHz, across voltage and temperature.\nTAMB = -0°C to +70°C.-250 250 ps1,2,3,5,\n7\nInput-to-output skew variation in Bypass Mode at \n100MHz, across voltage and temperature,\nTAMB = -40°C to +85°C.-350 350 ps1,2,3,5,\n7\nCLK_IN, DIF[x:0] tDTERandom differential tracking error between two 9ZX \ndevices in High BW Mode.3 5ps \n(RMS)1,2,3,5,\n7\nCLK_IN, DIF[x:0] tDSSTERandom differential spread spectrum tracking error \nbetween two 9ZX devices in High BW Mode.23 50 ps 1,2,3,5,\n7\nDIF[x:0] tSKEW_ALLOutput-to-output skew across all outputs, common to \nPLL and Bypass Mode, at 100MHz.50 ps 1,2,3,7\nPLL Jitter Peaking jpeak-hibw LOBW#_BYPASS_HIBW = 1. 0 1.3 2.5 dB 6,7\nPLL Jitter Peaking jpeak-lobw LOBW#_BYPASS_HIBW = 0. 0 1.3 2 dB 6,7\nPLL Bandwidth pllHIBW LOBW#_BYPASS_HIBW = 1. 2 2.6 4 MHz 7,8\nPLL Bandwidth pllLOBW LOBW#_BYPASS_HIBW = 0. 0.7 1.0 1.4 MHz 7,8\nDuty Cycle tDC Measured differentially, PLL Mode. 45 50.3 55 % 1\nDuty Cycle Distortion tDCD Measured differentially, Bypass Mode at 100MHz. -1 0 1 % 1,9\nJitter, Cycle to Cycle tjcyc-cycPLL Mode. 14 50 ps 1,10\nAdditive jitter in Bypass Mode. 0.1 5 ps 1,10\n16 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n1 Guaranteed by design and characterization, not 100% tested in production.\n2 Measured from differential waveform.\n3 Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a ±150mV window around differential 0V.\n4 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a ±75mV window centered on the average \ncross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use \nfor the edge rate calculations.\n5 Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock \nrising and Clock# falling).\n6 The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. \nThe intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.\n7 At default SMBus settings.\n8 Includes previously separate values of +300mV overshoot and -300mV of undershoot.Table 12.  LP-HCSL Outputs\nTAMB = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads  for loading conditions.\nParameter Symbol Conditions Minimum Typical MaximumSpecification \nLimit Units Notes\nSlew Rate dV/dt Scope averaging on. 2 2.6 4 1–4 V/ns 1,2,3\nSlew Rate Matching ΔdV/dt Single-ended measurement. 7.1 20 20 % 1,4,7\nMaximum Voltage Vmax Measurement on single-ended \nsignal using absolute value \n(scope averaging off).700 778 900 660–1150\nmV7,8\nMinimum Voltage Vmin -125 -21 50 -300–150 7,8\nCrossing Voltage (abs) Vcross_abs Scope averaging off. 250 389 550 250–550 mV 1,5,7\nCrossing Voltage (var) Δ-Vcross Scope averaging off. 24 75 140 mV 1,6,7\nTable 13.  PCIe Phase Jitter Parameters\nTAMB = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads  for loading conditions.\nParameter Symbol Conditions Minimum Typical Maximum Limits Units Notes\nPCIe Phase Jitter, Low \nBandwidth ZDB Mode\n(Common Clocked \nArchitecture)tjphPCIeG1-CC PCIe Gen 1 (2.5 GT/s) 2.6 6.8 86 ps (p-p) 1,2\ntjphPCIeG2-CCPCIe Gen 2 Hi Band (5.0 GT/s) 0.09 0.16 3 ps (RMS) 1,2\nPCIe Gen 2 Lo Band (5.0 GT/s) 0.08 0.12 3.1 ps (RMS) 1,2\ntjphPCIeG3-CC PCIe Gen 3 (8.0 GT/s) 0.05 0.07 1 ps (RMS) 1,2\ntjphPCIeG4-CC PCIe Gen 4 (16.0 GT/s) 0.05 0.07 0.5 ps (RMS) 1,2,3,4\ntjphPCIeG5-CC PCIe Gen 5 (32.0 GT/s) 0.018 0.022 0.15 ps (RMS) 1,2,3,5\nPCIe Phase Jitter, Low \nBandwidth ZDB Mode\n(SRIS Architecture)tjphPCIeG1-SRIS PCIe Gen 1 (2.5 GT/s) 8.71 8.73\nN/Aps (RMS) 1,2,6\ntjphPCIeG2-SRIS PCIe Gen 2 (5.0 GT/s) 0.81 0.83 ps (RMS) 1,2,6\ntjphPCIeG3-SRIS PCIe Gen 3 (8.0 GT/s) 0.329 0.335 ps (RMS) 1,2,6\ntjphPCIeG4-SRIS PCIe Gen 4 (16.0 GT/s) 0.222 0.235 ps (RMS) 1,2,6\ntjphPCIeG5-SRIS PCIe Gen 5 (32.0 GT/s) 0.084 0.091 ps (RMS) 1,2,6\n17 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n1 The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads  section \nof the data sheet for the exact measurement setup. The worst case results for each data rate are summarized in this table. Equipment noise is \nremoved from all results.\n2 Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate \nof 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for \nRTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding \nthe frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. \nFor PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83. In the case \nwhere real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.\n3 SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC \ncontent.\n4 Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.\n5 Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.\n6 The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide \nspecification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be \ntwice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by √2. An \nadditional consideration is the value for which to divide by √2. The conservative approach is to divide the ref clock jitter limit, and the case can be \nmade for dividing the channel simulation values by √2, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A \n“rule-of-thumb” SRIS limit would be either 0.5ps RMS/ √2 = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/ √2 = 0.5ps RMS \nif the clock chip is near the clock input.PCIe Phase Jitter, High \nBandwidth ZDB Mode\n(Common Clocked \nArchitecture)tjphPCIeG1-CC PCIe Gen 1 (2.5 GT/s) 5.4 6.9 86 ps (p-p) 1,2\ntjphPCIeG2-CCPCIe Gen 2 Hi Band (5.0 GT/s) 0.19 0.25 3 ps (RMS) 1,2\nPCIe Gen 2 Lo Band (5.0 GT/s) 0.09 0.13 3.1 ps (RMS) 1,2\ntjphPCIeG3-CC PCIe Gen 3 (8.0 GT/s) 0.10 0.13 1 ps (RMS) 1,2\ntjphPCIeG4-CC PCIe Gen 4 (16.0 GT/s) 0.10 0.13 0.5 ps (RMS) 1,2,3,4\ntjphPCIeG5-CC PCIe Gen 5 (32.0 GT/s) 0.032 0.042 0.15 ps (RMS) 1,2,3,5\nPCIe Phase Jitter, High \nBandwidth ZDB Mode\n(SRIS Architecture)tjphPCIeG1-SRIS PCIe Gen 1 (2.5 GT/s) 8.61 8.63\nN/Aps (RMS) 1,2,6\ntjphPCIeG2-SRIS PCIe Gen 2 (5.0 GT/s) 0.88 0.96 ps (RMS) 1,2,6\ntjphPCIeG3-SRIS PCIe Gen 3 (8.0 GT/s) 0.354 0.375 ps (RMS) 1,2,6\ntjphPCIeG4-SRIS PCIe Gen 4 (16.0 GT/s) 0.271 0.305 ps (RMS) 1,2,6\ntjphPCIeG5-SRIS PCIe Gen 5 (32.0 GT/s) 0.097 0.109 ps (RMS) 1,2,6Table 13.  PCIe Phase Jitter Parameters  (Cont.)\nTAMB = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads  for loading conditions.\nParameter Symbol Conditions Minimum Typical Maximum Limits Units Notes\n18 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n1 The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads  section \nof the data sheet for the exact measurement setup. The total Ref Clk jitter limits for each data rate are listed for convenience. The worst case results \nfor each data rate are summarized in this table. Equipment noise is removed from all results.\n2 Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate \nof 20 GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for \nRTO measurements. Alternately, jitter measurements may be used with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding \nthe frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. \nFor PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak-to-peak jitter using a multiplication factor of 8.83. In the case \nwhere real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.\n3 SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2 MHz taking care to minimize removal of any non-SSC \ncontent.\n4 Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.\n5 Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.\n6 The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide \nspecification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be \ntwice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by √2. An \nadditional consideration is the value for which to divide by √2. The conservative approach is to divide the ref clock jitter limit, and the case can be \nmade for dividing the channel simulation values by √2, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A \n“rule-of-thumb” SRIS limit would be either 0.5ps RMS/ √2 = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/ √2 = 0.5ps RMS \nif the clock chip is near the clock input.\n7 Additive jitter for RMS values is calculated by solving for “b” where b = √(c2 - a2) and “a” is rms input jitter and “c” is rms output jitter. Table 14.  Additive PCIe Phase Jitter for Fanout Buffer Mode\nTAMB = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads  for loading conditions.\nParameter Symbol Conditions Minimum Typical Maximum Limits Units Notes\nAdditive PCIe Phase Jitter, \nFanout Buffer Mode7\n(Common Clocked \nArchitecture)tjphPCIeG1-CC PCIe Gen 1 (2.5 GT/s) 1.3 1.9 86 ps (p-p) 1,2\ntjphPCIeG2-CCPCIe Gen 2 Hi Band (5.0 GT/s) 0.089 0.126 3 ps (RMS) 1,2\nPCIe Gen 2 Lo Band (5.0 GT/s) 0.023 0.034 3.1 ps (RMS) 1,2\ntjphPCIeG3-CC PCIe Gen 3 (8.0 GT/s) 0.044 0.062 1 ps (RMS) 1,2\ntjphPCIeG4-CC PCIe Gen 4 (16.0 GT/s) 0.044 0.062 0.5 ps (RMS) 1,2,3,4\ntjphPCIeG5-CC PCIe Gen 5 (32.0 GT/s) 0.017 0.024 0.15 ps (RMS) 1,2,3,5\nAdditive PCIe Phase Jitter, \nFanout Buffer Mode7\n(SRIS Architecture)tjphPCIeG1-SRIS PCIe Gen 1 (2.5 GT/s) 0.127 0.181\nN/Aps (RMS) 1,2,6\ntjphPCIeG2-SRIS PCIe Gen 2 (5.0 GT/s) 0.112 0.159 ps (RMS) 1,2,6\ntjphPCIeG3-SRIS PCIe Gen 3 (8.0 GT/s) 0.029 0.042 ps (RMS) 1,2,6\ntjphPCIeG4-SRIS PCIe Gen 4 (16.0 GT/s) 0.031 0.043 ps (RMS) 1,2,6\ntjphPCIeG5-SRIS PCIe Gen 5 (32.0 GT/s) 0.027 0.038 ps (RMS) 1,2,6\n19 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n1 Applies to all differential outputs, guaranteed by design and characterization. See Test Loads  for measurement setup details. \n2 Calculated from Intel-supplied clock jitter tool.\n3 For RMS values, additive jitter is calculated by solving for “b” where b = √(c2 - a2), “a” is rms input jitter and “c” is rms total jitter. \n4 Calculated from phase noise analyzer with Intel-specified brick-wall filter applied. This is an additive jitter specification regardless of buffer operating \nmode.\n5 The IF-UPI specification is an additive specification, regardless of the buffer operating mode. The enhanced 9ZXL devices meet this specification \nin all operating modes.\n1 Applies to all differential outputs, guaranteed by design and characterization. See Test Loads  for measurement setup details. \n2 12kHz to 20MHz brick wall filter.\n3 For RMS values, additive jitter is calculated by solving for “b” where b = √(c2 - a2), “a” is rms input jitter and “c” is rms total jitter. Table 15.  Filtered Phase Jitter Parameters – QPI/UPI, IF-UPI and DB2000Q\nTAMB = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads  for loading conditions.\nParameter Symbol Conditions Minimum Typical MaximumSpecification \nLimitsUnits Notes\nPhase Jitter, \nZDB ModetjphQPI_UPIQPI and UPI\n(100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)0.16 0.37 0.5 ps (RMS) 1,2\nQPI and UPI\n(100MHz, 8.0Gb/s, 12UI)0.10 0.15 0.3 ps (RMS) 1,2\nQPI and UPI\n(100MHz, ≤11.4Gb/s, 12UI)0.08 0.12 0.2 ps (RMS) 1,2\nAdditive  \nPhase Jitter,\nFanout ModetjphQPI_UPIQPI and UPI\n(100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)0.03 0.05\nN/Aps (RMS) 1,2,3\nQPI and UPI\n(100MHz, 8.0Gb/s, 12UI)0.03 0.05 ps (RMS) 1,2,3\nQPI and UPI\n(100MHz, ≤11.4Gb/s, 12UI)0.02 0.04 ps (RMS) 1,2,3\ntjphIF-UPIIF-UPI, Lo-BW ZDB Mode 0.10 0.13 1 ps (RMS) 1,4,5\nIF-UPI, Hi-BW ZDB Mode 0.17 0.20 1 ps (RMS) 1,4,5\nIF-UPI, Fanout Mode 0.06 0.07 1 ps (RMS) 1,4\ntjphDB2000Q DB2000Q, Fanout Mode 28 39 80 fs (RMS) 1,4,5\nTable 16.  Phase Jitter Parameters – 12kHz to 20MHz\nTAMB = over the specified operating range. Supply voltages per normal operation conditions; see Test Loads  for loading conditions.\nParameter Symbol Conditions Minimum Typical MaximumSpecification \nLimits Units Notes\n12kHz–20MHz \nAdditive  Phase Jitter,\nFanout Buffer Modetjph12k-20MFOBFanout Buffer Mode,\nSSC OFF, 100MHz98 125 N/A fs (RMS) 1,2,3\n20 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nPower Management\nNote : 9ZXL1951D is 100MHz only.\nNote : See SMBus Byte 0, bits 7 and 6 for additional information.Table 17.  Power Management\nCKPWRGD_PD# DIF_IN SMBus EN bitOE[5:12]# Pin \n(9ZXL1951D only)DIF[x]PLL State \n(in ZDB Mode)\n0 X X X Low/Low Off\n1 Running0 0 Low/Low On\n0 1 Low/Low On\n1 0 Running On\n1 1 Low/Low On\nTable 18.  Functionality at Power-Up (ZDB Mode)\n100M_133M# DIF_IN (MHz) DIF[x]\n1 100.00 DIF_IN\n0 133.33 DIF_IN\nTable 19.  PLL Operating Mode\nHIBW_BYPM_LOBW# Mode PLL\nLow  ZDB Lo BW Running\nMid Bypass Off\nHigh ZDB Hi BW Running\n21 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nTest Loads\nFigure 4.  Test Load for AC/DC Measurements\nFigure 5.  Test Load for Phase Jitter Measurements using Phase Noise AnalyzerTable 20.  Parameters for AC/DC Measurements\nClock Source Device Under Test (DUT) Rs (Ω) Differential Zo (Ω) L (cm) CL (pF) Parameters Measured\nSMA100B 9ZXLxx3x 27 External 85 25.4 2\nAC/DC parameters\nSMA100B 9ZXLxx5x Internal 85 25.4 2\nTable 21.  Parameters for Phase Jitter Measurements using Phase Noise Analyzer\nClock SourceDevice Under \nTest (DUT)Rs (Ω) Differential Zo (Ω) L (cm) CL (pF) NotesParameters \nMeasured\nSMA100B 9ZXLxx3x 27 External 85 25.4\nN/AFanout Mode\nPCIe, IF-UPI, \nDB2000Q9FGV1006 9ZXLxx3x 27 External 85 25.4 ZDB Mode\nSMA100B 9ZXLxx5x Internal 85 25.4 Fanout Mode\n9FGV1006 9ZXLxx5x Internal 85 25.4 ZDB Mode CKIN+         CK+\nDUT\n CKIN-          CK-Zo (differential)LCL\nCLTest\nPoints for High \nImpedance \nProbe               CK+   \nClock Source\n               CK-     \nPNA\nSMA \nConnectors50Coax\nCables\n0.1uFBalun CKIN+         CK+\nDUT\n CKIN-          CK-Zo (differential)               CK+\nClock Source\n                CK-L\n22 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nFigure 6.  Test Load for Phase Jitter Measurements using Oscilloscope\nTable 22.  Parameters for Phase Jitter Measurements using Oscilloscope\nClock SourceDevice Under \nTest (DUT)Rs (Ω) Differential Zo (Ω) L (cm) CL (pF) NotesParameters \nMeasured\nSMA100B 9ZXLxx3x 27 External 85 25.4\nN/AFanout Mode\nQPI/UPI9FGV1006 9ZXLxx3x 27 External 85 25.4 ZDB Mode\nSMA100B 9ZXLxx5x Internal 85 25.4 Fanout Mode\n9FGV1006 9ZXLxx5x Internal 85 25.4 ZDB ModeOscillocope\n(≥ 20GS/s)\nSMA \nConnectors50Coax\nCables\n0.1uF CKIN+         CK+\nDUT\n CKIN-          CK-Zo (differential)              CK+\nClock Source\n              CK-L\n50\n23 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nGeneral SMBus Serial Interface Information\nHow to Write\n▪Controller (host) sends a start bit\n▪Controller (host) sends the write address\n▪Renesas clock will  acknowledge\n▪Controller (host) sends the beginning byte location = N\n▪Renesas clock will  acknowledge\n▪Controller (host) sends the byte count = X\n▪Renesas clock will  acknowledge\n▪Controller (host) starts sending Byte N–Byte N+X-1\n▪Renesas clock will acknowledg e each byte one at a time\n▪Controller (host) sends a stop bitHow to Read\n▪Controller (host) will send a start bit\n▪Controller (host) sends the write address\n▪Renesas clock will acknowledge\n▪Controller (host) sends the beginning byte location = N\n▪Renesas clock will acknowledge\n▪Controller (host) will send a separate start bit\n▪Controller (host) sends the read address \n▪Renesas clock will acknowledge\n▪Renesas clock will send the data byte count = X\n▪Renesas clock sends Byte  N+X-1\n▪Renesas clock sends Byte 0–Byte X (if X(H) was written to \nByte 8)\n▪Controller (host) will need to acknowledge each byte\n▪Controller (host) will send a not acknowledge bit\n▪Controller (host) will send a stop bitIndex Block Write Operation\nController (Host) Renesas (Slave/Receiver)\nT starT bit\nSlave Address\nWR WRite\nACK\nBeginning Byte = N\nACK\nData Byte Count = X\nACK\nBeginning Byte NX ByteACK\nO\nO O\nO O\nO\nByte N + X - 1\nACK\nP stoP bitIndex Block Read Operation\nController (Host) Renesas (Slave/Receiver)\nT starT bit\nSlave Address\nWR WRite\nACK\nBeginning Byte = N\nACK\nRT Repeat starT\nSlave Address\nRD ReaD\nACK\nData Byte Count=X\nACK\nX ByteBeginning Byte N\nACK\nO\nO O\nO O\nO\nByte N + X - 1\nN Not \nP stoP bit\n24 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nTable 23.  SMBus Addressing\nSADR[1:0]_tri SMBus Address (Read/Write bit = 0)\n00 D8\n0M DA\n01 DE\nM0 C2\nMM C4\nM1 C6\n10 CA\n1M CC\n11 CE\nTable 24.  Byte 0: PLL Mode, Frequency Select and Output Enable Register 0\nByte 0 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunctionPLL Operating \nMode \nReadback 1PLL Operating \nMode \nReadback 0Output Enable\nReserved ReservedFrequency Select \nReadback\nType R R RW RW RW R \n000 = Low BW ZDB \nMode01 = Bypass \n(Fanout Buffer)Output is \nDisabled\n(Low/Low)Output is \nDisabled\n(Low/Low)Output is \nDisabled\n(Low/Low)133MHz\n1 10 = Reserved11 = High BW ZDB \nModeOutput is \nEnabledOutput is \nEnabledOutput is \nEnabled100MHz\n9ZXL19x0 \nNamePLL_Mode[1] PLL_Mode[0] DIF18_En DIF17_En DIF16_En Reserved Reserved 100M_133M#\n9ZXL19x0 \nDefaultLatch Latch 1 1 1 0 0 Latch\n9ZXL15x0 \nNamePLL_Mode[1] PLL_Mode[0] Reserved DIF14_En DIF13_En Reserved Reserved 100M_133M#\n9ZXL15x0 \nDefaultLatch Latch 0 1 1 0 0 Latch\n9ZXL1951 \nNamePLL_Mode[1] PLL_Mode[0] DIF18_En DIF17_En DIF16_En Reserved Reserved Reserved\n9ZXL1951 \nDefaultLatch Latch 1 1 1 0 0 0\n25 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nTable 25.  Byte 1: Output Control Register 1\nByte 1 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunctionOutput Enable\nType RW\n0 Disabled (Low/Low)\n1 Output Enabled or Output controlled by OE# pin (DIF[5:12] on 9ZXL1951 only)\n9ZXL19x0 \nNameDIF7_en DIF6_en DIF5_en DIF4_en DIF3_en DIF2_en DIF1_en DIF0_en\n9ZXL19x0 \nDefault1 1 1 1 1 1 1 1\n9ZXL15x0 \nNameDIF5_En Reserved DIF4_En DIF3_En DIF2_En DIF1_En DIF0_En Reserved\n9ZXL15x0 \nDefault1 0 1 1 1 1 1 0\n9ZXL1951 \nNameDIF7_En DIF6_En DIF5_En DIF4_En DIF3_En DIF2_En DIF1_En DIF0_En\n9ZXL1951 \nDefault1 1 1 1 1 1 1 0\nTable 26.  Byte 2: Output Control Register 2\nByte 2 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunctionOutput _enable\nType RW\n0 Low/Low\n1 Output Enabled or Output controlled by OE# pin (DIF[5:12] on 9ZXL1951 only)\n9ZXL19x0 \nNameDIF15_En DIF14_En DIF13_En DIF12_En DIF11_En DIF10_En DIF9_En DIF8_En\n9ZXL19x0 \nDefault1 1 1 1 1 1 1 1\n9ZXL15x0 \nNameDIF5_En Reserved DIF4_En DIF3_En DIF2_En DIF1_En DIF0_En Reserved\n9ZXL15x0 \nDefault1 0 1 1 1 1 1 0\n9ZXL1951 \nNameDIF12_En DIF11_En DIF10_En Reserved DIF9_En DIF8_En DIF7_En DIF6_En\n9ZXL1951 \nDefault1 1 1 0 1 1 1 1\n26 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nNote : Setting bit 3 to '1' allows the user to override the Latch value from pin 4 via use of bits 2 and 1. Use the values from the PLL Operating Mode \nTable. Note that Byte 0, Bits 7:6 will keep the value originally latched. A warm reset of the system will have to accomplished if the user changes \nthese bits. Table 27.  Byte 3: Output Amplitude and PLL Software Control Register\nByte 3 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunctionGlobal Differential Amplitude Control\nReservedEnable S/W control \nof PLL BWPLL Operating \nMode 1PLL Operating \nMode 0\nReservedType RW RW RW RW RW RW\n0\n0.3V–1V  100mV/step Default = 0.8V (101)Hardware Latch\nSee definition of Byte 0, bits[7:6]\n1 SMBus Control\n9ZXL19x0 \nNameamp[2] amp[1] amp[0] Reserved PLL_SW_EN PLL_Mode[1] PLL_Mode[0] Reserved\n9ZXL19x0 \nDefault1 0 1 0 0 1 1 0\n9ZXL15x0 \nNameamp[2] amp[1] amp[0] Reserved PLL_SW_EN PLL_Mode[1] PLL_Mode[0] Reserved\n9ZXL15x0 \nDefault1 0 1 0 0 1 1 0\n9ZXL1951 \nNameReserved Reserved PLL_SW_EN PLL_Mode[1] PLL_Mode[0] Reserved\n9ZXL1951 \nDefault0 0 0 0 0 1 1 0\nTable 28.  Byte 4: OE Pin Configuration Register A\nByte 4 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunctionOE12# Controls \nDIF12OE11# Controls \nDIF11OE10# Controls \nDIF10OE9# \nControls DIF9OE8# \nControls DIF8OE7# \nControls DIF7OE6# \nControls DIF6OE5# \nControls DIF5\nType RW RW RW RW RW RW RW RW\n0 OE# pin does not control the output\n1 OE# pin controls the output\n9ZXL19x0 \nNameReserved\n9ZXL19x0 \nDefault0 0 0 0 0 0 0 0\n9ZXL15x0 \nNameReserved\n9ZXL15x0 \nDefault0 0 0 0 0 0 0 0\n9ZXL1951 \nNameOE12#_CFGA OE11#_CFGA OE10#_CFGA OE09#_CFGA OE08#_CFGA OE07#_CFGA OE06#_CFGA OE05#_CFGA\n9ZXL1951 \nDefault1 1 1 1 1 1 1 1\n27 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nTable 29.  Byte 5: Revision and Vendor ID Register\nByte 5 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunctionRevision ID Vendor ID\nType R R R R R R R R\n0\nRevision ID IDT/Renesas = 0001\n1\nName RID 3 RID 2 RID 1 RID 0 VID 3 VID 2 VID 1 VID 0\n9ZXL19x0 \nDefault0 1 0 0 0 0 0 1\n9ZXL15x0 \nDefault0 1 0 0 0 0 0 1\n9ZXL1951 \nDefault0 0 1 1 0 0 0 1\nTable 30.  Byte 6: Device ID Register\nByte 6 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunctionN/A\nType R R R R R R R R\n0\nDevice ID\n1\nName DevID 7 (MSB) DevID 6 DevID 5 DevID 4 DevID 3 DevID 2 DevID 1 DevID 0\n9ZXL19x0 0hC3\n9ZXL15x0 0h9B\n9ZXL1951 0hC4\nTable 31.  Byte 7: Byte Count Register\nByte 7 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunction\nReserved Reserved ReservedWriting to this register configures how many bytes will be read back on a block read.\nType RW RW RW RW RW\n0\nDefault value is 8.\n1\nName BC4 BC3 BC2 BC1 BC0\nDefault 0 0 0 0 1 0 0 0\n28 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nPackage Outline Drawings\nThe package outline drawings are appended at the end of this document and are accessible from the link below. The package information \nis the most current data available. \n9ZXL15x0D:\nwww.idt.com/document/psc/64-vfqfpn-package-outline-drawing-90-x-90-x-09-mm-body-05mm-pitch-epad-615-x-615-mm-nlg64p2\n9ZXL19x0D:\nwww.idt.com/document/psc/72-vfqfpn-package-outline-drawing-100-x-100-x-090-mm-body-epad-595-x-595-mm-050mm-pitch-nlg72p1\n9ZXL1951D:\nwww.idt.com/document/psc/nhg80-package-outline-600x600mm-body-050mm050mm-pitch-gqfn\nMarking Diagrams\n9ZXL15x0DTable 32.  Byte 8: OE Pin Configuration Register B (9ZXL1951 only)\nByte 8 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nControl \nFunctionOE12# \nControls DIF13OE11# \nControls DIF14OE10# \nControls DIF15OE9# \nControls DIF0OE8# \nControls DIF1OE7# \nControls DIF2OE6# \nControls DIF3OE5# \nControls DIF4\nType RW RW RW RW RW RW RW RW\n0 OE# pin does not control the output\n1 OE# pin controls the output\n9ZXL1951 \nNameOE12#_CFGB OE11#_CFGB OE10#_CFGB OE09#_CFGB OE08#_CFGB OE07#_CFGB OE06#_CFGB OE05#_CFGB\n9ZXL1951 \nDefault0 0 0 0 0 0 0 0\n▪Lines 1 and 2: truncated part number.\n▪Line 3: “LOT” denotes the lot number.\n▪Line 4: “COO” denotes country of origin; “YYWW” is the last two digits of the year and the \nwork week the part was assembled.\n\n29 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\n9ZXL19x0D\n9ZXL1951D\n▪Lines 1 and 2: truncated part number.\n▪Line 3: “LOT” denotes the lot number.\n▪Line 4: “COO” denotes country of origin; “YYWW” is the last two digits of the year and the \nwork week the part was assembled.\n▪Lines 1 and 2: part number.\n▪Line 3: \n•“YYWW” is the last two digits of the year and the work week the part was assembled.\n•“$” denotes the mark code.\n▪“LOT” denotes the lot number.\n\n30 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nOrdering Information\n“D” is the device revision designator (will not correlate with the datasheet revision).\n“LF” or “G” denotes Pb-free configuration, RoHS compliant.\n“T” or “8” is the orderable suffix for Tape and Reel packaging. Table 33.  Ordering Information \nNumber of \nClock OutputsOutput \nImpedanceOrderable Part Number Package Temperature Part Number Suffix and Shipping Method\n15339ZXL1530DKILF\n9 × 9 × 0.5 mm\n64-VFQFPN-40°C to \n+85°C\nNone = Trays\n“T” or “8” = Tape and Reel, Pin 1 Orientation: \nEIA-481C\n(see Table 34 for more details)9ZXL1530DKILFT\n859ZXL1550DKILF\n9ZXL1550DKILFT\n19339ZXL1930DKILF\n10 × 10 × 0.5 \nmm \n72-VFQFPN-40°C to \n+85°C9ZXL1930DKILFT\n859ZXL1950DKILF\n9ZXL1950DKILFT\n19 859ZXL1951DNHGI 6 x 6 × 0.5 mm\n80-GQFN-40°C to \n+85°C 9ZXL1951DNHGI8\nTable 34.  Pin 1 Orientation in Tape and Reel Packaging\nPart Number Suffix Pin 1 Orientation Illustration\nT or 8 Quadrant 1 (EIA-481-C)\nUSER DIRECTION OF FEEDCorrect Pin 1 ORIENTATION CARRIER TAPE TOPSIDE\n(Round Sprocket Holes)\n31 ©2020  Renesas Electronics Corporation August 25, 20209ZXL15x0D/9ZXL19x0D/9ZXL1951D  Datasheet\nRevision History\nRevision Date Description of Change\nAugust 25, 2020 Updated PCIe Gen5 CC, DB2000Q, and QPI/UPI specifications in Key Specifications  section on front page.\nOctober 30, 2019 Updated default values of Byte 3, bits 1 and 2.\nOctober 22, 2019 Combined 9ZXL1530D_1550D, 9ZXL1930D_1950D, and 9ZXL1951D datasheets into one single document.\nFebruary 14, 2019 Last revision date of the 9ZXL1530D_1550D datasheet.\nApril 24, 2019 Last revision date of the 9ZXL1930D_1950D datasheet.\nFebruary 26, 2019 Last revision date of the 9ZXL1951D datasheet.\nTOP VIEW BOTTOM VIEW2X0.50\n0.15 C0.15 C\nSIDE VIEW64X0.10 C\n0.08 CSeating Plane11617 32\n33\n46\n47 64\n0.10 CAB\n0.05 C\nNOTES:\n1. JEDEC compatible.\n2. All dimensions are in mm and angles are in degrees.\n3. Use ±0.05 mm for the non-toleranced dimensions.\n4.Numbers in (  ) are for references only.9.00A\n9.00BIndex Area\n(PCB Top View, NSMD Design)RECOMMENDED LAND PATTERN2XC0.35\nPin1 ID\n0.40 ±0.10\n0.24 ±0.06\n0.20 Ref\nC\n0.00 ~ 0.050.90 ±0.10\n9.30\n8.20\n0.500.25 0.55\n9.30 8.200.25\n0.50\n0.55C0.3564X\n64X1.025 Ref6.25\n6.00\n6.25\n6.00C0.114\n6.15\n6.15C0.114Package Outline\n© Renesas Electronics Corporation\nPackage Outline Drawing\nPackage Code: NLG64P2\n64-VFQFPN 9.0 x 9.0 x 0.9 mm Body, 0.50mm Pitch\nPSC-4147-02, Revision: 03, Date Created: Jun 23, 2022\n10.00 ±0.15\n10.00 ±0.15Pin 1 ID\nSIDE VIEW172 55\n54\n19 36180.35\n0.400.50\nBOTTOM  VIEWTOP  VIEW0.255.95 ±0.15\n5.95 ±0.1537\nSeating Plane 0.08 C0.90 ±0.10\nC\n(0.20)\n0.05  Max\n(PCB Top View, NSMD Design)RECOMMENDED LAND PATTERNNOTES:\n1. JEDEC compatible.\n2. All dimensions are in mm and angles are in degrees.\n3. Use ±0.05 mm for the non-toleranced dimensions.\n4. Numbers in (  ) are for references only.(1.65)\nPackage Outline \n172 55\n54\n19 36180.35\n3710.309.2010.30\n0.25 0.50\n5.95\n5.959.20\n© Renesas Electronics Corporation\nPackage Outline Drawing\nPackage Code:NLG72P1\n72-VFQFPN 10.0 x 10.0 x 0.90 mm Body, 0.50 mm Pitch\nPSC-4208-01, Revision: 04, Date Created: Jul 25, 2023\n© 202\x16 Renesas Electronics Corporation. All rights reserved.IMPORTANT NOTICE AND DISCLAIMER\nRENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL \nSPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DES IGN RESOURCES (INCLUDING \nREFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOO LS, SAFETY INFORMATION, AND \nOTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLEC TUAL PROPERTY RIGHTS.\nThese resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible \nfor (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) \nensuring your application meets applicable standards, and any o ther safety, security, or other requirements. These \nresources are subject to change without notice. Renesas grants you permission to use these resources only for \ndevelopment of an application that uses Renesas products. Other  reproduction or use of these resources is strictly \nprohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. \nRenesas disclaims responsibility for, and you will fully indemn ify Renesas and its representatives against, any claims, \ndamages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject  \nto Renesas' Terms and Conditions of Sale or other applicable te rms agreed to in writing. No use o any Renesas resources \nexpands or otherwise alters any applicable warranties or warran ty disclaimers for these products.\n('LVFODLPHU\x03 Rev.1.0 Mar 2020)\nCorporate Headquarters Contact Information\nTOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most \nKoto-ku, Tokyo 135-0061, Japan up-to-date version of a document , or your nearest sales\nwww.renesas.com office, please visit:www.renesas.com/contact/\nTrademarks\nRenesas and the Renesas logo are trademarks of Renesas \nElectronics Corporation. All trademarks and registeredtrademarks are the property of their respective owners.\n"}]
!==============================================================================!
### Component Summary: 9ZXL1550DKILF

**Manufacturer:** Renesas Electronics America Inc.

**Description:**
The 9ZXL1550DKILF is a member of the 9ZXL15x0D family, which consists of second-generation enhanced performance buffers designed for PCIe and CPU applications. This device functions as both a fanout buffer (FOB) and a zero-delay buffer (ZDB), supporting PCIe Gen1 to Gen5 and meeting stringent jitter specifications for high-speed data transmission.

**Key Specifications:**
- **Voltage Ratings:**
  - Supply Voltage (VDDx): 3.135V to 3.465V
  - Output Supply Voltage (VDDIO): 0.95V to 3.465V

- **Current Ratings:**
  - Operating Supply Current: 171 mA (typical) at 100MHz
  - Power Down Current: 1-2 mA (typical)

- **Power Consumption:**
  - VDDIO pins: 77-92 mA (typical) at 100MHz
  - VDD pins: 27-34 mA (typical) at 100MHz

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - 64-VFQFPN (9 x 9 mm)

- **Special Features:**
  - 15 Low-power HCSL (LP-HCSL) output pairs
  - 9 selectable SMBus addresses
  - Selectable PLL bandwidths to minimize jitter peaking
  - Hardware/SMBus control for mode changes without power cycling
  - Spread spectrum compatibility
  - Supports PCIe CLKREQ# functionality

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

**Typical Applications:**
- **Servers:** Enhancing clock distribution for high-speed data processing.
- **nVME Storage:** Providing reliable clock signals for data integrity in storage solutions.
- **Networking:** Supporting high-speed communication protocols in networking equipment.
- **Accelerators:** Facilitating efficient data transfer in computational accelerators.
- **Industrial Applications:** Ensuring robust performance in industrial control systems.

### Conclusion
The 9ZXL1550DKILF is a versatile clock buffer designed for high-performance applications requiring precise timing and low jitter. Its ability to operate across a wide temperature range and its compatibility with various high-speed protocols make it suitable for modern computing and networking environments.