---
hidden: true
title: "165 MRCS Verilog test"
weight: 166
---

## 165 : MRCS Verilog test

* Author: Steven Bos
* Description: Testing various auto-generated verilog for various sync and async logic gates
* [GitHub repository](https://github.com/aiunderstand/tt02-mrcs-verilog-test)
* [Most recent GDS build](https://github.com/aiunderstand/tt02-mrcs-verilog-test/actions/runs/3615910707)
* HDL project
* [Extra docs](https://github.com/aiunderstand/tt02-mrcs-verilog-test)
* Clock: 0 Hz
* External hardware: none



### How it works

This Project contains various latches and one edge detector. 

A larger description will follow.


### How to test

A complete description to test will follow.

There are 5 components to test.


### IO

| # | Input        | Output       |
|---|--------------|--------------|
| 0 | clock  | none |
| 1 | none  | none |
| 2 | none  | none |
| 3 | none  | none |
| 4 | none  | none |
| 5 | none  | none |
| 6 | none  | none |
| 7 | none  | none |
