Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sat Sep 27 11:43:43 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1092)
6. checking no_output_delay (814)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1092)
---------------------------------
 There are 1092 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (814)
---------------------------------
 There are 814 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.186        0.000                      0                24779        0.055        0.000                      0                24779        4.238        0.000                       0                 12465  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.186        0.000                      0                24779        0.055        0.000                      0                24779        4.238        0.000                       0                 12465  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 3.519ns (51.682%)  route 3.290ns (48.318%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.818 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.034     6.852    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[23]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 3.491ns (51.271%)  route 3.318ns (48.729%))
  Logic Levels:           25  (CARRY8=20 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.712 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.742    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.820 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.032     6.852    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X48Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y78         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.798ns  (logic 3.509ns (51.619%)  route 3.289ns (48.381%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     6.808 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.033     6.841    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[21]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 3.505ns (51.583%)  route 3.290ns (48.417%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     6.804 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.034     6.838    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[22]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 3.467ns (51.326%)  route 3.288ns (48.674%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     6.766 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.032     6.798    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[20]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 3.462ns (51.275%)  route 3.290ns (48.725%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     6.761 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.034     6.795    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[19]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 3.454ns (51.224%)  route 3.289ns (48.776%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     6.753 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.033     6.786    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[17]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 3.441ns (51.123%)  route 3.290ns (48.877%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     6.740 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.034     6.774    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[18]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 3.454ns (51.446%)  route 3.260ns (48.554%))
  Logic Levels:           23  (CARRY8=18 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.723 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.034     6.757    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[15]
    SLICE_X48Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y76         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 3.426ns (51.029%)  route 3.288ns (48.971%))
  Logic Levels:           24  (CARRY8=19 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ap_clk
    SLICE_X38Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/din1_buf1_reg[0]/Q
                         net (fo=7, routed)           0.688     0.847    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/s_axis_b_tdata[0]
    SLICE_X47Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.137     0.984 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.014     0.998    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3_n_10
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     1.276 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.306    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.371 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.401    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.466 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.496    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X47Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.574 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=31, routed)          0.317     1.892    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     2.080 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.094    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.372 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.402    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.467 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.497    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.562 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.592    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.670 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.676     3.345    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.188     3.533 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.014     3.547    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X49Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.825 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.855    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.920 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.950    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.015 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.045    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y82         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.123 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.367     4.490    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q[23]
    SLICE_X49Y75         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     4.715 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.014     4.729    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/A[0]
    SLICE_X49Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.007 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.037    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.102 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.132    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.197 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.227    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_10
    SLICE_X49Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.305 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.719     6.024    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q[23]
    SLICE_X48Y75         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.224     6.248 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.013     6.261    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X48Y75         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.522 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.552    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.617 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.647    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_10
    SLICE_X48Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.725 r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.032     6.757    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[16]
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029    10.029    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X48Y77         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X48Y77         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                  3.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_1296_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/din1_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y99         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1296_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/reg_1296_reg[24]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/Q[24]
    SLICE_X44Y99         FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/din1_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/ap_clk
    SLICE_X44Y99         FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/din1_buf1_reg[24]/C
                         clock pessimism              0.000     0.042    
    SLICE_X44Y99         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/din1_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X42Y27         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[10]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq_n_120
    SLICE_X42Y27         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X42Y27         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[16]/C
                         clock pessimism              0.000     0.042    
    SLICE_X42Y27         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_enable_reg_pp0_iter22_reg_r/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_enable_reg_pp0_iter23_reg_r/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_clk
    SLICE_X36Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_enable_reg_pp0_iter22_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_enable_reg_pp0_iter22_reg_r/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_enable_reg_pp0_iter22_reg_r_n_10
    SLICE_X36Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_enable_reg_pp0_iter23_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_clk
    SLICE_X36Y99         FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_enable_reg_pp0_iter23_reg_r/C
                         clock pessimism              0.000     0.042    
    SLICE_X36Y99         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_enable_reg_pp0_iter23_reg_r
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[18]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[30]_0[18]
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[18]/C
                         clock pessimism              0.000     0.042    
    SLICE_X33Y73         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/ap_clk
    SLICE_X33Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[24]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[30]_0[24]
    SLICE_X33Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/ap_clk
    SLICE_X33Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[24]/C
                         clock pessimism              0.000     0.042    
    SLICE_X33Y75         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/ap_clk
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[27]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[30]_0[27]
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/ap_clk
    SLICE_X33Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[27]/C
                         clock pessimism              0.000     0.042    
    SLICE_X33Y74         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/ap_clk
    SLICE_X33Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[6]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[30]_0[6]
    SLICE_X33Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/ap_clk
    SLICE_X33Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[6]/C
                         clock pessimism              0.000     0.042    
    SLICE_X33Y72         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/din1_buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/dout_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fadd_32ns_32ns_32_4_full_dsp_1_U189/din0_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.112ns (64.368%)  route 0.062ns (35.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/ap_clk
    SLICE_X51Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/dout_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/dout_r_reg[22]/Q
                         net (fo=1, routed)           0.062     0.203    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fadd_32ns_32ns_32_4_full_dsp_1_U189/Q[22]
    SLICE_X51Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fadd_32ns_32ns_32_4_full_dsp_1_U189/din0_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.042     0.042    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fadd_32ns_32ns_32_4_full_dsp_1_U189/ap_clk
    SLICE_X51Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fadd_32ns_32ns_32_4_full_dsp_1_U189/din0_buf1_reg[22]/C
                         clock pessimism              0.000     0.042    
    SLICE_X51Y110        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     0.144    bd_0_i/hls_inst/inst/grp_activation_accelerator_Pipeline_silu_loop_fu_849/fadd_32ns_32ns_32_4_full_dsp_1_U189/din0_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.083ns (57.939%)  route 0.060ns (42.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X28Y39         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[47]/Q
                         net (fo=2, routed)           0.060     0.157    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[41]
    SLICE_X28Y38         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.057     0.057    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X28Y38         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X28Y38         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.038     0.095    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.084ns (58.077%)  route 0.061ns (41.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X27Y32         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[14]/Q
                         net (fo=3, routed)           0.061     0.159    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[8]
    SLICE_X28Y32         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.057     0.057    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X28Y32         SRL16E                                       r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X28Y32         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.039     0.096    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y6   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y15  bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y16  bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y12  bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y20  bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y25  bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y22  bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y24  bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y23  bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y8   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y40  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y40  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y20  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y20  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y40  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X53Y40  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y20  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y20  bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X40Y99  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U505/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           814 Endpoints
Min Delay           814 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.526ns (47.239%)  route 0.587ns (52.761%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X29Y97         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[1]/Q
                         net (fo=5, routed)           0.346     0.503    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt_reg[5][1]
    SLICE_X29Y96         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.189     0.692 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem2_WVALID_INST_0_i_1/O
                         net (fo=5, routed)           0.205     0.896    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/data_en__4
    SLICE_X29Y97         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.223     1.119 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem2_WVALID_INST_0/O
                         net (fo=0)                   0.037     1.156    m_axi_gmem2_wvalid
                                                                      r  m_axi_gmem2_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X41Y20         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[19]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[19]
                                                                      r  m_axi_gmem0_araddr[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X43Y21         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[25]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[25]
                                                                      r  m_axi_gmem0_araddr[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X41Y22         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[33]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[33]
                                                                      r  m_axi_gmem0_araddr[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X43Y21         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[35]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[35]
                                                                      r  m_axi_gmem0_araddr[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X43Y23         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[43]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[43]
                                                                      r  m_axi_gmem0_araddr[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X41Y23         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[49]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[49]
                                                                      r  m_axi_gmem0_araddr[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X40Y24         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[53]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[53]
                                                                      r  m_axi_gmem0_araddr[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X43Y25         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[59]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[59]
                                                                      r  m_axi_gmem0_araddr[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X41Y27         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[63]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[63]
                                                                      r  m_axi_gmem0_araddr[63] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X41Y20         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[16]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[16]
                                                                      r  m_axi_gmem0_araddr[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X41Y20         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[18]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[18]
                                                                      r  m_axi_gmem0_araddr[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X43Y21         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[30]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[30]
                                                                      r  m_axi_gmem0_araddr[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X43Y21         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[34]
                                                                      r  m_axi_gmem0_araddr[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X43Y23         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[40]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[40]
                                                                      r  m_axi_gmem0_araddr[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X43Y23         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[42]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[42]
                                                                      r  m_axi_gmem0_araddr[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[27]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[27]
                                                                      r  m_axi_gmem2_awaddr[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[31]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[31]
                                                                      r  m_axi_gmem2_awaddr[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X24Y36         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[32]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[32]
                                                                      r  m_axi_gmem2_awaddr[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X25Y33         FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[34]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[34]
                                                                      r  m_axi_gmem2_awaddr[34] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay         10114 Endpoints
Min Delay         10114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 4.038ns (82.040%)  route 0.884ns (17.960%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.739     3.563 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     3.709 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.438     4.147    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
    SLICE_X35Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.189     4.336 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, routed)           0.289     4.625    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
    SLICE_X33Y90         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.227     4.852 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.070     4.922    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X33Y90         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X33Y90         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 3.944ns (84.167%)  route 0.742ns (15.833%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.563 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.709 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.349     4.058    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X34Y89         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.192 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.225     4.417    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X34Y91         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.188     4.605 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.081     4.686    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 3.977ns (84.980%)  route 0.703ns (15.020%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.563 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.709 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.349     4.058    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X34Y89         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.192 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.200     4.392    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X33Y91         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221     4.613 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.067     4.680    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
    SLICE_X33Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X33Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 3.905ns (84.605%)  route 0.711ns (15.395%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.563 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.709 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.349     4.058    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X34Y89         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.192 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.180     4.372    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X34Y91         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     4.521 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=1, routed)           0.095     4.616    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]_0
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.602ns  (logic 3.908ns (84.927%)  route 0.694ns (15.073%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.563 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.709 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.349     4.058    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X34Y89         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.192 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.183     4.375    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X34Y91         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152     4.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=1, routed)           0.075     4.602    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]_0
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.586ns  (logic 3.890ns (84.825%)  route 0.696ns (15.175%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.563 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.709 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.349     4.058    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X34Y89         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.192 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.164     4.356    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X34Y91         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.490 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=1, routed)           0.096     4.586    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.586ns  (logic 3.891ns (84.847%)  route 0.695ns (15.153%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.563 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.709 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.349     4.058    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X34Y89         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.192 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.164     4.356    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X34Y91         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     4.491 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, routed)           0.095     4.586    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 3.840ns (84.608%)  route 0.699ns (15.392%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.563 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.709 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.349     4.058    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X34Y89         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.192 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.183     4.375    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X34Y91         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     4.459 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[2]_i_1/O
                         net (fo=1, routed)           0.080     4.539    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.535ns  (logic 3.838ns (84.638%)  route 0.697ns (15.362%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.563 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.709 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.349     4.058    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X34Y89         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.134     4.192 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.181     4.373    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X34Y91         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     4.455 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.080     4.535    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X34Y91         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.433ns  (logic 3.848ns (86.799%)  route 0.585ns (13.201%))
  Logic Levels:           10  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y34        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X9Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X9Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.739     3.563 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     3.563    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<19>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.146     3.709 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.432     4.141    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][12]
    SLICE_X36Y89         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.226     4.367 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[12]_i_1/O
                         net (fo=1, routed)           0.066     4.433    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[12]
    SLICE_X36Y89         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.029     0.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X36Y89         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[3]
    SLICE_X36Y43         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y43         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[5] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[5]
    SLICE_X36Y43         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X36Y43         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[5]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[0] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[0]
    SLICE_X27Y30         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y30         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[0]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[100]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[100] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[100]
    SLICE_X46Y26         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y26         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[101]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[101] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[101]
    SLICE_X46Y28         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y28         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[102]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[102] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[102]
    SLICE_X47Y27         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y27         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[103]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[103] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[103]
    SLICE_X47Y29         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y29         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[104]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[104] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[104]
    SLICE_X47Y25         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y25         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[105]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[105] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[105]
    SLICE_X46Y26         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X46Y26         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[105]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[106]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[106] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[106]
    SLICE_X47Y24         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12698, unset)        0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y24         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[106]/C





