$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 4 # A [3:0] $end
  $var wire 4 $ B [3:0] $end
  $var wire 3 % S [2:0] $end
  $var wire 1 & Cn $end
  $var wire 4 ' F [3:0] $end
  $var wire 1 ( P $end
  $var wire 1 ) G $end
  $scope module alu_74381 $end
   $var wire 4 # A [3:0] $end
   $var wire 4 $ B [3:0] $end
   $var wire 3 % S [2:0] $end
   $var wire 1 & Cn $end
   $var wire 4 ' F [3:0] $end
   $var wire 1 ( P $end
   $var wire 1 ) G $end
   $var wire 4 * P_int [3:0] $end
   $var wire 4 + G_int [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
b000 %
0&
b0000 '
0(
0)
b1111 *
b1111 +
#1
b001 %
b1111 '
1)
b0000 +
#2
b1111 $
b1110 '
0)
b1111 +
#3
b1111 #
b0000 $
b0000 '
1(
1)
b0000 *
b0000 +
#4
b1111 $
b1111 '
0(
b1111 *
#5
b0000 #
b0000 $
1&
b0000 '
#6
b1111 $
b1111 '
0)
b1111 +
#7
b1111 #
b0000 $
b0001 '
1(
1)
b0000 *
b0000 +
#8
b1111 $
b0000 '
0(
b1111 *
#9
b0000 #
b0000 $
b010 %
0&
b1111 '
#10
b1111 $
b0000 '
1(
b0000 *
#11
b1111 #
b0000 $
b1110 '
0(
0)
b1111 *
b1111 +
#12
b1111 $
b1111 '
1)
b0000 +
#13
b0000 #
b0000 $
1&
b0000 '
#14
b1111 $
b0001 '
1(
b0000 *
#15
b1111 #
b0000 $
b1111 '
0(
0)
b1111 *
b1111 +
#16
b1111 $
b0000 '
1)
b0000 +
#17
b0000 #
b0000 $
b011 %
0&
1(
b0000 *
#18
b1111 $
b1111 '
0(
b1111 *
#19
b1111 #
b0000 $
#20
b1111 $
b1110 '
0)
b1111 +
#21
b0000 #
b0000 $
b100 %
b0000 '
1(
1)
b0000 *
b0000 +
#22
b1111 $
b1111 '
#23
b1111 #
b0000 $
0(
b1111 *
#24
b1111 $
b0000 '
0)
b1111 +
#25
b0000 #
b0000 $
b101 %
1(
1)
b0000 *
b0000 +
#26
b1111 $
b1111 '
#27
b1111 #
b0000 $
#28
b1111 $
0(
b1111 *
#29
b0000 #
b0000 $
b110 %
b0000 '
0)
b1111 +
#30
b1111 $
1(
1)
b0000 *
b0000 +
#31
b1111 #
b0000 $
0(
0)
b1111 *
b1111 +
#32
b1111 $
b1111 '
1)
b0000 +
#33
b0000 #
b0000 $
b111 %
1(
b0000 *
#34
b1111 $
#35
b1111 #
b0000 $
#36
b1111 $
0(
b1111 *
