{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757516289772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757516289773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 10 20:28:09 2025 " "Processing started: Wed Sep 10 20:28:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757516289773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757516289773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_SYNC -c FIFO_SYNC " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_SYNC -c FIFO_SYNC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757516289773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757516290503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757516290503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sync_fifo.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/FIFO/sync_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757516304771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757516304771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_fifo " "Elaborating entity \"sync_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757516304816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.v(37) " "Verilog HDL assignment warning at sync_fifo.v(37): truncated value with size 32 to match size of target (4)" {  } { { "sync_fifo.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/FIFO/sync_fifo.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757516304825 "|sync_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_fifo.v(50) " "Verilog HDL assignment warning at sync_fifo.v(50): truncated value with size 32 to match size of target (4)" {  } { { "sync_fifo.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/FIFO/sync_fifo.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757516304827 "|sync_fifo"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "full sync_fifo.v(57) " "Can't resolve multiple constant drivers for net \"full\" at sync_fifo.v(57)" {  } { { "sync_fifo.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/FIFO/sync_fifo.v" 57 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757516304846 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "sync_fifo.v(13) " "Constant driver at sync_fifo.v(13)" {  } { { "sync_fifo.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/FIFO/sync_fifo.v" 13 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757516304847 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "empty sync_fifo.v(59) " "Can't resolve multiple constant drivers for net \"empty\" at sync_fifo.v(59)" {  } { { "sync_fifo.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/FIFO/sync_fifo.v" 59 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757516304847 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757516304849 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757516304924 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 10 20:28:24 2025 " "Processing ended: Wed Sep 10 20:28:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757516304924 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757516304924 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757516304924 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757516304924 ""}
