// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 51'd1;
parameter    ap_ST_fsm_state2 = 51'd2;
parameter    ap_ST_fsm_state3 = 51'd4;
parameter    ap_ST_fsm_state4 = 51'd8;
parameter    ap_ST_fsm_state5 = 51'd16;
parameter    ap_ST_fsm_state6 = 51'd32;
parameter    ap_ST_fsm_state7 = 51'd64;
parameter    ap_ST_fsm_state8 = 51'd128;
parameter    ap_ST_fsm_state9 = 51'd256;
parameter    ap_ST_fsm_state10 = 51'd512;
parameter    ap_ST_fsm_state11 = 51'd1024;
parameter    ap_ST_fsm_state12 = 51'd2048;
parameter    ap_ST_fsm_state13 = 51'd4096;
parameter    ap_ST_fsm_state14 = 51'd8192;
parameter    ap_ST_fsm_state15 = 51'd16384;
parameter    ap_ST_fsm_state16 = 51'd32768;
parameter    ap_ST_fsm_state17 = 51'd65536;
parameter    ap_ST_fsm_state18 = 51'd131072;
parameter    ap_ST_fsm_state19 = 51'd262144;
parameter    ap_ST_fsm_state20 = 51'd524288;
parameter    ap_ST_fsm_state21 = 51'd1048576;
parameter    ap_ST_fsm_state22 = 51'd2097152;
parameter    ap_ST_fsm_state23 = 51'd4194304;
parameter    ap_ST_fsm_state24 = 51'd8388608;
parameter    ap_ST_fsm_state25 = 51'd16777216;
parameter    ap_ST_fsm_state26 = 51'd33554432;
parameter    ap_ST_fsm_state27 = 51'd67108864;
parameter    ap_ST_fsm_state28 = 51'd134217728;
parameter    ap_ST_fsm_state29 = 51'd268435456;
parameter    ap_ST_fsm_state30 = 51'd536870912;
parameter    ap_ST_fsm_state31 = 51'd1073741824;
parameter    ap_ST_fsm_state32 = 51'd2147483648;
parameter    ap_ST_fsm_state33 = 51'd4294967296;
parameter    ap_ST_fsm_state34 = 51'd8589934592;
parameter    ap_ST_fsm_state35 = 51'd17179869184;
parameter    ap_ST_fsm_state36 = 51'd34359738368;
parameter    ap_ST_fsm_state37 = 51'd68719476736;
parameter    ap_ST_fsm_state38 = 51'd137438953472;
parameter    ap_ST_fsm_state39 = 51'd274877906944;
parameter    ap_ST_fsm_state40 = 51'd549755813888;
parameter    ap_ST_fsm_state41 = 51'd1099511627776;
parameter    ap_ST_fsm_state42 = 51'd2199023255552;
parameter    ap_ST_fsm_state43 = 51'd4398046511104;
parameter    ap_ST_fsm_state44 = 51'd8796093022208;
parameter    ap_ST_fsm_state45 = 51'd17592186044416;
parameter    ap_ST_fsm_state46 = 51'd35184372088832;
parameter    ap_ST_fsm_state47 = 51'd70368744177664;
parameter    ap_ST_fsm_state48 = 51'd140737488355328;
parameter    ap_ST_fsm_state49 = 51'd281474976710656;
parameter    ap_ST_fsm_pp0_stage0 = 51'd562949953421312;
parameter    ap_ST_fsm_state89 = 51'd1125899906842624;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] p_src_rows_V_read;
input  [10:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
input  [10:0] p_dst_rows_V_read;
input  [10:0] p_dst_cols_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [50:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter33;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln2314_reg_1975;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter32_reg;
reg   [0:0] or_ln1494_3_reg_2072;
reg   [0:0] select_ln2350_3_reg_2068;
reg   [0:0] and_ln2403_reg_2101;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter38;
reg   [0:0] and_ln2426_reg_2105;
reg   [0:0] and_ln2426_reg_2105_pp0_iter37_reg;
reg   [10:0] p_Val2_8_reg_332;
reg   [10:0] p_Val2_8_reg_332_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state50_pp0_stage0_iter0;
wire    ap_block_state51_pp0_stage0_iter1;
wire    ap_block_state52_pp0_stage0_iter2;
wire    ap_block_state53_pp0_stage0_iter3;
wire    ap_block_state54_pp0_stage0_iter4;
wire    ap_block_state55_pp0_stage0_iter5;
wire    ap_block_state56_pp0_stage0_iter6;
wire    ap_block_state57_pp0_stage0_iter7;
wire    ap_block_state58_pp0_stage0_iter8;
wire    ap_block_state59_pp0_stage0_iter9;
wire    ap_block_state60_pp0_stage0_iter10;
wire    ap_block_state61_pp0_stage0_iter11;
wire    ap_block_state62_pp0_stage0_iter12;
wire    ap_block_state63_pp0_stage0_iter13;
wire    ap_block_state64_pp0_stage0_iter14;
wire    ap_block_state65_pp0_stage0_iter15;
wire    ap_block_state66_pp0_stage0_iter16;
wire    ap_block_state67_pp0_stage0_iter17;
wire    ap_block_state68_pp0_stage0_iter18;
wire    ap_block_state69_pp0_stage0_iter19;
wire    ap_block_state70_pp0_stage0_iter20;
wire    ap_block_state71_pp0_stage0_iter21;
wire    ap_block_state72_pp0_stage0_iter22;
wire    ap_block_state73_pp0_stage0_iter23;
wire    ap_block_state74_pp0_stage0_iter24;
wire    ap_block_state75_pp0_stage0_iter25;
wire    ap_block_state76_pp0_stage0_iter26;
wire    ap_block_state77_pp0_stage0_iter27;
wire    ap_block_state78_pp0_stage0_iter28;
wire    ap_block_state79_pp0_stage0_iter29;
wire    ap_block_state80_pp0_stage0_iter30;
wire    ap_block_state81_pp0_stage0_iter31;
wire    ap_block_state82_pp0_stage0_iter32;
reg    ap_predicate_op475_read_state83;
reg    ap_block_state83_pp0_stage0_iter33;
wire    ap_block_state84_pp0_stage0_iter34;
wire    ap_block_state85_pp0_stage0_iter35;
wire    ap_block_state86_pp0_stage0_iter36;
wire    ap_block_state87_pp0_stage0_iter37;
reg    ap_block_state88_pp0_stage0_iter38;
reg    ap_block_pp0_stage0_11001;
reg   [10:0] p_Val2_8_reg_332_pp0_iter2_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter3_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter4_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter5_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter6_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter7_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter8_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter9_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter10_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter11_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter12_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter13_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter14_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter15_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter16_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter17_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter18_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter19_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter20_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter21_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter22_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter23_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter24_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter25_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter26_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter27_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter28_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter29_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter30_reg;
reg   [10:0] p_Val2_8_reg_332_pp0_iter31_reg;
wire    ap_CS_fsm_state2;
wire  signed [31:0] row_rate_V_fu_459_p1;
reg  signed [31:0] row_rate_V_reg_1850;
wire    ap_CS_fsm_state47;
wire  signed [31:0] col_rate_V_fu_463_p1;
reg  signed [31:0] col_rate_V_reg_1857;
reg   [0:0] tmp_1_reg_1864;
reg   [30:0] lshr_ln1148_1_reg_1869;
reg   [30:0] lshr_ln1148_2_reg_1874;
reg   [0:0] tmp_10_reg_1879;
reg   [30:0] lshr_ln1148_4_reg_1884;
reg   [30:0] lshr_ln1148_5_reg_1889;
wire   [11:0] tmp_V_4_fu_675_p3;
reg   [11:0] tmp_V_4_reg_1894;
wire    ap_CS_fsm_state48;
wire   [11:0] tmp_V_5_fu_693_p3;
reg   [11:0] tmp_V_5_reg_1899;
wire   [0:0] icmp_ln1494_fu_701_p2;
reg   [0:0] icmp_ln1494_reg_1904;
wire   [0:0] icmp_ln1494_1_fu_706_p2;
reg   [0:0] icmp_ln1494_1_reg_1909;
wire  signed [31:0] sext_ln703_fu_719_p1;
reg  signed [31:0] sext_ln703_reg_1916;
wire  signed [31:0] sext_ln703_1_fu_731_p1;
reg  signed [31:0] sext_ln703_1_reg_1921;
wire  signed [15:0] sext_ln2340_fu_741_p1;
reg  signed [15:0] sext_ln2340_reg_1926;
wire  signed [15:0] sext_ln2345_fu_751_p1;
reg  signed [15:0] sext_ln2345_reg_1933;
wire   [0:0] icmp_ln2313_fu_759_p2;
wire    ap_CS_fsm_state49;
wire   [10:0] i_fu_764_p2;
reg   [10:0] i_reg_1944;
wire   [31:0] zext_ln728_fu_782_p1;
reg   [31:0] zext_ln728_reg_1949;
wire  signed [10:0] add_ln2357_fu_786_p2;
reg  signed [10:0] add_ln2357_reg_1954;
wire  signed [15:0] sext_ln2357_fu_792_p1;
reg  signed [15:0] sext_ln2357_reg_1959;
wire   [0:0] icmp_ln2361_fu_796_p2;
reg   [0:0] icmp_ln2361_reg_1964;
wire   [0:0] row_wr_2_fu_802_p2;
reg   [0:0] row_wr_2_reg_1970;
wire   [0:0] icmp_ln2314_fu_812_p2;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter1_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter2_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter3_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter4_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter5_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter6_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter7_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter8_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter9_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter10_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter11_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter12_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter13_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter14_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter15_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter16_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter17_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter18_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter19_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter20_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter21_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter22_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter23_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter24_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter25_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter26_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter27_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter28_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter29_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter30_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter31_reg;
reg   [0:0] icmp_ln2314_reg_1975_pp0_iter33_reg;
wire   [10:0] j_fu_817_p2;
reg   [10:0] j_reg_1979;
reg    ap_enable_reg_pp0_iter0;
wire   [10:0] trunc_ln2322_fu_848_p1;
wire   [10:0] add_ln2323_fu_852_p2;
wire   [10:0] trunc_ln2323_fu_858_p1;
wire   [31:0] mul_ln703_fu_866_p2;
reg   [31:0] mul_ln703_reg_2004;
wire   [31:0] mul_ln703_1_fu_875_p2;
reg   [31:0] mul_ln703_1_reg_2009;
wire  signed [31:0] fy_V_fu_880_p2;
reg  signed [31:0] fy_V_reg_2014;
wire  signed [31:0] fx_V_fu_884_p2;
reg  signed [31:0] fx_V_reg_2019;
wire   [15:0] sx_2_fu_930_p3;
reg   [15:0] sx_2_reg_2024;
wire   [15:0] sy_2_fu_980_p3;
reg   [15:0] sy_2_reg_2031;
wire   [17:0] sub_ln731_fu_1004_p2;
reg   [17:0] sub_ln731_reg_2038;
reg   [17:0] sub_ln731_reg_2038_pp0_iter32_reg;
wire   [17:0] sub_ln731_1_fu_1026_p2;
reg   [17:0] sub_ln731_1_reg_2043;
reg   [17:0] sub_ln731_1_reg_2043_pp0_iter32_reg;
wire   [0:0] icmp_ln1494_2_fu_1067_p2;
reg   [0:0] icmp_ln1494_2_reg_2048;
wire   [0:0] icmp_ln1494_3_fu_1093_p2;
reg   [0:0] icmp_ln1494_3_reg_2053;
wire   [0:0] icmp_ln2340_fu_1099_p2;
reg   [0:0] icmp_ln2340_reg_2058;
reg   [0:0] icmp_ln2340_reg_2058_pp0_iter33_reg;
wire   [0:0] icmp_ln2345_fu_1109_p2;
reg   [0:0] icmp_ln2345_reg_2063;
reg   [0:0] icmp_ln2345_reg_2063_pp0_iter33_reg;
wire   [0:0] select_ln2350_3_fu_1191_p3;
reg   [0:0] select_ln2350_3_reg_2068_pp0_iter33_reg;
wire   [0:0] or_ln1494_3_fu_1262_p2;
reg   [0:0] or_ln1494_3_reg_2072_pp0_iter33_reg;
wire  signed [63:0] sext_ln2401_fu_1280_p1;
reg  signed [63:0] sext_ln2401_reg_2076;
reg   [9:0] k_buf_val_val_0_0_ad_reg_2087;
wire   [0:0] icmp_ln2403_fu_1286_p2;
reg   [0:0] icmp_ln2403_reg_2093;
reg   [0:0] icmp_ln2403_reg_2093_pp0_iter33_reg;
wire   [0:0] icmp_ln2403_1_fu_1291_p2;
reg   [0:0] icmp_ln2403_1_reg_2097;
wire   [0:0] and_ln2403_fu_1296_p2;
reg   [0:0] and_ln2403_reg_2101_pp0_iter33_reg;
wire   [0:0] and_ln2426_fu_1313_p2;
reg   [0:0] and_ln2426_reg_2105_pp0_iter33_reg;
reg   [0:0] and_ln2426_reg_2105_pp0_iter34_reg;
reg   [0:0] and_ln2426_reg_2105_pp0_iter35_reg;
reg   [0:0] and_ln2426_reg_2105_pp0_iter36_reg;
wire   [19:0] p_Val2_15_fu_1346_p3;
reg   [19:0] p_Val2_15_reg_2109;
wire   [19:0] p_Val2_16_fu_1360_p3;
reg   [19:0] p_Val2_16_reg_2115;
wire   [7:0] k_buf_val_val_0_0_q0;
reg   [7:0] win_val_1_val_0_0_reg_2126;
reg   [7:0] tmp_20_reg_2131;
wire  signed [19:0] v1_V_fu_1397_p2;
reg  signed [19:0] v1_V_reg_2136;
wire  signed [19:0] p_Val2_17_fu_1402_p3;
reg  signed [19:0] p_Val2_17_reg_2141;
wire   [19:0] p_Val2_18_fu_1408_p3;
reg   [19:0] p_Val2_18_reg_2147;
reg   [19:0] p_Val2_18_reg_2147_pp0_iter35_reg;
wire  signed [27:0] sext_ln1118_fu_1438_p1;
reg  signed [27:0] sext_ln1118_reg_2152;
wire  signed [27:0] mul_ln1118_fu_1713_p2;
reg  signed [27:0] mul_ln1118_reg_2157;
wire  signed [27:0] mul_ln1118_2_fu_1719_p2;
reg  signed [27:0] mul_ln1118_2_reg_2162;
wire   [47:0] mul_ln1118_1_fu_1472_p2;
reg   [47:0] mul_ln1118_1_reg_2167;
wire   [47:0] mul_ln1118_3_fu_1481_p2;
reg   [47:0] mul_ln1118_3_reg_2172;
wire  signed [27:0] mul_ln1118_4_fu_1725_p2;
reg  signed [27:0] mul_ln1118_4_reg_2177;
wire  signed [27:0] mul_ln1118_6_fu_1730_p2;
reg  signed [27:0] mul_ln1118_6_reg_2182;
wire  signed [47:0] add_ln1192_fu_1498_p2;
reg  signed [47:0] add_ln1192_reg_2187;
wire   [47:0] mul_ln1118_5_fu_1505_p2;
reg   [47:0] mul_ln1118_5_reg_2193;
wire   [47:0] mul_ln1118_7_fu_1514_p2;
reg   [47:0] mul_ln1118_7_reg_2199;
reg   [0:0] p_Result_5_reg_2205;
wire   [7:0] p_Val2_20_fu_1588_p2;
reg   [7:0] p_Val2_20_reg_2212;
wire   [0:0] carry_1_fu_1608_p2;
reg   [0:0] carry_1_reg_2218;
wire   [0:0] Range1_all_ones_fu_1624_p2;
reg   [0:0] Range1_all_ones_reg_2224;
wire   [0:0] Range1_all_zeros_fu_1630_p2;
reg   [0:0] Range1_all_zeros_reg_2230;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_condition_pp0_exit_iter34_state84;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
wire   [9:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
reg   [9:0] k_buf_val_val_0_0_address1;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [7:0] k_buf_val_val_0_0_d1;
wire   [7:0] k_buf_val_val_0_0_q1;
wire   [9:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [9:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
reg   [10:0] p_Val2_7_reg_321;
wire    ap_CS_fsm_state89;
reg   [10:0] ap_phi_mux_p_Val2_8_phi_fu_336_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter1_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter2_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter3_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter4_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter5_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter6_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter7_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter8_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter9_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter10_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter11_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter12_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter13_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter14_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter15_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter16_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter17_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter18_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter19_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter20_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter21_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter22_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter23_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter24_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter25_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter26_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter27_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter28_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter29_dy_reg_344;
reg   [10:0] ap_phi_reg_pp0_iter30_dy_reg_344;
wire   [10:0] ap_phi_reg_pp0_iter0_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter1_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter2_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter3_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter4_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter5_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter6_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter7_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter8_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter9_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter10_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter11_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter12_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter13_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter14_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter15_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter16_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter17_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter18_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter19_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter20_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter21_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter22_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter23_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter24_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter25_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter26_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter27_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter28_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter29_dx_reg_353;
reg   [10:0] ap_phi_reg_pp0_iter30_dx_reg_353;
reg   [7:0] ap_phi_mux_win_val_val_1_0_0_2_phi_fu_365_p10;
wire   [7:0] ap_phi_reg_pp0_iter33_win_val_val_1_0_0_2_reg_362;
reg   [0:0] row_wr_1_fu_188;
wire   [0:0] row_wr_4_fu_1206_p3;
reg   [0:0] row_rd_0_fu_192;
reg   [15:0] pre_fx_0_fu_196;
wire   [15:0] select_ln1494_3_fu_1250_p3;
reg   [15:0] pre_fy_0_fu_200;
wire   [15:0] select_ln2350_1_fu_1164_p3;
reg   [15:0] x_1_fu_204;
wire  signed [15:0] select_ln2350_fu_1143_p3;
wire   [15:0] x_fu_1302_p2;
reg   [7:0] win_val_0_val_1_0_fu_208;
reg   [7:0] win_val_0_val_1_0_1_fu_212;
reg   [7:0] win_val_1_val_1_0_fu_216;
reg   [7:0] win_val_1_val_1_0_1_fu_220;
reg   [7:0] tmp_fu_224;
reg    ap_block_pp0_stage0_01001;
wire  signed [10:0] tmp_7_fu_382_p1;
wire  signed [10:0] tmp_8_fu_390_p1;
wire  signed [26:0] tmp_7_fu_382_p3;
wire   [42:0] grp_fu_402_p0;
wire  signed [10:0] tmp_5_fu_433_p1;
wire  signed [9:0] tmp_6_fu_441_p1;
wire  signed [26:0] tmp_5_fu_433_p3;
wire   [41:0] grp_fu_453_p0;
wire   [41:0] grp_fu_453_p2;
wire   [42:0] grp_fu_402_p2;
wire   [31:0] sub_ln1148_fu_475_p2;
wire   [31:0] sub_ln1148_2_fu_509_p2;
wire  signed [10:0] sext_ln2287_fu_535_p0;
wire  signed [10:0] sext_ln2288_fu_538_p0;
wire  signed [9:0] sext_ln2289_fu_541_p0;
wire  signed [9:0] sext_ln2289_1_fu_544_p0;
wire  signed [10:0] sext_ln2290_fu_547_p0;
wire   [31:0] zext_ln1148_fu_550_p1;
wire   [31:0] sub_ln1148_1_fu_553_p2;
wire   [31:0] zext_ln1148_1_fu_559_p1;
wire   [31:0] select_ln1148_fu_562_p3;
wire   [32:0] zext_ln1193_fu_569_p1;
wire   [32:0] ret_V_9_fu_573_p2;
wire   [0:0] tmp_9_fu_589_p3;
wire   [19:0] offset_row_V_fu_579_p4;
wire   [19:0] zext_ln415_fu_597_p1;
wire   [31:0] zext_ln1148_2_fu_607_p1;
wire   [31:0] sub_ln1148_3_fu_610_p2;
wire   [31:0] zext_ln1148_3_fu_616_p1;
wire   [31:0] select_ln1148_1_fu_619_p3;
wire   [32:0] zext_ln1193_1_fu_626_p1;
wire   [32:0] ret_V_10_fu_630_p2;
wire   [0:0] tmp_11_fu_646_p3;
wire   [19:0] offset_col_V_fu_636_p4;
wire   [19:0] zext_ln415_1_fu_654_p1;
wire  signed [10:0] sext_ln2289_1_fu_544_p1;
wire  signed [10:0] icmp_ln2302_fu_664_p1;
wire  signed [11:0] sext_ln2288_fu_538_p1;
wire   [0:0] icmp_ln2302_fu_664_p2;
wire  signed [11:0] sext_ln2289_fu_541_p1;
wire   [11:0] add_ln2302_fu_669_p2;
wire  signed [10:0] icmp_ln2303_fu_683_p0;
wire  signed [10:0] icmp_ln2303_fu_683_p1;
wire  signed [11:0] sext_ln2287_fu_535_p1;
wire   [0:0] icmp_ln2303_fu_683_p2;
wire  signed [11:0] sext_ln2290_fu_547_p1;
wire   [11:0] add_ln2303_fu_687_p2;
wire   [19:0] p_Val2_9_fu_601_p2;
wire   [25:0] shl_ln_fu_711_p3;
wire   [19:0] p_Val2_10_fu_658_p2;
wire   [25:0] shl_ln703_1_fu_723_p3;
wire   [11:0] sx_fu_735_p2;
wire   [10:0] sy_fu_745_p2;
wire   [11:0] zext_ln2313_fu_755_p1;
wire   [9:0] trunc_ln728_fu_770_p1;
wire   [25:0] t_V_2_fu_774_p3;
wire   [11:0] zext_ln2314_fu_808_p1;
wire   [25:0] grp_fu_823_p0;
wire   [9:0] trunc_ln728_1_fu_827_p1;
wire   [25:0] t_V_3_fu_831_p3;
wire   [25:0] grp_fu_843_p0;
wire   [10:0] grp_fu_823_p2;
wire   [10:0] grp_fu_843_p2;
wire  signed [10:0] mul_ln703_fu_866_p1;
wire  signed [10:0] mul_ln703_1_fu_875_p1;
wire   [15:0] trunc_ln851_fu_906_p1;
wire   [15:0] ret_V_fu_888_p4;
wire   [0:0] icmp_ln851_fu_910_p2;
wire   [15:0] ret_V_4_fu_916_p2;
wire   [0:0] p_Result_s_fu_898_p3;
wire   [15:0] select_ln851_fu_922_p3;
wire   [15:0] trunc_ln851_1_fu_956_p1;
wire   [15:0] ret_V_2_fu_938_p4;
wire   [0:0] icmp_ln851_1_fu_960_p2;
wire   [15:0] ret_V_5_fu_966_p2;
wire   [0:0] p_Result_1_fu_948_p3;
wire   [15:0] select_ln851_1_fu_972_p3;
wire   [1:0] trunc_ln731_1_fu_992_p1;
wire   [17:0] trunc_ln731_fu_988_p1;
wire   [17:0] shl_ln1_fu_996_p3;
wire   [1:0] trunc_ln731_3_fu_1014_p1;
wire   [17:0] trunc_ln731_2_fu_1010_p1;
wire   [17:0] shl_ln731_2_fu_1018_p3;
wire   [31:0] rhs_V_fu_1050_p3;
wire  signed [32:0] lhs_V_fu_1047_p1;
wire  signed [32:0] sext_ln728_fu_1057_p1;
wire   [32:0] ret_V_6_fu_1061_p2;
wire   [31:0] rhs_V_1_fu_1076_p3;
wire  signed [32:0] lhs_V_1_fu_1073_p1;
wire  signed [32:0] sext_ln728_1_fu_1083_p1;
wire   [32:0] ret_V_7_fu_1087_p2;
wire   [15:0] pre_fy_fu_1113_p3;
wire   [0:0] icmp_ln2350_fu_1119_p2;
wire   [0:0] and_ln1494_fu_1151_p2;
wire   [15:0] select_ln2361_fu_1136_p3;
wire   [15:0] select_ln1494_fu_1156_p3;
wire   [0:0] icmp_ln2364_fu_1130_p2;
wire   [0:0] or_ln1494_fu_1180_p2;
wire   [0:0] or_ln1494_1_fu_1186_p2;
wire   [0:0] row_wr_fu_1125_p2;
wire   [0:0] row_wr_3_fu_1199_p3;
wire   [10:0] add_ln2378_fu_1214_p2;
wire   [15:0] pre_fx_fu_1103_p3;
wire  signed [15:0] sext_ln2378_fu_1220_p1;
wire   [15:0] select_ln2350_2_fu_1172_p3;
wire   [15:0] select_ln2380_fu_1236_p3;
wire   [0:0] icmp_ln2383_fu_1230_p2;
wire   [0:0] or_ln1494_2_fu_1257_p2;
wire   [0:0] col_wr_fu_1224_p2;
wire   [0:0] col_wr_1_fu_1244_p2;
wire   [0:0] col_wr_2_fu_1268_p3;
wire   [19:0] u_V_fu_1339_p3;
wire   [19:0] v_V_fu_1353_p3;
wire  signed [19:0] u1_V_fu_1392_p2;
wire  signed [19:0] mul_ln1118_1_fu_1472_p0;
wire  signed [27:0] mul_ln1118_1_fu_1472_p1;
wire  signed [19:0] mul_ln1118_3_fu_1481_p0;
wire  signed [27:0] mul_ln1118_3_fu_1481_p1;
wire  signed [19:0] mul_ln1118_5_fu_1505_p0;
wire  signed [47:0] sext_ln1118_4_fu_1495_p1;
wire  signed [27:0] mul_ln1118_5_fu_1505_p1;
wire  signed [19:0] mul_ln1118_7_fu_1514_p0;
wire  signed [27:0] mul_ln1118_7_fu_1514_p1;
wire   [48:0] zext_ln1192_fu_1526_p1;
wire   [48:0] zext_ln1116_4_fu_1523_p1;
wire   [48:0] add_ln1192_1_fu_1529_p2;
wire  signed [48:0] sext_ln1192_fu_1520_p1;
wire   [47:0] add_ln1192_3_fu_1541_p2;
wire   [47:0] add_ln1192_4_fu_1545_p2;
wire   [48:0] add_ln1192_2_fu_1535_p2;
wire   [0:0] tmp_17_fu_1576_p3;
wire   [7:0] zext_ln415_2_fu_1584_p1;
wire   [7:0] p_Val2_19_fu_1558_p4;
wire   [0:0] tmp_18_fu_1594_p3;
wire   [0:0] p_Result_6_fu_1568_p3;
wire   [0:0] xor_ln416_fu_1602_p2;
wire   [3:0] p_Result_2_i_i_fu_1614_p4;
wire   [0:0] and_ln781_fu_1641_p2;
wire   [0:0] xor_ln781_fu_1645_p2;
wire   [0:0] deleted_zeros_fu_1636_p3;
wire   [0:0] or_ln785_fu_1656_p2;
wire   [0:0] xor_ln340_fu_1667_p2;
wire   [0:0] or_ln340_1_fu_1672_p2;
wire   [0:0] overflow_fu_1661_p2;
wire   [0:0] and_ln340_fu_1678_p2;
wire   [0:0] neg_src_fu_1651_p2;
wire   [0:0] or_ln340_fu_1684_p2;
wire   [7:0] select_ln340_fu_1690_p3;
wire   [7:0] select_ln396_fu_1697_p3;
wire   [7:0] mul_ln1118_fu_1713_p0;
wire   [7:0] mul_ln1118_2_fu_1719_p0;
wire   [7:0] mul_ln1118_4_fu_1725_p0;
wire  signed [19:0] mul_ln1118_4_fu_1725_p1;
wire   [7:0] mul_ln1118_6_fu_1730_p0;
reg    grp_fu_402_ap_start;
wire    grp_fu_402_ap_done;
reg    grp_fu_453_ap_start;
wire    grp_fu_453_ap_done;
reg    grp_fu_823_ce;
reg    grp_fu_843_ce;
reg   [50:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op437_load_state82;
reg    ap_enable_operation_437;
reg    ap_enable_state82_pp0_iter32_stage0;
reg    ap_predicate_op463_load_state83;
reg    ap_enable_operation_463;
reg    ap_enable_state83_pp0_iter33_stage0;
reg    ap_predicate_op467_store_state83;
reg    ap_enable_operation_467;
reg    ap_predicate_op439_load_state82;
reg    ap_enable_operation_439;
reg    ap_predicate_op466_load_state83;
reg    ap_enable_operation_466;
reg    ap_predicate_op469_store_state83;
reg    ap_enable_operation_469;
reg    ap_predicate_op477_store_state83;
reg    ap_enable_operation_477;
reg    ap_predicate_op462_load_state83;
reg    ap_enable_operation_462;
reg    ap_predicate_op490_load_state84;
reg    ap_enable_operation_490;
reg    ap_enable_state84_pp0_iter34_stage0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] grp_fu_843_p00;
wire   [27:0] mul_ln1118_2_fu_1719_p00;
wire   [27:0] mul_ln1118_4_fu_1725_p00;
wire   [27:0] mul_ln1118_6_fu_1730_p00;
wire   [27:0] mul_ln1118_fu_1713_p00;
reg    ap_condition_338;
reg    ap_condition_2390;
reg    ap_condition_801;
reg    ap_condition_2397;
reg    ap_condition_858;

// power-on initialization
initial begin
#0 ap_CS_fsm = 51'd1;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
end

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 801 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_address1),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(k_buf_val_val_0_0_d1),
    .q1(k_buf_val_val_0_0_q1)
);

Resize_opr_linearcud #(
    .DataWidth( 8 ),
    .AddressRange( 801 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(k_buf_val_val_0_0_q0)
);

scaleImage_sdiv_4dEe #(
    .ID( 1 ),
    .NUM_STAGE( 47 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 43 ))
scaleImage_sdiv_4dEe_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_402_ap_start),
    .done(grp_fu_402_ap_done),
    .din0(grp_fu_402_p0),
    .din1(tmp_7_fu_382_p3),
    .ce(1'b1),
    .dout(grp_fu_402_p2)
);

scaleImage_sdiv_4eOg #(
    .ID( 1 ),
    .NUM_STAGE( 46 ),
    .din0_WIDTH( 42 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 42 ))
scaleImage_sdiv_4eOg_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_453_ap_start),
    .done(grp_fu_453_ap_done),
    .din0(grp_fu_453_p0),
    .din1(tmp_5_fu_433_p3),
    .ce(1'b1),
    .dout(grp_fu_453_p2)
);

scaleImage_udiv_2fYi #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
scaleImage_udiv_2fYi_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_823_p0),
    .din1(row_rate_V_reg_1850),
    .ce(grp_fu_823_ce),
    .dout(grp_fu_823_p2)
);

scaleImage_udiv_2fYi #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
scaleImage_udiv_2fYi_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_843_p0),
    .din1(col_rate_V_reg_1857),
    .ce(grp_fu_843_ce),
    .dout(grp_fu_843_p2)
);

scaleImage_mul_mug8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
scaleImage_mul_mug8j_U21(
    .din0(mul_ln1118_fu_1713_p0),
    .din1(u1_V_fu_1392_p2),
    .dout(mul_ln1118_fu_1713_p2)
);

scaleImage_mul_mug8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
scaleImage_mul_mug8j_U22(
    .din0(mul_ln1118_2_fu_1719_p0),
    .din1(v1_V_fu_1397_p2),
    .dout(mul_ln1118_2_fu_1719_p2)
);

scaleImage_mul_mug8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
scaleImage_mul_mug8j_U23(
    .din0(mul_ln1118_4_fu_1725_p0),
    .din1(mul_ln1118_4_fu_1725_p1),
    .dout(mul_ln1118_4_fu_1725_p2)
);

scaleImage_mul_mug8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
scaleImage_mul_mug8j_U24(
    .din0(mul_ln1118_6_fu_1730_p0),
    .din1(p_Val2_17_reg_2141),
    .dout(mul_ln1118_6_fu_1730_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln2314_fu_812_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln2313_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter34_state84)) begin
                ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter33;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end else if (((icmp_ln2313_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
            ap_enable_reg_pp0_iter38 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_338)) begin
        if (((icmp_ln2314_fu_812_p2 == 1'd1) & (icmp_ln1494_reg_1904 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_dy_reg_344 <= add_ln2357_reg_1954;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dy_reg_344 <= ap_phi_reg_pp0_iter0_dy_reg_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln2314_reg_1975_pp0_iter28_reg == 1'd1) & (icmp_ln1494_1_reg_1909 == 1'd0))) begin
            ap_phi_reg_pp0_iter30_dx_reg_353 <= add_ln2323_fu_852_p2;
        end else if (((icmp_ln2314_reg_1975_pp0_iter28_reg == 1'd1) & (icmp_ln1494_1_reg_1909 == 1'd1))) begin
            ap_phi_reg_pp0_iter30_dx_reg_353 <= trunc_ln2323_fu_858_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter30_dx_reg_353 <= ap_phi_reg_pp0_iter29_dx_reg_353;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln2314_reg_1975_pp0_iter28_reg == 1'd1) & (icmp_ln1494_reg_1904 == 1'd1))) begin
            ap_phi_reg_pp0_iter30_dy_reg_344 <= trunc_ln2322_fu_848_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter30_dy_reg_344 <= ap_phi_reg_pp0_iter29_dy_reg_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        p_Val2_7_reg_321 <= i_reg_1944;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        p_Val2_7_reg_321 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_8_reg_332 <= j_reg_1979;
    end else if (((icmp_ln2313_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        p_Val2_8_reg_332 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pre_fx_0_fu_196 <= select_ln1494_3_fu_1250_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fx_0_fu_196 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pre_fy_0_fu_200 <= select_ln2350_1_fu_1164_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fy_0_fu_200 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_rd_0_fu_192 <= select_ln2350_3_fu_1191_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_rd_0_fu_192 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_wr_1_fu_188 <= row_wr_4_fu_1206_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_wr_1_fu_188 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_858)) begin
        if (((1'd1 == and_ln2403_reg_2101_pp0_iter33_reg) & (select_ln2350_3_reg_2068_pp0_iter33_reg == 1'd1))) begin
            win_val_0_val_1_0_fu_208 <= tmp_20_reg_2131;
        end else if ((1'b1 == ap_condition_2397)) begin
            win_val_0_val_1_0_fu_208 <= win_val_1_val_0_0_reg_2126;
        end else if ((select_ln2350_3_reg_2068_pp0_iter33_reg == 1'd0)) begin
            win_val_0_val_1_0_fu_208 <= k_buf_val_val_0_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1262_p2 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_204 <= x_fu_1302_p2;
    end else if (((icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (or_ln1494_3_fu_1262_p2 == 1'd0) & (ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_204 <= select_ln2350_fu_1143_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_1_fu_204 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2105_pp0_iter36_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Range1_all_ones_reg_2224 <= Range1_all_ones_fu_1624_p2;
        Range1_all_zeros_reg_2230 <= Range1_all_zeros_fu_1630_p2;
        carry_1_reg_2218 <= carry_1_fu_1608_p2;
        p_Result_5_reg_2205 <= add_ln1192_4_fu_1545_p2[32'd47];
        p_Val2_20_reg_2212 <= p_Val2_20_fu_1588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2105_pp0_iter35_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1192_reg_2187 <= add_ln1192_fu_1498_p2;
        mul_ln1118_5_reg_2193 <= mul_ln1118_5_fu_1505_p2;
        mul_ln1118_7_reg_2199 <= mul_ln1118_7_fu_1514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2313_fu_759_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        add_ln2357_reg_1954 <= add_ln2357_fu_786_p2;
        icmp_ln2361_reg_1964 <= icmp_ln2361_fu_796_p2;
        row_wr_2_reg_1970 <= row_wr_2_fu_802_p2;
        sext_ln2357_reg_1959 <= sext_ln2357_fu_792_p1;
        zext_ln728_reg_1949[25 : 16] <= zext_ln728_fu_782_p1[25 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1262_p2 == 1'd1) & (select_ln2350_3_fu_1191_p3 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln2403_reg_2101 <= and_ln2403_fu_1296_p2;
        icmp_ln2403_1_reg_2097 <= icmp_ln2403_1_fu_1291_p2;
        icmp_ln2403_reg_2093 <= icmp_ln2403_fu_1286_p2;
        k_buf_val_val_0_0_ad_reg_2087 <= sext_ln2401_fu_1280_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln2403_reg_2101_pp0_iter33_reg <= and_ln2403_reg_2101;
        and_ln2426_reg_2105_pp0_iter33_reg <= and_ln2426_reg_2105;
        and_ln2426_reg_2105_pp0_iter34_reg <= and_ln2426_reg_2105_pp0_iter33_reg;
        and_ln2426_reg_2105_pp0_iter35_reg <= and_ln2426_reg_2105_pp0_iter34_reg;
        and_ln2426_reg_2105_pp0_iter36_reg <= and_ln2426_reg_2105_pp0_iter35_reg;
        and_ln2426_reg_2105_pp0_iter37_reg <= and_ln2426_reg_2105_pp0_iter36_reg;
        icmp_ln2314_reg_1975_pp0_iter10_reg <= icmp_ln2314_reg_1975_pp0_iter9_reg;
        icmp_ln2314_reg_1975_pp0_iter11_reg <= icmp_ln2314_reg_1975_pp0_iter10_reg;
        icmp_ln2314_reg_1975_pp0_iter12_reg <= icmp_ln2314_reg_1975_pp0_iter11_reg;
        icmp_ln2314_reg_1975_pp0_iter13_reg <= icmp_ln2314_reg_1975_pp0_iter12_reg;
        icmp_ln2314_reg_1975_pp0_iter14_reg <= icmp_ln2314_reg_1975_pp0_iter13_reg;
        icmp_ln2314_reg_1975_pp0_iter15_reg <= icmp_ln2314_reg_1975_pp0_iter14_reg;
        icmp_ln2314_reg_1975_pp0_iter16_reg <= icmp_ln2314_reg_1975_pp0_iter15_reg;
        icmp_ln2314_reg_1975_pp0_iter17_reg <= icmp_ln2314_reg_1975_pp0_iter16_reg;
        icmp_ln2314_reg_1975_pp0_iter18_reg <= icmp_ln2314_reg_1975_pp0_iter17_reg;
        icmp_ln2314_reg_1975_pp0_iter19_reg <= icmp_ln2314_reg_1975_pp0_iter18_reg;
        icmp_ln2314_reg_1975_pp0_iter20_reg <= icmp_ln2314_reg_1975_pp0_iter19_reg;
        icmp_ln2314_reg_1975_pp0_iter21_reg <= icmp_ln2314_reg_1975_pp0_iter20_reg;
        icmp_ln2314_reg_1975_pp0_iter22_reg <= icmp_ln2314_reg_1975_pp0_iter21_reg;
        icmp_ln2314_reg_1975_pp0_iter23_reg <= icmp_ln2314_reg_1975_pp0_iter22_reg;
        icmp_ln2314_reg_1975_pp0_iter24_reg <= icmp_ln2314_reg_1975_pp0_iter23_reg;
        icmp_ln2314_reg_1975_pp0_iter25_reg <= icmp_ln2314_reg_1975_pp0_iter24_reg;
        icmp_ln2314_reg_1975_pp0_iter26_reg <= icmp_ln2314_reg_1975_pp0_iter25_reg;
        icmp_ln2314_reg_1975_pp0_iter27_reg <= icmp_ln2314_reg_1975_pp0_iter26_reg;
        icmp_ln2314_reg_1975_pp0_iter28_reg <= icmp_ln2314_reg_1975_pp0_iter27_reg;
        icmp_ln2314_reg_1975_pp0_iter29_reg <= icmp_ln2314_reg_1975_pp0_iter28_reg;
        icmp_ln2314_reg_1975_pp0_iter2_reg <= icmp_ln2314_reg_1975_pp0_iter1_reg;
        icmp_ln2314_reg_1975_pp0_iter30_reg <= icmp_ln2314_reg_1975_pp0_iter29_reg;
        icmp_ln2314_reg_1975_pp0_iter31_reg <= icmp_ln2314_reg_1975_pp0_iter30_reg;
        icmp_ln2314_reg_1975_pp0_iter32_reg <= icmp_ln2314_reg_1975_pp0_iter31_reg;
        icmp_ln2314_reg_1975_pp0_iter33_reg <= icmp_ln2314_reg_1975_pp0_iter32_reg;
        icmp_ln2314_reg_1975_pp0_iter3_reg <= icmp_ln2314_reg_1975_pp0_iter2_reg;
        icmp_ln2314_reg_1975_pp0_iter4_reg <= icmp_ln2314_reg_1975_pp0_iter3_reg;
        icmp_ln2314_reg_1975_pp0_iter5_reg <= icmp_ln2314_reg_1975_pp0_iter4_reg;
        icmp_ln2314_reg_1975_pp0_iter6_reg <= icmp_ln2314_reg_1975_pp0_iter5_reg;
        icmp_ln2314_reg_1975_pp0_iter7_reg <= icmp_ln2314_reg_1975_pp0_iter6_reg;
        icmp_ln2314_reg_1975_pp0_iter8_reg <= icmp_ln2314_reg_1975_pp0_iter7_reg;
        icmp_ln2314_reg_1975_pp0_iter9_reg <= icmp_ln2314_reg_1975_pp0_iter8_reg;
        icmp_ln2340_reg_2058_pp0_iter33_reg <= icmp_ln2340_reg_2058;
        icmp_ln2345_reg_2063_pp0_iter33_reg <= icmp_ln2345_reg_2063;
        icmp_ln2403_reg_2093_pp0_iter33_reg <= icmp_ln2403_reg_2093;
        or_ln1494_3_reg_2072_pp0_iter33_reg <= or_ln1494_3_reg_2072;
        p_Val2_18_reg_2147_pp0_iter35_reg[19 : 2] <= p_Val2_18_reg_2147[19 : 2];
        p_Val2_8_reg_332_pp0_iter10_reg <= p_Val2_8_reg_332_pp0_iter9_reg;
        p_Val2_8_reg_332_pp0_iter11_reg <= p_Val2_8_reg_332_pp0_iter10_reg;
        p_Val2_8_reg_332_pp0_iter12_reg <= p_Val2_8_reg_332_pp0_iter11_reg;
        p_Val2_8_reg_332_pp0_iter13_reg <= p_Val2_8_reg_332_pp0_iter12_reg;
        p_Val2_8_reg_332_pp0_iter14_reg <= p_Val2_8_reg_332_pp0_iter13_reg;
        p_Val2_8_reg_332_pp0_iter15_reg <= p_Val2_8_reg_332_pp0_iter14_reg;
        p_Val2_8_reg_332_pp0_iter16_reg <= p_Val2_8_reg_332_pp0_iter15_reg;
        p_Val2_8_reg_332_pp0_iter17_reg <= p_Val2_8_reg_332_pp0_iter16_reg;
        p_Val2_8_reg_332_pp0_iter18_reg <= p_Val2_8_reg_332_pp0_iter17_reg;
        p_Val2_8_reg_332_pp0_iter19_reg <= p_Val2_8_reg_332_pp0_iter18_reg;
        p_Val2_8_reg_332_pp0_iter20_reg <= p_Val2_8_reg_332_pp0_iter19_reg;
        p_Val2_8_reg_332_pp0_iter21_reg <= p_Val2_8_reg_332_pp0_iter20_reg;
        p_Val2_8_reg_332_pp0_iter22_reg <= p_Val2_8_reg_332_pp0_iter21_reg;
        p_Val2_8_reg_332_pp0_iter23_reg <= p_Val2_8_reg_332_pp0_iter22_reg;
        p_Val2_8_reg_332_pp0_iter24_reg <= p_Val2_8_reg_332_pp0_iter23_reg;
        p_Val2_8_reg_332_pp0_iter25_reg <= p_Val2_8_reg_332_pp0_iter24_reg;
        p_Val2_8_reg_332_pp0_iter26_reg <= p_Val2_8_reg_332_pp0_iter25_reg;
        p_Val2_8_reg_332_pp0_iter27_reg <= p_Val2_8_reg_332_pp0_iter26_reg;
        p_Val2_8_reg_332_pp0_iter28_reg <= p_Val2_8_reg_332_pp0_iter27_reg;
        p_Val2_8_reg_332_pp0_iter29_reg <= p_Val2_8_reg_332_pp0_iter28_reg;
        p_Val2_8_reg_332_pp0_iter2_reg <= p_Val2_8_reg_332_pp0_iter1_reg;
        p_Val2_8_reg_332_pp0_iter30_reg <= p_Val2_8_reg_332_pp0_iter29_reg;
        p_Val2_8_reg_332_pp0_iter31_reg <= p_Val2_8_reg_332_pp0_iter30_reg;
        p_Val2_8_reg_332_pp0_iter3_reg <= p_Val2_8_reg_332_pp0_iter2_reg;
        p_Val2_8_reg_332_pp0_iter4_reg <= p_Val2_8_reg_332_pp0_iter3_reg;
        p_Val2_8_reg_332_pp0_iter5_reg <= p_Val2_8_reg_332_pp0_iter4_reg;
        p_Val2_8_reg_332_pp0_iter6_reg <= p_Val2_8_reg_332_pp0_iter5_reg;
        p_Val2_8_reg_332_pp0_iter7_reg <= p_Val2_8_reg_332_pp0_iter6_reg;
        p_Val2_8_reg_332_pp0_iter8_reg <= p_Val2_8_reg_332_pp0_iter7_reg;
        p_Val2_8_reg_332_pp0_iter9_reg <= p_Val2_8_reg_332_pp0_iter8_reg;
        select_ln2350_3_reg_2068_pp0_iter33_reg <= select_ln2350_3_reg_2068;
        sub_ln731_1_reg_2043_pp0_iter32_reg <= sub_ln731_1_reg_2043;
        sub_ln731_reg_2038_pp0_iter32_reg <= sub_ln731_reg_2038;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln2426_reg_2105 <= and_ln2426_fu_1313_p2;
        icmp_ln1494_2_reg_2048 <= icmp_ln1494_2_fu_1067_p2;
        icmp_ln1494_3_reg_2053 <= icmp_ln1494_3_fu_1093_p2;
        icmp_ln2340_reg_2058 <= icmp_ln2340_fu_1099_p2;
        icmp_ln2345_reg_2063 <= icmp_ln2345_fu_1109_p2;
        or_ln1494_3_reg_2072 <= or_ln1494_3_fu_1262_p2;
        select_ln2350_3_reg_2068 <= select_ln2350_3_fu_1191_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_dx_reg_353 <= ap_phi_reg_pp0_iter9_dx_reg_353;
        ap_phi_reg_pp0_iter10_dy_reg_344 <= ap_phi_reg_pp0_iter9_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_dx_reg_353 <= ap_phi_reg_pp0_iter10_dx_reg_353;
        ap_phi_reg_pp0_iter11_dy_reg_344 <= ap_phi_reg_pp0_iter10_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_dx_reg_353 <= ap_phi_reg_pp0_iter11_dx_reg_353;
        ap_phi_reg_pp0_iter12_dy_reg_344 <= ap_phi_reg_pp0_iter11_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_dx_reg_353 <= ap_phi_reg_pp0_iter12_dx_reg_353;
        ap_phi_reg_pp0_iter13_dy_reg_344 <= ap_phi_reg_pp0_iter12_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_dx_reg_353 <= ap_phi_reg_pp0_iter13_dx_reg_353;
        ap_phi_reg_pp0_iter14_dy_reg_344 <= ap_phi_reg_pp0_iter13_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_dx_reg_353 <= ap_phi_reg_pp0_iter14_dx_reg_353;
        ap_phi_reg_pp0_iter15_dy_reg_344 <= ap_phi_reg_pp0_iter14_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_dx_reg_353 <= ap_phi_reg_pp0_iter15_dx_reg_353;
        ap_phi_reg_pp0_iter16_dy_reg_344 <= ap_phi_reg_pp0_iter15_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_dx_reg_353 <= ap_phi_reg_pp0_iter16_dx_reg_353;
        ap_phi_reg_pp0_iter17_dy_reg_344 <= ap_phi_reg_pp0_iter16_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_dx_reg_353 <= ap_phi_reg_pp0_iter17_dx_reg_353;
        ap_phi_reg_pp0_iter18_dy_reg_344 <= ap_phi_reg_pp0_iter17_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_dx_reg_353 <= ap_phi_reg_pp0_iter18_dx_reg_353;
        ap_phi_reg_pp0_iter19_dy_reg_344 <= ap_phi_reg_pp0_iter18_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_dx_reg_353 <= ap_phi_reg_pp0_iter0_dx_reg_353;
        j_reg_1979 <= j_fu_817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_dx_reg_353 <= ap_phi_reg_pp0_iter19_dx_reg_353;
        ap_phi_reg_pp0_iter20_dy_reg_344 <= ap_phi_reg_pp0_iter19_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_dx_reg_353 <= ap_phi_reg_pp0_iter20_dx_reg_353;
        ap_phi_reg_pp0_iter21_dy_reg_344 <= ap_phi_reg_pp0_iter20_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_dx_reg_353 <= ap_phi_reg_pp0_iter21_dx_reg_353;
        ap_phi_reg_pp0_iter22_dy_reg_344 <= ap_phi_reg_pp0_iter21_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_dx_reg_353 <= ap_phi_reg_pp0_iter22_dx_reg_353;
        ap_phi_reg_pp0_iter23_dy_reg_344 <= ap_phi_reg_pp0_iter22_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_dx_reg_353 <= ap_phi_reg_pp0_iter23_dx_reg_353;
        ap_phi_reg_pp0_iter24_dy_reg_344 <= ap_phi_reg_pp0_iter23_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_dx_reg_353 <= ap_phi_reg_pp0_iter24_dx_reg_353;
        ap_phi_reg_pp0_iter25_dy_reg_344 <= ap_phi_reg_pp0_iter24_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_dx_reg_353 <= ap_phi_reg_pp0_iter25_dx_reg_353;
        ap_phi_reg_pp0_iter26_dy_reg_344 <= ap_phi_reg_pp0_iter25_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_dx_reg_353 <= ap_phi_reg_pp0_iter26_dx_reg_353;
        ap_phi_reg_pp0_iter27_dy_reg_344 <= ap_phi_reg_pp0_iter26_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_dx_reg_353 <= ap_phi_reg_pp0_iter27_dx_reg_353;
        ap_phi_reg_pp0_iter28_dy_reg_344 <= ap_phi_reg_pp0_iter27_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter29_dx_reg_353 <= ap_phi_reg_pp0_iter28_dx_reg_353;
        ap_phi_reg_pp0_iter29_dy_reg_344 <= ap_phi_reg_pp0_iter28_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_dx_reg_353 <= ap_phi_reg_pp0_iter1_dx_reg_353;
        ap_phi_reg_pp0_iter2_dy_reg_344 <= ap_phi_reg_pp0_iter1_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_dx_reg_353 <= ap_phi_reg_pp0_iter2_dx_reg_353;
        ap_phi_reg_pp0_iter3_dy_reg_344 <= ap_phi_reg_pp0_iter2_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_dx_reg_353 <= ap_phi_reg_pp0_iter3_dx_reg_353;
        ap_phi_reg_pp0_iter4_dy_reg_344 <= ap_phi_reg_pp0_iter3_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_dx_reg_353 <= ap_phi_reg_pp0_iter4_dx_reg_353;
        ap_phi_reg_pp0_iter5_dy_reg_344 <= ap_phi_reg_pp0_iter4_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_dx_reg_353 <= ap_phi_reg_pp0_iter5_dx_reg_353;
        ap_phi_reg_pp0_iter6_dy_reg_344 <= ap_phi_reg_pp0_iter5_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_dx_reg_353 <= ap_phi_reg_pp0_iter6_dx_reg_353;
        ap_phi_reg_pp0_iter7_dy_reg_344 <= ap_phi_reg_pp0_iter6_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_dx_reg_353 <= ap_phi_reg_pp0_iter7_dx_reg_353;
        ap_phi_reg_pp0_iter8_dy_reg_344 <= ap_phi_reg_pp0_iter7_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_dx_reg_353 <= ap_phi_reg_pp0_iter8_dx_reg_353;
        ap_phi_reg_pp0_iter9_dy_reg_344 <= ap_phi_reg_pp0_iter8_dy_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        col_rate_V_reg_1857 <= col_rate_V_fu_463_p1;
        lshr_ln1148_1_reg_1869 <= {{sub_ln1148_fu_475_p2[31:1]}};
        lshr_ln1148_2_reg_1874 <= {{grp_fu_453_p2[31:1]}};
        lshr_ln1148_4_reg_1884 <= {{sub_ln1148_2_fu_509_p2[31:1]}};
        lshr_ln1148_5_reg_1889 <= {{grp_fu_402_p2[31:1]}};
        row_rate_V_reg_1850 <= row_rate_V_fu_459_p1;
        tmp_10_reg_1879 <= grp_fu_402_p2[32'd31];
        tmp_1_reg_1864 <= grp_fu_453_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter30_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fx_V_reg_2019 <= fx_V_fu_884_p2;
        fy_V_reg_2014 <= fy_V_fu_880_p2;
        sub_ln731_1_reg_2043 <= sub_ln731_1_fu_1026_p2;
        sub_ln731_reg_2038 <= sub_ln731_fu_1004_p2;
        sx_2_reg_2024 <= sx_2_fu_930_p3;
        sy_2_reg_2031 <= sy_2_fu_980_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        i_reg_1944 <= i_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        icmp_ln1494_1_reg_1909 <= icmp_ln1494_1_fu_706_p2;
        icmp_ln1494_reg_1904 <= icmp_ln1494_fu_701_p2;
        sext_ln2340_reg_1926 <= sext_ln2340_fu_741_p1;
        sext_ln2345_reg_1933 <= sext_ln2345_fu_751_p1;
        sext_ln703_1_reg_1921[31 : 6] <= sext_ln703_1_fu_731_p1[31 : 6];
        sext_ln703_reg_1916[31 : 6] <= sext_ln703_fu_719_p1[31 : 6];
        tmp_V_4_reg_1894 <= tmp_V_4_fu_675_p3;
        tmp_V_5_reg_1899 <= tmp_V_5_fu_693_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln2314_reg_1975 <= icmp_ln2314_fu_812_p2;
        icmp_ln2314_reg_1975_pp0_iter1_reg <= icmp_ln2314_reg_1975;
        p_Val2_8_reg_332_pp0_iter1_reg <= p_Val2_8_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2105_pp0_iter34_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_1_reg_2167 <= mul_ln1118_1_fu_1472_p2;
        mul_ln1118_3_reg_2172 <= mul_ln1118_3_fu_1481_p2;
        mul_ln1118_4_reg_2177 <= mul_ln1118_4_fu_1725_p2;
        mul_ln1118_6_reg_2182 <= mul_ln1118_6_fu_1730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2105_pp0_iter33_reg) & (icmp_ln2314_reg_1975_pp0_iter33_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_2_reg_2162 <= mul_ln1118_2_fu_1719_p2;
        mul_ln1118_reg_2157 <= mul_ln1118_fu_1713_p2;
        sext_ln1118_reg_2152[27 : 2] <= sext_ln1118_fu_1438_p1[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter29_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln703_1_reg_2009 <= mul_ln703_1_fu_875_p2;
        mul_ln703_reg_2004 <= mul_ln703_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_15_reg_2109[19 : 2] <= p_Val2_15_fu_1346_p3[19 : 2];
        p_Val2_16_reg_2115[19 : 2] <= p_Val2_16_fu_1360_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1975_pp0_iter33_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_17_reg_2141[19 : 2] <= p_Val2_17_fu_1402_p3[19 : 2];
        p_Val2_18_reg_2147[19 : 2] <= p_Val2_18_fu_1408_p3[19 : 2];
        v1_V_reg_2136[19 : 2] <= v1_V_fu_1397_p2[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1262_p2 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln2401_reg_2076 <= sext_ln2401_fu_1280_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op475_read_state83 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_20_reg_2131 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (1'd1 == and_ln2403_reg_2101) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_fu_224 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_reg_2072_pp0_iter33_reg == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_0_1_fu_212 <= win_val_0_val_1_0_fu_208;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_1_val_0_0_reg_2126 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_1_val_1_0_1_fu_220 <= win_val_1_val_1_0_fu_216;
        win_val_1_val_1_0_fu_216 <= ap_phi_mux_win_val_val_1_0_0_2_phi_fu_365_p10;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_condition_pp0_exit_iter34_state84 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter34_state84 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln2313_fu_759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2314_reg_1975 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_Val2_8_phi_fu_336_p4 = j_reg_1979;
    end else begin
        ap_phi_mux_p_Val2_8_phi_fu_336_p4 = p_Val2_8_reg_332;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln2403_reg_2093 == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'd0 == and_ln2403_reg_2101)) | ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2403_reg_2093 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln2403_1_reg_2097 == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'd0 == and_ln2403_reg_2101)) | ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2403_1_reg_2097 == 1'd1) & (icmp_ln2403_reg_2093 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'd0 == and_ln2403_reg_2101)) | ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (1'd1 == and_ln2403_reg_2101) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1)))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_365_p10 = k_buf_val_val_0_0_q0;
    end else if (((select_ln2350_3_reg_2068 == 1'd0) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_365_p10 = k_buf_val_val_1_0_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_365_p10 = ap_phi_reg_pp0_iter33_win_val_val_1_0_0_2_reg_362;
    end
end

always @ (*) begin
    if (((icmp_ln2313_fu_759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_402_ap_start = 1'b1;
    end else begin
        grp_fu_402_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_453_ap_start = 1'b1;
    end else begin
        grp_fu_453_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_823_ce = 1'b1;
    end else begin
        grp_fu_823_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_843_ce = 1'b1;
    end else begin
        grp_fu_843_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2403_reg_2093 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln2403_1_reg_2097 == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'd0 == and_ln2403_reg_2101)) | ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (1'd1 == and_ln2403_reg_2101) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1)))) begin
        k_buf_val_val_0_0_address1 = k_buf_val_val_0_0_ad_reg_2087;
    end else if (((select_ln2350_3_reg_2068 == 1'd0) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        k_buf_val_val_0_0_address1 = sext_ln2401_reg_2076;
    end else begin
        k_buf_val_val_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2403_reg_2093 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (icmp_ln2403_1_reg_2097 == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln2403_reg_2101)) | ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (1'd1 == and_ln2403_reg_2101) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln2350_3_reg_2068 == 1'd0) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((1'd1 == and_ln2403_reg_2101)) begin
            k_buf_val_val_0_0_d1 = p_src_data_stream_V_dout;
        end else if ((1'b1 == ap_condition_2390)) begin
            k_buf_val_val_0_0_d1 = tmp_fu_224;
        end else begin
            k_buf_val_val_0_0_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2403_reg_2093 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (icmp_ln2403_1_reg_2097 == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln2403_reg_2101)) | ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (1'd1 == and_ln2403_reg_2101) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2105_pp0_iter37_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2105_pp0_iter37_reg) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (1'd1 == and_ln2403_reg_2101) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op475_read_state83 == 1'b1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((icmp_ln2313_fu_759_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter34 == 1'b1)) & ~((ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_fu_1624_p2 = ((p_Result_2_i_i_fu_1614_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1630_p2 = ((p_Result_2_i_i_fu_1614_p4 == 4'd0) ? 1'b1 : 1'b0);

assign add_ln1192_1_fu_1529_p2 = (zext_ln1192_fu_1526_p1 + zext_ln1116_4_fu_1523_p1);

assign add_ln1192_2_fu_1535_p2 = ($signed(add_ln1192_1_fu_1529_p2) + $signed(sext_ln1192_fu_1520_p1));

assign add_ln1192_3_fu_1541_p2 = ($signed(mul_ln1118_7_reg_2199) + $signed(add_ln1192_reg_2187));

assign add_ln1192_4_fu_1545_p2 = (mul_ln1118_5_reg_2193 + add_ln1192_3_fu_1541_p2);

assign add_ln1192_fu_1498_p2 = (mul_ln1118_1_reg_2167 + mul_ln1118_3_reg_2172);

assign add_ln2302_fu_669_p2 = ($signed(12'd1) + $signed(sext_ln2288_fu_538_p1));

assign add_ln2303_fu_687_p2 = ($signed(12'd1) + $signed(sext_ln2287_fu_535_p1));

assign add_ln2323_fu_852_p2 = ($signed(p_Val2_8_reg_332_pp0_iter28_reg) + $signed(11'd2047));

assign add_ln2357_fu_786_p2 = ($signed(11'd2047) + $signed(p_Val2_7_reg_321));

assign add_ln2378_fu_1214_p2 = ($signed(11'd2047) + $signed(p_Val2_8_reg_332_pp0_iter31_reg));

assign and_ln1494_fu_1151_p2 = (icmp_ln2350_fu_1119_p2 & icmp_ln1494_reg_1904);

assign and_ln2403_fu_1296_p2 = (icmp_ln2403_fu_1286_p2 & icmp_ln2403_1_fu_1291_p2);

assign and_ln2426_fu_1313_p2 = (row_wr_4_fu_1206_p3 & col_wr_2_fu_1268_p3);

assign and_ln340_fu_1678_p2 = (or_ln785_fu_1656_p2 & or_ln340_1_fu_1672_p2);

assign and_ln781_fu_1641_p2 = (carry_1_reg_2218 & Range1_all_ones_reg_2224);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd50];

always @ (*) begin
    ap_block_pp0 = ((1'b1 == ap_block_pp0_stage0_subdone) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op475_read_state83 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b1)) | ((1'd1 == and_ln2426_reg_2105_pp0_iter37_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op475_read_state83 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b1)) | ((1'd1 == and_ln2426_reg_2105_pp0_iter37_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op475_read_state83 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b1)) | ((1'd1 == and_ln2426_reg_2105_pp0_iter37_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

assign ap_block_state50_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state83_pp0_stage0_iter33 = ((ap_predicate_op475_read_state83 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0));
end

assign ap_block_state84_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state88_pp0_stage0_iter38 = ((1'd1 == and_ln2426_reg_2105_pp0_iter37_reg) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2390 = ((icmp_ln2403_reg_2093 == 1'd1) & (icmp_ln2403_1_reg_2097 == 1'd0) & (1'd0 == and_ln2403_reg_2101));
end

always @ (*) begin
    ap_condition_2397 = ((select_ln2350_3_reg_2068_pp0_iter33_reg == 1'd1) & (1'd0 == and_ln2403_reg_2101_pp0_iter33_reg) & (icmp_ln2403_reg_2093_pp0_iter33_reg == 1'd0));
end

always @ (*) begin
    ap_condition_338 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_801 = ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1));
end

always @ (*) begin
    ap_condition_858 = ((or_ln1494_3_reg_2072_pp0_iter33_reg == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_enable_operation_437 = (ap_predicate_op437_load_state82 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_439 = (ap_predicate_op439_load_state82 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_462 = (ap_predicate_op462_load_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_463 = (ap_predicate_op463_load_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_466 = (ap_predicate_op466_load_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_467 = (ap_predicate_op467_store_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_469 = (ap_predicate_op469_store_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_477 = (ap_predicate_op477_store_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_490 = (ap_predicate_op490_load_state84 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state82_pp0_iter32_stage0 = ((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state83_pp0_iter33_stage0 = ((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state84_pp0_iter34_stage0 = ((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_dx_reg_353 = 'bx;

assign ap_phi_reg_pp0_iter0_dy_reg_344 = 'bx;

assign ap_phi_reg_pp0_iter33_win_val_val_1_0_0_2_reg_362 = 'bx;

always @ (*) begin
    ap_predicate_op437_load_state82 = ((or_ln1494_3_fu_1262_p2 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1) & (select_ln2350_3_fu_1191_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op439_load_state82 = ((or_ln1494_3_fu_1262_p2 == 1'd1) & (select_ln2350_3_fu_1191_p3 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter31_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op462_load_state83 = ((select_ln2350_3_reg_2068 == 1'd0) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op463_load_state83 = ((select_ln2350_3_reg_2068 == 1'd0) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op466_load_state83 = ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op467_store_state83 = ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op469_store_state83 = ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (icmp_ln2403_reg_2093 == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1) & (icmp_ln2403_1_reg_2097 == 1'd0) & (1'd0 == and_ln2403_reg_2101));
end

always @ (*) begin
    ap_predicate_op475_read_state83 = ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (1'd1 == and_ln2403_reg_2101) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op477_store_state83 = ((select_ln2350_3_reg_2068 == 1'd1) & (or_ln1494_3_reg_2072 == 1'd1) & (1'd1 == and_ln2403_reg_2101) & (icmp_ln2314_reg_1975_pp0_iter32_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op490_load_state84 = ((or_ln1494_3_reg_2072_pp0_iter33_reg == 1'd1) & (icmp_ln2314_reg_1975_pp0_iter33_reg == 1'd1) & (select_ln2350_3_reg_2068_pp0_iter33_reg == 1'd0));
end

assign carry_1_fu_1608_p2 = (xor_ln416_fu_1602_p2 & p_Result_6_fu_1568_p3);

assign col_rate_V_fu_463_p1 = grp_fu_402_p2[31:0];

assign col_wr_1_fu_1244_p2 = ((p_Val2_8_reg_332_pp0_iter31_reg != 11'd0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1268_p3 = ((icmp_ln1494_1_reg_1909[0:0] === 1'b1) ? col_wr_fu_1224_p2 : col_wr_1_fu_1244_p2);

assign col_wr_fu_1224_p2 = ((pre_fx_fu_1103_p3 == sext_ln2378_fu_1220_p1) ? 1'b1 : 1'b0);

assign deleted_zeros_fu_1636_p3 = ((carry_1_reg_2218[0:0] === 1'b1) ? Range1_all_ones_reg_2224 : Range1_all_zeros_reg_2230);

assign fx_V_fu_884_p2 = ($signed(mul_ln703_1_reg_2009) + $signed(sext_ln703_1_reg_1921));

assign fy_V_fu_880_p2 = ($signed(mul_ln703_reg_2004) + $signed(sext_ln703_reg_1916));

assign grp_fu_402_p0 = {{tmp_8_fu_390_p1}, {32'd0}};

assign grp_fu_453_p0 = {{tmp_6_fu_441_p1}, {32'd0}};

assign grp_fu_823_p0 = zext_ln728_reg_1949;

assign grp_fu_843_p0 = grp_fu_843_p00;

assign grp_fu_843_p00 = t_V_3_fu_831_p3;

assign i_fu_764_p2 = (p_Val2_7_reg_321 + 11'd1);

assign icmp_ln1494_1_fu_706_p2 = (($signed(col_rate_V_reg_1857) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_1067_p2 = (($signed(ret_V_6_fu_1061_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_1093_p2 = (($signed(ret_V_7_fu_1087_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_701_p2 = (($signed(row_rate_V_reg_1850) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign icmp_ln2302_fu_664_p1 = p_dst_rows_V_read;

assign icmp_ln2302_fu_664_p2 = (($signed(sext_ln2289_1_fu_544_p1) > $signed(icmp_ln2302_fu_664_p1)) ? 1'b1 : 1'b0);

assign icmp_ln2303_fu_683_p0 = p_src_cols_V_read;

assign icmp_ln2303_fu_683_p1 = p_dst_cols_V_read;

assign icmp_ln2303_fu_683_p2 = (($signed(icmp_ln2303_fu_683_p0) > $signed(icmp_ln2303_fu_683_p1)) ? 1'b1 : 1'b0);

assign icmp_ln2313_fu_759_p2 = (($signed(zext_ln2313_fu_755_p1) < $signed(tmp_V_4_reg_1894)) ? 1'b1 : 1'b0);

assign icmp_ln2314_fu_812_p2 = (($signed(zext_ln2314_fu_808_p1) < $signed(tmp_V_5_reg_1899)) ? 1'b1 : 1'b0);

assign icmp_ln2340_fu_1099_p2 = (($signed(sx_2_reg_2024) > $signed(sext_ln2340_reg_1926)) ? 1'b1 : 1'b0);

assign icmp_ln2345_fu_1109_p2 = (($signed(sy_2_reg_2031) > $signed(sext_ln2345_reg_1933)) ? 1'b1 : 1'b0);

assign icmp_ln2350_fu_1119_p2 = ((p_Val2_8_reg_332_pp0_iter31_reg == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln2361_fu_796_p2 = ((p_Val2_7_reg_321 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln2364_fu_1130_p2 = ((pre_fy_fu_1113_p3 != pre_fy_0_fu_200) ? 1'b1 : 1'b0);

assign icmp_ln2383_fu_1230_p2 = ((pre_fx_fu_1103_p3 != select_ln2350_2_fu_1172_p3) ? 1'b1 : 1'b0);

assign icmp_ln2403_1_fu_1291_p2 = (($signed(pre_fx_fu_1103_p3) < $signed(sext_ln2340_reg_1926)) ? 1'b1 : 1'b0);

assign icmp_ln2403_fu_1286_p2 = (($signed(pre_fy_fu_1113_p3) < $signed(sext_ln2345_reg_1933)) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_960_p2 = ((trunc_ln851_1_fu_956_p1 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_910_p2 = ((trunc_ln851_fu_906_p1 == 16'd0) ? 1'b1 : 1'b0);

assign j_fu_817_p2 = (ap_phi_mux_p_Val2_8_phi_fu_336_p4 + 11'd1);

assign k_buf_val_val_0_0_address0 = sext_ln2401_fu_1280_p1;

assign k_buf_val_val_1_0_address0 = sext_ln2401_fu_1280_p1;

assign k_buf_val_val_1_0_address1 = sext_ln2401_reg_2076;

assign lhs_V_1_fu_1073_p1 = fy_V_reg_2014;

assign lhs_V_fu_1047_p1 = fx_V_reg_2019;

assign mul_ln1118_1_fu_1472_p0 = v1_V_reg_2136;

assign mul_ln1118_1_fu_1472_p1 = mul_ln1118_reg_2157;

assign mul_ln1118_1_fu_1472_p2 = ($signed(mul_ln1118_1_fu_1472_p0) * $signed(mul_ln1118_1_fu_1472_p1));

assign mul_ln1118_2_fu_1719_p0 = mul_ln1118_2_fu_1719_p00;

assign mul_ln1118_2_fu_1719_p00 = win_val_1_val_1_0_fu_216;

assign mul_ln1118_3_fu_1481_p0 = p_Val2_17_reg_2141;

assign mul_ln1118_3_fu_1481_p1 = mul_ln1118_2_reg_2162;

assign mul_ln1118_3_fu_1481_p2 = ($signed(mul_ln1118_3_fu_1481_p0) * $signed(mul_ln1118_3_fu_1481_p1));

assign mul_ln1118_4_fu_1725_p0 = mul_ln1118_4_fu_1725_p00;

assign mul_ln1118_4_fu_1725_p00 = win_val_0_val_1_0_1_fu_212;

assign mul_ln1118_4_fu_1725_p1 = sext_ln1118_reg_2152;

assign mul_ln1118_5_fu_1505_p0 = sext_ln1118_4_fu_1495_p1;

assign mul_ln1118_5_fu_1505_p1 = mul_ln1118_4_reg_2177;

assign mul_ln1118_5_fu_1505_p2 = ($signed(mul_ln1118_5_fu_1505_p0) * $signed(mul_ln1118_5_fu_1505_p1));

assign mul_ln1118_6_fu_1730_p0 = mul_ln1118_6_fu_1730_p00;

assign mul_ln1118_6_fu_1730_p00 = win_val_0_val_1_0_fu_208;

assign mul_ln1118_7_fu_1514_p0 = sext_ln1118_4_fu_1495_p1;

assign mul_ln1118_7_fu_1514_p1 = mul_ln1118_6_reg_2182;

assign mul_ln1118_7_fu_1514_p2 = ($signed(mul_ln1118_7_fu_1514_p0) * $signed(mul_ln1118_7_fu_1514_p1));

assign mul_ln1118_fu_1713_p0 = mul_ln1118_fu_1713_p00;

assign mul_ln1118_fu_1713_p00 = win_val_1_val_1_0_1_fu_220;

assign mul_ln703_1_fu_875_p1 = ap_phi_reg_pp0_iter30_dx_reg_353;

assign mul_ln703_1_fu_875_p2 = ($signed(col_rate_V_reg_1857) * $signed(mul_ln703_1_fu_875_p1));

assign mul_ln703_fu_866_p1 = ap_phi_reg_pp0_iter30_dy_reg_344;

assign mul_ln703_fu_866_p2 = ($signed(row_rate_V_reg_1850) * $signed(mul_ln703_fu_866_p1));

assign neg_src_fu_1651_p2 = (xor_ln781_fu_1645_p2 & p_Result_5_reg_2205);

assign offset_col_V_fu_636_p4 = {{ret_V_10_fu_630_p2[25:6]}};

assign offset_row_V_fu_579_p4 = {{ret_V_9_fu_573_p2[25:6]}};

assign or_ln1494_1_fu_1186_p2 = (or_ln1494_fu_1180_p2 | icmp_ln2361_reg_1964);

assign or_ln1494_2_fu_1257_p2 = (icmp_ln2383_fu_1230_p2 | icmp_ln1494_1_reg_1909);

assign or_ln1494_3_fu_1262_p2 = (or_ln1494_2_fu_1257_p2 | icmp_ln2350_fu_1119_p2);

assign or_ln1494_fu_1180_p2 = (icmp_ln2364_fu_1130_p2 | and_ln1494_fu_1151_p2);

assign or_ln340_1_fu_1672_p2 = (xor_ln340_fu_1667_p2 | and_ln781_fu_1641_p2);

assign or_ln340_fu_1684_p2 = (overflow_fu_1661_p2 | or_ln340_1_fu_1672_p2);

assign or_ln785_fu_1656_p2 = (p_Result_5_reg_2205 | deleted_zeros_fu_1636_p3);

assign overflow_fu_1661_p2 = (or_ln785_fu_1656_p2 ^ 1'd1);

assign p_Result_1_fu_948_p3 = fy_V_fu_880_p2[32'd31];

assign p_Result_2_i_i_fu_1614_p4 = {{add_ln1192_2_fu_1535_p2[47:44]}};

assign p_Result_6_fu_1568_p3 = add_ln1192_2_fu_1535_p2[32'd43];

assign p_Result_s_fu_898_p3 = fx_V_fu_884_p2[32'd31];

assign p_Val2_10_fu_658_p2 = (offset_col_V_fu_636_p4 + zext_ln415_1_fu_654_p1);

assign p_Val2_15_fu_1346_p3 = ((icmp_ln1494_2_reg_2048[0:0] === 1'b1) ? u_V_fu_1339_p3 : 20'd0);

assign p_Val2_16_fu_1360_p3 = ((icmp_ln1494_3_reg_2053[0:0] === 1'b1) ? v_V_fu_1353_p3 : 20'd0);

assign p_Val2_17_fu_1402_p3 = ((icmp_ln2340_reg_2058_pp0_iter33_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_15_reg_2109);

assign p_Val2_18_fu_1408_p3 = ((icmp_ln2345_reg_2063_pp0_iter33_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_16_reg_2115);

assign p_Val2_19_fu_1558_p4 = {{add_ln1192_2_fu_1535_p2[43:36]}};

assign p_Val2_20_fu_1588_p2 = (zext_ln415_2_fu_1584_p1 + p_Val2_19_fu_1558_p4);

assign p_Val2_9_fu_601_p2 = (offset_row_V_fu_579_p4 + zext_ln415_fu_597_p1);

assign p_dst_data_stream_V_din = ((or_ln340_fu_1684_p2[0:0] === 1'b1) ? select_ln340_fu_1690_p3 : select_ln396_fu_1697_p3);

assign pre_fx_fu_1103_p3 = ((icmp_ln2340_fu_1099_p2[0:0] === 1'b1) ? sext_ln2340_reg_1926 : sx_2_reg_2024);

assign pre_fy_fu_1113_p3 = ((icmp_ln2345_fu_1109_p2[0:0] === 1'b1) ? sext_ln2345_reg_1933 : sy_2_reg_2031);

assign ret_V_10_fu_630_p2 = (33'd67076096 + zext_ln1193_1_fu_626_p1);

assign ret_V_2_fu_938_p4 = {{fy_V_fu_880_p2[31:16]}};

assign ret_V_4_fu_916_p2 = (16'd1 + ret_V_fu_888_p4);

assign ret_V_5_fu_966_p2 = (16'd1 + ret_V_2_fu_938_p4);

assign ret_V_6_fu_1061_p2 = ($signed(lhs_V_fu_1047_p1) - $signed(sext_ln728_fu_1057_p1));

assign ret_V_7_fu_1087_p2 = ($signed(lhs_V_1_fu_1073_p1) - $signed(sext_ln728_1_fu_1083_p1));

assign ret_V_9_fu_573_p2 = (33'd67076096 + zext_ln1193_fu_569_p1);

assign ret_V_fu_888_p4 = {{fx_V_fu_884_p2[31:16]}};

assign rhs_V_1_fu_1076_p3 = {{sy_2_reg_2031}, {16'd0}};

assign rhs_V_fu_1050_p3 = {{sx_2_reg_2024}, {16'd0}};

assign row_rate_V_fu_459_p1 = grp_fu_453_p2[31:0];

assign row_wr_2_fu_802_p2 = ((p_Val2_7_reg_321 != 11'd0) ? 1'b1 : 1'b0);

assign row_wr_3_fu_1199_p3 = ((and_ln1494_fu_1151_p2[0:0] === 1'b1) ? row_wr_fu_1125_p2 : row_wr_2_reg_1970);

assign row_wr_4_fu_1206_p3 = ((icmp_ln2350_fu_1119_p2[0:0] === 1'b1) ? row_wr_3_fu_1199_p3 : row_wr_1_fu_188);

assign row_wr_fu_1125_p2 = ((pre_fy_fu_1113_p3 == sext_ln2357_reg_1959) ? 1'b1 : 1'b0);

assign select_ln1148_1_fu_619_p3 = ((tmp_10_reg_1879[0:0] === 1'b1) ? sub_ln1148_3_fu_610_p2 : zext_ln1148_3_fu_616_p1);

assign select_ln1148_fu_562_p3 = ((tmp_1_reg_1864[0:0] === 1'b1) ? sub_ln1148_1_fu_553_p2 : zext_ln1148_1_fu_559_p1);

assign select_ln1494_3_fu_1250_p3 = ((icmp_ln1494_1_reg_1909[0:0] === 1'b1) ? select_ln2350_2_fu_1172_p3 : select_ln2380_fu_1236_p3);

assign select_ln1494_fu_1156_p3 = ((and_ln1494_fu_1151_p2[0:0] === 1'b1) ? pre_fy_0_fu_200 : select_ln2361_fu_1136_p3);

assign select_ln2350_1_fu_1164_p3 = ((icmp_ln2350_fu_1119_p2[0:0] === 1'b1) ? select_ln1494_fu_1156_p3 : pre_fy_0_fu_200);

assign select_ln2350_2_fu_1172_p3 = ((icmp_ln2350_fu_1119_p2[0:0] === 1'b1) ? 16'd65526 : pre_fx_0_fu_196);

assign select_ln2350_3_fu_1191_p3 = ((icmp_ln2350_fu_1119_p2[0:0] === 1'b1) ? or_ln1494_1_fu_1186_p2 : row_rd_0_fu_192);

assign select_ln2350_fu_1143_p3 = ((icmp_ln2350_fu_1119_p2[0:0] === 1'b1) ? 16'd0 : x_1_fu_204);

assign select_ln2361_fu_1136_p3 = ((icmp_ln2361_reg_1964[0:0] === 1'b1) ? pre_fy_0_fu_200 : pre_fy_fu_1113_p3);

assign select_ln2380_fu_1236_p3 = ((icmp_ln2350_fu_1119_p2[0:0] === 1'b1) ? 16'd65526 : pre_fx_fu_1103_p3);

assign select_ln340_fu_1690_p3 = ((and_ln340_fu_1678_p2[0:0] === 1'b1) ? p_Val2_20_reg_2212 : 8'd255);

assign select_ln396_fu_1697_p3 = ((neg_src_fu_1651_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_20_reg_2212);

assign select_ln851_1_fu_972_p3 = ((icmp_ln851_1_fu_960_p2[0:0] === 1'b1) ? ret_V_2_fu_938_p4 : ret_V_5_fu_966_p2);

assign select_ln851_fu_922_p3 = ((icmp_ln851_fu_910_p2[0:0] === 1'b1) ? ret_V_fu_888_p4 : ret_V_4_fu_916_p2);

assign sext_ln1118_4_fu_1495_p1 = $signed(p_Val2_18_reg_2147_pp0_iter35_reg);

assign sext_ln1118_fu_1438_p1 = u1_V_fu_1392_p2;

assign sext_ln1192_fu_1520_p1 = add_ln1192_reg_2187;

assign sext_ln2287_fu_535_p0 = p_dst_cols_V_read;

assign sext_ln2287_fu_535_p1 = sext_ln2287_fu_535_p0;

assign sext_ln2288_fu_538_p0 = p_dst_rows_V_read;

assign sext_ln2288_fu_538_p1 = sext_ln2288_fu_538_p0;

assign sext_ln2289_1_fu_544_p0 = p_src_rows_V_read;

assign sext_ln2289_1_fu_544_p1 = sext_ln2289_1_fu_544_p0;

assign sext_ln2289_fu_541_p0 = p_src_rows_V_read;

assign sext_ln2289_fu_541_p1 = sext_ln2289_fu_541_p0;

assign sext_ln2290_fu_547_p0 = p_src_cols_V_read;

assign sext_ln2290_fu_547_p1 = sext_ln2290_fu_547_p0;

assign sext_ln2340_fu_741_p1 = $signed(sx_fu_735_p2);

assign sext_ln2345_fu_751_p1 = $signed(sy_fu_745_p2);

assign sext_ln2357_fu_792_p1 = add_ln2357_fu_786_p2;

assign sext_ln2378_fu_1220_p1 = $signed(add_ln2378_fu_1214_p2);

assign sext_ln2401_fu_1280_p1 = select_ln2350_fu_1143_p3;

assign sext_ln703_1_fu_731_p1 = $signed(shl_ln703_1_fu_723_p3);

assign sext_ln703_fu_719_p1 = $signed(shl_ln_fu_711_p3);

assign sext_ln728_1_fu_1083_p1 = $signed(rhs_V_1_fu_1076_p3);

assign sext_ln728_fu_1057_p1 = $signed(rhs_V_fu_1050_p3);

assign shl_ln1_fu_996_p3 = {{trunc_ln731_1_fu_992_p1}, {16'd0}};

assign shl_ln703_1_fu_723_p3 = {{p_Val2_10_fu_658_p2}, {6'd0}};

assign shl_ln731_2_fu_1018_p3 = {{trunc_ln731_3_fu_1014_p1}, {16'd0}};

assign shl_ln_fu_711_p3 = {{p_Val2_9_fu_601_p2}, {6'd0}};

assign sub_ln1148_1_fu_553_p2 = (32'd0 - zext_ln1148_fu_550_p1);

assign sub_ln1148_2_fu_509_p2 = ($signed(32'd0) - $signed(col_rate_V_fu_463_p1));

assign sub_ln1148_3_fu_610_p2 = (32'd0 - zext_ln1148_2_fu_607_p1);

assign sub_ln1148_fu_475_p2 = ($signed(32'd0) - $signed(row_rate_V_fu_459_p1));

assign sub_ln731_1_fu_1026_p2 = (trunc_ln731_2_fu_1010_p1 - shl_ln731_2_fu_1018_p3);

assign sub_ln731_fu_1004_p2 = (trunc_ln731_fu_988_p1 - shl_ln1_fu_996_p3);

assign sx_2_fu_930_p3 = ((p_Result_s_fu_898_p3[0:0] === 1'b1) ? select_ln851_fu_922_p3 : ret_V_fu_888_p4);

assign sx_fu_735_p2 = ($signed(12'd4095) + $signed(sext_ln2290_fu_547_p1));

assign sy_2_fu_980_p3 = ((p_Result_1_fu_948_p3[0:0] === 1'b1) ? select_ln851_1_fu_972_p3 : ret_V_2_fu_938_p4);

assign sy_fu_745_p2 = ($signed(11'd2047) + $signed(sext_ln2289_1_fu_544_p1));

assign t_V_2_fu_774_p3 = {{trunc_ln728_fu_770_p1}, {16'd0}};

assign t_V_3_fu_831_p3 = {{trunc_ln728_1_fu_827_p1}, {16'd0}};

assign tmp_11_fu_646_p3 = select_ln1148_1_fu_619_p3[32'd5];

assign tmp_17_fu_1576_p3 = add_ln1192_2_fu_1535_p2[32'd35];

assign tmp_18_fu_1594_p3 = p_Val2_20_fu_1588_p2[32'd7];

assign tmp_5_fu_433_p1 = p_dst_rows_V_read;

assign tmp_5_fu_433_p3 = {{tmp_5_fu_433_p1}, {16'd0}};

assign tmp_6_fu_441_p1 = p_src_rows_V_read;

assign tmp_7_fu_382_p1 = p_dst_cols_V_read;

assign tmp_7_fu_382_p3 = {{tmp_7_fu_382_p1}, {16'd0}};

assign tmp_8_fu_390_p1 = p_src_cols_V_read;

assign tmp_9_fu_589_p3 = select_ln1148_fu_562_p3[32'd5];

assign tmp_V_4_fu_675_p3 = ((icmp_ln2302_fu_664_p2[0:0] === 1'b1) ? sext_ln2289_fu_541_p1 : add_ln2302_fu_669_p2);

assign tmp_V_5_fu_693_p3 = ((icmp_ln2303_fu_683_p2[0:0] === 1'b1) ? sext_ln2290_fu_547_p1 : add_ln2303_fu_687_p2);

assign trunc_ln2322_fu_848_p1 = grp_fu_823_p2[10:0];

assign trunc_ln2323_fu_858_p1 = grp_fu_843_p2[10:0];

assign trunc_ln728_1_fu_827_p1 = ap_phi_mux_p_Val2_8_phi_fu_336_p4[9:0];

assign trunc_ln728_fu_770_p1 = p_Val2_7_reg_321[9:0];

assign trunc_ln731_1_fu_992_p1 = sx_2_fu_930_p3[1:0];

assign trunc_ln731_2_fu_1010_p1 = fy_V_fu_880_p2[17:0];

assign trunc_ln731_3_fu_1014_p1 = sy_2_fu_980_p3[1:0];

assign trunc_ln731_fu_988_p1 = fx_V_fu_884_p2[17:0];

assign trunc_ln851_1_fu_956_p1 = fy_V_fu_880_p2[15:0];

assign trunc_ln851_fu_906_p1 = fx_V_fu_884_p2[15:0];

assign u1_V_fu_1392_p2 = (20'd262144 - p_Val2_15_reg_2109);

assign u_V_fu_1339_p3 = {{sub_ln731_reg_2038_pp0_iter32_reg}, {2'd0}};

assign v1_V_fu_1397_p2 = (20'd262144 - p_Val2_16_reg_2115);

assign v_V_fu_1353_p3 = {{sub_ln731_1_reg_2043_pp0_iter32_reg}, {2'd0}};

assign x_fu_1302_p2 = ($signed(select_ln2350_fu_1143_p3) + $signed(16'd1));

assign xor_ln340_fu_1667_p2 = (p_Result_5_reg_2205 ^ 1'd1);

assign xor_ln416_fu_1602_p2 = (tmp_18_fu_1594_p3 ^ 1'd1);

assign xor_ln781_fu_1645_p2 = (1'd1 ^ and_ln781_fu_1641_p2);

assign zext_ln1116_4_fu_1523_p1 = mul_ln1118_5_reg_2193;

assign zext_ln1148_1_fu_559_p1 = lshr_ln1148_2_reg_1874;

assign zext_ln1148_2_fu_607_p1 = lshr_ln1148_4_reg_1884;

assign zext_ln1148_3_fu_616_p1 = lshr_ln1148_5_reg_1889;

assign zext_ln1148_fu_550_p1 = lshr_ln1148_1_reg_1869;

assign zext_ln1192_fu_1526_p1 = mul_ln1118_7_reg_2199;

assign zext_ln1193_1_fu_626_p1 = select_ln1148_1_fu_619_p3;

assign zext_ln1193_fu_569_p1 = select_ln1148_fu_562_p3;

assign zext_ln2313_fu_755_p1 = p_Val2_7_reg_321;

assign zext_ln2314_fu_808_p1 = ap_phi_mux_p_Val2_8_phi_fu_336_p4;

assign zext_ln415_1_fu_654_p1 = tmp_11_fu_646_p3;

assign zext_ln415_2_fu_1584_p1 = tmp_17_fu_1576_p3;

assign zext_ln415_fu_597_p1 = tmp_9_fu_589_p3;

assign zext_ln728_fu_782_p1 = t_V_2_fu_774_p3;

always @ (posedge ap_clk) begin
    sext_ln703_reg_1916[5:0] <= 6'b000000;
    sext_ln703_1_reg_1921[5:0] <= 6'b000000;
    zext_ln728_reg_1949[15:0] <= 16'b0000000000000000;
    zext_ln728_reg_1949[31:26] <= 6'b000000;
    p_Val2_15_reg_2109[1:0] <= 2'b00;
    p_Val2_16_reg_2115[1:0] <= 2'b00;
    v1_V_reg_2136[1:0] <= 2'b00;
    p_Val2_17_reg_2141[1:0] <= 2'b00;
    p_Val2_18_reg_2147[1:0] <= 2'b00;
    p_Val2_18_reg_2147_pp0_iter35_reg[1:0] <= 2'b00;
    sext_ln1118_reg_2152[1:0] <= 2'b00;
end

endmodule //Resize_opr_linear
