INFO-FLOW: Workspace /home/meng/HLS/Crypto/Crypto/solution1 opened at Tue Mar 04 21:30:55 HKT 2025
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/meng/Software/VIvado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.11 sec.
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.28 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Crypto/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
Execute     set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.454 GB.
Execute       set_directive_top Crypto -name=Crypto 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling pow_mod.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang pow_mod.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.63 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Utils.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AddressGen_TB.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang AddressGen_TB.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AddressGen.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang AddressGen.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.62 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto_TB.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto_TB.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Arithmetic.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Arithmetic.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling PE_UNIT.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang PE_UNIT.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling PE_ARRAY.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang PE_ARRAY.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling DATAMemory.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang DATAMemory.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling TwiddleMemory.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang TwiddleMemory.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.33 seconds. CPU system time: 3.59 seconds. Elapsed time: 22.12 seconds; current allocated memory: 1.457 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.g.bc"  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.g.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.98 sec.
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Crypto -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Crypto -reflow-float-conversion -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.42 sec.
Execute       run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Crypto 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Crypto -mllvm -hls-db-dir -mllvm /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 29,130 Compile/Link /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 29,130 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,408 Unroll/Inline /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,408 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 13,281 Performance/Pipeline /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,281 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 12,567 Optimizations /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,567 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:76:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:70:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:105:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:99:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:93:5)
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (Crypto.cpp:46:9)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto.cpp:69:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto.cpp:69:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto.cpp:80:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto.cpp:80:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:91:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_TWIDDLE_LOOP' (Crypto.cpp:91:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto.cpp:103:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto.cpp:103:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'POLY_MOD_MODULUS_LOOP1' (Crypto.cpp:106:17) in function 'Crypto' partially with a factor of 4 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto.cpp:118:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto.cpp:118:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'POLY_ADD_LOOP' (Crypto.cpp:121:17) in function 'Crypto' partially with a factor of 4 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto.cpp:134:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto.cpp:134:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'POLY_SUB_LOOP' (Crypto.cpp:137:17) in function 'Crypto' partially with a factor of 4 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto.cpp:151:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto.cpp:151:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'POLY_MUL_LOOP' (Crypto.cpp:155:17) in function 'Crypto' partially with a factor of 4 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_STAGE_LOOP' (Crypto.cpp:182:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_STAGE_LOOP' (Crypto.cpp:182:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'NTT_PE_LOOP' (Crypto.cpp:192:25) in function 'Crypto' partially with a factor of 4 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:173:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_PERMUTE_LOOP' (Crypto.cpp:173:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_167_4' (Crypto.cpp:167:31) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_167_4' (Crypto.cpp:167:31) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_254_10' (Crypto.cpp:254:32) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_10' (Crypto.cpp:254:32) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_STAGE_LOOP' (Crypto.cpp:227:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_STAGE_LOOP' (Crypto.cpp:227:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'INTT_PE_LOOP' (Crypto.cpp:237:25) in function 'Crypto' partially with a factor of 4 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:218:13) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_PERMUTE_LOOP' (Crypto.cpp:218:13) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_212_7' (Crypto.cpp:212:31) in function 'Crypto': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_212_7' (Crypto.cpp:212:31) in function 'Crypto' completely with a factor of 3 (Crypto.cpp:23:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:160:21)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.12.21)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:142:21)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.15.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:126:21)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. Cyclic partitioning with factor 16 on dimension 2. (Crypto.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'BitReverseData': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:33:11)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:36:11)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 16 on dimension 1. (Crypto.cpp:37:14)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.68 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.97 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Crypto -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.0.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.26 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.474 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc to /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'apply_bit_reverse' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Crypto.cpp:71) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_MODULUS_LOOP1' (Crypto.cpp:106) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_LOOP' (Crypto.cpp:121) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_LOOP' (Crypto.cpp:137) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_LOOP' (Crypto.cpp:155) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PE_LOOP' (Crypto.cpp:192) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PE_LOOP' (Crypto.cpp:237) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PE_LOOP' (Crypto.cpp:237) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_PE_LOOP' (Crypto.cpp:237) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Crypto.cpp:71) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (Crypto.cpp:71) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_MODULUS_LOOP1' (Crypto.cpp:106) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_MODULUS_LOOP1' (Crypto.cpp:106) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_LOOP' (Crypto.cpp:121) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_LOOP' (Crypto.cpp:121) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_LOOP' (Crypto.cpp:137) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_LOOP' (Crypto.cpp:137) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PE_LOOP' (Crypto.cpp:192) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_PE_LOOP' (Crypto.cpp:192) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_LOOP' (Crypto.cpp:155) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_LOOP' (Crypto.cpp:155) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PERMUTE_LOOP' (Utils.cpp:24) in function 'apply_bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'BIT_REVERSE_LOOP' (Utils.cpp:12) in function 'apply_bit_reverse' completely with a factor of 12.
INFO: [XFORM 203-102] Partitioning array 'MulRes' (Crypto.cpp:153) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ADD_MOD.3' into 'Crypto' (Crypto.cpp:126) automatically.
Command         transform done; 0.63 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Arithmetic.cpp:58:1) in function 'SUB_MOD.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Arithmetic.cpp:58:1) in function 'SUB_MOD'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'SUB_MOD.2' into 'Crypto' (Crypto.cpp:142) automatically.
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.502 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.2.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:188:21) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_6' (Crypto.cpp:184:20) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:233:21) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_229_9' (Crypto.cpp:229:20) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:233:21) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_229_9' (Crypto.cpp:229:20) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:233:21) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_229_9' (Crypto.cpp:229:20) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:188:21) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_6' (Crypto.cpp:184:20) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:188:21) in function 'Crypto' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_6' (Crypto.cpp:184:20) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
Execute           auto_get_db
Command         transform done; 1.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.06 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.901 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.56 sec.
Command     elaborate done; 31.66 sec.
Execute     ap_eval exec zip -j /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
Execute       ap_set_top_model Crypto 
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
Execute       get_model_list Crypto -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Crypto 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       preproc_iomode -model MOD_PLAINTEXTMODULUS 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_ADD_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       preproc_iomode -model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       preproc_iomode -model MUL_MOD.1 
Execute       preproc_iomode -model Crypto_Pipeline_NTT_PE_LOOP20 
Execute       preproc_iomode -model Crypto_Pipeline_NTT_PE_LOOP19 
Execute       preproc_iomode -model Crypto_Pipeline_NTT_PE_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       preproc_iomode -model Crypto_Pipeline_MUL_INV_LOOP22 
Execute       preproc_iomode -model Crypto_Pipeline_MUL_INV_LOOP21 
Execute       preproc_iomode -model Crypto_Pipeline_MUL_INV_LOOP 
Execute       preproc_iomode -model Crypto_Pipeline_INTT_PE_LOOP6 
Execute       preproc_iomode -model Crypto_Pipeline_INTT_PE_LOOP5 
Execute       preproc_iomode -model Crypto_Pipeline_INTT_PE_LOOP 
Execute       preproc_iomode -model SUB_MOD 
Execute       preproc_iomode -model ADD_MOD 
Execute       preproc_iomode -model MUL_MOD 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       preproc_iomode -model apply_bit_reverse 
Execute       get_model_list Crypto -filter all-wo-channel 
INFO-FLOW: Model list for configure: apply_bit_reverse Crypto_Pipeline_VITIS_LOOP_220_8 Crypto_Pipeline_VITIS_LOOP_220_83 Crypto_Pipeline_VITIS_LOOP_220_84 MUL_MOD ADD_MOD SUB_MOD Crypto_Pipeline_INTT_PE_LOOP Crypto_Pipeline_INTT_PE_LOOP5 Crypto_Pipeline_INTT_PE_LOOP6 Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_MUL_INV_LOOP21 Crypto_Pipeline_MUL_INV_LOOP22 Crypto_Pipeline_VITIS_LOOP_175_5 Crypto_Pipeline_VITIS_LOOP_175_51 Crypto_Pipeline_VITIS_LOOP_175_52 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_NTT_PE_LOOP19 Crypto_Pipeline_NTT_PE_LOOP20 MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_MUL_LOOP23 Crypto_Pipeline_POLY_MUL_LOOP24 Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_POLY_SUB_LOOP17 Crypto_Pipeline_POLY_SUB_LOOP18 Crypto_Pipeline_POLY_ADD_LOOP Crypto_Pipeline_POLY_ADD_LOOP15 Crypto_Pipeline_POLY_ADD_LOOP16 MOD_PLAINTEXTMODULUS Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 Crypto_Pipeline_VITIS_LOOP_93_3 Crypto_Pipeline_VITIS_LOOP_93_311 Crypto_Pipeline_VITIS_LOOP_93_312 Crypto_Pipeline_VITIS_LOOP_82_2 Crypto_Pipeline_VITIS_LOOP_82_29 Crypto_Pipeline_VITIS_LOOP_82_210 Crypto_Pipeline_VITIS_LOOP_71_1 Crypto_Pipeline_VITIS_LOOP_71_17 Crypto_Pipeline_VITIS_LOOP_71_18 Crypto
INFO-FLOW: Configuring Module : apply_bit_reverse ...
Execute       set_default_model apply_bit_reverse 
Execute       apply_spec_resource_limit apply_bit_reverse 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_220_8 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_220_8 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_220_83 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_220_83 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_220_84 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_220_84 
INFO-FLOW: Configuring Module : MUL_MOD ...
Execute       set_default_model MUL_MOD 
Execute       apply_spec_resource_limit MUL_MOD 
INFO-FLOW: Configuring Module : ADD_MOD ...
Execute       set_default_model ADD_MOD 
Execute       apply_spec_resource_limit ADD_MOD 
INFO-FLOW: Configuring Module : SUB_MOD ...
Execute       set_default_model SUB_MOD 
Execute       apply_spec_resource_limit SUB_MOD 
INFO-FLOW: Configuring Module : Crypto_Pipeline_INTT_PE_LOOP ...
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_INTT_PE_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_INTT_PE_LOOP5 ...
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP5 
Execute       apply_spec_resource_limit Crypto_Pipeline_INTT_PE_LOOP5 
INFO-FLOW: Configuring Module : Crypto_Pipeline_INTT_PE_LOOP6 ...
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP6 
Execute       apply_spec_resource_limit Crypto_Pipeline_INTT_PE_LOOP6 
INFO-FLOW: Configuring Module : Crypto_Pipeline_MUL_INV_LOOP ...
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_MUL_INV_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_MUL_INV_LOOP21 ...
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP21 
Execute       apply_spec_resource_limit Crypto_Pipeline_MUL_INV_LOOP21 
INFO-FLOW: Configuring Module : Crypto_Pipeline_MUL_INV_LOOP22 ...
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP22 
Execute       apply_spec_resource_limit Crypto_Pipeline_MUL_INV_LOOP22 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_175_5 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_175_5 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_175_51 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_175_51 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_175_52 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_175_52 
INFO-FLOW: Configuring Module : Crypto_Pipeline_NTT_PE_LOOP ...
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_NTT_PE_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_NTT_PE_LOOP19 ...
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP19 
Execute       apply_spec_resource_limit Crypto_Pipeline_NTT_PE_LOOP19 
INFO-FLOW: Configuring Module : Crypto_Pipeline_NTT_PE_LOOP20 ...
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP20 
Execute       apply_spec_resource_limit Crypto_Pipeline_NTT_PE_LOOP20 
INFO-FLOW: Configuring Module : MUL_MOD.1 ...
Execute       set_default_model MUL_MOD.1 
Execute       apply_spec_resource_limit MUL_MOD.1 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_MUL_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_MUL_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_MUL_LOOP23 ...
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_MUL_LOOP23 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_MUL_LOOP24 ...
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_MUL_LOOP24 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_SUB_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_SUB_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_SUB_LOOP17 ...
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_SUB_LOOP17 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_SUB_LOOP18 ...
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_SUB_LOOP18 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_ADD_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_ADD_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_ADD_LOOP15 ...
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_ADD_LOOP15 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_ADD_LOOP16 ...
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_ADD_LOOP16 
INFO-FLOW: Configuring Module : MOD_PLAINTEXTMODULUS ...
Execute       set_default_model MOD_PLAINTEXTMODULUS 
Execute       apply_spec_resource_limit MOD_PLAINTEXTMODULUS 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 ...
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 ...
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
INFO-FLOW: Configuring Module : Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 ...
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       apply_spec_resource_limit Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_93_3 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_93_3 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_93_311 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_93_311 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_93_312 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_93_312 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_82_2 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_82_2 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_82_29 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_82_29 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_82_210 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_82_210 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_71_17 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_71_17 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_71_18 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_71_18 
INFO-FLOW: Configuring Module : Crypto ...
Execute       set_default_model Crypto 
Execute       apply_spec_resource_limit Crypto 
INFO-FLOW: Model list for preprocess: apply_bit_reverse Crypto_Pipeline_VITIS_LOOP_220_8 Crypto_Pipeline_VITIS_LOOP_220_83 Crypto_Pipeline_VITIS_LOOP_220_84 MUL_MOD ADD_MOD SUB_MOD Crypto_Pipeline_INTT_PE_LOOP Crypto_Pipeline_INTT_PE_LOOP5 Crypto_Pipeline_INTT_PE_LOOP6 Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_MUL_INV_LOOP21 Crypto_Pipeline_MUL_INV_LOOP22 Crypto_Pipeline_VITIS_LOOP_175_5 Crypto_Pipeline_VITIS_LOOP_175_51 Crypto_Pipeline_VITIS_LOOP_175_52 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_NTT_PE_LOOP19 Crypto_Pipeline_NTT_PE_LOOP20 MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_MUL_LOOP23 Crypto_Pipeline_POLY_MUL_LOOP24 Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_POLY_SUB_LOOP17 Crypto_Pipeline_POLY_SUB_LOOP18 Crypto_Pipeline_POLY_ADD_LOOP Crypto_Pipeline_POLY_ADD_LOOP15 Crypto_Pipeline_POLY_ADD_LOOP16 MOD_PLAINTEXTMODULUS Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 Crypto_Pipeline_VITIS_LOOP_93_3 Crypto_Pipeline_VITIS_LOOP_93_311 Crypto_Pipeline_VITIS_LOOP_93_312 Crypto_Pipeline_VITIS_LOOP_82_2 Crypto_Pipeline_VITIS_LOOP_82_29 Crypto_Pipeline_VITIS_LOOP_82_210 Crypto_Pipeline_VITIS_LOOP_71_1 Crypto_Pipeline_VITIS_LOOP_71_17 Crypto_Pipeline_VITIS_LOOP_71_18 Crypto
INFO-FLOW: Preprocessing Module: apply_bit_reverse ...
Execute       set_default_model apply_bit_reverse 
Execute       cdfg_preprocess -model apply_bit_reverse 
Execute       rtl_gen_preprocess apply_bit_reverse 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_220_8 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_220_8 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_220_83 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_220_83 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_220_84 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_220_84 
INFO-FLOW: Preprocessing Module: MUL_MOD ...
Execute       set_default_model MUL_MOD 
Execute       cdfg_preprocess -model MUL_MOD 
Execute       rtl_gen_preprocess MUL_MOD 
INFO-FLOW: Preprocessing Module: ADD_MOD ...
Execute       set_default_model ADD_MOD 
Execute       cdfg_preprocess -model ADD_MOD 
Execute       rtl_gen_preprocess ADD_MOD 
INFO-FLOW: Preprocessing Module: SUB_MOD ...
Execute       set_default_model SUB_MOD 
Execute       cdfg_preprocess -model SUB_MOD 
Execute       rtl_gen_preprocess SUB_MOD 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_INTT_PE_LOOP ...
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_INTT_PE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_INTT_PE_LOOP5 ...
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP5 
Execute       cdfg_preprocess -model Crypto_Pipeline_INTT_PE_LOOP5 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP5 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_INTT_PE_LOOP6 ...
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP6 
Execute       cdfg_preprocess -model Crypto_Pipeline_INTT_PE_LOOP6 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP6 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_MUL_INV_LOOP ...
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_MUL_INV_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_MUL_INV_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_MUL_INV_LOOP21 ...
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP21 
Execute       cdfg_preprocess -model Crypto_Pipeline_MUL_INV_LOOP21 
Execute       rtl_gen_preprocess Crypto_Pipeline_MUL_INV_LOOP21 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_MUL_INV_LOOP22 ...
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP22 
Execute       cdfg_preprocess -model Crypto_Pipeline_MUL_INV_LOOP22 
Execute       rtl_gen_preprocess Crypto_Pipeline_MUL_INV_LOOP22 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_175_5 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_175_5 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_175_51 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_175_51 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_175_52 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_175_52 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_NTT_PE_LOOP ...
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_NTT_PE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_NTT_PE_LOOP19 ...
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP19 
Execute       cdfg_preprocess -model Crypto_Pipeline_NTT_PE_LOOP19 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP19 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_NTT_PE_LOOP20 ...
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP20 
Execute       cdfg_preprocess -model Crypto_Pipeline_NTT_PE_LOOP20 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP20 
INFO-FLOW: Preprocessing Module: MUL_MOD.1 ...
Execute       set_default_model MUL_MOD.1 
Execute       cdfg_preprocess -model MUL_MOD.1 
Execute       rtl_gen_preprocess MUL_MOD.1 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_MUL_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MUL_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_MUL_LOOP23 ...
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MUL_LOOP23 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_MUL_LOOP24 ...
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MUL_LOOP24 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_SUB_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_SUB_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_SUB_LOOP17 ...
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_SUB_LOOP17 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_SUB_LOOP18 ...
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_SUB_LOOP18 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_ADD_LOOP ...
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_ADD_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_ADD_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_ADD_LOOP15 ...
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_ADD_LOOP15 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_ADD_LOOP16 ...
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_ADD_LOOP16 
INFO-FLOW: Preprocessing Module: MOD_PLAINTEXTMODULUS ...
Execute       set_default_model MOD_PLAINTEXTMODULUS 
Execute       cdfg_preprocess -model MOD_PLAINTEXTMODULUS 
Execute       rtl_gen_preprocess MOD_PLAINTEXTMODULUS 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 ...
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 ...
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 ...
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       cdfg_preprocess -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_93_3 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_93_3 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_93_311 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_93_311 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_93_312 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_93_312 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_82_2 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_82_2 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_82_29 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_82_29 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_82_210 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_82_210 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_71_1 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_71_1 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_71_17 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_71_17 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_71_18 ...
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_71_18 
INFO-FLOW: Preprocessing Module: Crypto ...
Execute       set_default_model Crypto 
Execute       cdfg_preprocess -model Crypto 
Execute       rtl_gen_preprocess Crypto 
INFO-FLOW: Model list for synthesis: apply_bit_reverse Crypto_Pipeline_VITIS_LOOP_220_8 Crypto_Pipeline_VITIS_LOOP_220_83 Crypto_Pipeline_VITIS_LOOP_220_84 MUL_MOD ADD_MOD SUB_MOD Crypto_Pipeline_INTT_PE_LOOP Crypto_Pipeline_INTT_PE_LOOP5 Crypto_Pipeline_INTT_PE_LOOP6 Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_MUL_INV_LOOP21 Crypto_Pipeline_MUL_INV_LOOP22 Crypto_Pipeline_VITIS_LOOP_175_5 Crypto_Pipeline_VITIS_LOOP_175_51 Crypto_Pipeline_VITIS_LOOP_175_52 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_NTT_PE_LOOP19 Crypto_Pipeline_NTT_PE_LOOP20 MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_MUL_LOOP23 Crypto_Pipeline_POLY_MUL_LOOP24 Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_POLY_SUB_LOOP17 Crypto_Pipeline_POLY_SUB_LOOP18 Crypto_Pipeline_POLY_ADD_LOOP Crypto_Pipeline_POLY_ADD_LOOP15 Crypto_Pipeline_POLY_ADD_LOOP16 MOD_PLAINTEXTMODULUS Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 Crypto_Pipeline_VITIS_LOOP_93_3 Crypto_Pipeline_VITIS_LOOP_93_311 Crypto_Pipeline_VITIS_LOOP_93_312 Crypto_Pipeline_VITIS_LOOP_82_2 Crypto_Pipeline_VITIS_LOOP_82_29 Crypto_Pipeline_VITIS_LOOP_82_210 Crypto_Pipeline_VITIS_LOOP_71_1 Crypto_Pipeline_VITIS_LOOP_71_17 Crypto_Pipeline_VITIS_LOOP_71_18 Crypto
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model apply_bit_reverse 
Execute       schedule -model apply_bit_reverse 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PERMUTE_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'PERMUTE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.904 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.sched.adb -f 
INFO-FLOW: Finish scheduling apply_bit_reverse.
Execute       set_default_model apply_bit_reverse 
Execute       bind -model apply_bit_reverse 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.904 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.bind.adb -f 
INFO-FLOW: Finish binding apply_bit_reverse.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_220_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_220_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.905 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_220_8.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_220_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.905 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_220_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_220_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_220_83 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.905 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_220_83.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_220_83 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.905 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_220_83.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_220_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_220_84 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_220_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_220_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.905 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_220_84.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_220_84 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.905 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_220_84.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MUL_MOD 
Execute       schedule -model MUL_MOD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.906 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.
Execute       set_default_model MUL_MOD 
Execute       bind -model MUL_MOD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.906 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ADD_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ADD_MOD 
Execute       schedule -model ADD_MOD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ADD_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ADD_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.906 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.sched.adb -f 
INFO-FLOW: Finish scheduling ADD_MOD.
Execute       set_default_model ADD_MOD 
Execute       bind -model ADD_MOD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.906 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.bind.adb -f 
INFO-FLOW: Finish binding ADD_MOD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SUB_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SUB_MOD 
Execute       schedule -model SUB_MOD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SUB_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'SUB_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.906 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.sched.adb -f 
INFO-FLOW: Finish scheduling SUB_MOD.
Execute       set_default_model SUB_MOD 
Execute       bind -model SUB_MOD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.906 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.bind.adb -f 
INFO-FLOW: Finish binding SUB_MOD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute       schedule -model Crypto_Pipeline_INTT_PE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'INTTTWiddleRAM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret110', Crypto.cpp:247 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:243) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret110', Crypto.cpp:247 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:243) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret110', Crypto.cpp:247 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:243) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_16_write_ln248', Crypto.cpp:248) of variable 'call_ret103', Crypto.cpp:248 on array 'DataRAM' and 'load' operation ('DataRAM_load_15', Crypto.cpp:241) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_21_write_ln247', Crypto.cpp:247) of variable 'call_ret123', Crypto.cpp:247 on array 'DataRAM' and 'load' operation ('DataRAM_load_15', Crypto.cpp:241) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_21_write_ln247', Crypto.cpp:247) of variable 'call_ret123', Crypto.cpp:247 on array 'DataRAM' and 'load' operation ('DataRAM_load_15', Crypto.cpp:241) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_22_write_ln248', Crypto.cpp:248) of variable 'call_ret15', Crypto.cpp:248 on array 'DataRAM' and 'load' operation ('DataRAM_load_15', Crypto.cpp:241) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 76, Depth = 77, loop 'INTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.910 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_INTT_PE_LOOP.
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute       bind -model Crypto_Pipeline_INTT_PE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.910 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_INTT_PE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PE_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP5 
Execute       schedule -model Crypto_Pipeline_INTT_PE_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'INTTTWiddleRAM_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP5' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret100', Crypto.cpp:247 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load', Crypto.cpp:243) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP5' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret100', Crypto.cpp:247 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load', Crypto.cpp:243) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP5' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret100', Crypto.cpp:247 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load', Crypto.cpp:243) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP5' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_16_write_ln248', Crypto.cpp:248) of variable 'call_ret55', Crypto.cpp:248 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load_15', Crypto.cpp:241) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP5' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_21_write_ln247', Crypto.cpp:247) of variable 'call_ret112', Crypto.cpp:247 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load_15', Crypto.cpp:241) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP5' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_21_write_ln247', Crypto.cpp:247) of variable 'call_ret112', Crypto.cpp:247 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load_15', Crypto.cpp:241) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP5' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_22_write_ln248', Crypto.cpp:248) of variable 'call_ret27', Crypto.cpp:248 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load_15', Crypto.cpp:241) on array 'DataRAM_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 76, Depth = 77, loop 'INTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.913 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_INTT_PE_LOOP5.
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP5 
Execute       bind -model Crypto_Pipeline_INTT_PE_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.913 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_INTT_PE_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PE_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP6 
Execute       schedule -model Crypto_Pipeline_INTT_PE_LOOP6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'INTTTWiddleRAM_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'INTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP6' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret', Crypto.cpp:247 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load', Crypto.cpp:243) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP6' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret', Crypto.cpp:247 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load', Crypto.cpp:243) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP6' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_write_ln247', Crypto.cpp:247) of variable 'call_ret', Crypto.cpp:247 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load', Crypto.cpp:243) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP6' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_16_write_ln248', Crypto.cpp:248) of variable 'call_ret48', Crypto.cpp:248 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load_15', Crypto.cpp:241) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP6' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_21_write_ln247', Crypto.cpp:247) of variable 'call_ret96', Crypto.cpp:247 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load_15', Crypto.cpp:241) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP6' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_21_write_ln247', Crypto.cpp:247) of variable 'call_ret96', Crypto.cpp:247 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load_15', Crypto.cpp:241) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP6' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_22_write_ln248', Crypto.cpp:248) of variable 'call_ret36', Crypto.cpp:248 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load_15', Crypto.cpp:241) on array 'DataRAM_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 76, Depth = 77, loop 'INTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_INTT_PE_LOOP6.
Execute       set_default_model Crypto_Pipeline_INTT_PE_LOOP6 
Execute       bind -model Crypto_Pipeline_INTT_PE_LOOP6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_INTT_PE_LOOP6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP 
Execute       schedule -model Crypto_Pipeline_MUL_INV_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_MUL_INV_LOOP.
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP 
Execute       bind -model Crypto_Pipeline_MUL_INV_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_MUL_INV_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP21 
Execute       schedule -model Crypto_Pipeline_MUL_INV_LOOP21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_MUL_INV_LOOP21.
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP21 
Execute       bind -model Crypto_Pipeline_MUL_INV_LOOP21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_MUL_INV_LOOP21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_MUL_INV_LOOP22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP22 
Execute       schedule -model Crypto_Pipeline_MUL_INV_LOOP22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MUL_INV_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'MUL_INV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_MUL_INV_LOOP22.
Execute       set_default_model Crypto_Pipeline_MUL_INV_LOOP22 
Execute       bind -model Crypto_Pipeline_MUL_INV_LOOP22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_MUL_INV_LOOP22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_175_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_175_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_175_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_175_5.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_175_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.915 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_175_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_175_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_175_51 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_175_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.916 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_175_51.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_175_51 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.916 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_175_51.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_175_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_175_52 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_175_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_175_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.916 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_175_52.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_175_52 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.916 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_175_52.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute       schedule -model Crypto_Pipeline_NTT_PE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTTWiddleRAM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'NTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret11', Crypto.cpp:202 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:198) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret11', Crypto.cpp:202 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:198) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret11', Crypto.cpp:202 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto.cpp:198) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_9_write_ln203', Crypto.cpp:203) of variable 'call_ret68', Crypto.cpp:203 on array 'DataRAM' and 'load' operation ('DataRAM_load_8', Crypto.cpp:196) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_14_write_ln202', Crypto.cpp:202) of variable 'call_ret82', Crypto.cpp:202 on array 'DataRAM' and 'load' operation ('DataRAM_load_8', Crypto.cpp:196) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_14_write_ln202', Crypto.cpp:202) of variable 'call_ret82', Crypto.cpp:202 on array 'DataRAM' and 'load' operation ('DataRAM_load_8', Crypto.cpp:196) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_15_write_ln203', Crypto.cpp:203) of variable 'call_ret59', Crypto.cpp:203 on array 'DataRAM' and 'load' operation ('DataRAM_load_8', Crypto.cpp:196) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 76, Depth = 77, loop 'NTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_NTT_PE_LOOP.
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute       bind -model Crypto_Pipeline_NTT_PE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_NTT_PE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PE_LOOP19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP19 
Execute       schedule -model Crypto_Pipeline_NTT_PE_LOOP19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTTWiddleRAM_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'NTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP19' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret33', Crypto.cpp:202 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load', Crypto.cpp:198) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP19' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret33', Crypto.cpp:202 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load', Crypto.cpp:198) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP19' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret33', Crypto.cpp:202 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load', Crypto.cpp:198) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP19' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_9_write_ln203', Crypto.cpp:203) of variable 'call_ret34', Crypto.cpp:203 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load_8', Crypto.cpp:196) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP19' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_14_write_ln202', Crypto.cpp:202) of variable 'call_ret57', Crypto.cpp:202 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load_8', Crypto.cpp:196) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP19' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_14_write_ln202', Crypto.cpp:202) of variable 'call_ret57', Crypto.cpp:202 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load_8', Crypto.cpp:196) on array 'DataRAM_1'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP19' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'store' operation ('DataRAM_1_addr_15_write_ln203', Crypto.cpp:203) of variable 'call_ret58', Crypto.cpp:203 on array 'DataRAM_1' and 'load' operation ('DataRAM_1_load_8', Crypto.cpp:196) on array 'DataRAM_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 76, Depth = 77, loop 'NTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.922 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_NTT_PE_LOOP19.
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP19 
Execute       bind -model Crypto_Pipeline_NTT_PE_LOOP19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.922 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_NTT_PE_LOOP19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PE_LOOP20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP20 
Execute       schedule -model Crypto_Pipeline_NTT_PE_LOOP20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTTWiddleRAM_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'NTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP20' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret', Crypto.cpp:202 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load', Crypto.cpp:198) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP20' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret', Crypto.cpp:202 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load', Crypto.cpp:198) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP20' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_write_ln202', Crypto.cpp:202) of variable 'call_ret', Crypto.cpp:202 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load', Crypto.cpp:198) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP20' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_9_write_ln203', Crypto.cpp:203) of variable 'call_ret1', Crypto.cpp:203 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load_8', Crypto.cpp:196) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP20' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_14_write_ln202', Crypto.cpp:202) of variable 'call_ret24', Crypto.cpp:202 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load_8', Crypto.cpp:196) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP20' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_14_write_ln202', Crypto.cpp:202) of variable 'call_ret24', Crypto.cpp:202 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load_8', Crypto.cpp:196) on array 'DataRAM_11'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP20' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 75, distance = 1, offset = 1) between 'store' operation ('DataRAM_11_addr_15_write_ln203', Crypto.cpp:203) of variable 'call_ret25', Crypto.cpp:203 on array 'DataRAM_11' and 'load' operation ('DataRAM_11_load_8', Crypto.cpp:196) on array 'DataRAM_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 76, Depth = 77, loop 'NTT_PE_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.924 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_NTT_PE_LOOP20.
Execute       set_default_model Crypto_Pipeline_NTT_PE_LOOP20 
Execute       bind -model Crypto_Pipeline_NTT_PE_LOOP20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.924 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_NTT_PE_LOOP20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MUL_MOD.1 
Execute       schedule -model MUL_MOD.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.924 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.1.
Execute       set_default_model MUL_MOD.1 
Execute       bind -model MUL_MOD.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.924 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       schedule -model Crypto_Pipeline_POLY_MUL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_4', Crypto.cpp:158) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to schedule 'load' operation ('DataRAM_6_load_6', Crypto.cpp:158) on array 'DataRAM_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP' (loop 'POLY_MUL_LOOP'): Unable to schedule 'store' operation ('DataRAM_6_addr_4_write_ln161', Crypto.cpp:161) of variable 'call_ret2', Crypto.cpp:160 on array 'DataRAM_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.925 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_MUL_LOOP.
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP 
Execute       bind -model Crypto_Pipeline_POLY_MUL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.925 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_MUL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       schedule -model Crypto_Pipeline_POLY_MUL_LOOP23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP23' (loop 'POLY_MUL_LOOP'): Unable to schedule 'load' operation ('DataRAM_1_load_4', Crypto.cpp:158) on array 'DataRAM_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP23' (loop 'POLY_MUL_LOOP'): Unable to schedule 'load' operation ('DataRAM_7_load_6', Crypto.cpp:158) on array 'DataRAM_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_7'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP23' (loop 'POLY_MUL_LOOP'): Unable to schedule 'store' operation ('DataRAM_7_addr_4_write_ln161', Crypto.cpp:161) of variable 'call_ret5', Crypto.cpp:160 on array 'DataRAM_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.926 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_MUL_LOOP23.
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       bind -model Crypto_Pipeline_POLY_MUL_LOOP23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.926 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_MUL_LOOP23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MUL_LOOP24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       schedule -model Crypto_Pipeline_POLY_MUL_LOOP24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP24' (loop 'POLY_MUL_LOOP'): Unable to schedule 'load' operation ('DataRAM_2_load_4', Crypto.cpp:158) on array 'DataRAM_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_2'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP24' (loop 'POLY_MUL_LOOP'): Unable to schedule 'load' operation ('DataRAM_8_load_6', Crypto.cpp:158) on array 'DataRAM_8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_8'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MUL_LOOP24' (loop 'POLY_MUL_LOOP'): Unable to schedule 'store' operation ('DataRAM_8_addr_4_write_ln161', Crypto.cpp:161) of variable 'call_ret8', Crypto.cpp:160 on array 'DataRAM_8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'POLY_MUL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.927 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_MUL_LOOP24.
Execute       set_default_model Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       bind -model Crypto_Pipeline_POLY_MUL_LOOP24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.927 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_MUL_LOOP24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       schedule -model Crypto_Pipeline_POLY_SUB_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP' (loop 'POLY_SUB_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_1', Crypto.cpp:140) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP' (loop 'POLY_SUB_LOOP'): Unable to schedule 'load' operation ('DataRAM_6_load_3', Crypto.cpp:140) on array 'DataRAM_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP' (loop 'POLY_SUB_LOOP'): Unable to schedule 'store' operation ('DataRAM_6_addr_1_write_ln143', Crypto.cpp:143) of variable 'SubRes', Arithmetic.cpp:55->Crypto.cpp:142 on array 'DataRAM_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.928 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_SUB_LOOP.
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP 
Execute       bind -model Crypto_Pipeline_POLY_SUB_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.928 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_SUB_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       schedule -model Crypto_Pipeline_POLY_SUB_LOOP17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP17' (loop 'POLY_SUB_LOOP'): Unable to schedule 'load' operation ('DataRAM_1_load_1', Crypto.cpp:140) on array 'DataRAM_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP17' (loop 'POLY_SUB_LOOP'): Unable to schedule 'load' operation ('DataRAM_7_load_3', Crypto.cpp:140) on array 'DataRAM_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_7'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP17' (loop 'POLY_SUB_LOOP'): Unable to schedule 'store' operation ('DataRAM_7_addr_1_write_ln143', Crypto.cpp:143) of variable 'SubRes', Arithmetic.cpp:55->Crypto.cpp:142 on array 'DataRAM_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.929 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_SUB_LOOP17.
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       bind -model Crypto_Pipeline_POLY_SUB_LOOP17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.929 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_SUB_LOOP17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_SUB_LOOP18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       schedule -model Crypto_Pipeline_POLY_SUB_LOOP18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP18' (loop 'POLY_SUB_LOOP'): Unable to schedule 'load' operation ('DataRAM_2_load_1', Crypto.cpp:140) on array 'DataRAM_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_2'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP18' (loop 'POLY_SUB_LOOP'): Unable to schedule 'load' operation ('DataRAM_8_load_3', Crypto.cpp:140) on array 'DataRAM_8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_8'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_SUB_LOOP18' (loop 'POLY_SUB_LOOP'): Unable to schedule 'store' operation ('DataRAM_8_addr_1_write_ln143', Crypto.cpp:143) of variable 'SubRes', Arithmetic.cpp:55->Crypto.cpp:142 on array 'DataRAM_8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'POLY_SUB_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.930 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_SUB_LOOP18.
Execute       set_default_model Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       bind -model Crypto_Pipeline_POLY_SUB_LOOP18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.930 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_SUB_LOOP18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP 
Execute       schedule -model Crypto_Pipeline_POLY_ADD_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP' (loop 'POLY_ADD_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_6', Crypto.cpp:124) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP' (loop 'POLY_ADD_LOOP'): Unable to schedule 'load' operation ('DataRAM_6_load_7', Crypto.cpp:124) on array 'DataRAM_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP' (loop 'POLY_ADD_LOOP'): Unable to schedule 'store' operation ('DataRAM_6_addr_write_ln127', Crypto.cpp:127) of variable 'AddRes', Arithmetic.cpp:43->Crypto.cpp:126 on array 'DataRAM_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'POLY_ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.931 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_ADD_LOOP.
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP 
Execute       bind -model Crypto_Pipeline_POLY_ADD_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.931 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_ADD_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_ADD_LOOP15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       schedule -model Crypto_Pipeline_POLY_ADD_LOOP15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP15' (loop 'POLY_ADD_LOOP'): Unable to schedule 'load' operation ('DataRAM_1_load_6', Crypto.cpp:124) on array 'DataRAM_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP15' (loop 'POLY_ADD_LOOP'): Unable to schedule 'load' operation ('DataRAM_7_load_7', Crypto.cpp:124) on array 'DataRAM_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_7'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP15' (loop 'POLY_ADD_LOOP'): Unable to schedule 'store' operation ('DataRAM_7_addr_write_ln127', Crypto.cpp:127) of variable 'AddRes', Arithmetic.cpp:43->Crypto.cpp:126 on array 'DataRAM_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'POLY_ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.932 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_ADD_LOOP15.
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       bind -model Crypto_Pipeline_POLY_ADD_LOOP15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.932 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_ADD_LOOP15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_ADD_LOOP16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       schedule -model Crypto_Pipeline_POLY_ADD_LOOP16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP16' (loop 'POLY_ADD_LOOP'): Unable to schedule 'load' operation ('DataRAM_2_load_6', Crypto.cpp:124) on array 'DataRAM_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_2'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP16' (loop 'POLY_ADD_LOOP'): Unable to schedule 'load' operation ('DataRAM_8_load_7', Crypto.cpp:124) on array 'DataRAM_8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_8'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_ADD_LOOP16' (loop 'POLY_ADD_LOOP'): Unable to schedule 'store' operation ('DataRAM_8_addr_write_ln127', Crypto.cpp:127) of variable 'AddRes', Arithmetic.cpp:43->Crypto.cpp:126 on array 'DataRAM_8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'POLY_ADD_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_ADD_LOOP16.
Execute       set_default_model Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       bind -model Crypto_Pipeline_POLY_ADD_LOOP16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_ADD_LOOP16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MOD_PLAINTEXTMODULUS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MOD_PLAINTEXTMODULUS 
Execute       schedule -model MOD_PLAINTEXTMODULUS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MOD_PLAINTEXTMODULUS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'MOD_PLAINTEXTMODULUS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.sched.adb -f 
INFO-FLOW: Finish scheduling MOD_PLAINTEXTMODULUS.
Execute       set_default_model MOD_PLAINTEXTMODULUS 
Execute       bind -model MOD_PLAINTEXTMODULUS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.933 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.bind.adb -f 
INFO-FLOW: Finish binding MOD_PLAINTEXTMODULUS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       schedule -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_MODULUS_LOOP1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'load' operation ('DataRAM_load_2', Crypto.cpp:109) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'load' operation ('DataRAM_6_load_4', Crypto.cpp:109) on array 'DataRAM_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'store' operation ('DataRAM_6_addr_3_write_ln111', Crypto.cpp:111) of variable 'ModRes', Crypto.cpp:110 on array 'DataRAM_6' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'POLY_MOD_MODULUS_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.934 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       bind -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.934 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       schedule -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_MODULUS_LOOP1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'load' operation ('DataRAM_1_load_2', Crypto.cpp:109) on array 'DataRAM_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'load' operation ('DataRAM_7_load_4', Crypto.cpp:109) on array 'DataRAM_7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_7'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'store' operation ('DataRAM_7_addr_3_write_ln111', Crypto.cpp:111) of variable 'ModRes', Crypto.cpp:110 on array 'DataRAM_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'POLY_MOD_MODULUS_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.935 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       bind -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.935 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       schedule -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_MODULUS_LOOP1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'load' operation ('DataRAM_2_load_2', Crypto.cpp:109) on array 'DataRAM_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM_2'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'load' operation ('DataRAM_8_load_4', Crypto.cpp:109) on array 'DataRAM_8' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_8'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114' (loop 'POLY_MOD_MODULUS_LOOP1'): Unable to schedule 'store' operation ('DataRAM_8_addr_3_write_ln111', Crypto.cpp:111) of variable 'ModRes', Crypto.cpp:110 on array 'DataRAM_8' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'DataRAM_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'POLY_MOD_MODULUS_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.936 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.
Execute       set_default_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       bind -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.936 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_93_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'INTTTWiddleRAM'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTTWiddleRAM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.937 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_93_3.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_93_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.937 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_93_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_93_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_93_311 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'INTTTWiddleRAM_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTTWiddleRAM_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.937 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_93_311.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_93_311 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.937 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_93_311.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_93_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_93_312 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'INTTTWiddleRAM_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'NTTTWiddleRAM_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.938 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_93_312.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_93_312 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.938 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_93_312.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_82_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.938 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_82_2.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_82_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.938 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_82_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_82_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_82_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.938 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_82_29.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_82_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.938 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_82_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_82_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_82_210 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.939 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_82_210.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_82_210 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.939 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_82_210.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_71_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.939 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_71_1.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_71_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.939 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_71_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_71_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_71_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.940 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_71_17.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_71_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.940 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_71_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_71_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       schedule -model Crypto_Pipeline_VITIS_LOOP_71_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_71_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.940 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_71_18.
Execute       set_default_model Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       bind -model Crypto_Pipeline_VITIS_LOOP_71_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.940 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_71_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Crypto 
Execute       schedule -model Crypto 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.943 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.49 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto.
Execute       set_default_model Crypto 
Execute       bind -model Crypto 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.943 GB.
Execute       syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.bind.adb -f 
INFO-FLOW: Finish binding Crypto.
Execute       get_model_list Crypto -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess apply_bit_reverse 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       rtl_gen_preprocess MUL_MOD 
Execute       rtl_gen_preprocess ADD_MOD 
Execute       rtl_gen_preprocess SUB_MOD 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP5 
Execute       rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP6 
Execute       rtl_gen_preprocess Crypto_Pipeline_MUL_INV_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_MUL_INV_LOOP21 
Execute       rtl_gen_preprocess Crypto_Pipeline_MUL_INV_LOOP22 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP19 
Execute       rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP20 
Execute       rtl_gen_preprocess MUL_MOD.1 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MUL_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_SUB_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_ADD_LOOP 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       rtl_gen_preprocess MOD_PLAINTEXTMODULUS 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       rtl_gen_preprocess Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       rtl_gen_preprocess Crypto 
INFO-FLOW: Model list for RTL generation: apply_bit_reverse Crypto_Pipeline_VITIS_LOOP_220_8 Crypto_Pipeline_VITIS_LOOP_220_83 Crypto_Pipeline_VITIS_LOOP_220_84 MUL_MOD ADD_MOD SUB_MOD Crypto_Pipeline_INTT_PE_LOOP Crypto_Pipeline_INTT_PE_LOOP5 Crypto_Pipeline_INTT_PE_LOOP6 Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_MUL_INV_LOOP21 Crypto_Pipeline_MUL_INV_LOOP22 Crypto_Pipeline_VITIS_LOOP_175_5 Crypto_Pipeline_VITIS_LOOP_175_51 Crypto_Pipeline_VITIS_LOOP_175_52 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_NTT_PE_LOOP19 Crypto_Pipeline_NTT_PE_LOOP20 MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_MUL_LOOP23 Crypto_Pipeline_POLY_MUL_LOOP24 Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_POLY_SUB_LOOP17 Crypto_Pipeline_POLY_SUB_LOOP18 Crypto_Pipeline_POLY_ADD_LOOP Crypto_Pipeline_POLY_ADD_LOOP15 Crypto_Pipeline_POLY_ADD_LOOP16 MOD_PLAINTEXTMODULUS Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 Crypto_Pipeline_VITIS_LOOP_93_3 Crypto_Pipeline_VITIS_LOOP_93_311 Crypto_Pipeline_VITIS_LOOP_93_312 Crypto_Pipeline_VITIS_LOOP_82_2 Crypto_Pipeline_VITIS_LOOP_82_29 Crypto_Pipeline_VITIS_LOOP_82_210 Crypto_Pipeline_VITIS_LOOP_71_1 Crypto_Pipeline_VITIS_LOOP_71_17 Crypto_Pipeline_VITIS_LOOP_71_18 Crypto
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model apply_bit_reverse -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'apply_bit_reverse' pipeline 'PERMUTE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.943 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl apply_bit_reverse -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_apply_bit_reverse 
Execute       gen_rtl apply_bit_reverse -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_apply_bit_reverse 
Execute       syn_report -csynth -model apply_bit_reverse -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/apply_bit_reverse_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model apply_bit_reverse -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/apply_bit_reverse_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model apply_bit_reverse -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model apply_bit_reverse -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.adb 
Execute       db_write -model apply_bit_reverse -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info apply_bit_reverse -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_220_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_220_8 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_220_8' pipeline 'VITIS_LOOP_220_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_220_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.944 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_220_8 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_220_8 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_220_8 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_220_8 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_220_8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_220_8 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_220_8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_220_8 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_220_8 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_220_8 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_220_8 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_220_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_220_83 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_220_83' pipeline 'VITIS_LOOP_220_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_220_83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.946 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_220_83 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_220_83 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_220_83 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_220_83 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_220_83_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_220_83 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_220_83_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_220_83 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_220_83 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_220_83 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_220_83 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_220_84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_220_84 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_220_84' pipeline 'VITIS_LOOP_220_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_220_84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.947 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_220_84 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_220_84 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_220_84 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_220_84 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_220_84_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_220_84 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_220_84_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_220_84 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_220_84 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_220_84 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_220_84 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MUL_MOD -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.949 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl MUL_MOD -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_MUL_MOD 
Execute       gen_rtl MUL_MOD -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_MUL_MOD 
Execute       syn_report -csynth -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MUL_MOD -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.adb 
Execute       db_write -model MUL_MOD -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MUL_MOD -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ADD_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ADD_MOD -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ADD_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.950 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl ADD_MOD -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_ADD_MOD 
Execute       gen_rtl ADD_MOD -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_ADD_MOD 
Execute       syn_report -csynth -model ADD_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/ADD_MOD_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model ADD_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/ADD_MOD_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model ADD_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model ADD_MOD -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.adb 
Execute       db_write -model ADD_MOD -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ADD_MOD -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SUB_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SUB_MOD -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SUB_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.951 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl SUB_MOD -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_SUB_MOD 
Execute       gen_rtl SUB_MOD -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_SUB_MOD 
Execute       syn_report -csynth -model SUB_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/SUB_MOD_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model SUB_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/SUB_MOD_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model SUB_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model SUB_MOD -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.adb 
Execute       db_write -model SUB_MOD -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SUB_MOD -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_INTT_PE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PE_LOOP' pipeline 'INTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.955 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_INTT_PE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_INTT_PE_LOOP 
Execute       gen_rtl Crypto_Pipeline_INTT_PE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_INTT_PE_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_INTT_PE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_INTT_PE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_INTT_PE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PE_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_INTT_PE_LOOP5 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PE_LOOP5' pipeline 'INTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PE_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.962 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_INTT_PE_LOOP5 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_INTT_PE_LOOP5 
Execute       gen_rtl Crypto_Pipeline_INTT_PE_LOOP5 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_INTT_PE_LOOP5 
Execute       syn_report -csynth -model Crypto_Pipeline_INTT_PE_LOOP5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_INTT_PE_LOOP5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_INTT_PE_LOOP5 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_INTT_PE_LOOP5 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.adb 
Execute       db_write -model Crypto_Pipeline_INTT_PE_LOOP5 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_INTT_PE_LOOP5 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PE_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_INTT_PE_LOOP6 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PE_LOOP6' pipeline 'INTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PE_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.969 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_INTT_PE_LOOP6 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_INTT_PE_LOOP6 
Execute       gen_rtl Crypto_Pipeline_INTT_PE_LOOP6 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_INTT_PE_LOOP6 
Execute       syn_report -csynth -model Crypto_Pipeline_INTT_PE_LOOP6 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_INTT_PE_LOOP6 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_INTT_PE_LOOP6 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_INTT_PE_LOOP6 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.adb 
Execute       db_write -model Crypto_Pipeline_INTT_PE_LOOP6 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_INTT_PE_LOOP6 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_MUL_INV_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_MUL_INV_LOOP' pipeline 'MUL_INV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.974 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_MUL_INV_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_MUL_INV_LOOP 
Execute       gen_rtl Crypto_Pipeline_MUL_INV_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_MUL_INV_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_MUL_INV_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_MUL_INV_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_MUL_INV_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_MUL_INV_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_MUL_INV_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_MUL_INV_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_MUL_INV_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_MUL_INV_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_MUL_INV_LOOP21 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_MUL_INV_LOOP21' pipeline 'MUL_INV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.976 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_MUL_INV_LOOP21 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_MUL_INV_LOOP21 
Execute       gen_rtl Crypto_Pipeline_MUL_INV_LOOP21 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_MUL_INV_LOOP21 
Execute       syn_report -csynth -model Crypto_Pipeline_MUL_INV_LOOP21 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_MUL_INV_LOOP21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_MUL_INV_LOOP21 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_MUL_INV_LOOP21_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_MUL_INV_LOOP21 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_MUL_INV_LOOP21 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.adb 
Execute       db_write -model Crypto_Pipeline_MUL_INV_LOOP21 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_MUL_INV_LOOP21 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_MUL_INV_LOOP22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_MUL_INV_LOOP22 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'MUL_INV_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_MUL_INV_LOOP22' pipeline 'MUL_INV_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_MUL_INV_LOOP22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.978 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_MUL_INV_LOOP22 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_MUL_INV_LOOP22 
Execute       gen_rtl Crypto_Pipeline_MUL_INV_LOOP22 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_MUL_INV_LOOP22 
Execute       syn_report -csynth -model Crypto_Pipeline_MUL_INV_LOOP22 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_MUL_INV_LOOP22_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_MUL_INV_LOOP22 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_MUL_INV_LOOP22_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_MUL_INV_LOOP22 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_MUL_INV_LOOP22 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.adb 
Execute       db_write -model Crypto_Pipeline_MUL_INV_LOOP22 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_MUL_INV_LOOP22 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_175_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_175_5 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_175_5' pipeline 'VITIS_LOOP_175_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_175_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.979 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_175_5 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_175_5 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_175_5 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_175_5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_175_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_175_5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_175_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_175_5 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_175_5 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_175_5 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_175_5 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_175_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_175_51 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_175_51' pipeline 'VITIS_LOOP_175_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_175_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.981 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_175_51 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_175_51 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_175_51 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_175_51 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_175_51_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_175_51 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_175_51_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_175_51 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_175_51 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_175_51 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_175_51 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_175_52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_175_52 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_175_52' pipeline 'VITIS_LOOP_175_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_175_52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.982 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_175_52 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_175_52 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_175_52 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_175_52 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_175_52_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_175_52 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_175_52_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_175_52 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_175_52 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_175_52 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_175_52 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_NTT_PE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PE_LOOP' pipeline 'NTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.986 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_NTT_PE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_NTT_PE_LOOP 
Execute       gen_rtl Crypto_Pipeline_NTT_PE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_NTT_PE_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_NTT_PE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_NTT_PE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_NTT_PE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PE_LOOP19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_NTT_PE_LOOP19 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PE_LOOP19' pipeline 'NTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PE_LOOP19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.993 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_NTT_PE_LOOP19 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_NTT_PE_LOOP19 
Execute       gen_rtl Crypto_Pipeline_NTT_PE_LOOP19 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_NTT_PE_LOOP19 
Execute       syn_report -csynth -model Crypto_Pipeline_NTT_PE_LOOP19 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP19_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_NTT_PE_LOOP19 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP19_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_NTT_PE_LOOP19 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_NTT_PE_LOOP19 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.adb 
Execute       db_write -model Crypto_Pipeline_NTT_PE_LOOP19 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_NTT_PE_LOOP19 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PE_LOOP20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_NTT_PE_LOOP20 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PE_LOOP20' pipeline 'NTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PE_LOOP20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.000 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_NTT_PE_LOOP20 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_NTT_PE_LOOP20 
Execute       gen_rtl Crypto_Pipeline_NTT_PE_LOOP20 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_NTT_PE_LOOP20 
Execute       syn_report -csynth -model Crypto_Pipeline_NTT_PE_LOOP20 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP20_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_NTT_PE_LOOP20 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP20_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_NTT_PE_LOOP20 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_NTT_PE_LOOP20 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.adb 
Execute       db_write -model Crypto_Pipeline_NTT_PE_LOOP20 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_NTT_PE_LOOP20 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MUL_MOD.1 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.005 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl MUL_MOD.1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_MUL_MOD_1 
Execute       gen_rtl MUL_MOD.1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_MUL_MOD_1 
Execute       syn_report -csynth -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MUL_MOD.1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.adb 
Execute       db_write -model MUL_MOD.1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MUL_MOD.1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_MUL_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MUL_LOOP' pipeline 'POLY_MUL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.008 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_MUL_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_MUL_LOOP 
Execute       gen_rtl Crypto_Pipeline_POLY_MUL_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_MUL_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_MUL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MUL_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_MUL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MUL_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_MUL_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_MUL_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_POLY_MUL_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_MUL_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_MUL_LOOP23 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MUL_LOOP23' pipeline 'POLY_MUL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.011 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_MUL_LOOP23 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       gen_rtl Crypto_Pipeline_POLY_MUL_LOOP23 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_MUL_LOOP23 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_MUL_LOOP23 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MUL_LOOP23_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_MUL_LOOP23 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MUL_LOOP23_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_MUL_LOOP23 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_MUL_LOOP23 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.adb 
Execute       db_write -model Crypto_Pipeline_POLY_MUL_LOOP23 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_MUL_LOOP23 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MUL_LOOP24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_MUL_LOOP24 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MUL_LOOP24' pipeline 'POLY_MUL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MUL_LOOP24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.014 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_MUL_LOOP24 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       gen_rtl Crypto_Pipeline_POLY_MUL_LOOP24 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_MUL_LOOP24 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_MUL_LOOP24 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MUL_LOOP24_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_MUL_LOOP24 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MUL_LOOP24_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_MUL_LOOP24 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_MUL_LOOP24 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.adb 
Execute       db_write -model Crypto_Pipeline_POLY_MUL_LOOP24 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_MUL_LOOP24 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_SUB_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.017 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_SUB_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_SUB_LOOP 
Execute       gen_rtl Crypto_Pipeline_POLY_SUB_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_SUB_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_SUB_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_SUB_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_SUB_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_SUB_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_SUB_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_SUB_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_POLY_SUB_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_SUB_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_SUB_LOOP17 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP17' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.019 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_SUB_LOOP17 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       gen_rtl Crypto_Pipeline_POLY_SUB_LOOP17 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_SUB_LOOP17 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_SUB_LOOP17 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_SUB_LOOP17_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_SUB_LOOP17 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_SUB_LOOP17_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_SUB_LOOP17 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_SUB_LOOP17 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.adb 
Execute       db_write -model Crypto_Pipeline_POLY_SUB_LOOP17 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_SUB_LOOP17 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_SUB_LOOP18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_SUB_LOOP18 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_SUB_LOOP18' pipeline 'POLY_SUB_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_SUB_LOOP18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.022 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_SUB_LOOP18 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       gen_rtl Crypto_Pipeline_POLY_SUB_LOOP18 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_SUB_LOOP18 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_SUB_LOOP18 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_SUB_LOOP18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_SUB_LOOP18 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_SUB_LOOP18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_SUB_LOOP18 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_SUB_LOOP18 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.adb 
Execute       db_write -model Crypto_Pipeline_POLY_SUB_LOOP18 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_SUB_LOOP18 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_ADD_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_ADD_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_ADD_LOOP' pipeline 'POLY_ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_ADD_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.025 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_ADD_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_ADD_LOOP 
Execute       gen_rtl Crypto_Pipeline_POLY_ADD_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_ADD_LOOP 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_ADD_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_ADD_LOOP_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_ADD_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_ADD_LOOP_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_ADD_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_ADD_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.adb 
Execute       db_write -model Crypto_Pipeline_POLY_ADD_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_ADD_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_ADD_LOOP15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_ADD_LOOP15 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_ADD_LOOP15' pipeline 'POLY_ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_ADD_LOOP15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.028 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_ADD_LOOP15 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       gen_rtl Crypto_Pipeline_POLY_ADD_LOOP15 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_ADD_LOOP15 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_ADD_LOOP15 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_ADD_LOOP15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_ADD_LOOP15 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_ADD_LOOP15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_ADD_LOOP15 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_ADD_LOOP15 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.adb 
Execute       db_write -model Crypto_Pipeline_POLY_ADD_LOOP15 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_ADD_LOOP15 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_ADD_LOOP16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_ADD_LOOP16 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_ADD_LOOP16' pipeline 'POLY_ADD_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_ADD_LOOP16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.031 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_ADD_LOOP16 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       gen_rtl Crypto_Pipeline_POLY_ADD_LOOP16 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_ADD_LOOP16 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_ADD_LOOP16 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_ADD_LOOP16_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_ADD_LOOP16 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_ADD_LOOP16_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_ADD_LOOP16 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_ADD_LOOP16 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.adb 
Execute       db_write -model Crypto_Pipeline_POLY_ADD_LOOP16 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_ADD_LOOP16 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MOD_PLAINTEXTMODULUS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MOD_PLAINTEXTMODULUS -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MOD_PLAINTEXTMODULUS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.033 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl MOD_PLAINTEXTMODULUS -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_MOD_PLAINTEXTMODULUS 
Execute       gen_rtl MOD_PLAINTEXTMODULUS -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_MOD_PLAINTEXTMODULUS 
Execute       syn_report -csynth -model MOD_PLAINTEXTMODULUS -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MOD_PLAINTEXTMODULUS_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MOD_PLAINTEXTMODULUS -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MOD_PLAINTEXTMODULUS_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MOD_PLAINTEXTMODULUS -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MOD_PLAINTEXTMODULUS -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.adb 
Execute       db_write -model MOD_PLAINTEXTMODULUS -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MOD_PLAINTEXTMODULUS -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_MODULUS_LOOP1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1' pipeline 'POLY_MOD_MODULUS_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.035 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       gen_rtl Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.adb 
Execute       db_write -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_MODULUS_LOOP1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113' pipeline 'POLY_MOD_MODULUS_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.038 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       gen_rtl Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.adb 
Execute       db_write -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_MODULUS_LOOP1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114' pipeline 'POLY_MOD_MODULUS_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.040 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       gen_rtl Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
Execute       syn_report -csynth -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.adb 
Execute       db_write -model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_93_3 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_93_3' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_93_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.042 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_93_3 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_93_3 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_93_3 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_93_3 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_93_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_93_3 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_93_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_93_3 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_93_3 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_93_3 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_93_3 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_93_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_93_311 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_93_311' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_93_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.043 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_93_311 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_93_311 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_93_311 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_93_311 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_93_311_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_93_311 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_93_311_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_93_311 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_93_311 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_93_311 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_93_311 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_93_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_93_312 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_93_312' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_93_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.044 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_93_312 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_93_312 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_93_312 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_93_312 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_93_312_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_93_312 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_93_312_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_93_312 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_93_312 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_93_312 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_93_312 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_82_2 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.046 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_82_2 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_82_2 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_82_2 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_82_2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_82_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_82_2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_82_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_82_2 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_82_2 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_82_2 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_82_2 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_82_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_82_29 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_82_29' pipeline 'VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_82_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.047 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_82_29 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_82_29 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_82_29 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_82_29 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_82_29_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_82_29 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_82_29_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_82_29 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_82_29 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_82_29 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_82_29 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_82_210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_82_210 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_82_210' pipeline 'VITIS_LOOP_82_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_82_210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.048 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_82_210 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_82_210 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_82_210 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_82_210 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_82_210_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_82_210 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_82_210_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_82_210 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_82_210 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_82_210 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_82_210 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_71_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_71_1 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_71_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.049 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_71_1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_71_1 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_71_1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_71_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_71_1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_71_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_71_1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_71_1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_71_1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_71_1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_71_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_71_17 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_71_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.050 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_71_17 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_71_17 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_71_17 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_71_17 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_71_17_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_71_17 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_71_17_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_71_17 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_71_17 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_71_17 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_71_17 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_71_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto_Pipeline_VITIS_LOOP_71_18 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_71_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.051 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_71_18 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       gen_rtl Crypto_Pipeline_VITIS_LOOP_71_18 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_71_18 
Execute       syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_71_18 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_71_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_71_18 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_71_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_71_18 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_71_18 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.adb 
Execute       db_write -model Crypto_Pipeline_VITIS_LOOP_71_18 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto_Pipeline_VITIS_LOOP_71_18 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Crypto -top_prefix  -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataOutStream' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'DataOutStream', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32s_11_19_seq_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_BitReverseData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.061 GB.
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       gen_rtl Crypto -istop -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto 
Execute       gen_rtl Crypto -istop -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto 
Execute       syn_report -csynth -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -model Crypto -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.adb 
Execute       db_write -model Crypto -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Crypto -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto 
Execute       export_constraint_db -f -tool general -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute       syn_report -designview -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.design.xml 
Command       syn_report done; 0.86 sec.
Execute       syn_report -csynthDesign -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth.rpt -MHOut /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.protoinst 
Execute       sc_get_clocks Crypto 
Execute       sc_get_portdomain Crypto 
INFO-FLOW: Model list for RTL component generation: apply_bit_reverse Crypto_Pipeline_VITIS_LOOP_220_8 Crypto_Pipeline_VITIS_LOOP_220_83 Crypto_Pipeline_VITIS_LOOP_220_84 MUL_MOD ADD_MOD SUB_MOD Crypto_Pipeline_INTT_PE_LOOP Crypto_Pipeline_INTT_PE_LOOP5 Crypto_Pipeline_INTT_PE_LOOP6 Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_MUL_INV_LOOP21 Crypto_Pipeline_MUL_INV_LOOP22 Crypto_Pipeline_VITIS_LOOP_175_5 Crypto_Pipeline_VITIS_LOOP_175_51 Crypto_Pipeline_VITIS_LOOP_175_52 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_NTT_PE_LOOP19 Crypto_Pipeline_NTT_PE_LOOP20 MUL_MOD.1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_MUL_LOOP23 Crypto_Pipeline_POLY_MUL_LOOP24 Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_POLY_SUB_LOOP17 Crypto_Pipeline_POLY_SUB_LOOP18 Crypto_Pipeline_POLY_ADD_LOOP Crypto_Pipeline_POLY_ADD_LOOP15 Crypto_Pipeline_POLY_ADD_LOOP16 MOD_PLAINTEXTMODULUS Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 Crypto_Pipeline_VITIS_LOOP_93_3 Crypto_Pipeline_VITIS_LOOP_93_311 Crypto_Pipeline_VITIS_LOOP_93_312 Crypto_Pipeline_VITIS_LOOP_82_2 Crypto_Pipeline_VITIS_LOOP_82_29 Crypto_Pipeline_VITIS_LOOP_82_210 Crypto_Pipeline_VITIS_LOOP_71_1 Crypto_Pipeline_VITIS_LOOP_71_17 Crypto_Pipeline_VITIS_LOOP_71_18 Crypto
INFO-FLOW: Handling components in module [apply_bit_reverse] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_220_8] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_220_83] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_220_84] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
INFO-FLOW: Found component Crypto_mul_16ns_16ns_32_1_0.
INFO-FLOW: Append model Crypto_mul_16ns_16ns_32_1_0
INFO-FLOW: Found component Crypto_mux_3_2_20_1_0.
INFO-FLOW: Append model Crypto_mux_3_2_20_1_0
INFO-FLOW: Found component Crypto_mux_3_2_31_1_0.
INFO-FLOW: Append model Crypto_mux_3_2_31_1_0
INFO-FLOW: Found component Crypto_mul_15ns_16ns_31_1_0.
INFO-FLOW: Append model Crypto_mul_15ns_16ns_31_1_0
INFO-FLOW: Found component Crypto_mac_muladd_16ns_16ns_32ns_33_4_0.
INFO-FLOW: Append model Crypto_mac_muladd_16ns_16ns_32ns_33_4_0
INFO-FLOW: Found component Crypto_mac_muladd_16ns_15ns_32ns_33_4_0.
INFO-FLOW: Append model Crypto_mac_muladd_16ns_15ns_32ns_33_4_0
INFO-FLOW: Handling components in module [ADD_MOD] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.compgen.tcl 
INFO-FLOW: Handling components in module [SUB_MOD] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.compgen.tcl 
INFO-FLOW: Handling components in module [Crypto_Pipeline_INTT_PE_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_mux_4_2_32_1_1.
INFO-FLOW: Append model Crypto_mux_4_2_32_1_1
INFO-FLOW: Found component Crypto_mul_11s_11s_11_1_1.
INFO-FLOW: Append model Crypto_mul_11s_11s_11_1_1
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_INTT_PE_LOOP5] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_INTT_PE_LOOP6] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_MUL_INV_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_MUL_INV_LOOP21] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_MUL_INV_LOOP22] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_175_5] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_175_51] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_175_52] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_NTT_PE_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_NTT_PE_LOOP19] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_NTT_PE_LOOP20] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD_1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_MUL_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_MUL_LOOP23] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_MUL_LOOP24] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_SUB_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_SUB_LOOP17] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_SUB_LOOP18] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_ADD_LOOP] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_ADD_LOOP15] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_ADD_LOOP16] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MOD_PLAINTEXTMODULUS] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.compgen.tcl 
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_93_3] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_93_311] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_93_312] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_82_2] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_82_29] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_82_210] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_71_1] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_71_17] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_71_18] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto] ... 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
INFO-FLOW: Found component Crypto_sdiv_15ns_32s_11_19_seq_1.
INFO-FLOW: Append model Crypto_sdiv_15ns_32s_11_19_seq_1
INFO-FLOW: Found component Crypto_DataRAM_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_DataRAM_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_BitReverseData_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_BitReverseData_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Crypto_control_s_axi.
INFO-FLOW: Append model Crypto_control_s_axi
INFO-FLOW: Found component Crypto_regslice_both.
INFO-FLOW: Append model Crypto_regslice_both
INFO-FLOW: Found component Crypto_regslice_both.
INFO-FLOW: Append model Crypto_regslice_both
INFO-FLOW: Found component Crypto_regslice_both.
INFO-FLOW: Append model Crypto_regslice_both
INFO-FLOW: Found component Crypto_regslice_both.
INFO-FLOW: Append model Crypto_regslice_both
INFO-FLOW: Append model apply_bit_reverse
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_220_8
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_220_83
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_220_84
INFO-FLOW: Append model MUL_MOD
INFO-FLOW: Append model ADD_MOD
INFO-FLOW: Append model SUB_MOD
INFO-FLOW: Append model Crypto_Pipeline_INTT_PE_LOOP
INFO-FLOW: Append model Crypto_Pipeline_INTT_PE_LOOP5
INFO-FLOW: Append model Crypto_Pipeline_INTT_PE_LOOP6
INFO-FLOW: Append model Crypto_Pipeline_MUL_INV_LOOP
INFO-FLOW: Append model Crypto_Pipeline_MUL_INV_LOOP21
INFO-FLOW: Append model Crypto_Pipeline_MUL_INV_LOOP22
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_175_5
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_175_51
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_175_52
INFO-FLOW: Append model Crypto_Pipeline_NTT_PE_LOOP
INFO-FLOW: Append model Crypto_Pipeline_NTT_PE_LOOP19
INFO-FLOW: Append model Crypto_Pipeline_NTT_PE_LOOP20
INFO-FLOW: Append model MUL_MOD_1
INFO-FLOW: Append model Crypto_Pipeline_POLY_MUL_LOOP
INFO-FLOW: Append model Crypto_Pipeline_POLY_MUL_LOOP23
INFO-FLOW: Append model Crypto_Pipeline_POLY_MUL_LOOP24
INFO-FLOW: Append model Crypto_Pipeline_POLY_SUB_LOOP
INFO-FLOW: Append model Crypto_Pipeline_POLY_SUB_LOOP17
INFO-FLOW: Append model Crypto_Pipeline_POLY_SUB_LOOP18
INFO-FLOW: Append model Crypto_Pipeline_POLY_ADD_LOOP
INFO-FLOW: Append model Crypto_Pipeline_POLY_ADD_LOOP15
INFO-FLOW: Append model Crypto_Pipeline_POLY_ADD_LOOP16
INFO-FLOW: Append model MOD_PLAINTEXTMODULUS
INFO-FLOW: Append model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1
INFO-FLOW: Append model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113
INFO-FLOW: Append model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_93_3
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_93_311
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_93_312
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_82_2
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_82_29
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_82_210
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_71_17
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_71_18
INFO-FLOW: Append model Crypto
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_mul_16ns_16ns_32_1_0 Crypto_mux_3_2_20_1_0 Crypto_mux_3_2_31_1_0 Crypto_mul_15ns_16ns_31_1_0 Crypto_mac_muladd_16ns_16ns_32ns_33_4_0 Crypto_mac_muladd_16ns_15ns_32ns_33_4_0 Crypto_mux_4_2_32_1_1 Crypto_mul_11s_11s_11_1_1 Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_sdiv_15ns_32s_11_19_seq_1 Crypto_DataRAM_RAM_AUTO_1R1W Crypto_BitReverseData_RAM_AUTO_1R1W Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W Crypto_control_s_axi Crypto_regslice_both Crypto_regslice_both Crypto_regslice_both Crypto_regslice_both apply_bit_reverse Crypto_Pipeline_VITIS_LOOP_220_8 Crypto_Pipeline_VITIS_LOOP_220_83 Crypto_Pipeline_VITIS_LOOP_220_84 MUL_MOD ADD_MOD SUB_MOD Crypto_Pipeline_INTT_PE_LOOP Crypto_Pipeline_INTT_PE_LOOP5 Crypto_Pipeline_INTT_PE_LOOP6 Crypto_Pipeline_MUL_INV_LOOP Crypto_Pipeline_MUL_INV_LOOP21 Crypto_Pipeline_MUL_INV_LOOP22 Crypto_Pipeline_VITIS_LOOP_175_5 Crypto_Pipeline_VITIS_LOOP_175_51 Crypto_Pipeline_VITIS_LOOP_175_52 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_NTT_PE_LOOP19 Crypto_Pipeline_NTT_PE_LOOP20 MUL_MOD_1 Crypto_Pipeline_POLY_MUL_LOOP Crypto_Pipeline_POLY_MUL_LOOP23 Crypto_Pipeline_POLY_MUL_LOOP24 Crypto_Pipeline_POLY_SUB_LOOP Crypto_Pipeline_POLY_SUB_LOOP17 Crypto_Pipeline_POLY_SUB_LOOP18 Crypto_Pipeline_POLY_ADD_LOOP Crypto_Pipeline_POLY_ADD_LOOP15 Crypto_Pipeline_POLY_ADD_LOOP16 MOD_PLAINTEXTMODULUS Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 Crypto_Pipeline_VITIS_LOOP_93_3 Crypto_Pipeline_VITIS_LOOP_93_311 Crypto_Pipeline_VITIS_LOOP_93_312 Crypto_Pipeline_VITIS_LOOP_82_2 Crypto_Pipeline_VITIS_LOOP_82_29 Crypto_Pipeline_VITIS_LOOP_82_210 Crypto_Pipeline_VITIS_LOOP_71_1 Crypto_Pipeline_VITIS_LOOP_71_17 Crypto_Pipeline_VITIS_LOOP_71_18 Crypto
INFO-FLOW: Generating /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_mul_16ns_16ns_32_1_0
INFO-FLOW: To file: write model Crypto_mux_3_2_20_1_0
INFO-FLOW: To file: write model Crypto_mux_3_2_31_1_0
INFO-FLOW: To file: write model Crypto_mul_15ns_16ns_31_1_0
INFO-FLOW: To file: write model Crypto_mac_muladd_16ns_16ns_32ns_33_4_0
INFO-FLOW: To file: write model Crypto_mac_muladd_16ns_15ns_32ns_33_4_0
INFO-FLOW: To file: write model Crypto_mux_4_2_32_1_1
INFO-FLOW: To file: write model Crypto_mul_11s_11s_11_1_1
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_sdiv_15ns_32s_11_19_seq_1
INFO-FLOW: To file: write model Crypto_DataRAM_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_BitReverseData_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_control_s_axi
INFO-FLOW: To file: write model Crypto_regslice_both
INFO-FLOW: To file: write model Crypto_regslice_both
INFO-FLOW: To file: write model Crypto_regslice_both
INFO-FLOW: To file: write model Crypto_regslice_both
INFO-FLOW: To file: write model apply_bit_reverse
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_220_8
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_220_83
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_220_84
INFO-FLOW: To file: write model MUL_MOD
INFO-FLOW: To file: write model ADD_MOD
INFO-FLOW: To file: write model SUB_MOD
INFO-FLOW: To file: write model Crypto_Pipeline_INTT_PE_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_INTT_PE_LOOP5
INFO-FLOW: To file: write model Crypto_Pipeline_INTT_PE_LOOP6
INFO-FLOW: To file: write model Crypto_Pipeline_MUL_INV_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_MUL_INV_LOOP21
INFO-FLOW: To file: write model Crypto_Pipeline_MUL_INV_LOOP22
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_175_5
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_175_51
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_175_52
INFO-FLOW: To file: write model Crypto_Pipeline_NTT_PE_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_NTT_PE_LOOP19
INFO-FLOW: To file: write model Crypto_Pipeline_NTT_PE_LOOP20
INFO-FLOW: To file: write model MUL_MOD_1
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_MUL_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_MUL_LOOP23
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_MUL_LOOP24
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_SUB_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_SUB_LOOP17
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_SUB_LOOP18
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_ADD_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_ADD_LOOP15
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_ADD_LOOP16
INFO-FLOW: To file: write model MOD_PLAINTEXTMODULUS
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113
INFO-FLOW: To file: write model Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_93_3
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_93_311
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_93_312
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_82_2
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_82_29
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_82_210
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_71_1
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_71_17
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_71_18
INFO-FLOW: To file: write model Crypto
INFO-FLOW: Generating /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/vhdl' dstVlogDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/vlog' tclDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db' modelList='Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_16ns_16ns_32_1_0
Crypto_mux_3_2_20_1_0
Crypto_mux_3_2_31_1_0
Crypto_mul_15ns_16ns_31_1_0
Crypto_mac_muladd_16ns_16ns_32ns_33_4_0
Crypto_mac_muladd_16ns_15ns_32ns_33_4_0
Crypto_mux_4_2_32_1_1
Crypto_mul_11s_11s_11_1_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_sdiv_15ns_32s_11_19_seq_1
Crypto_DataRAM_RAM_AUTO_1R1W
Crypto_BitReverseData_RAM_AUTO_1R1W
Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
Crypto_control_s_axi
Crypto_regslice_both
Crypto_regslice_both
Crypto_regslice_both
Crypto_regslice_both
apply_bit_reverse
Crypto_Pipeline_VITIS_LOOP_220_8
Crypto_Pipeline_VITIS_LOOP_220_83
Crypto_Pipeline_VITIS_LOOP_220_84
MUL_MOD
ADD_MOD
SUB_MOD
Crypto_Pipeline_INTT_PE_LOOP
Crypto_Pipeline_INTT_PE_LOOP5
Crypto_Pipeline_INTT_PE_LOOP6
Crypto_Pipeline_MUL_INV_LOOP
Crypto_Pipeline_MUL_INV_LOOP21
Crypto_Pipeline_MUL_INV_LOOP22
Crypto_Pipeline_VITIS_LOOP_175_5
Crypto_Pipeline_VITIS_LOOP_175_51
Crypto_Pipeline_VITIS_LOOP_175_52
Crypto_Pipeline_NTT_PE_LOOP
Crypto_Pipeline_NTT_PE_LOOP19
Crypto_Pipeline_NTT_PE_LOOP20
MUL_MOD_1
Crypto_Pipeline_POLY_MUL_LOOP
Crypto_Pipeline_POLY_MUL_LOOP23
Crypto_Pipeline_POLY_MUL_LOOP24
Crypto_Pipeline_POLY_SUB_LOOP
Crypto_Pipeline_POLY_SUB_LOOP17
Crypto_Pipeline_POLY_SUB_LOOP18
Crypto_Pipeline_POLY_ADD_LOOP
Crypto_Pipeline_POLY_ADD_LOOP15
Crypto_Pipeline_POLY_ADD_LOOP16
MOD_PLAINTEXTMODULUS
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114
Crypto_Pipeline_VITIS_LOOP_93_3
Crypto_Pipeline_VITIS_LOOP_93_311
Crypto_Pipeline_VITIS_LOOP_93_312
Crypto_Pipeline_VITIS_LOOP_82_2
Crypto_Pipeline_VITIS_LOOP_82_29
Crypto_Pipeline_VITIS_LOOP_82_210
Crypto_Pipeline_VITIS_LOOP_71_1
Crypto_Pipeline_VITIS_LOOP_71_17
Crypto_Pipeline_VITIS_LOOP_71_18
Crypto
' expOnly='0'
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.compgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.068 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Crypto_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_16ns_16ns_32_1_0
Crypto_mux_3_2_20_1_0
Crypto_mux_3_2_31_1_0
Crypto_mul_15ns_16ns_31_1_0
Crypto_mac_muladd_16ns_16ns_32ns_33_4_0
Crypto_mac_muladd_16ns_15ns_32ns_33_4_0
Crypto_mux_4_2_32_1_1
Crypto_mul_11s_11s_11_1_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_sdiv_15ns_32s_11_19_seq_1
Crypto_DataRAM_RAM_AUTO_1R1W
Crypto_BitReverseData_RAM_AUTO_1R1W
Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
Crypto_control_s_axi
Crypto_regslice_both
Crypto_regslice_both
Crypto_regslice_both
Crypto_regslice_both
apply_bit_reverse
Crypto_Pipeline_VITIS_LOOP_220_8
Crypto_Pipeline_VITIS_LOOP_220_83
Crypto_Pipeline_VITIS_LOOP_220_84
MUL_MOD
ADD_MOD
SUB_MOD
Crypto_Pipeline_INTT_PE_LOOP
Crypto_Pipeline_INTT_PE_LOOP5
Crypto_Pipeline_INTT_PE_LOOP6
Crypto_Pipeline_MUL_INV_LOOP
Crypto_Pipeline_MUL_INV_LOOP21
Crypto_Pipeline_MUL_INV_LOOP22
Crypto_Pipeline_VITIS_LOOP_175_5
Crypto_Pipeline_VITIS_LOOP_175_51
Crypto_Pipeline_VITIS_LOOP_175_52
Crypto_Pipeline_NTT_PE_LOOP
Crypto_Pipeline_NTT_PE_LOOP19
Crypto_Pipeline_NTT_PE_LOOP20
MUL_MOD_1
Crypto_Pipeline_POLY_MUL_LOOP
Crypto_Pipeline_POLY_MUL_LOOP23
Crypto_Pipeline_POLY_MUL_LOOP24
Crypto_Pipeline_POLY_SUB_LOOP
Crypto_Pipeline_POLY_SUB_LOOP17
Crypto_Pipeline_POLY_SUB_LOOP18
Crypto_Pipeline_POLY_ADD_LOOP
Crypto_Pipeline_POLY_ADD_LOOP15
Crypto_Pipeline_POLY_ADD_LOOP16
MOD_PLAINTEXTMODULUS
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114
Crypto_Pipeline_VITIS_LOOP_93_3
Crypto_Pipeline_VITIS_LOOP_93_311
Crypto_Pipeline_VITIS_LOOP_93_312
Crypto_Pipeline_VITIS_LOOP_82_2
Crypto_Pipeline_VITIS_LOOP_82_29
Crypto_Pipeline_VITIS_LOOP_82_210
Crypto_Pipeline_VITIS_LOOP_71_1
Crypto_Pipeline_VITIS_LOOP_71_17
Crypto_Pipeline_VITIS_LOOP_71_18
Crypto
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute       sc_get_clocks Crypto 
Execute       source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Crypto LOOP {} BUNDLEDNAME control DSP 0 BRAM 64 URAM 0}} report_dict {TOPINST Crypto MODULE2INSTS {Crypto Crypto apply_bit_reverse {grp_apply_bit_reverse_fu_404 grp_apply_bit_reverse_fu_412 grp_apply_bit_reverse_fu_420} Crypto_Pipeline_POLY_MUL_LOOP grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437 MUL_MOD_1 {grp_MUL_MOD_1_fu_238 grp_MUL_MOD_1_fu_238 grp_MUL_MOD_1_fu_238} Crypto_Pipeline_POLY_MUL_LOOP23 grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451 Crypto_Pipeline_POLY_MUL_LOOP24 grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465 Crypto_Pipeline_POLY_SUB_LOOP grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479 Crypto_Pipeline_POLY_SUB_LOOP17 grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493 Crypto_Pipeline_POLY_SUB_LOOP18 grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507 Crypto_Pipeline_POLY_ADD_LOOP grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521 Crypto_Pipeline_POLY_ADD_LOOP15 grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535 Crypto_Pipeline_POLY_ADD_LOOP16 grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563 MOD_PLAINTEXTMODULUS {grp_MOD_PLAINTEXTMODULUS_fu_230 grp_MOD_PLAINTEXTMODULUS_fu_230 grp_MOD_PLAINTEXTMODULUS_fu_230} Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589 Crypto_Pipeline_VITIS_LOOP_93_3 grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602 Crypto_Pipeline_VITIS_LOOP_82_2 grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614 Crypto_Pipeline_VITIS_LOOP_220_8 grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629 Crypto_Pipeline_VITIS_LOOP_220_83 grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639 Crypto_Pipeline_VITIS_LOOP_220_84 grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649 Crypto_Pipeline_INTT_PE_LOOP grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659 MUL_MOD {grp_MUL_MOD_fu_443 grp_MUL_MOD_fu_443 grp_MUL_MOD_fu_128 grp_MUL_MOD_fu_128 grp_MUL_MOD_fu_128 grp_MUL_MOD_fu_443 grp_MUL_MOD_fu_443 grp_MUL_MOD_fu_443 grp_MUL_MOD_fu_443} ADD_MOD {grp_ADD_MOD_fu_451 grp_ADD_MOD_fu_451 grp_ADD_MOD_fu_451 grp_ADD_MOD_fu_451 grp_ADD_MOD_fu_451 grp_ADD_MOD_fu_451} SUB_MOD {grp_SUB_MOD_fu_459 grp_SUB_MOD_fu_459 grp_SUB_MOD_fu_459 grp_SUB_MOD_fu_459 grp_SUB_MOD_fu_459 grp_SUB_MOD_fu_459} Crypto_Pipeline_INTT_PE_LOOP5 grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673 Crypto_Pipeline_MUL_INV_LOOP grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687 Crypto_Pipeline_MUL_INV_LOOP21 grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696 Crypto_Pipeline_MUL_INV_LOOP22 grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705 Crypto_Pipeline_INTT_PE_LOOP6 grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714 Crypto_Pipeline_VITIS_LOOP_175_5 grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728 Crypto_Pipeline_VITIS_LOOP_175_51 grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738 Crypto_Pipeline_VITIS_LOOP_175_52 grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748 Crypto_Pipeline_NTT_PE_LOOP grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758 Crypto_Pipeline_NTT_PE_LOOP19 grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772 Crypto_Pipeline_NTT_PE_LOOP20 grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786 Crypto_Pipeline_VITIS_LOOP_93_311 grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800 Crypto_Pipeline_VITIS_LOOP_82_29 grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810 Crypto_Pipeline_VITIS_LOOP_93_312 grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821 Crypto_Pipeline_VITIS_LOOP_82_210 grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831 Crypto_Pipeline_VITIS_LOOP_71_1 grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842 Crypto_Pipeline_VITIS_LOOP_71_17 grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859 Crypto_Pipeline_VITIS_LOOP_71_18 grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876} INST2MODULE {Crypto Crypto grp_apply_bit_reverse_fu_404 apply_bit_reverse grp_apply_bit_reverse_fu_412 apply_bit_reverse grp_apply_bit_reverse_fu_420 apply_bit_reverse grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437 Crypto_Pipeline_POLY_MUL_LOOP grp_MUL_MOD_1_fu_238 MUL_MOD_1 grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451 Crypto_Pipeline_POLY_MUL_LOOP23 grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465 Crypto_Pipeline_POLY_MUL_LOOP24 grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479 Crypto_Pipeline_POLY_SUB_LOOP grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493 Crypto_Pipeline_POLY_SUB_LOOP17 grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507 Crypto_Pipeline_POLY_SUB_LOOP18 grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521 Crypto_Pipeline_POLY_ADD_LOOP grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535 Crypto_Pipeline_POLY_ADD_LOOP15 grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549 Crypto_Pipeline_POLY_ADD_LOOP16 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 grp_MOD_PLAINTEXTMODULUS_fu_230 MOD_PLAINTEXTMODULUS grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589 Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602 Crypto_Pipeline_VITIS_LOOP_93_3 grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614 Crypto_Pipeline_VITIS_LOOP_82_2 grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629 Crypto_Pipeline_VITIS_LOOP_220_8 grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639 Crypto_Pipeline_VITIS_LOOP_220_83 grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649 Crypto_Pipeline_VITIS_LOOP_220_84 grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659 Crypto_Pipeline_INTT_PE_LOOP grp_MUL_MOD_fu_443 MUL_MOD grp_ADD_MOD_fu_451 ADD_MOD grp_SUB_MOD_fu_459 SUB_MOD grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673 Crypto_Pipeline_INTT_PE_LOOP5 grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687 Crypto_Pipeline_MUL_INV_LOOP grp_MUL_MOD_fu_128 MUL_MOD grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696 Crypto_Pipeline_MUL_INV_LOOP21 grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705 Crypto_Pipeline_MUL_INV_LOOP22 grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714 Crypto_Pipeline_INTT_PE_LOOP6 grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728 Crypto_Pipeline_VITIS_LOOP_175_5 grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738 Crypto_Pipeline_VITIS_LOOP_175_51 grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748 Crypto_Pipeline_VITIS_LOOP_175_52 grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758 Crypto_Pipeline_NTT_PE_LOOP grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772 Crypto_Pipeline_NTT_PE_LOOP19 grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786 Crypto_Pipeline_NTT_PE_LOOP20 grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800 Crypto_Pipeline_VITIS_LOOP_93_311 grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810 Crypto_Pipeline_VITIS_LOOP_82_29 grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821 Crypto_Pipeline_VITIS_LOOP_93_312 grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831 Crypto_Pipeline_VITIS_LOOP_82_210 grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842 Crypto_Pipeline_VITIS_LOOP_71_1 grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859 Crypto_Pipeline_VITIS_LOOP_71_17 grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876 Crypto_Pipeline_VITIS_LOOP_71_18} INSTDATA {Crypto {DEPTH 1 CHILDREN {grp_apply_bit_reverse_fu_404 grp_apply_bit_reverse_fu_412 grp_apply_bit_reverse_fu_420 grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437 grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451 grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465 grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479 grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493 grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507 grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521 grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535 grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576 grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589 grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602 grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614 grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629 grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639 grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649 grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659 grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673 grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687 grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696 grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705 grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714 grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728 grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738 grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748 grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758 grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772 grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786 grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800 grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810 grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821 grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831 grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842 grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859 grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876}} grp_apply_bit_reverse_fu_404 {DEPTH 2 CHILDREN {}} grp_apply_bit_reverse_fu_412 {DEPTH 2 CHILDREN {}} grp_apply_bit_reverse_fu_420 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_POLY_MUL_LOOP_fu_437 {DEPTH 2 CHILDREN grp_MUL_MOD_1_fu_238} grp_MUL_MOD_1_fu_238 {DEPTH 3 CHILDREN {}} grp_Crypto_Pipeline_POLY_MUL_LOOP23_fu_451 {DEPTH 2 CHILDREN grp_MUL_MOD_1_fu_238} grp_Crypto_Pipeline_POLY_MUL_LOOP24_fu_465 {DEPTH 2 CHILDREN grp_MUL_MOD_1_fu_238} grp_Crypto_Pipeline_POLY_SUB_LOOP_fu_479 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_POLY_SUB_LOOP17_fu_493 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_POLY_SUB_LOOP18_fu_507 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_POLY_ADD_LOOP_fu_521 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_POLY_ADD_LOOP15_fu_535 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_POLY_ADD_LOOP16_fu_549 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1_fu_563 {DEPTH 2 CHILDREN grp_MOD_PLAINTEXTMODULUS_fu_230} grp_MOD_PLAINTEXTMODULUS_fu_230 {DEPTH 3 CHILDREN {}} grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113_fu_576 {DEPTH 2 CHILDREN grp_MOD_PLAINTEXTMODULUS_fu_230} grp_Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114_fu_589 {DEPTH 2 CHILDREN grp_MOD_PLAINTEXTMODULUS_fu_230} grp_Crypto_Pipeline_VITIS_LOOP_93_3_fu_602 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_82_2_fu_614 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_220_8_fu_629 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_220_83_fu_639 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_220_84_fu_649 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_INTT_PE_LOOP_fu_659 {DEPTH 2 CHILDREN {grp_MUL_MOD_fu_443 grp_ADD_MOD_fu_451 grp_SUB_MOD_fu_459}} grp_MUL_MOD_fu_443 {DEPTH 3 CHILDREN {}} grp_ADD_MOD_fu_451 {DEPTH 3 CHILDREN {}} grp_SUB_MOD_fu_459 {DEPTH 3 CHILDREN {}} grp_Crypto_Pipeline_INTT_PE_LOOP5_fu_673 {DEPTH 2 CHILDREN {grp_MUL_MOD_fu_443 grp_ADD_MOD_fu_451 grp_SUB_MOD_fu_459}} grp_Crypto_Pipeline_MUL_INV_LOOP_fu_687 {DEPTH 2 CHILDREN grp_MUL_MOD_fu_128} grp_MUL_MOD_fu_128 {DEPTH 3 CHILDREN {}} grp_Crypto_Pipeline_MUL_INV_LOOP21_fu_696 {DEPTH 2 CHILDREN grp_MUL_MOD_fu_128} grp_Crypto_Pipeline_MUL_INV_LOOP22_fu_705 {DEPTH 2 CHILDREN grp_MUL_MOD_fu_128} grp_Crypto_Pipeline_INTT_PE_LOOP6_fu_714 {DEPTH 2 CHILDREN {grp_MUL_MOD_fu_443 grp_ADD_MOD_fu_451 grp_SUB_MOD_fu_459}} grp_Crypto_Pipeline_VITIS_LOOP_175_5_fu_728 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_175_51_fu_738 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_175_52_fu_748 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_NTT_PE_LOOP_fu_758 {DEPTH 2 CHILDREN {grp_MUL_MOD_fu_443 grp_ADD_MOD_fu_451 grp_SUB_MOD_fu_459}} grp_Crypto_Pipeline_NTT_PE_LOOP19_fu_772 {DEPTH 2 CHILDREN {grp_MUL_MOD_fu_443 grp_ADD_MOD_fu_451 grp_SUB_MOD_fu_459}} grp_Crypto_Pipeline_NTT_PE_LOOP20_fu_786 {DEPTH 2 CHILDREN {grp_MUL_MOD_fu_443 grp_ADD_MOD_fu_451 grp_SUB_MOD_fu_459}} grp_Crypto_Pipeline_VITIS_LOOP_93_311_fu_800 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_82_29_fu_810 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_93_312_fu_821 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_82_210_fu_831 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_71_1_fu_842 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_71_17_fu_859 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_71_18_fu_876 {DEPTH 2 CHILDREN {}}} MODULEDATA {apply_bit_reverse {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_78_p2 SOURCE Utils.cpp:24 VARIABLE add_ln24 LOOP PERMUTE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_220_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_131_p2 SOURCE Crypto.cpp:220 VARIABLE add_ln220 LOOP VITIS_LOOP_220_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_220_83 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_131_p2 SOURCE Crypto.cpp:220 VARIABLE add_ln220 LOOP VITIS_LOOP_220_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_220_84 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_131_p2 SOURCE Crypto.cpp:220 VARIABLE add_ln220 LOOP VITIS_LOOP_220_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MUL_MOD {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U21 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U22 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_0_U33 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U23 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_0_U33 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_195_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U25 SOURCE Arithmetic.cpp:22 VARIABLE temp1_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U26 SOURCE Arithmetic.cpp:23 VARIABLE temp2_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U27 SOURCE Arithmetic.cpp:24 VARIABLE temp3_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U28 SOURCE Arithmetic.cpp:25 VARIABLE temp4_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_281_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_285_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_353_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_305_p2 SOURCE Arithmetic.cpp:98 VARIABLE add_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U30 SOURCE Arithmetic.cpp:22 VARIABLE temp1_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_0_U34 SOURCE Arithmetic.cpp:23 VARIABLE temp2_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U31 SOURCE Arithmetic.cpp:24 VARIABLE temp3_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_1_0_U32 SOURCE Arithmetic.cpp:25 VARIABLE temp4_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_0_U34 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_fu_453_p2 SOURCE Arithmetic.cpp:113 VARIABLE sub_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_fu_469_p2 SOURCE Arithmetic.cpp:114 VARIABLE sub_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 12 BRAM 0 URAM 0}} ADD_MOD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_36_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_64_p2 SOURCE Arithmetic.cpp:44 VARIABLE sub_ln44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} SUB_MOD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_40_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_70_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_INTT_PE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_593_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_659_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_11s_11_1_1_U54 SOURCE Crypto.cpp:242 VARIABLE mul_ln242 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_2_fu_707_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_2 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_2_fu_739_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_2 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_675_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_5_fu_717_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_5 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_5_fu_758_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_5 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_2_fu_684_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242_2 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_6_fu_727_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_6 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_6_fu_777_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_6 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_4_fu_693_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242_4 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_641_p2 SOURCE Crypto.cpp:237 VARIABLE add_ln237 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Crypto_Pipeline_INTT_PE_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_1_fu_593_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_1_fu_659_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_11s_11_1_1_U69 SOURCE Crypto.cpp:242 VARIABLE mul_ln242 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_707_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_739_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_1_fu_675_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_4_fu_717_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_4 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_4_fu_758_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_4 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_684_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_5_fu_727_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_5 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_5_fu_777_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_5 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_3_fu_693_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242_3 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_641_p2 SOURCE Crypto.cpp:237 VARIABLE add_ln237 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Crypto_Pipeline_INTT_PE_LOOP6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_593_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_659_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_11s_11_1_1_U82 SOURCE Crypto.cpp:242 VARIABLE mul_ln242 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_1_fu_707_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_1_fu_739_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_675_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_2_fu_717_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_2 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_2_fu_758_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_2 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_1_fu_684_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_3_fu_727_p2 SOURCE Crypto.cpp:240 VARIABLE add_ln240_3 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_3_fu_777_p2 SOURCE Crypto.cpp:241 VARIABLE add_ln241_3 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_2_fu_693_p2 SOURCE Crypto.cpp:242 VARIABLE add_ln242_2 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_641_p2 SOURCE Crypto.cpp:237 VARIABLE add_ln237 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Crypto_Pipeline_MUL_INV_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_151_p2 SOURCE Crypto.cpp:258 VARIABLE add_ln258 LOOP MUL_INV_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_MUL_INV_LOOP21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_151_p2 SOURCE Crypto.cpp:258 VARIABLE add_ln258 LOOP MUL_INV_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_MUL_INV_LOOP22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_151_p2 SOURCE Crypto.cpp:258 VARIABLE add_ln258 LOOP MUL_INV_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_175_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_131_p2 SOURCE Crypto.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_175_51 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_131_p2 SOURCE Crypto.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_175_52 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_131_p2 SOURCE Crypto.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_175_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_NTT_PE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_593_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_659_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_11s_11_1_1_U131 SOURCE Crypto.cpp:197 VARIABLE mul_ln197 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_2_fu_707_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_2 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_2_fu_739_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_2 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_675_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_5_fu_717_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_5_fu_758_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_2_fu_684_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197_2 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_6_fu_727_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_6 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_6_fu_777_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_6 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_4_fu_693_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197_4 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_641_p2 SOURCE Crypto.cpp:192 VARIABLE add_ln192 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Crypto_Pipeline_NTT_PE_LOOP19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_593_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_1_fu_659_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_11s_11_1_1_U144 SOURCE Crypto.cpp:197 VARIABLE mul_ln197 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_707_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_739_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_1_fu_675_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197_1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_4_fu_717_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_4 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_4_fu_758_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_4 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_684_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_5_fu_727_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_5_fu_777_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_3_fu_693_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197_3 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_641_p2 SOURCE Crypto.cpp:192 VARIABLE add_ln192 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Crypto_Pipeline_NTT_PE_LOOP20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_593_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_659_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_11s_11_1_1_U157 SOURCE Crypto.cpp:197 VARIABLE mul_ln197 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_707_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_1_fu_739_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_675_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_2_fu_717_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_2 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_2_fu_758_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_2 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_1_fu_684_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197_1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_3_fu_727_p2 SOURCE Crypto.cpp:195 VARIABLE add_ln195_3 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_3_fu_777_p2 SOURCE Crypto.cpp:196 VARIABLE add_ln196_3 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_2_fu_693_p2 SOURCE Crypto.cpp:197 VARIABLE add_ln197_2 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_641_p2 SOURCE Crypto.cpp:192 VARIABLE add_ln192 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} MUL_MOD_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U168 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U169 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_0_U180 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U170 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_0_U180 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_195_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U172 SOURCE Arithmetic.cpp:22 VARIABLE temp1_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U173 SOURCE Arithmetic.cpp:23 VARIABLE temp2_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U174 SOURCE Arithmetic.cpp:24 VARIABLE temp3_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U175 SOURCE Arithmetic.cpp:25 VARIABLE temp4_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_281_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_285_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_353_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_305_p2 SOURCE Arithmetic.cpp:98 VARIABLE add_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U177 SOURCE Arithmetic.cpp:22 VARIABLE temp1_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_0_U181 SOURCE Arithmetic.cpp:23 VARIABLE temp2_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_0_U178 SOURCE Arithmetic.cpp:24 VARIABLE temp3_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_1_0_U179 SOURCE Arithmetic.cpp:25 VARIABLE temp4_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_0_U181 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln113_fu_453_p2 SOURCE Arithmetic.cpp:113 VARIABLE sub_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_fu_469_p2 SOURCE Arithmetic.cpp:114 VARIABLE sub_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_MUL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_352_p2 SOURCE Crypto.cpp:155 VARIABLE add_ln155 LOOP POLY_MUL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_MUL_LOOP23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_352_p2 SOURCE Crypto.cpp:155 VARIABLE add_ln155 LOOP POLY_MUL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_MUL_LOOP24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_352_p2 SOURCE Crypto.cpp:155 VARIABLE add_ln155 LOOP POLY_MUL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_SUB_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_310_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_324_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_338_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_1 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_352_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_1 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_310_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_2 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_324_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_2 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_338_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_3 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_352_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_3 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_424_p2 SOURCE Crypto.cpp:137 VARIABLE add_ln137 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_SUB_LOOP17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_310_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_324_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_338_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_4 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_352_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_4 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_310_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_5 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_324_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_5 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_338_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_6 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_352_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_6 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_424_p2 SOURCE Crypto.cpp:137 VARIABLE add_ln137 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_SUB_LOOP18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_310_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_324_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_338_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_1 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_352_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_1 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_310_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_2 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_324_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_2 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_338_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53_3 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_352_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56_3 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_424_p2 SOURCE Crypto.cpp:137 VARIABLE add_ln137 LOOP POLY_SUB_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_ADD_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_320_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_334_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_1 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_346_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_1 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_2 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_320_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_2 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_334_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_3 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_346_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_3 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_418_p2 SOURCE Crypto.cpp:121 VARIABLE add_ln121 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_ADD_LOOP15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_320_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_334_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_4 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_346_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_4 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_5 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_320_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_5 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_334_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_6 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_346_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_6 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_418_p2 SOURCE Crypto.cpp:121 VARIABLE add_ln121 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_ADD_LOOP16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_320_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_334_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_1 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_346_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_1 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_308_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_2 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_320_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_2 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_334_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40_3 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_346_p2 SOURCE Arithmetic.cpp:44 VARIABLE add_ln44_3 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_418_p2 SOURCE Crypto.cpp:121 VARIABLE add_ln121 LOOP POLY_ADD_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MOD_PLAINTEXTMODULUS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME temp1_fu_116_p2 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME temp2_fu_122_p2 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_172_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_178_p2 SOURCE Arithmetic.cpp:72 VARIABLE add_ln72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_235_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME res_shift_fu_241_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln78_fu_261_p2 SOURCE Arithmetic.cpp:78 VARIABLE sub_ln78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_271_p2 SOURCE Arithmetic.cpp:79 VARIABLE add_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_276_p2 SOURCE Arithmetic.cpp:80 VARIABLE add_ln80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_305_p2 SOURCE Arithmetic.cpp:81 VARIABLE add_ln81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_319_p2 SOURCE Crypto.cpp:106 VARIABLE add_ln106 LOOP POLY_MOD_MODULUS_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_319_p2 SOURCE Crypto.cpp:106 VARIABLE add_ln106 LOOP POLY_MOD_MODULUS_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_319_p2 SOURCE Crypto.cpp:106 VARIABLE add_ln106 LOOP POLY_MOD_MODULUS_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_93_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_116_p2 SOURCE Crypto.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_93_311 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_120_p2 SOURCE Crypto.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_93_312 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_120_p2 SOURCE Crypto.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_82_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_143_p2 SOURCE Crypto.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_82_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_147_p2 SOURCE Crypto.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_82_210 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_147_p2 SOURCE Crypto.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_82_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_71_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_156_p2 SOURCE Crypto.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_71_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_156_p2 SOURCE Crypto.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_71_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_156_p2 SOURCE Crypto.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_71_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_U SOURCE Crypto.cpp:29 VARIABLE DataRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_1_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_2_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_3_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_4_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_5_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_6_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_7_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_8_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_9_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_10_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataRAM_11_U SOURCE Crypto.cpp:29 VARIABLE DataRAM_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME grp_MUL_MOD_fu_1739 SOURCE Crypto.cpp:33 VARIABLE BitReverseData LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_1_U SOURCE Crypto.cpp:33 VARIABLE BitReverseData_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME BitReverseData_2_U SOURCE Crypto.cpp:33 VARIABLE BitReverseData_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME grp_ADD_MOD_fu_1733 SOURCE Crypto.cpp:36 VARIABLE NTTTWiddleRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME NTTTWiddleRAM_1_U SOURCE Crypto.cpp:36 VARIABLE NTTTWiddleRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME grp_SUB_MOD_fu_1745 SOURCE Crypto.cpp:36 VARIABLE NTTTWiddleRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME INTTTWiddleRAM_U SOURCE Crypto.cpp:37 VARIABLE INTTTWiddleRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME INTTTWiddleRAM_1_U SOURCE Crypto.cpp:37 VARIABLE INTTTWiddleRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME INTTTWiddleRAM_2_U SOURCE Crypto.cpp:37 VARIABLE INTTTWiddleRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_SUB_MOD_fu_1745 SOURCE Crypto.cpp:233 VARIABLE add_ln233 LOOP INTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_1_fu_1073_p2 SOURCE Crypto.cpp:233 VARIABLE add_ln233_1 LOOP INTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_2_fu_1148_p2 SOURCE Crypto.cpp:233 VARIABLE add_ln233_2 LOOP INTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_1233_p2 SOURCE Crypto.cpp:188 VARIABLE add_ln188 LOOP NTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_1313_p2 SOURCE Crypto.cpp:188 VARIABLE add_ln188_1 LOOP NTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_2_fu_1388_p2 SOURCE Crypto.cpp:188 VARIABLE add_ln188_2 LOOP NTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 78 BRAM 208 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.089 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
Execute       syn_report -model Crypto -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.35 MHz
Command     autosyn done; 20.04 sec.
Command   csynth_design done; 51.76 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43.04 seconds. CPU system time: 4.51 seconds. Elapsed time: 51.76 seconds; current allocated memory: 652.820 MB.
Command ap_source done; 54.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/meng/HLS/Crypto/Crypto/solution1 opened at Tue Mar 04 21:31:59 HKT 2025
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/meng/Software/VIvado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.96 sec.
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.03 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.07 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./Crypto/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
Execute     set_directive_top -name Crypto Crypto 
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto Crypto 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Crypto xml_exists=0
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Crypto
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=97 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_16ns_16ns_32_1_0
Crypto_mux_3_2_20_1_0
Crypto_mux_3_2_31_1_0
Crypto_mul_15ns_16ns_31_1_0
Crypto_mac_muladd_16ns_16ns_32ns_33_4_0
Crypto_mac_muladd_16ns_15ns_32ns_33_4_0
Crypto_mux_4_2_32_1_1
Crypto_mul_11s_11s_11_1_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_sdiv_15ns_32s_11_19_seq_1
Crypto_DataRAM_RAM_AUTO_1R1W
Crypto_BitReverseData_RAM_AUTO_1R1W
Crypto_NTTTWiddleRAM_RAM_1WNR_AUTO_1R1W
Crypto_control_s_axi
Crypto_regslice_both
Crypto_regslice_both
Crypto_regslice_both
Crypto_regslice_both
apply_bit_reverse
Crypto_Pipeline_VITIS_LOOP_220_8
Crypto_Pipeline_VITIS_LOOP_220_83
Crypto_Pipeline_VITIS_LOOP_220_84
MUL_MOD
ADD_MOD
SUB_MOD
Crypto_Pipeline_INTT_PE_LOOP
Crypto_Pipeline_INTT_PE_LOOP5
Crypto_Pipeline_INTT_PE_LOOP6
Crypto_Pipeline_MUL_INV_LOOP
Crypto_Pipeline_MUL_INV_LOOP21
Crypto_Pipeline_MUL_INV_LOOP22
Crypto_Pipeline_VITIS_LOOP_175_5
Crypto_Pipeline_VITIS_LOOP_175_51
Crypto_Pipeline_VITIS_LOOP_175_52
Crypto_Pipeline_NTT_PE_LOOP
Crypto_Pipeline_NTT_PE_LOOP19
Crypto_Pipeline_NTT_PE_LOOP20
MUL_MOD_1
Crypto_Pipeline_POLY_MUL_LOOP
Crypto_Pipeline_POLY_MUL_LOOP23
Crypto_Pipeline_POLY_MUL_LOOP24
Crypto_Pipeline_POLY_SUB_LOOP
Crypto_Pipeline_POLY_SUB_LOOP17
Crypto_Pipeline_POLY_SUB_LOOP18
Crypto_Pipeline_POLY_ADD_LOOP
Crypto_Pipeline_POLY_ADD_LOOP15
Crypto_Pipeline_POLY_ADD_LOOP16
MOD_PLAINTEXTMODULUS
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113
Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114
Crypto_Pipeline_VITIS_LOOP_93_3
Crypto_Pipeline_VITIS_LOOP_93_311
Crypto_Pipeline_VITIS_LOOP_93_312
Crypto_Pipeline_VITIS_LOOP_82_2
Crypto_Pipeline_VITIS_LOOP_82_29
Crypto_Pipeline_VITIS_LOOP_82_210
Crypto_Pipeline_VITIS_LOOP_71_1
Crypto_Pipeline_VITIS_LOOP_71_17
Crypto_Pipeline_VITIS_LOOP_71_18
Crypto
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/apply_bit_reverse.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_8.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_83.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_220_84.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/ADD_MOD.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/SUB_MOD.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP5.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP6.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP21.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_MUL_INV_LOOP22.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_5.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_51.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_175_52.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP19.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP20.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP23.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MUL_LOOP24.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP17.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_SUB_LOOP18.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP15.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_ADD_LOOP16.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MOD_PLAINTEXTMODULUS.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP1.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP113.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_3.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_311.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_93_312.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_2.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_29.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_82_210.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_1.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_17.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_71_18.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute     sc_get_clocks Crypto 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Crypto
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Crypto
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/meng/HLS/Crypto/Crypto/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/meng/HLS/Crypto/Crypto/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s Crypto/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file Crypto/solution1/impl/export.zip
Command   export_design done; 11.98 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.94 seconds. CPU system time: 0.6 seconds. Elapsed time: 11.98 seconds; current allocated memory: 12.055 MB.
Command ap_source done; 14.18 sec.
Execute cleanup_all 
