{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {
    "ein.tags": [
     "worksheet-0"
    ]
   },
   "source": [
    "# Introduction\n",
    "\n",
    "In this document, I will try to have fun with the google btree. I\n",
    "will try to find a a spot where simd instructions can be inserted with\n",
    "a hope of gain; afterwards, let's benchmark some new version(s) and\n",
    "find out why the compiler is so smart (compared to me at least)."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "ein.tags": [
     "worksheet-0"
    ]
   },
   "source": [
    "# Description of the test environment\n",
    "\n",
    "Here are some details on the bench machine:\n",
    "\n",
    "* CPU: Intel Core i5-6200U @ 2.30 GHz\n",
    "* RAM: 16GB\n",
    "* System: Arch (linux-4.6.4, glibc-2.33)\n",
    "* Cpufreq governor: performance: the pstate power scaling driver is\n",
    "  used; so the CPU frequency cannot be statically set with a\n",
    "  user-space tool.\n",
    "```\n",
    "# cpupower frequency-set -g performance\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "ein.tags": [
     "worksheet-0"
    ]
   },
   "source": [
    "# Finding SIMD-friendly code\n",
    "\n",
    "A btree is composed of nodes (really?) and these nodes may have an\n",
    "interesting property: they could hold many tuples \"key - value\" in a\n",
    "contiguous memory area; so, why not trying to have a look at the\n",
    "lookup code.\n",
    "\n",
    "```\n",
    "  // Returns the position of the first value whose key is not less than k using\n",
    "  // linear search performed using plain compare.\n",
    "  template <typename Compare>\n",
    "  int linear_search_plain_compare(\n",
    "      const key_type &k, int s, int e, const Compare &comp) const {\n",
    "    __asm__ __volatile__ (\"nop; nop; nop; nop; nop\"); // ### MARK ###\n",
    "    while (s < e) {\n",
    "      if (!btree_compare_keys(comp, key(s), k)) {\n",
    "        break;\n",
    "      }\n",
    "      ++s;\n",
    "    }\n",
    "    __asm__ __volatile__ (\"nop; nop; nop; nop; nop\"); // ### MARK ###\n",
    "    return s;\n",
    "  }\n",
    "```\n",
    "\n",
    "Calling the function btree_compare_keys() means calling std::less (or\n",
    "std::greater); so this call should be replaced by basic comparison\n",
    "instruction in the end. Let's have a look at the disassembled code:\n",
    "\n",
    "```\n",
    "  405e97:\t90                   \tnop\n",
    "  405e98:\t90                   \tnop\n",
    "  405e99:\t90                   \tnop\n",
    "  405e9a:\t90                   \tnop\n",
    "  405e9b:\t90                   \tnop\n",
    "  405e9c:\t85 d2                \ttest   %edx,%edx\n",
    "  405e9e:\t0f 84 6c 03 00 00    \tje     406210 <_Z25bench_no_unroll_btree_mapv+0x4d0>\n",
    "  405ea4:\t48 8b 0e             \tmov    (%rsi),%rcx\n",
    "  405ea7:\t48 3b 48 10          \tcmp    0x10(%rax),%rcx\n",
    "  405eab:\t0f 86 5f 03 00 00    \tjbe    406210 <_Z25bench_no_unroll_btree_mapv+0x4d0>\n",
    "  405eb1:\t83 fa 01             \tcmp    $0x1,%edx\n",
    "  405eb4:\t0f 84 46 03 00 00    \tje     406200 <_Z25bench_no_unroll_btree_mapv+0x4c0>\n",
    "  405eba:\t48 39 48 20          \tcmp    %rcx,0x20(%rax)\n",
    "  405ebe:\t0f 83 3c 03 00 00    \tjae    406200 <_Z25bench_no_unroll_btree_mapv+0x4c0>\n",
    "  405ec4:\t83 fa 02             \tcmp    $0x2,%edx\n",
    "  405ec7:\t0f 84 23 03 00 00    \tje     4061f0 <_Z25bench_no_unroll_btree_mapv+0x4b0>\n",
    "  405ecd:\t48 3b 48 30          \tcmp    0x30(%rax),%rcx\n",
    "  405ed1:\t0f 86 19 03 00 00    \tjbe    4061f0 <_Z25bench_no_unroll_btree_mapv+0x4b0>\n",
    "  405ed7:\t83 fa 03             \tcmp    $0x3,%edx\n",
    "  405eda:\t0f 84 00 03 00 00    \tje     4061e0 <_Z25bench_no_unroll_btree_mapv+0x4a0>\n",
    "  405ee0:\t48 3b 48 40          \tcmp    0x40(%rax),%rcx\n",
    "  405ee4:\t0f 86 f6 02 00 00    \tjbe    4061e0 <_Z25bench_no_unroll_btree_mapv+0x4a0>\n",
    "  405eea:\t83 fa 04             \tcmp    $0x4,%edx\n",
    "  405eed:\t0f 84 dd 02 00 00    \tje     4061d0 <_Z25bench_no_unroll_btree_mapv+0x490>\n",
    "  405ef3:\t48 3b 48 50          \tcmp    0x50(%rax),%rcx\n",
    "  405ef7:\t0f 86 d3 02 00 00    \tjbe    4061d0 <_Z25bench_no_unroll_btree_mapv+0x490>\n",
    "  405efd:\t83 fa 05             \tcmp    $0x5,%edx\n",
    "  405f00:\t0f 84 ba 02 00 00    \tje     4061c0 <_Z25bench_no_unroll_btree_mapv+0x480>\n",
    "  405f06:\t48 3b 48 60          \tcmp    0x60(%rax),%rcx\n",
    "  405f0a:\t0f 86 b0 02 00 00    \tjbe    4061c0 <_Z25bench_no_unroll_btree_mapv+0x480>\n",
    "  405f10:\t83 fa 06             \tcmp    $0x6,%edx\n",
    "  405f13:\t0f 84 97 02 00 00    \tje     4061b0 <_Z25bench_no_unroll_btree_mapv+0x470>\n",
    "  405f19:\t48 39 48 70          \tcmp    %rcx,0x70(%rax)\n",
    "  405f1d:\t0f 83 8d 02 00 00    \tjae    4061b0 <_Z25bench_no_unroll_btree_mapv+0x470>\n",
    "  405f23:\t83 fa 07             \tcmp    $0x7,%edx\n",
    "  405f26:\t0f 84 74 02 00 00    \tje     4061a0 <_Z25bench_no_unroll_btree_mapv+0x460>\n",
    "  405f2c:\t48 3b 88 80 00 00 00 \tcmp    0x80(%rax),%rcx\n",
    "  405f33:\t0f 86 67 02 00 00    \tjbe    4061a0 <_Z25bench_no_unroll_btree_mapv+0x460>\n",
    "  405f39:\t83 fa 08             \tcmp    $0x8,%edx\n",
    "  405f3c:\t0f 84 4e 02 00 00    \tje     406190 <_Z25bench_no_unroll_btree_mapv+0x450>\n",
    "  405f42:\t48 3b 88 90 00 00 00 \tcmp    0x90(%rax),%rcx\n",
    "  405f49:\t0f 86 41 02 00 00    \tjbe    406190 <_Z25bench_no_unroll_btree_mapv+0x450>\n",
    "  405f4f:\t83 fa 09             \tcmp    $0x9,%edx\n",
    "  405f52:\t0f 84 28 02 00 00    \tje     406180 <_Z25bench_no_unroll_btree_mapv+0x440>\n",
    "  405f58:\t48 3b 88 a0 00 00 00 \tcmp    0xa0(%rax),%rcx\n",
    "  405f5f:\t0f 86 1b 02 00 00    \tjbe    406180 <_Z25bench_no_unroll_btree_mapv+0x440>\n",
    "  405f65:\t83 fa 0a             \tcmp    $0xa,%edx\n",
    "  405f68:\t0f 84 02 02 00 00    \tje     406170 <_Z25bench_no_unroll_btree_mapv+0x430>\n",
    "  405f6e:\t48 3b 88 b0 00 00 00 \tcmp    0xb0(%rax),%rcx\n",
    "  405f75:\t0f 86 f5 01 00 00    \tjbe    406170 <_Z25bench_no_unroll_btree_mapv+0x430>\n",
    "  405f7b:\t83 fa 0b             \tcmp    $0xb,%edx\n",
    "  405f7e:\t0f 84 dc 01 00 00    \tje     406160 <_Z25bench_no_unroll_btree_mapv+0x420>\n",
    "  405f84:\t48 3b 88 c0 00 00 00 \tcmp    0xc0(%rax),%rcx\n",
    "  405f8b:\t0f 86 cf 01 00 00    \tjbe    406160 <_Z25bench_no_unroll_btree_mapv+0x420>\n",
    "  405f91:\t83 fa 0c             \tcmp    $0xc,%edx\n",
    "  405f94:\t0f 84 b6 01 00 00    \tje     406150 <_Z25bench_no_unroll_btree_mapv+0x410>\n",
    "  405f9a:\t48 3b 88 d0 00 00 00 \tcmp    0xd0(%rax),%rcx\n",
    "  405fa1:\t0f 86 a9 01 00 00    \tjbe    406150 <_Z25bench_no_unroll_btree_mapv+0x410>\n",
    "  405fa7:\t83 fa 0d             \tcmp    $0xd,%edx\n",
    "  405faa:\t0f 84 90 01 00 00    \tje     406140 <_Z25bench_no_unroll_btree_mapv+0x400>\n",
    "  405fb0:\t48 3b 88 e0 00 00 00 \tcmp    0xe0(%rax),%rcx\n",
    "  405fb7:\t0f 86 83 01 00 00    \tjbe    406140 <_Z25bench_no_unroll_btree_mapv+0x400>\n",
    "  405fbd:\t83 fa 0e             \tcmp    $0xe,%edx\n",
    "  405fc0:\t0f 84 6a 02 00 00    \tje     406230 <_Z25bench_no_unroll_btree_mapv+0x4f0>\n",
    "  405fc6:\t48 3b 88 f0 00 00 00 \tcmp    0xf0(%rax),%rcx\n",
    "  405fcd:\t0f 97 c1             \tseta   %cl\n",
    "  405fd0:\t0f b6 c9             \tmovzbl %cl,%ecx\n",
    "  405fd3:\t83 c1 0e             \tadd    $0xe,%ecx\n",
    "  405fd6:\t90                   \tnop\n",
    "  405fd7:\t90                   \tnop\n",
    "  405fd8:\t90                   \tnop\n",
    "  405fd9:\t90                   \tnop\n",
    "  405fda:\t90                   \tnop\n",
    "```\n",
    "\n",
    "The loop has been kind of unrolled; there is no index increment;\n",
    "according to the count of key items in the node, the code will be\n",
    "executed until the end or not:\n",
    "\n",
    "* The register edx contains the count of elements in the node;\n",
    "* Let's take an example: there are 5 elements; so once, the\n",
    "  instruction pointer reaches the address 0x405efd; the instruction\n",
    "  \"je\" (jump if equal) will end the further comparisons;"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "ein.tags": [
     "worksheet-0"
    ]
   },
   "source": [
    "# Trying to prevent unrolling\n",
    "\n",
    "In order to save instruction decoding operations, 2 micro-ops cache\n",
    "were inserted right after the instruction decoder:\n",
    "\n",
    "* Starting from Nehalem, a loop buffer was added so as to hold the\n",
    "  micro-ops executed in a iteration of a loop;\n",
    "* Starting from SandyBridge, a micro-ops cache is available to get rid\n",
    "  of the limitation of 16 bytes per clock cycle in the fetch / decode\n",
    "  unit;\n",
    "\n",
    "Considering these improvements wihtin the processor pipeline, it may\n",
    "be interesting to prevent the loop-unrolling we saw in the assembly\n",
    "code.\n",
    "\n",
    "## Code\n",
    "\n",
    "I was unable to disable the specific \"-f...\" option in gcc which enable\n",
    "the specific unrolling optimization; I tried to disable one by one all\n",
    "the optimization features of the \"O3\" (either with \"#pragma GCC\n",
    "optimize\" or directly with arguments \"-fno-...\"optimization basket but\n",
    "it did not work;\n",
    "\n",
    "But disabling the whole \"O3\" optimizations set worked; here is the\n",
    "code and the corresponding assembly.\n",
    "\n",
    "```\n",
    "#pragma GCC push_options\n",
    "#pragma GCC optimize (\"O2\")\n",
    "  \n",
    "  // Returns the position of the first value whose key is not less than k using\n",
    "  // linear search performed using plain compare.\n",
    "  template <typename Compare>\n",
    "  int linear_search_plain_compare(\n",
    "      const key_type &k, int s, int e, const Compare &comp) const {\n",
    "\n",
    "      __asm__ __volatile__ (\"nop; nop; nop; nop; nop\");\n",
    "      \n",
    "    while (s < e) {\n",
    "      if (!btree_compare_keys(comp, key(s), k)) {\n",
    "        break;\n",
    "      }\n",
    "      ++s;\n",
    "    }\n",
    "\n",
    "    __asm__ __volatile__ (\"nop; nop; nop; nop; nop\");\n",
    "    \n",
    "    return s;\n",
    "  }\n",
    "#pragma GCC pop_options\n",
    "```\n",
    "\n",
    "Once more the reader will note the inserted nop so as to locate the\n",
    "assembly code we are interested in.\n",
    "\n",
    "## Assembly code:\n",
    "\n",
    "```\n",
    "0000000000402610 <_ZNK15no_unroll_btree10btree_nodeINS_16btree_map_paramsImmSt4lessImESaISt4pairIKmmEELi256EEEE27linear_search_plain_compareINS_28btree_key_compare_to_adapterIS3_EEEEiRS5_iiRKT_.isra.197.constprop.207>:\n",
    "  402610:\t90                   \tnop\n",
    "  402611:\t90                   \tnop\n",
    "  402612:\t90                   \tnop\n",
    "  402613:\t90                   \tnop\n",
    "  402614:\t90                   \tnop\n",
    "  402615:\t85 d2                \ttest   %edx,%edx\n",
    "  402617:\t7e 2e                \tjle    402647 <_ZNK15no_unroll_btree10btree_nodeINS_16btree_map_paramsImmSt4lessImESaISt4pairIKmmEELi256EEEE27linear_search_plain_compareINS_28btree_key_compare_to_adapterIS3_EEEEiRS5_iiRKT_.isra.197.constprop.207+0x37>\n",
    "  402619:\t48 8b 0e             \tmov    (%rsi),%rcx\n",
    "  40261c:\t48 39 4f 10          \tcmp    %rcx,0x10(%rdi)\n",
    "  402620:\t73 25                \tjae    402647 <_ZNK15no_unroll_btree10btree_nodeINS_16btree_map_paramsImmSt4lessImESaISt4pairIKmmEELi256EEEE27linear_search_plain_compareINS_28btree_key_compare_to_adapterIS3_EEEEiRS5_iiRKT_.isra.197.constprop.207+0x37>\n",
    "  402622:\t48 83 c7 20          \tadd    $0x20,%rdi\n",
    "  402626:\t31 c0                \txor    %eax,%eax\n",
    "  402628:\teb 10                \tjmp    40263a <_ZNK15no_unroll_btree10btree_nodeINS_16btree_map_paramsImmSt4lessImESaISt4pairIKmmEELi256EEEE27linear_search_plain_compareINS_28btree_key_compare_to_adapterIS3_EEEEiRS5_iiRKT_.isra.197.constprop.207+0x2a>\n",
    "  40262a:\t66 0f 1f 44 00 00    \tnopw   0x0(%rax,%rax,1)\n",
    "  402630:\t48 83 c7 10          \tadd    $0x10,%rdi\n",
    "  402634:\t48 39 4f f0          \tcmp    %rcx,-0x10(%rdi)\n",
    "  402638:\t73 07                \tjae    402641 <_ZNK15no_unroll_btree10btree_nodeINS_16btree_map_paramsImmSt4lessImESaISt4pairIKmmEELi256EEEE27linear_search_plain_compareINS_28btree_key_compare_to_adapterIS3_EEEEiRS5_iiRKT_.isra.197.constprop.207+0x31>\n",
    "  40263a:\t83 c0 01             \tadd    $0x1,%eax\n",
    "  40263d:\t39 c2                \tcmp    %eax,%edx\n",
    "  40263f:\t75 ef                \tjne    402630 <_ZNK15no_unroll_btree10btree_nodeINS_16btree_map_paramsImmSt4lessImESaISt4pairIKmmEELi256EEEE27linear_search_plain_compareINS_28btree_key_compare_to_adapterIS3_EEEEiRS5_iiRKT_.isra.197.constprop.207+0x20>\n",
    "  402641:\t90                   \tnop\n",
    "  402642:\t90                   \tnop\n",
    "  402643:\t90                   \tnop\n",
    "  402644:\t90                   \tnop\n",
    "  402645:\t90                   \tnop\n",
    "  402646:\tc3                   \tretq\n",
    "```\n",
    "\n",
    "The reader will note the code seems smaller; At each loop iteration:\n",
    "\n",
    "* We add 1 in eax until eax matches edx (0x40263a) and we loop if eax\n",
    "  does not match edx (0x40263f);\n",
    "* We add 16 (the size of the tuple \"key, value\" in the btree) in rdi\n",
    "  (0x402630) and we exit the loop if the value pointed by rdi (offset:\n",
    "  -0x10) matches rcx.\n",
    "\n",
    "## Benchmark\n",
    "\n",
    "For the whole document, the benchmarked feature will always be the\n",
    "lookup on a btree lightly loaded (only 64 values; values are 64b\n",
    "integer); 5000 * 4096 lookups of randomly generated values will be\n",
    "performed.\n",
    "\n",
    "Here are the benchmark results for this first version:\n",
    "\n",
    "* original:  0m0.573s\n",
    "* no_unroll: 0m0.657s\n",
    "\n",
    "Relying on the micro-ups cache or the loop buffer instead of gcc\n",
    "optimizer does not seem a good option.The tested version is nearly 15%\n",
    "slower.\n",
    "\n",
    "The reader may conclude that the frontend is not the bottleneck, here;\n",
    "instruction fetching and decoding are the steps in the pipeline that\n",
    "the micro-ops cache and the loop buffer can skip.\n",
    "\n",
    "Let's use perf stat so as to get an idea on the reason why, the\n",
    "no_unroll version is slower.\n",
    "\n",
    "Original version:\n",
    "\n",
    "```\n",
    "$ perf stat benchmark/bench__lookup google_btree_map\n",
    "\n",
    " Performance counter stats for 'benchmark/bench__lookup google_btree_map':\n",
    "\n",
    "        601.504638      task-clock:u (msec)       #    0.999 CPUs utilized          \n",
    "                 0      context-switches:u        #    0.000 K/sec                  \n",
    "                 0      cpu-migrations:u          #    0.000 K/sec                  \n",
    "               111      page-faults:u             #    0.185 K/sec                  \n",
    "        1575771503      cycles:u                  #    2.620 GHz                    \n",
    "        1794679861      instructions:u            #    1.14  insn per cycle         \n",
    "         706941776      branches:u                # 1175.289 M/sec                  \n",
    "          41003098      branch-misses:u           #    5.80% of all branches        \n",
    "\n",
    "       0.602227881 seconds time elapsed\n",
    "```\n",
    "\n",
    "No_unroll version:\n",
    "\n",
    "```\n",
    "$ perf stat benchmark/bench__lookup no_unroll_btree_map\n",
    "\n",
    " Performance counter stats for 'benchmark/bench__lookup no_unroll_btree_map':\n",
    "\n",
    "        676.003844      task-clock:u (msec)       #    0.999 CPUs utilized          \n",
    "                 0      context-switches:u        #    0.000 K/sec                  \n",
    "                 0      cpu-migrations:u          #    0.000 K/sec                  \n",
    "               109      page-faults:u             #    0.161 K/sec                  \n",
    "        1790821872      cycles:u                  #    2.649 GHz                    \n",
    "        2426655448      instructions:u            #    1.36  insn per cycle         \n",
    "         785767284      branches:u                # 1162.371 M/sec                  \n",
    "          38434382      branch-misses:u           #    4.89% of all branches        \n",
    "\n",
    "       0.676612755 seconds time elapsed\n",
    "```\n",
    "\n",
    "With the original optimized version, there is no add operation at each\n",
    "\"unrolled\" iteration of the loop; thus the count of executed\n",
    "instructions is significantly reduced.\n",
    "\n",
    "Saving instructions instead of benefiting from loop buffer or\n",
    "micro-ops cache seems the winning strategy for this case.\n",
    "\n",
    "## Conclusion\n",
    "\n",
    "This first try is as fail at least in the configuration we target\n",
    "(slow count of keys in the btree container and intensive use of lookup\n",
    "functionality)."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "ein.tags": [
     "worksheet-0"
    ]
   },
   "source": [
    "# Trying a first SIMD version\n",
    "\n",
    "In a btree node, many keys are stored; so, there might be an SIMD\n",
    "opportunity here: executing the same comparison instruction on many\n",
    "values (the keys).\n",
    "\n",
    "Here, we will use some instructions available in the AVX2 set. Instead\n",
    "of writing inline assembly, we will use intrinsic functions.\n",
    "\n",
    "## Code\n",
    "\n",
    "Here is some extract of code so as get an idea on the proposal:\n",
    "\n",
    "```\n",
    "int less_uint64_mask4(uint64_t left0,\n",
    "                      uint64_t left1,\n",
    "                      uint64_t left2,\n",
    "                      uint64_t left3,\n",
    "                      uint64_t right)\n",
    "{\n",
    "    // Load the values into ymm registers\n",
    "    const __m256i values = _mm256_set_epi64x(left3, left2, left1, left0);\n",
    "    const __m256i targets = _mm256_set1_epi64x(right);\n",
    "\n",
    "    // Get which ref value is greater than the input value...\n",
    "    const __m256i result = _mm256_cmpgt_epi64(targets, values);\n",
    "\n",
    "    // ..and take only the msb per byte coming from the 256b ymm\n",
    "    // register; so, 256b = 4 x 64b => masking => 32b = 4 x 8b\n",
    "    const int mask = _mm256_movemask_epi8(result);\n",
    "\n",
    "    return mask;\n",
    "}\n",
    "\n",
    "...\n",
    "\n",
    "int linear_search_uint64_lower_less_compare(const uint64_t &k,\n",
    "                                              int s, int e) const {\n",
    "      \n",
    "      while (e - s > 4) {\n",
    "\n",
    "          int mask = less_uint64_mask4(key(s),\n",
    "                                       key(s + 1),\n",
    "                                       key(s + 2), key(s + 3), k);\n",
    "\n",
    "          if (mask != 0xffffffff) {\n",
    "              mask = ~mask;\n",
    "              const std::size_t index = __bsfd(mask) / 8;\n",
    "              return s + index;\n",
    "          }\n",
    "\n",
    "          s += 4;\n",
    "      }\n",
    "      \n",
    "      while (s < e) {\n",
    "        if (!(key(s) < k)) {\n",
    "        break;\n",
    "      }\n",
    "      ++s;\n",
    "    }\n",
    "\n",
    "    return s;\n",
    "  }\n",
    "```\n",
    "\n",
    "The comparisons are performed in the first function (less_uint64_mask)\n",
    "with the instruction avx2 vpcmpgtq (hidden behind the intrinsic\n",
    "function _mm256_cmpgt_epi64).\n",
    "\n",
    "## Assembly code\n",
    "\n",
    "Let's have a look at the assembly code, more precisely the few\n",
    "instructions before vpcmpgtq (included):\n",
    "\n",
    "```\n",
    "  4053d5:\tc4 c1 7a 7e 5f 30    \tvmovq  0x30(%r15),%xmm3\n",
    "  4053db:\tc4 c1 7a 7e 67 10    \tvmovq  0x10(%r15),%xmm4\n",
    "  4053e1:\tc4 c3 e1 22 4f 40 01 \tvpinsrq $0x1,0x40(%r15),%xmm3,%xmm1\n",
    "  4053e8:\tc4 c3 d9 22 57 20 01 \tvpinsrq $0x1,0x20(%r15),%xmm4,%xmm2\n",
    "  4053ef:\tc4 e2 7d 59 00       \tvpbroadcastq (%rax),%ymm0\n",
    "  4053f4:\tc4 e3 6d 38 c9 01    \tvinserti128 $0x1,%xmm1,%ymm2,%ymm1\n",
    "  4053fa:\tc4 e2 7d 37 c9       \tvpcmpgtq %ymm1,%ymm0,%ymm1\n",
    "  4053ff:\tc5 fd d7 c1          \tvpmovmskb %ymm1,%eax\n",
    "  405403:\t83 f8 ff             \tcmp    $0xffffffff,%eax\n",
    "  405406:\t0f 85 a4 06 00 00    \tjne    405ab0 <_Z20bench_simd_btree_mapv+0x8b0>\n",
    "  40540c:\t83 fe 08             \tcmp    $0x8,%esi\n",
    "  40540f:\t0f 8e 3b 05 00 00    \tjle    405950 <_Z20bench_simd_btree_mapv+0x750>\n",
    "  405415:\tc4 c1 7a 7e 6f 70    \tvmovq  0x70(%r15),%xmm5\n",
    "  40541b:\tc4 c1 7a 7e 77 50    \tvmovq  0x50(%r15),%xmm6\n",
    "  405421:\tc4 c3 d1 22 8f 80 00 \tvpinsrq $0x1,0x80(%r15),%xmm5,%xmm1\n",
    "  405428:\t00 00 01 \n",
    "  40542b:\tc4 c3 c9 22 57 60 01 \tvpinsrq $0x1,0x60(%r15),%xmm6,%xmm2\n",
    "  405432:\tc4 e3 6d 38 c9 01    \tvinserti128 $0x1,%xmm1,%ymm2,%ymm1\n",
    "  405438:\tc4 e2 7d 37 c9       \tvpcmpgtq %ymm1,%ymm0,%ymm1\n",
    "```\n",
    "\n",
    "In order to benefit from SIMD comparison (which is by the way supposed\n",
    "to work with signed integer values...). we have to fill the ymm\n",
    "registers; this operation takes 6 other instructions.\n",
    "\n",
    "So even before benchmarking this new lookup version, the reader can\n",
    "have a bad feeling on the results.\n",
    "\n",
    "Once the simd comparison is done, the task is not complete, we need to\n",
    "find out which compared item matches, if there is one. The idea is to\n",
    "use a bit bit-scan instruction (forward: bsf/tzcnt) after having\n",
    "\"bit-complemented\" a 64bits value (hold in a common register); this\n",
    "register has been filled with the MSb of each bytes composing the ymm\n",
    "register (thanks to the intrinsic function _mm256_movemask_epi8 which\n",
    "holds the instruction vpmovmskb).\n",
    "\n",
    "Here is the corresponding assembly code:\n",
    "\n",
    "```\n",
    "  4053ff:\tc5 fd d7 c1          \tvpmovmskb %ymm1,%eax\n",
    "  405403:\t83 f8 ff             \tcmp    $0xffffffff,%eax\n",
    "  405406:\t0f 85 a4 06 00 00    \tjne    405ab0 <_Z20bench_simd_btree_mapv+0x8b0>\n",
    "...\n",
    "  405ab0:\tf7 d0                \tnot    %eax\n",
    "  405ab2:\t31 d2                \txor    %edx,%edx\n",
    "  405ab4:\t31 c9                \txor    %ecx,%ecx\n",
    "  405ab6:\tf3 0f bc d0          \ttzcnt  %eax,%edx\n",
    "  405aba:\tc1 fa 03             \tsar    $0x3,%edx\n",
    "  405abd:\t01 ca                \tadd    %ecx,%edx\n",
    "```\n",
    "\n",
    "Last point to note: the loop is unrolled; so, the assembly blocks\n",
    "above are repeated many times;\n",
    "\n",
    "Once more, the code seems larger than the first version. Let's check\n",
    "whether it has an impact on the performance.\n",
    "\n",
    "## Benchmark\n",
    "\n",
    "The same lookup benchmark was applied on this new version, here are\n",
    "the results:\n",
    "\n",
    "* original:  0m0.573s\n",
    "* no_unroll: 0m0.657s\n",
    "* simd1:     0m0.613s\n",
    "\n",
    "Even if the \"simd1 version is better than the \"no_unroll\" one, the\n",
    "original btree code still provides the best time.\n",
    "\n",
    "Let's have a look at a perf stat report to find out whether the\n",
    "hypothesis above (too many instructions needed to format ymm\n",
    "registers) is valid:\n",
    "\n",
    "```\n",
    "[alexis@therese build]$ perf stat benchmark/bench__lookup simd_btree_map\n",
    "Missing lookup: 0\n",
    "\n",
    " Performance counter stats for 'benchmark/bench__lookup simd_btree_map':\n",
    "\n",
    "        639.710235      task-clock:u (msec)       #    0.999 CPUs utilized          \n",
    "                 0      context-switches:u        #    0.000 K/sec                  \n",
    "                 0      cpu-migrations:u          #    0.000 K/sec                  \n",
    "               108      page-faults:u             #    0.169 K/sec                  \n",
    "        1671889896      cycles:u                  #    2.614 GHz                    \n",
    "        1923975547      instructions:u            #    1.15  insn per cycle         \n",
    "         493786094      branches:u                #  771.890 M/sec                  \n",
    "          38437839      branch-misses:u           #    7.78% of all branches        \n",
    "\n",
    "       0.640356910 seconds time elapsed\n",
    "```\n",
    "\n",
    "In this version, less instructions were executed than in the\n",
    "unroll_version but it is still more than in the original version. As\n",
    "the count of executed instructions is a pretty good indicator\n",
    "(considering the fact that the instructions per cycle does not change\n",
    "a lot), let's make a little summary here:\n",
    "\n",
    "* original:  1794679861 instructions #  1.14  insn per cycle         \n",
    "* no_unroll: 2426655448 instructions #  1.36  insn per cycle         \n",
    "* simd1:     1923975547 instructions #  1.15  insn per cycle         \n",
    "\n",
    "The reader can at least conclude that even if using the avx2\n",
    "comparison instruction needs many \"registers preparation\"\n",
    "instructions, simd can reduce significantly the count of executing\n",
    "instructions.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "ein.tags": [
     "worksheet-0"
    ]
   },
   "source": [
    "# Trying a second simd version\n",
    "\n",
    "Here, let's try to reduce the count \"ymm registers preparation\n",
    "instructions\" with the new avx2 gather instruction, which fills a ymm\n",
    "register thanks uncontiguous memory loads.\n",
    "\n",
    "## Code\n",
    "\n",
    "```\n",
    "  int linear_search_uint64_lower_less_compare(const uint64_t &k,\n",
    "                                              int s, int e) const {\n",
    "\n",
    "      static const std::size_t step = kValueSize / sizeof(uint64_t);\n",
    "      \n",
    "      const long long int* base =\n",
    "          reinterpret_cast<const long long int*>(fields_.values);\n",
    "      const __m256i rights = _mm256_set1_epi64x(k);\n",
    "      \n",
    "      while (e - s > 4) {\n",
    "\n",
    "          const __m256i indices =\n",
    "              _mm256_set_epi64x((s + 3) * step,\n",
    "                                (s + 2) * step, (s + 1) * step, s * step);          \n",
    "          \n",
    "          const __m256i lefts =\n",
    "              _mm256_i64gather_epi64(base, indices, sizeof(uint64_t));\n",
    "          \n",
    "          int mask = less_uint64_mask4(lefts, rights);\n",
    "\n",
    "          if (mask != 0xffffffff) {\n",
    "              mask = ~mask;\n",
    "              const std::size_t index = __bsfd(mask) / 8;\n",
    "              return s + index;\n",
    "          }\n",
    "\n",
    "          s += 4;\n",
    "      }\n",
    "      \n",
    "      while (s < e) {\n",
    "        if (!(key(s) < k)) {\n",
    "        break;\n",
    "      }\n",
    "      ++s;\n",
    "    }\n",
    "\n",
    "    return s;\n",
    "  }\n",
    "```\n",
    "\n",
    "The change, here, is the use of the intrinsic function\n",
    "_mm256_i64gather_epi64 which hides the instruction vpgatherqq.\n",
    "\n",
    "## Assembly code\n",
    "\n",
    "Once more, let's have a look at the instructions around vpcmpgtq:\n",
    "\n",
    "```\n",
    "  405d00:\t83 c1 04             \tadd    $0x4,%ecx\n",
    "  405d03:\t48 83 c2 08          \tadd    $0x8,%rdx\n",
    "  405d07:\t39 f1                \tcmp    %esi,%ecx\n",
    "  405d09:\t0f 84 d9 01 00 00    \tje     405ee8 <_Z21bench_simd2_btree_mapv+0x398>\n",
    "  405d0f:\t48 8d 42 04          \tlea    0x4(%rdx),%rax\n",
    "  405d13:\t4c 8d 4a 02          \tlea    0x2(%rdx),%r9\n",
    "  405d17:\tc4 e1 f9 6e e2       \tvmovq  %rdx,%xmm4\n",
    "  405d1c:\tc4 e1 f9 6e c0       \tvmovq  %rax,%xmm0\n",
    "  405d21:\t48 8d 42 06          \tlea    0x6(%rdx),%rax\n",
    "  405d25:\tc4 c3 d9 22 c9 01    \tvpinsrq $0x1,%r9,%xmm4,%xmm1\n",
    "  405d2b:\tc4 e3 f9 22 c0 01    \tvpinsrq $0x1,%rax,%xmm0,%xmm0\n",
    "  405d31:\tc5 fd 6f eb          \tvmovdqa %ymm3,%ymm5\n",
    "  405d35:\tc4 e3 75 38 c0 01    \tvinserti128 $0x1,%xmm0,%ymm1,%ymm0\n",
    "  405d3b:\tc4 c2 d5 91 0c c0    \tvpgatherqq %ymm5,(%r8,%ymm0,8),%ymm1\n",
    "  405d41:\tc4 e2 6d 37 c1       \tvpcmpgtq %ymm1,%ymm2,%ymm0\n",
    "  405d46:\tc5 fd d7 c0          \tvpmovmskb %ymm0,%eax\n",
    "  405d4a:\t83 f8 ff             \tcmp    $0xffffffff,%eax\n",
    "  405d4d:\t74 b1                \tje     405d00 <_Z21bench_simd2_btree_mapv+0x1b0>\n",
    "```\n",
    "\n",
    "The first point to note, here, is that the loop was not unrolled;\n",
    "after having executing the SIMD comparison instruction (vpcmpgtq) and\n",
    "the masking one, we check whether the result value is worth\n",
    "0xffffffff. We saw in the first test \"no_unroll\" that unrolling has\n",
    "bad consequences on the performance.\n",
    "\n",
    "The reason why the compiler decided not to unroll may be because there\n",
    "are too many instructions per iteration. If this hypothesis is true,\n",
    "it means that I did not manage to reduce the \"prologue\" code before\n",
    "\"vpcmpgtq\"... which is true if we count the instructions.\n",
    "\n",
    "As a consequence, the expectations in this second SIMD version are not\n",
    "high; let's check whehter these assumptions are right.\n",
    "\n",
    "## Benchmark\n",
    "\n",
    "Once more, the same lookup benchmark was applied on this version, here\n",
    "are the results:\n",
    "\n",
    "* original:  0m0.573s\n",
    "* no_unroll: 0m0.657s\n",
    "* simd1:     0m0.613s\n",
    "* simd2:     0m0.733s\n",
    "\n",
    "As expected, the results are disappointing; the \"simd2\" time is even\n",
    "higher than the \"no_unroll\" version.\n",
    "\n",
    "The \"perf stat\" output below seems to enforce the feeling that\n",
    "performance loss is due to a too high count of executed instructions.\n",
    "\n",
    "```\n",
    "$ perf stat benchmark/bench__lookup simd2_btree_map\n",
    "\n",
    " Performance counter stats for 'benchmark/bench__lookup simd2_btree_map':\n",
    "\n",
    "        758.998569      task-clock:u (msec)       #    0.999 CPUs utilized          \n",
    "                 0      context-switches:u        #    0.000 K/sec                  \n",
    "                 0      cpu-migrations:u          #    0.000 K/sec                  \n",
    "               110      page-faults:u             #    0.145 K/sec                  \n",
    "        2012908504      cycles:u                  #    2.652 GHz                    \n",
    "        2328906873      instructions:u            #    1.16  insn per cycle         \n",
    "         476431169      branches:u                #  627.710 M/sec                  \n",
    "          38086999      branch-misses:u           #    7.99% of all branches        \n",
    "\n",
    "       0.759611490 seconds time elapsed\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "ein.tags": [
     "worksheet-0"
    ]
   },
   "source": [
    "# Conclusion\n",
    "\n",
    "So far, I was unable to improve lookup performance of the google btree\n",
    "with AVX2 SIMD instructions. It will be difficult to be clearer...\n",
    "\n",
    "There is, however, a last point which might be interesting to check:\n",
    "if loop unrolling is disabled in \"simd1\" version, wihch version is the\n",
    "best between \"simd1(no_unroll)\" and \"simd2(always_no_unroll)\"."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 2",
   "name": "python2"
  },
  "name": "simd_btree.ipynb"
 },
 "nbformat": 4,
 "nbformat_minor": 0
}
