// Seed: 1305428668
module module_0 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd66
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  output wire _id_1;
  logic [id_1 : 1 'b0] id_3;
  ;
  logic [1 'b0 : id_2] id_4;
  ;
  wire id_5;
  ;
endmodule
module module_0 #(
    parameter id_4 = 32'd8,
    parameter id_6 = 32'd63
) (
    output uwire id_0
    , id_3,
    input  uwire id_1
);
  assign id_0 = -1;
  wire _id_4;
  logic [-1 : -1] id_5;
  parameter id_6 = 1;
  logic [-1  ==  1 'b0 : module_1[1 'b0]] id_7;
  wire [-1 : -1] id_8 = -id_3;
  wire id_9;
  ;
  logic [id_4 : id_6] id_10;
  ;
  wire id_11 = id_5;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire id_12;
  assign id_3 = 1;
  always @(posedge id_9, posedge -1) begin : LABEL_0
    if (id_6 + -1) id_7 <= -1 ? -1 : id_4 - 1;
  end
  logic [-1 : -1] id_13;
endmodule
