{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 14:13:15 2023 " "Info: Processing started: Thu Sep 07 14:13:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArchFLT -c ArchFLT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ArchFLT -c ArchFLT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArchFLT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ArchFLT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArchFLT " "Info: Found entity 1: ArchFLT" {  } { { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver-rtl " "Info: Found design unit 1: Receiver-rtl" {  } { { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Info: Found entity 1: Receiver" {  } { { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Splitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Splitter-rtl " "Info: Found design unit 1: Splitter-rtl" {  } { { "Splitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Splitter.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Splitter " "Info: Found entity 1: Splitter" {  } { { "Splitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Splitter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeMUX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DeMUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeMUX-rtl " "Info: Found design unit 1: DeMUX-rtl" {  } { { "DeMUX.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/DeMUX.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DeMUX " "Info: Found entity 1: DeMUX" {  } { { "DeMUX.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/DeMUX.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KY_Block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file KY_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KY_Block-rtl " "Info: Found design unit 1: KY_Block-rtl" {  } { { "KY_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/KY_Block.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KY_Block " "Info: Found entity 1: KY_Block" {  } { { "KY_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/KY_Block.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PK_Block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PK_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PK_Block-rtl " "Info: Found design unit 1: PK_Block-rtl" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PK_Block " "Info: Found entity 1: PK_Block" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RW_Block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RW_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RW_Block-rtl " "Info: Found design unit 1: RW_Block-rtl" {  } { { "RW_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/RW_Block.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RW_Block " "Info: Found entity 1: RW_Block" {  } { { "RW_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/RW_Block.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Transmitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transmitter-rtl " "Info: Found design unit 1: Transmitter-rtl" {  } { { "Transmitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Transmitter.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Info: Found entity 1: Transmitter" {  } { { "Transmitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Transmitter.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ArchFLT " "Info: Elaborating entity \"ArchFLT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PK_Block PK_Block:inst12 " "Info: Elaborating entity \"PK_Block\" for hierarchy \"PK_Block:inst12\"" {  } { { "ArchFLT.bdf" "inst12" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 64 1112 1312 256 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMUX DeMUX:inst3 " "Info: Elaborating entity \"DeMUX\" for hierarchy \"DeMUX:inst3\"" {  } { { "ArchFLT.bdf" "inst3" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 296 896 1032 392 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Splitter Splitter:inst " "Info: Elaborating entity \"Splitter\" for hierarchy \"Splitter:inst\"" {  } { { "ArchFLT.bdf" "inst" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 248 400 608 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:inst1 " "Info: Elaborating entity \"Receiver\" for hierarchy \"Receiver:inst1\"" {  } { { "ArchFLT.bdf" "inst1" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 248 128 312 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RW_Block RW_Block:inst2 " "Info: Elaborating entity \"RW_Block\" for hierarchy \"RW_Block:inst2\"" {  } { { "ArchFLT.bdf" "inst2" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 312 712 832 408 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KY_Block KY_Block:inst11 " "Info: Elaborating entity \"KY_Block\" for hierarchy \"KY_Block:inst11\"" {  } { { "ArchFLT.bdf" "inst11" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 280 1112 1256 408 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Transmitter:inst4 " "Info: Elaborating entity \"Transmitter\" for hierarchy \"Transmitter:inst4\"" {  } { { "ArchFLT.bdf" "inst4" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 448 1112 1328 608 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Info: Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info: Implemented 56 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4466 " "Info: Peak virtual memory: 4466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 14:13:16 2023 " "Info: Processing ended: Thu Sep 07 14:13:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 14:13:16 2023 " "Info: Processing started: Thu Sep 07 14:13:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ArchFLT -c ArchFLT " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ArchFLT -c ArchFLT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ArchFLT EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design ArchFLT" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "Warning: No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3 " "Info: Pin B3 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { B3 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 88 1472 1648 104 "B3" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4 " "Info: Pin B4 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { B4 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 104 1472 1648 120 "B4" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C4 " "Info: Pin C4 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { C4 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 120 1472 1648 136 "C4" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D5 " "Info: Pin D5 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { D5 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 136 1472 1648 152 "D5" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2 " "Info: Pin B3_2 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { B3_2 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 152 1472 1648 168 "B3_2" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B3_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2 " "Info: Pin B4_2 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { B4_2 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 168 1472 1648 184 "B4_2" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B4_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C4_2 " "Info: Pin C4_2 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { C4_2 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 184 1472 1648 200 "C4_2" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C4_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D5_2 " "Info: Pin D5_2 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { D5_2 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 200 1472 1648 216 "D5_2" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D5_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KY1 " "Info: Pin KY1 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { KY1 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 304 1472 1648 320 "KY1" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KY3 " "Info: Pin KY3 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { KY3 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 336 1472 1648 352 "KY3" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KY7 " "Info: Pin KY7 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { KY7 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 352 1472 1648 368 "KY7" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KY2 " "Info: Pin KY2 not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { KY2 } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 320 1472 1648 336 "KY2" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bas_data_TX " "Info: Pin bas_data_TX not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { bas_data_TX } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 472 1472 1648 488 "bas_data_TX" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bas_data_TX } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { reset } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 304 -240 -72 320 "reset" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { clk } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "on_serviece " "Info: Pin on_serviece not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { on_serviece } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 352 -240 -72 368 "on_serviece" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { on_serviece } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "off_serviece " "Info: Pin off_serviece not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { off_serviece } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 368 -240 -72 384 "off_serviece" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off_serviece } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "off_power_serviece " "Info: Pin off_power_serviece not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { off_power_serviece } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 336 -240 -72 352 "off_power_serviece" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { off_power_serviece } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "control_bit " "Info: Pin control_bit not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { control_bit } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 320 -240 -72 336 "control_bit" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_bit } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data " "Info: Pin data not assigned to an exact location on the device" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { data } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 272 -240 -72 288 "data" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { clk } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Transmitter:inst4\|bas_data_TX~0 " "Info: Destination node Transmitter:inst4\|bas_data_TX~0" {  } { { "Transmitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Transmitter.vhd" 31 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmitter:inst4|bas_data_TX~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RW_Block:inst2\|en_TX~1 " "Info: Destination node RW_Block:inst2\|en_TX~1" {  } { { "RW_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/RW_Block.vhd" 20 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RW_Block:inst2|en_TX~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KY_Block:inst11\|KY2~1 " "Info: Destination node KY_Block:inst11\|KY2~1" {  } { { "KY_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/KY_Block.vhd" 20 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY_Block:inst11|KY2~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KY_Block:inst11\|KY1~0 " "Info: Destination node KY_Block:inst11\|KY1~0" {  } { { "KY_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/KY_Block.vhd" 19 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY_Block:inst11|KY1~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KY_Block:inst11\|KY7~0 " "Info: Destination node KY_Block:inst11\|KY7~0" {  } { { "KY_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/KY_Block.vhd" 22 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY_Block:inst11|KY7~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KY_Block:inst11\|KY3~0 " "Info: Destination node KY_Block:inst11\|KY3~0" {  } { { "KY_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/KY_Block.vhd" 21 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY_Block:inst11|KY3~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KY_Block:inst11\|KY1~1 " "Info: Destination node KY_Block:inst11\|KY1~1" {  } { { "KY_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/KY_Block.vhd" 19 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KY_Block:inst11|KY1~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Splitter:inst\|on_off~1 " "Info: Destination node Splitter:inst\|on_off~1" {  } { { "Splitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Splitter.vhd" 18 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Splitter:inst|on_off~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Splitter:inst\|addr\[0\]~5 " "Info: Destination node Splitter:inst\|addr\[0\]~5" {  } { { "Splitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Splitter.vhd" 16 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Splitter:inst|addr[0]~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PK_Block:inst12\|PowerOutB3~1 " "Info: Destination node PK_Block:inst12\|PowerOutB3~1" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PK_Block:inst12|PowerOutB3~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/9/foldersetup/quartus/bin64/pin_planner.ppl" { reset } } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 304 -240 -72 320 "reset" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Transmitter:inst4\|bas_data_TX~0  " "Info: Automatically promoted node Transmitter:inst4\|bas_data_TX~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Transmitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Transmitter.vhd" 31 -1 0 } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Transmitter:inst4|bas_data_TX~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 5 13 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 5 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.922 ns register register " "Info: Estimated most critical path is register to register delay of 1.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Receiver:inst1\|bas_words\[10\] 1 REG LAB_X30_Y11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y11; Fanout = 5; REG Node = 'Receiver:inst1\|bas_words\[10\]'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receiver:inst1|bas_words[10] } "NODE_NAME" } } { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.357 ns) 0.777 ns PK_Block:inst12\|Mux0~0 2 COMB LAB_X31_Y10 3 " "Info: 2: + IC(0.420 ns) + CELL(0.357 ns) = 0.777 ns; Loc. = LAB_X31_Y10; Fanout = 3; COMB Node = 'PK_Block:inst12\|Mux0~0'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.777 ns" { Receiver:inst1|bas_words[10] PK_Block:inst12|Mux0~0 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 1.272 ns PK_Block:inst12\|Mux0~2 3 COMB LAB_X30_Y10 2 " "Info: 3: + IC(0.223 ns) + CELL(0.272 ns) = 1.272 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'PK_Block:inst12\|Mux0~2'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { PK_Block:inst12|Mux0~0 PK_Block:inst12|Mux0~2 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.154 ns) 1.767 ns PK_Block:inst12\|PowerOutB3_2~0 4 COMB LAB_X31_Y10 1 " "Info: 4: + IC(0.341 ns) + CELL(0.154 ns) = 1.767 ns; Loc. = LAB_X31_Y10; Fanout = 1; COMB Node = 'PK_Block:inst12\|PowerOutB3_2~0'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.495 ns" { PK_Block:inst12|Mux0~2 PK_Block:inst12|PowerOutB3_2~0 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.922 ns PK_Block:inst12\|PowerOutB3_2 5 REG LAB_X31_Y10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.922 ns; Loc. = LAB_X31_Y10; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB3_2'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { PK_Block:inst12|PowerOutB3_2~0 PK_Block:inst12|PowerOutB3_2 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 48.80 % ) " "Info: Total cell delay = 0.938 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 51.20 % ) " "Info: Total interconnect delay = 0.984 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.922 ns" { Receiver:inst1|bas_words[10] PK_Block:inst12|Mux0~0 PK_Block:inst12|Mux0~2 PK_Block:inst12|PowerOutB3_2~0 PK_Block:inst12|PowerOutB3_2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "1 " "Info: Duplicated 1 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_REGISTER_DUPLICATION" "1 " "Info: Duplicated 1 registered logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! registered logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B3 0 " "Info: Pin \"B3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B4 0 " "Info: Pin \"B4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Info: Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B3_2 0 " "Info: Pin \"B3_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B4_2 0 " "Info: Pin \"B4_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4_2 0 " "Info: Pin \"C4_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5_2 0 " "Info: Pin \"D5_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "KY1 0 " "Info: Pin \"KY1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "KY3 0 " "Info: Pin \"KY3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "KY7 0 " "Info: Pin \"KY7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "KY2 0 " "Info: Pin \"KY2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bas_data_TX 0 " "Info: Pin \"bas_data_TX\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.fit.smsg " "Info: Generated suppressed messages file D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Info: Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 14:13:19 2023 " "Info: Processing ended: Thu Sep 07 14:13:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 14:13:20 2023 " "Info: Processing started: Thu Sep 07 14:13:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ArchFLT -c ArchFLT " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ArchFLT -c ArchFLT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4416 " "Info: Peak virtual memory: 4416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 14:13:21 2023 " "Info: Processing ended: Thu Sep 07 14:13:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 14:13:21 2023 " "Info: Processing started: Thu Sep 07 14:13:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ArchFLT -c ArchFLT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ArchFLT -c ArchFLT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } } { "d:/quartus/9/foldersetup/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/9/foldersetup/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Receiver:inst1\|bas_words\[2\] register PK_Block:inst12\|PowerOutC4 233.43 MHz 4.284 ns Internal " "Info: Clock \"clk\" has Internal fmax of 233.43 MHz between source register \"Receiver:inst1\|bas_words\[2\]\" and destination register \"PK_Block:inst12\|PowerOutC4\" (period= 4.284 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.961 ns + Longest register register " "Info: + Longest register to register delay is 1.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Receiver:inst1\|bas_words\[2\] 1 REG LCFF_X30_Y10_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N11; Fanout = 2; REG Node = 'Receiver:inst1\|bas_words\[2\]'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Receiver:inst1|bas_words[2] } "NODE_NAME" } } { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.228 ns) 0.569 ns PK_Block:inst12\|PowerOutB3~0 2 COMB LCCOMB_X30_Y10_N28 1 " "Info: 2: + IC(0.341 ns) + CELL(0.228 ns) = 0.569 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 1; COMB Node = 'PK_Block:inst12\|PowerOutB3~0'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.569 ns" { Receiver:inst1|bas_words[2] PK_Block:inst12|PowerOutB3~0 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.228 ns) 1.031 ns PK_Block:inst12\|PowerOutB3~1 3 COMB LCCOMB_X30_Y10_N18 8 " "Info: 3: + IC(0.234 ns) + CELL(0.228 ns) = 1.031 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 8; COMB Node = 'PK_Block:inst12\|PowerOutB3~1'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { PK_Block:inst12|PowerOutB3~0 PK_Block:inst12|PowerOutB3~1 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.228 ns) 1.806 ns PK_Block:inst12\|PowerOutC4~0 4 COMB LCCOMB_X31_Y10_N2 1 " "Info: 4: + IC(0.547 ns) + CELL(0.228 ns) = 1.806 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 1; COMB Node = 'PK_Block:inst12\|PowerOutC4~0'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.775 ns" { PK_Block:inst12|PowerOutB3~1 PK_Block:inst12|PowerOutC4~0 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.961 ns PK_Block:inst12\|PowerOutC4 5 REG LCFF_X31_Y10_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.961 ns; Loc. = LCFF_X31_Y10_N3; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutC4'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { PK_Block:inst12|PowerOutC4~0 PK_Block:inst12|PowerOutC4 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.839 ns ( 42.78 % ) " "Info: Total cell delay = 0.839 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.122 ns ( 57.22 % ) " "Info: Total interconnect delay = 1.122 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.961 ns" { Receiver:inst1|bas_words[2] PK_Block:inst12|PowerOutB3~0 PK_Block:inst12|PowerOutB3~1 PK_Block:inst12|PowerOutC4~0 PK_Block:inst12|PowerOutC4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "1.961 ns" { Receiver:inst1|bas_words[2] {} PK_Block:inst12|PowerOutB3~0 {} PK_Block:inst12|PowerOutB3~1 {} PK_Block:inst12|PowerOutC4~0 {} PK_Block:inst12|PowerOutC4 {} } { 0.000ns 0.341ns 0.234ns 0.547ns 0.000ns } { 0.000ns 0.228ns 0.228ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns PK_Block:inst12\|PowerOutC4 3 REG LCFF_X31_Y10_N3 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X31_Y10_N3; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutC4'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl PK_Block:inst12|PowerOutC4 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutC4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutC4 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns Receiver:inst1\|bas_words\[2\] 3 REG LCFF_X30_Y10_N11 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N11; Fanout = 2; REG Node = 'Receiver:inst1\|bas_words\[2\]'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl Receiver:inst1|bas_words[2] } "NODE_NAME" } } { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl Receiver:inst1|bas_words[2] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} Receiver:inst1|bas_words[2] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutC4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutC4 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl Receiver:inst1|bas_words[2] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} Receiver:inst1|bas_words[2] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Receiver.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Receiver.vhd" 61 -1 0 } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.961 ns" { Receiver:inst1|bas_words[2] PK_Block:inst12|PowerOutB3~0 PK_Block:inst12|PowerOutB3~1 PK_Block:inst12|PowerOutC4~0 PK_Block:inst12|PowerOutC4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "1.961 ns" { Receiver:inst1|bas_words[2] {} PK_Block:inst12|PowerOutB3~0 {} PK_Block:inst12|PowerOutB3~1 {} PK_Block:inst12|PowerOutC4~0 {} PK_Block:inst12|PowerOutC4 {} } { 0.000ns 0.341ns 0.234ns 0.547ns 0.000ns } { 0.000ns 0.228ns 0.228ns 0.228ns 0.155ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutC4 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutC4 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl Receiver:inst1|bas_words[2] } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} Receiver:inst1|bas_words[2] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PK_Block:inst12\|PowerOutB3 reset clk 4.837 ns register " "Info: tsu for register \"PK_Block:inst12\|PowerOutB3\" (data pin = \"reset\", clock pin = \"clk\") is 4.837 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.226 ns + Longest pin register " "Info: + Longest pin to register delay is 7.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 15; PIN Node = 'reset'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 304 -240 -72 320 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.053 ns) + CELL(0.225 ns) 6.142 ns Splitter:inst\|addr\[0\]~5 2 COMB LCCOMB_X31_Y10_N30 8 " "Info: 2: + IC(5.053 ns) + CELL(0.225 ns) = 6.142 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 8; COMB Node = 'Splitter:inst\|addr\[0\]~5'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "5.278 ns" { reset Splitter:inst|addr[0]~5 } "NODE_NAME" } } { "Splitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Splitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.346 ns) 7.071 ns PK_Block:inst12\|PowerOutB3~2 3 COMB LCCOMB_X30_Y10_N2 1 " "Info: 3: + IC(0.583 ns) + CELL(0.346 ns) = 7.071 ns; Loc. = LCCOMB_X30_Y10_N2; Fanout = 1; COMB Node = 'PK_Block:inst12\|PowerOutB3~2'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.929 ns" { Splitter:inst|addr[0]~5 PK_Block:inst12|PowerOutB3~2 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.226 ns PK_Block:inst12\|PowerOutB3 4 REG LCFF_X30_Y10_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 7.226 ns; Loc. = LCFF_X30_Y10_N3; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB3'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { PK_Block:inst12|PowerOutB3~2 PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 22.00 % ) " "Info: Total cell delay = 1.590 ns ( 22.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.636 ns ( 78.00 % ) " "Info: Total interconnect delay = 5.636 ns ( 78.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "7.226 ns" { reset Splitter:inst|addr[0]~5 PK_Block:inst12|PowerOutB3~2 PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "7.226 ns" { reset {} reset~combout {} Splitter:inst|addr[0]~5 {} PK_Block:inst12|PowerOutB3~2 {} PK_Block:inst12|PowerOutB3 {} } { 0.000ns 0.000ns 5.053ns 0.583ns 0.000ns } { 0.000ns 0.864ns 0.225ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns PK_Block:inst12\|PowerOutB3 3 REG LCFF_X30_Y10_N3 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N3; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB3'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB3 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "7.226 ns" { reset Splitter:inst|addr[0]~5 PK_Block:inst12|PowerOutB3~2 PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "7.226 ns" { reset {} reset~combout {} Splitter:inst|addr[0]~5 {} PK_Block:inst12|PowerOutB3~2 {} PK_Block:inst12|PowerOutB3 {} } { 0.000ns 0.000ns 5.053ns 0.583ns 0.000ns } { 0.000ns 0.864ns 0.225ns 0.346ns 0.155ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB3 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk B3 PK_Block:inst12\|PowerOutB3 6.233 ns register " "Info: tco from clock \"clk\" to destination pin \"B3\" through register \"PK_Block:inst12\|PowerOutB3\" is 6.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns PK_Block:inst12\|PowerOutB3 3 REG LCFF_X30_Y10_N3 2 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X30_Y10_N3; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB3'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB3 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.660 ns + Longest register pin " "Info: + Longest register to pin delay is 3.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PK_Block:inst12\|PowerOutB3 1 REG LCFF_X30_Y10_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y10_N3; Fanout = 2; REG Node = 'PK_Block:inst12\|PowerOutB3'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "PK_Block.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/PK_Block.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(1.982 ns) 3.660 ns B3 2 PIN PIN_A6 0 " "Info: 2: + IC(1.678 ns) + CELL(1.982 ns) = 3.660 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'B3'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "3.660 ns" { PK_Block:inst12|PowerOutB3 B3 } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 88 1472 1648 104 "B3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 54.15 % ) " "Info: Total cell delay = 1.982 ns ( 54.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.85 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "3.660 ns" { PK_Block:inst12|PowerOutB3 B3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "3.660 ns" { PK_Block:inst12|PowerOutB3 {} B3 {} } { 0.000ns 1.678ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl PK_Block:inst12|PowerOutB3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} PK_Block:inst12|PowerOutB3 {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "3.660 ns" { PK_Block:inst12|PowerOutB3 B3 } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "3.660 ns" { PK_Block:inst12|PowerOutB3 {} B3 {} } { 0.000ns 1.678ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Transmitter:inst4\|bas_data_TX on_serviece clk -2.883 ns register " "Info: th for register \"Transmitter:inst4\|bas_data_TX\" (data pin = \"on_serviece\", clock pin = \"clk\") is -2.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 288 -240 -72 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns Transmitter:inst4\|bas_data_TX 3 REG LCFF_X29_Y10_N17 1 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X29_Y10_N17; Fanout = 1; REG Node = 'Transmitter:inst4\|bas_data_TX'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl Transmitter:inst4|bas_data_TX } "NODE_NAME" } } { "Transmitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Transmitter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl Transmitter:inst4|bas_data_TX } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} Transmitter:inst4|bas_data_TX {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Transmitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Transmitter.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.508 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns on_serviece 1 PIN PIN_AA8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 1; PIN Node = 'on_serviece'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "" { on_serviece } "NODE_NAME" } } { "ArchFLT.bdf" "" { Schematic "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/ArchFLT.bdf" { { 352 -240 -72 368 "on_serviece" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.262 ns) + CELL(0.234 ns) 5.353 ns Transmitter:inst4\|bas_data_TX~4 2 COMB LCCOMB_X29_Y10_N16 1 " "Info: 2: + IC(4.262 ns) + CELL(0.234 ns) = 5.353 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 1; COMB Node = 'Transmitter:inst4\|bas_data_TX~4'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "4.496 ns" { on_serviece Transmitter:inst4|bas_data_TX~4 } "NODE_NAME" } } { "Transmitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Transmitter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.508 ns Transmitter:inst4\|bas_data_TX 3 REG LCFF_X29_Y10_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.508 ns; Loc. = LCFF_X29_Y10_N17; Fanout = 1; REG Node = 'Transmitter:inst4\|bas_data_TX'" {  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Transmitter:inst4|bas_data_TX~4 Transmitter:inst4|bas_data_TX } "NODE_NAME" } } { "Transmitter.vhd" "" { Text "D:/QUARTUS projects/Project 4L2/FLT/version 4.0/Transmitter.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 22.62 % ) " "Info: Total cell delay = 1.246 ns ( 22.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.262 ns ( 77.38 % ) " "Info: Total interconnect delay = 4.262 ns ( 77.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "5.508 ns" { on_serviece Transmitter:inst4|bas_data_TX~4 Transmitter:inst4|bas_data_TX } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "5.508 ns" { on_serviece {} on_serviece~combout {} Transmitter:inst4|bas_data_TX~4 {} Transmitter:inst4|bas_data_TX {} } { 0.000ns 0.000ns 4.262ns 0.000ns } { 0.000ns 0.857ns 0.234ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl Transmitter:inst4|bas_data_TX } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} Transmitter:inst4|bas_data_TX {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/9/foldersetup/quartus/bin64/TimingClosureFloorplan.fld" "" "5.508 ns" { on_serviece Transmitter:inst4|bas_data_TX~4 Transmitter:inst4|bas_data_TX } "NODE_NAME" } } { "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/9/foldersetup/quartus/bin64/Technology_Viewer.qrui" "5.508 ns" { on_serviece {} on_serviece~combout {} Transmitter:inst4|bas_data_TX~4 {} Transmitter:inst4|bas_data_TX {} } { 0.000ns 0.000ns 4.262ns 0.000ns } { 0.000ns 0.857ns 0.234ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4378 " "Info: Peak virtual memory: 4378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 14:13:22 2023 " "Info: Processing ended: Thu Sep 07 14:13:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
