from litex.soc.cores.cpu.cv32e41p_diwall.core import CV32E41P_DIWALL
