// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_pp0_stage0_subdone;
wire   [9:0] exp_table_address0;
reg    exp_table_ce0;
wire   [17:0] exp_table_q0;
wire   [9:0] exp_table_address1;
reg    exp_table_ce1;
wire   [17:0] exp_table_q1;
wire   [9:0] exp_table_address2;
reg    exp_table_ce2;
wire   [17:0] exp_table_q2;
wire   [9:0] exp_table_address3;
reg    exp_table_ce3;
wire   [17:0] exp_table_q3;
wire   [9:0] exp_table_address4;
reg    exp_table_ce4;
wire   [17:0] exp_table_q4;
wire   [9:0] exp_table_address5;
reg    exp_table_ce5;
wire   [17:0] exp_table_q5;
wire   [9:0] exp_table_address6;
reg    exp_table_ce6;
wire   [17:0] exp_table_q6;
wire   [9:0] exp_table_address7;
reg    exp_table_ce7;
wire   [17:0] exp_table_q7;
wire   [9:0] exp_table_address8;
reg    exp_table_ce8;
wire   [17:0] exp_table_q8;
wire   [9:0] exp_table_address9;
reg    exp_table_ce9;
wire   [17:0] exp_table_q9;
wire   [9:0] exp_table_address10;
reg    exp_table_ce10;
wire   [17:0] exp_table_q10;
wire   [9:0] exp_table_address11;
reg    exp_table_ce11;
wire   [17:0] exp_table_q11;
wire   [9:0] exp_table_address12;
reg    exp_table_ce12;
wire   [17:0] exp_table_q12;
wire   [9:0] exp_table_address13;
reg    exp_table_ce13;
wire   [17:0] exp_table_q13;
wire   [9:0] exp_table_address14;
reg    exp_table_ce14;
wire   [17:0] exp_table_q14;
wire   [9:0] exp_table_address15;
reg    exp_table_ce15;
wire   [17:0] exp_table_q15;
wire   [9:0] invert_table_address0;
reg    invert_table_ce0;
wire   [17:0] invert_table_q0;
reg  signed [15:0] p_read_1_reg_2253;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] p_read_1_reg_2253_pp0_iter1_reg;
reg  signed [15:0] p_read_1_reg_2253_pp0_iter2_reg;
reg  signed [15:0] p_read_1_reg_2253_pp0_iter3_reg;
reg  signed [15:0] p_read_1_reg_2253_pp0_iter4_reg;
reg  signed [15:0] p_read_1_reg_2253_pp0_iter5_reg;
reg  signed [15:0] p_read_1_reg_2253_pp0_iter6_reg;
reg  signed [15:0] p_read_1_reg_2253_pp0_iter7_reg;
reg  signed [15:0] p_read_2_reg_2259;
reg  signed [15:0] p_read_2_reg_2259_pp0_iter1_reg;
reg  signed [15:0] p_read_2_reg_2259_pp0_iter2_reg;
reg  signed [15:0] p_read_2_reg_2259_pp0_iter3_reg;
reg  signed [15:0] p_read_2_reg_2259_pp0_iter4_reg;
reg  signed [15:0] p_read_2_reg_2259_pp0_iter5_reg;
reg  signed [15:0] p_read_2_reg_2259_pp0_iter6_reg;
reg  signed [15:0] p_read_2_reg_2259_pp0_iter7_reg;
reg  signed [15:0] p_read_3_reg_2265;
reg  signed [15:0] p_read_3_reg_2265_pp0_iter1_reg;
reg  signed [15:0] p_read_3_reg_2265_pp0_iter2_reg;
reg  signed [15:0] p_read_3_reg_2265_pp0_iter3_reg;
reg  signed [15:0] p_read_3_reg_2265_pp0_iter4_reg;
reg  signed [15:0] p_read_3_reg_2265_pp0_iter5_reg;
reg  signed [15:0] p_read_3_reg_2265_pp0_iter6_reg;
reg  signed [15:0] p_read_3_reg_2265_pp0_iter7_reg;
reg  signed [15:0] p_read_4_reg_2271;
reg  signed [15:0] p_read_4_reg_2271_pp0_iter1_reg;
reg  signed [15:0] p_read_4_reg_2271_pp0_iter2_reg;
reg  signed [15:0] p_read_4_reg_2271_pp0_iter3_reg;
reg  signed [15:0] p_read_4_reg_2271_pp0_iter4_reg;
reg  signed [15:0] p_read_4_reg_2271_pp0_iter5_reg;
reg  signed [15:0] p_read_4_reg_2271_pp0_iter6_reg;
reg  signed [15:0] p_read_4_reg_2271_pp0_iter7_reg;
reg  signed [15:0] p_read_5_reg_2277;
reg  signed [15:0] p_read_5_reg_2277_pp0_iter1_reg;
reg  signed [15:0] p_read_5_reg_2277_pp0_iter2_reg;
reg  signed [15:0] p_read_5_reg_2277_pp0_iter3_reg;
reg  signed [15:0] p_read_5_reg_2277_pp0_iter4_reg;
reg  signed [15:0] p_read_5_reg_2277_pp0_iter5_reg;
reg  signed [15:0] p_read_5_reg_2277_pp0_iter6_reg;
reg  signed [15:0] p_read_6_reg_2283;
reg  signed [15:0] p_read_6_reg_2283_pp0_iter1_reg;
reg  signed [15:0] p_read_6_reg_2283_pp0_iter2_reg;
reg  signed [15:0] p_read_6_reg_2283_pp0_iter3_reg;
reg  signed [15:0] p_read_6_reg_2283_pp0_iter4_reg;
reg  signed [15:0] p_read_6_reg_2283_pp0_iter5_reg;
reg  signed [15:0] p_read_6_reg_2283_pp0_iter6_reg;
reg  signed [15:0] p_read_7_reg_2289;
reg  signed [15:0] p_read_7_reg_2289_pp0_iter1_reg;
reg  signed [15:0] p_read_7_reg_2289_pp0_iter2_reg;
reg  signed [15:0] p_read_7_reg_2289_pp0_iter3_reg;
reg  signed [15:0] p_read_7_reg_2289_pp0_iter4_reg;
reg  signed [15:0] p_read_7_reg_2289_pp0_iter5_reg;
reg  signed [15:0] p_read_7_reg_2289_pp0_iter6_reg;
reg  signed [15:0] p_read_7_reg_2289_pp0_iter7_reg;
reg  signed [15:0] p_read_8_reg_2295;
reg  signed [15:0] p_read_8_reg_2295_pp0_iter1_reg;
reg  signed [15:0] p_read_8_reg_2295_pp0_iter2_reg;
reg  signed [15:0] p_read_8_reg_2295_pp0_iter3_reg;
reg  signed [15:0] p_read_8_reg_2295_pp0_iter4_reg;
reg  signed [15:0] p_read_8_reg_2295_pp0_iter5_reg;
reg  signed [15:0] p_read_8_reg_2295_pp0_iter6_reg;
reg  signed [15:0] p_read_8_reg_2295_pp0_iter7_reg;
reg  signed [15:0] p_read_9_reg_2301;
reg  signed [15:0] p_read_9_reg_2301_pp0_iter1_reg;
reg  signed [15:0] p_read_9_reg_2301_pp0_iter2_reg;
reg  signed [15:0] p_read_9_reg_2301_pp0_iter3_reg;
reg  signed [15:0] p_read_9_reg_2301_pp0_iter4_reg;
reg  signed [15:0] p_read_9_reg_2301_pp0_iter5_reg;
reg  signed [15:0] p_read_9_reg_2301_pp0_iter6_reg;
reg  signed [15:0] p_read_9_reg_2301_pp0_iter7_reg;
reg  signed [15:0] p_read_10_reg_2307;
reg  signed [15:0] p_read_10_reg_2307_pp0_iter1_reg;
reg  signed [15:0] p_read_10_reg_2307_pp0_iter2_reg;
reg  signed [15:0] p_read_10_reg_2307_pp0_iter3_reg;
reg  signed [15:0] p_read_10_reg_2307_pp0_iter4_reg;
reg  signed [15:0] p_read_10_reg_2307_pp0_iter5_reg;
reg  signed [15:0] p_read_10_reg_2307_pp0_iter6_reg;
reg  signed [15:0] p_read_10_reg_2307_pp0_iter7_reg;
reg  signed [15:0] p_read_11_reg_2313;
reg  signed [15:0] p_read_11_reg_2313_pp0_iter1_reg;
reg  signed [15:0] p_read_11_reg_2313_pp0_iter2_reg;
reg  signed [15:0] p_read_11_reg_2313_pp0_iter3_reg;
reg  signed [15:0] p_read_11_reg_2313_pp0_iter4_reg;
reg  signed [15:0] p_read_11_reg_2313_pp0_iter5_reg;
reg  signed [15:0] p_read_11_reg_2313_pp0_iter6_reg;
reg  signed [15:0] p_read_11_reg_2313_pp0_iter7_reg;
reg  signed [15:0] p_read_12_reg_2319;
reg  signed [15:0] p_read_12_reg_2319_pp0_iter1_reg;
reg  signed [15:0] p_read_12_reg_2319_pp0_iter2_reg;
reg  signed [15:0] p_read_12_reg_2319_pp0_iter3_reg;
reg  signed [15:0] p_read_12_reg_2319_pp0_iter4_reg;
reg  signed [15:0] p_read_12_reg_2319_pp0_iter5_reg;
reg  signed [15:0] p_read_12_reg_2319_pp0_iter6_reg;
reg  signed [15:0] p_read_12_reg_2319_pp0_iter7_reg;
reg  signed [15:0] p_read_13_reg_2325;
reg  signed [15:0] p_read_13_reg_2325_pp0_iter1_reg;
reg  signed [15:0] p_read_13_reg_2325_pp0_iter2_reg;
reg  signed [15:0] p_read_13_reg_2325_pp0_iter3_reg;
reg  signed [15:0] p_read_13_reg_2325_pp0_iter4_reg;
reg  signed [15:0] p_read_13_reg_2325_pp0_iter5_reg;
reg  signed [15:0] p_read_13_reg_2325_pp0_iter6_reg;
reg  signed [15:0] p_read_13_reg_2325_pp0_iter7_reg;
reg  signed [15:0] p_read_14_reg_2331;
reg  signed [15:0] p_read_14_reg_2331_pp0_iter1_reg;
reg  signed [15:0] p_read_14_reg_2331_pp0_iter2_reg;
reg  signed [15:0] p_read_14_reg_2331_pp0_iter3_reg;
reg  signed [15:0] p_read_14_reg_2331_pp0_iter4_reg;
reg  signed [15:0] p_read_14_reg_2331_pp0_iter5_reg;
reg  signed [15:0] p_read_14_reg_2331_pp0_iter6_reg;
reg  signed [15:0] p_read_14_reg_2331_pp0_iter7_reg;
reg  signed [15:0] p_read_15_reg_2337;
reg  signed [15:0] p_read_15_reg_2337_pp0_iter1_reg;
reg  signed [15:0] p_read_15_reg_2337_pp0_iter2_reg;
reg  signed [15:0] p_read_15_reg_2337_pp0_iter3_reg;
reg  signed [15:0] p_read_15_reg_2337_pp0_iter4_reg;
reg  signed [15:0] p_read_15_reg_2337_pp0_iter5_reg;
reg  signed [15:0] p_read_15_reg_2337_pp0_iter6_reg;
reg  signed [15:0] p_read_15_reg_2337_pp0_iter7_reg;
reg  signed [15:0] p_read16_reg_2343;
reg  signed [15:0] p_read16_reg_2343_pp0_iter1_reg;
reg  signed [15:0] p_read16_reg_2343_pp0_iter2_reg;
reg  signed [15:0] p_read16_reg_2343_pp0_iter3_reg;
reg  signed [15:0] p_read16_reg_2343_pp0_iter4_reg;
reg  signed [15:0] p_read16_reg_2343_pp0_iter5_reg;
reg  signed [15:0] p_read16_reg_2343_pp0_iter6_reg;
reg  signed [15:0] p_read16_reg_2343_pp0_iter7_reg;
wire   [0:0] icmp_ln1549_fu_380_p2;
reg   [0:0] icmp_ln1549_reg_2349;
wire   [0:0] icmp_ln1549_1_fu_386_p2;
reg   [0:0] icmp_ln1549_1_reg_2354;
wire   [0:0] icmp_ln1549_3_fu_392_p2;
reg   [0:0] icmp_ln1549_3_reg_2359;
wire   [0:0] icmp_ln1549_4_fu_398_p2;
reg   [0:0] icmp_ln1549_4_reg_2364;
wire   [0:0] icmp_ln1549_7_fu_404_p2;
reg   [0:0] icmp_ln1549_7_reg_2369;
wire   [0:0] icmp_ln1549_8_fu_410_p2;
reg   [0:0] icmp_ln1549_8_reg_2374;
wire   [0:0] icmp_ln1549_10_fu_416_p2;
reg   [0:0] icmp_ln1549_10_reg_2379;
wire   [0:0] icmp_ln1549_11_fu_422_p2;
reg   [0:0] icmp_ln1549_11_reg_2384;
wire   [15:0] select_ln65_fu_433_p3;
reg   [15:0] select_ln65_reg_2389;
reg   [15:0] select_ln65_reg_2389_pp0_iter2_reg;
wire   [15:0] select_ln65_1_fu_444_p3;
reg   [15:0] select_ln65_1_reg_2395;
reg   [15:0] select_ln65_1_reg_2395_pp0_iter2_reg;
wire   [15:0] select_ln65_3_fu_455_p3;
reg   [15:0] select_ln65_3_reg_2401;
reg   [15:0] select_ln65_3_reg_2401_pp0_iter2_reg;
wire   [15:0] select_ln65_4_fu_466_p3;
reg   [15:0] select_ln65_4_reg_2407;
reg   [15:0] select_ln65_4_reg_2407_pp0_iter2_reg;
wire   [15:0] select_ln65_7_fu_477_p3;
reg   [15:0] select_ln65_7_reg_2413;
reg   [15:0] select_ln65_7_reg_2413_pp0_iter2_reg;
wire   [15:0] select_ln65_8_fu_488_p3;
reg   [15:0] select_ln65_8_reg_2419;
reg   [15:0] select_ln65_8_reg_2419_pp0_iter2_reg;
wire   [15:0] select_ln65_10_fu_499_p3;
reg   [15:0] select_ln65_10_reg_2425;
reg   [15:0] select_ln65_10_reg_2425_pp0_iter2_reg;
wire   [15:0] select_ln65_11_fu_510_p3;
reg   [15:0] select_ln65_11_reg_2431;
reg   [15:0] select_ln65_11_reg_2431_pp0_iter2_reg;
wire   [0:0] icmp_ln1549_2_fu_516_p2;
reg   [0:0] icmp_ln1549_2_reg_2437;
wire   [0:0] icmp_ln1549_5_fu_520_p2;
reg   [0:0] icmp_ln1549_5_reg_2442;
wire   [0:0] icmp_ln1549_9_fu_524_p2;
reg   [0:0] icmp_ln1549_9_reg_2447;
wire   [0:0] icmp_ln1549_12_fu_528_p2;
reg   [0:0] icmp_ln1549_12_reg_2452;
wire   [15:0] select_ln65_2_fu_537_p3;
reg   [15:0] select_ln65_2_reg_2457;
reg   [15:0] select_ln65_2_reg_2457_pp0_iter4_reg;
wire   [15:0] select_ln65_5_fu_548_p3;
reg   [15:0] select_ln65_5_reg_2463;
reg   [15:0] select_ln65_5_reg_2463_pp0_iter4_reg;
wire   [15:0] select_ln65_9_fu_559_p3;
reg   [15:0] select_ln65_9_reg_2469;
reg   [15:0] select_ln65_9_reg_2469_pp0_iter4_reg;
wire   [15:0] select_ln65_12_fu_570_p3;
reg   [15:0] select_ln65_12_reg_2475;
reg   [15:0] select_ln65_12_reg_2475_pp0_iter4_reg;
wire   [0:0] icmp_ln1549_6_fu_576_p2;
reg   [0:0] icmp_ln1549_6_reg_2481;
wire   [0:0] icmp_ln1549_13_fu_580_p2;
reg   [0:0] icmp_ln1549_13_reg_2486;
wire   [15:0] select_ln65_6_fu_589_p3;
reg   [15:0] select_ln65_6_reg_2491;
reg   [15:0] select_ln65_6_reg_2491_pp0_iter6_reg;
wire   [15:0] select_ln65_13_fu_600_p3;
reg   [15:0] select_ln65_13_reg_2497;
reg   [15:0] select_ln65_13_reg_2497_pp0_iter6_reg;
wire   [0:0] icmp_ln1549_14_fu_606_p2;
reg   [0:0] icmp_ln1549_14_reg_2503;
wire  signed [16:0] sext_ln1246_1_fu_621_p1;
reg  signed [16:0] sext_ln1246_1_reg_2508;
wire   [16:0] ret_V_10_fu_628_p2;
reg   [16:0] ret_V_10_reg_2526;
reg   [0:0] p_Result_37_reg_2531;
reg   [0:0] p_Result_38_reg_2537;
wire   [16:0] ret_V_11_fu_653_p2;
reg   [16:0] ret_V_11_reg_2543;
reg   [0:0] p_Result_39_reg_2548;
reg   [0:0] p_Result_40_reg_2554;
wire   [9:0] y_fu_1309_p3;
reg   [9:0] y_reg_2560;
wire   [9:0] y_1_fu_1335_p3;
reg   [9:0] y_1_reg_2565;
wire   [9:0] y_2_fu_1361_p3;
reg   [9:0] y_2_reg_2570;
reg   [9:0] y_2_reg_2570_pp0_iter9_reg;
wire   [9:0] y_3_fu_1387_p3;
reg   [9:0] y_3_reg_2575;
reg   [9:0] y_3_reg_2575_pp0_iter9_reg;
wire   [9:0] y_4_fu_1413_p3;
reg   [9:0] y_4_reg_2580;
reg   [9:0] y_4_reg_2580_pp0_iter9_reg;
wire   [9:0] y_5_fu_1439_p3;
reg   [9:0] y_5_reg_2585;
reg   [9:0] y_5_reg_2585_pp0_iter9_reg;
wire   [9:0] y_6_fu_1465_p3;
reg   [9:0] y_6_reg_2590;
wire   [9:0] y_7_fu_1491_p3;
reg   [9:0] y_7_reg_2595;
wire   [9:0] y_8_fu_1517_p3;
reg   [9:0] y_8_reg_2600;
wire   [9:0] y_9_fu_1543_p3;
reg   [9:0] y_9_reg_2605;
wire   [9:0] y_12_fu_1629_p3;
reg   [9:0] y_12_reg_2620;
wire   [9:0] y_13_fu_1655_p3;
reg   [9:0] y_13_reg_2625;
wire   [9:0] y_14_fu_1681_p3;
reg   [9:0] y_14_reg_2630;
wire   [9:0] y_15_fu_1707_p3;
reg   [9:0] y_15_reg_2635;
reg  signed [17:0] exp_res_V_10_reg_2710;
reg  signed [17:0] exp_res_V_10_reg_2710_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_10_reg_2710_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_10_reg_2710_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_10_reg_2710_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_10_reg_2710_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_10_reg_2710_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_10_reg_2710_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_11_reg_2716;
reg  signed [17:0] exp_res_V_11_reg_2716_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_11_reg_2716_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_11_reg_2716_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_11_reg_2716_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_11_reg_2716_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_11_reg_2716_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_11_reg_2716_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_0_reg_2722;
reg  signed [17:0] exp_res_V_0_reg_2722_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_0_reg_2722_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_0_reg_2722_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_0_reg_2722_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_0_reg_2722_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_0_reg_2722_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_1_reg_2728;
reg  signed [17:0] exp_res_V_1_reg_2728_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_1_reg_2728_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_1_reg_2728_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_1_reg_2728_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_1_reg_2728_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_1_reg_2728_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_6_reg_2734;
reg  signed [17:0] exp_res_V_6_reg_2734_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_6_reg_2734_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_6_reg_2734_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_6_reg_2734_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_6_reg_2734_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_6_reg_2734_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_7_reg_2740;
reg  signed [17:0] exp_res_V_7_reg_2740_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_7_reg_2740_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_7_reg_2740_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_7_reg_2740_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_7_reg_2740_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_7_reg_2740_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_8_reg_2746;
reg  signed [17:0] exp_res_V_8_reg_2746_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_8_reg_2746_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_8_reg_2746_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_8_reg_2746_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_8_reg_2746_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_8_reg_2746_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_9_reg_2752;
reg  signed [17:0] exp_res_V_9_reg_2752_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_9_reg_2752_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_9_reg_2752_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_9_reg_2752_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_9_reg_2752_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_9_reg_2752_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_12_reg_2758;
reg  signed [17:0] exp_res_V_12_reg_2758_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_12_reg_2758_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_12_reg_2758_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_12_reg_2758_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_12_reg_2758_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_12_reg_2758_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_13_reg_2764;
reg  signed [17:0] exp_res_V_13_reg_2764_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_13_reg_2764_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_13_reg_2764_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_13_reg_2764_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_13_reg_2764_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_13_reg_2764_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_14_reg_2770;
reg  signed [17:0] exp_res_V_14_reg_2770_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_14_reg_2770_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_14_reg_2770_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_14_reg_2770_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_14_reg_2770_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_14_reg_2770_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_15_reg_2776;
reg  signed [17:0] exp_res_V_15_reg_2776_pp0_iter12_reg;
reg  signed [17:0] exp_res_V_15_reg_2776_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_15_reg_2776_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_15_reg_2776_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_15_reg_2776_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_15_reg_2776_pp0_iter17_reg;
wire   [17:0] add_ln712_11_fu_1771_p2;
reg   [17:0] add_ln712_11_reg_2782;
reg  signed [17:0] exp_res_V_2_reg_2787;
reg  signed [17:0] exp_res_V_2_reg_2787_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_2_reg_2787_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_2_reg_2787_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_2_reg_2787_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_2_reg_2787_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_3_reg_2793;
reg  signed [17:0] exp_res_V_3_reg_2793_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_3_reg_2793_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_3_reg_2793_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_3_reg_2793_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_3_reg_2793_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_4_reg_2799;
reg  signed [17:0] exp_res_V_4_reg_2799_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_4_reg_2799_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_4_reg_2799_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_4_reg_2799_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_4_reg_2799_pp0_iter17_reg;
reg  signed [17:0] exp_res_V_5_reg_2805;
reg  signed [17:0] exp_res_V_5_reg_2805_pp0_iter13_reg;
reg  signed [17:0] exp_res_V_5_reg_2805_pp0_iter14_reg;
reg  signed [17:0] exp_res_V_5_reg_2805_pp0_iter15_reg;
reg  signed [17:0] exp_res_V_5_reg_2805_pp0_iter16_reg;
reg  signed [17:0] exp_res_V_5_reg_2805_pp0_iter17_reg;
wire   [17:0] add_ln712_1_fu_1775_p2;
reg   [17:0] add_ln712_1_reg_2811;
wire   [17:0] add_ln712_4_fu_1779_p2;
reg   [17:0] add_ln712_4_reg_2816;
wire   [17:0] add_ln712_7_fu_1783_p2;
reg   [17:0] add_ln712_7_reg_2821;
wire   [17:0] add_ln712_8_fu_1787_p2;
reg   [17:0] add_ln712_8_reg_2826;
wire   [17:0] add_ln712_12_fu_1795_p2;
reg   [17:0] add_ln712_12_reg_2831;
wire   [17:0] add_ln712_2_fu_1804_p2;
reg   [17:0] add_ln712_2_reg_2836;
wire   [17:0] add_ln712_5_fu_1813_p2;
reg   [17:0] add_ln712_5_reg_2841;
wire   [17:0] add_ln712_13_fu_1822_p2;
reg   [17:0] add_ln712_13_reg_2846;
reg   [9:0] y_16_reg_2851;
reg   [17:0] inv_exp_sum_V_reg_2861;
wire   [63:0] zext_ln255_10_fu_1576_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln255_11_fu_1606_p1;
wire   [63:0] zext_ln255_fu_1715_p1;
wire   [63:0] zext_ln255_1_fu_1719_p1;
wire   [63:0] zext_ln255_6_fu_1723_p1;
wire   [63:0] zext_ln255_7_fu_1727_p1;
wire   [63:0] zext_ln255_8_fu_1731_p1;
wire   [63:0] zext_ln255_9_fu_1735_p1;
wire   [63:0] zext_ln255_12_fu_1739_p1;
wire   [63:0] zext_ln255_13_fu_1743_p1;
wire   [63:0] zext_ln255_14_fu_1747_p1;
wire   [63:0] zext_ln255_15_fu_1751_p1;
wire   [63:0] zext_ln255_2_fu_1755_p1;
wire   [63:0] zext_ln255_3_fu_1759_p1;
wire   [63:0] zext_ln255_4_fu_1763_p1;
wire   [63:0] zext_ln255_5_fu_1767_p1;
wire   [63:0] zext_ln265_fu_1846_p1;
wire  signed [15:0] icmp_ln1549_fu_380_p0;
wire  signed [15:0] icmp_ln1549_fu_380_p1;
wire  signed [15:0] icmp_ln1549_1_fu_386_p0;
wire  signed [15:0] icmp_ln1549_1_fu_386_p1;
wire  signed [15:0] icmp_ln1549_3_fu_392_p0;
wire  signed [15:0] icmp_ln1549_3_fu_392_p1;
wire  signed [15:0] icmp_ln1549_4_fu_398_p0;
wire  signed [15:0] icmp_ln1549_4_fu_398_p1;
wire  signed [15:0] icmp_ln1549_7_fu_404_p0;
wire  signed [15:0] icmp_ln1549_7_fu_404_p1;
wire  signed [15:0] icmp_ln1549_8_fu_410_p0;
wire  signed [15:0] icmp_ln1549_8_fu_410_p1;
wire  signed [15:0] icmp_ln1549_10_fu_416_p0;
wire  signed [15:0] icmp_ln1549_10_fu_416_p1;
wire  signed [15:0] icmp_ln1549_11_fu_422_p0;
wire  signed [15:0] icmp_ln1549_11_fu_422_p1;
wire   [0:0] xor_ln1549_fu_428_p2;
wire   [0:0] xor_ln1549_1_fu_439_p2;
wire   [0:0] xor_ln1549_3_fu_450_p2;
wire   [0:0] xor_ln1549_4_fu_461_p2;
wire   [0:0] xor_ln1549_7_fu_472_p2;
wire   [0:0] xor_ln1549_8_fu_483_p2;
wire   [0:0] xor_ln1549_10_fu_494_p2;
wire   [0:0] xor_ln1549_11_fu_505_p2;
wire   [0:0] xor_ln1549_2_fu_532_p2;
wire   [0:0] xor_ln1549_5_fu_543_p2;
wire   [0:0] xor_ln1549_9_fu_554_p2;
wire   [0:0] xor_ln1549_12_fu_565_p2;
wire   [0:0] xor_ln1549_6_fu_584_p2;
wire   [0:0] xor_ln1549_13_fu_595_p2;
wire   [0:0] xor_ln1549_14_fu_610_p2;
wire   [15:0] x_max_V_fu_615_p3;
wire  signed [16:0] sext_ln1246_11_fu_625_p1;
wire  signed [16:0] sext_ln1246_12_fu_650_p1;
wire  signed [16:0] sext_ln1246_fu_675_p1;
wire   [16:0] ret_V_fu_678_p2;
wire   [0:0] p_Result_17_fu_683_p3;
wire   [0:0] p_Result_18_fu_691_p3;
wire   [0:0] xor_ln794_fu_699_p2;
wire  signed [16:0] sext_ln1246_2_fu_717_p1;
wire   [16:0] ret_V_1_fu_720_p2;
wire   [0:0] p_Result_19_fu_725_p3;
wire   [0:0] p_Result_20_fu_733_p3;
wire   [0:0] xor_ln794_1_fu_741_p2;
wire  signed [16:0] sext_ln1246_3_fu_759_p1;
wire   [16:0] ret_V_2_fu_762_p2;
wire   [0:0] p_Result_21_fu_767_p3;
wire   [0:0] p_Result_22_fu_775_p3;
wire   [0:0] xor_ln794_2_fu_783_p2;
wire  signed [16:0] sext_ln1246_4_fu_801_p1;
wire   [16:0] ret_V_3_fu_804_p2;
wire   [0:0] p_Result_23_fu_809_p3;
wire   [0:0] p_Result_24_fu_817_p3;
wire   [0:0] xor_ln794_3_fu_825_p2;
wire  signed [16:0] sext_ln1246_5_fu_843_p1;
wire   [16:0] ret_V_4_fu_846_p2;
wire   [0:0] p_Result_25_fu_851_p3;
wire   [0:0] p_Result_26_fu_859_p3;
wire   [0:0] xor_ln794_4_fu_867_p2;
wire  signed [16:0] sext_ln1246_6_fu_885_p1;
wire   [16:0] ret_V_5_fu_888_p2;
wire   [0:0] p_Result_27_fu_893_p3;
wire   [0:0] p_Result_28_fu_901_p3;
wire   [0:0] xor_ln794_5_fu_909_p2;
wire  signed [16:0] sext_ln1246_7_fu_927_p1;
wire   [16:0] ret_V_6_fu_930_p2;
wire   [0:0] p_Result_29_fu_935_p3;
wire   [0:0] p_Result_30_fu_943_p3;
wire   [0:0] xor_ln794_6_fu_951_p2;
wire  signed [16:0] sext_ln1246_8_fu_969_p1;
wire   [16:0] ret_V_7_fu_972_p2;
wire   [0:0] p_Result_31_fu_977_p3;
wire   [0:0] p_Result_32_fu_985_p3;
wire   [0:0] xor_ln794_7_fu_993_p2;
wire  signed [16:0] sext_ln1246_9_fu_1011_p1;
wire   [16:0] ret_V_8_fu_1014_p2;
wire   [0:0] p_Result_33_fu_1019_p3;
wire   [0:0] p_Result_34_fu_1027_p3;
wire   [0:0] xor_ln794_8_fu_1035_p2;
wire  signed [16:0] sext_ln1246_10_fu_1053_p1;
wire   [16:0] ret_V_9_fu_1056_p2;
wire   [0:0] p_Result_35_fu_1061_p3;
wire   [0:0] p_Result_36_fu_1069_p3;
wire   [0:0] xor_ln794_9_fu_1077_p2;
wire   [0:0] xor_ln794_10_fu_1095_p2;
wire   [0:0] xor_ln794_11_fu_1109_p2;
wire  signed [16:0] sext_ln1246_13_fu_1123_p1;
wire   [16:0] ret_V_12_fu_1126_p2;
wire   [0:0] p_Result_41_fu_1131_p3;
wire   [0:0] p_Result_42_fu_1139_p3;
wire   [0:0] xor_ln794_12_fu_1147_p2;
wire  signed [16:0] sext_ln1246_14_fu_1165_p1;
wire   [16:0] ret_V_13_fu_1168_p2;
wire   [0:0] p_Result_43_fu_1173_p3;
wire   [0:0] p_Result_44_fu_1181_p3;
wire   [0:0] xor_ln794_13_fu_1189_p2;
wire  signed [16:0] sext_ln1246_15_fu_1207_p1;
wire   [16:0] ret_V_14_fu_1210_p2;
wire   [0:0] p_Result_45_fu_1215_p3;
wire   [0:0] p_Result_46_fu_1223_p3;
wire   [0:0] xor_ln794_14_fu_1231_p2;
wire  signed [16:0] sext_ln1246_16_fu_1249_p1;
wire   [16:0] ret_V_15_fu_1252_p2;
wire   [0:0] p_Result_47_fu_1257_p3;
wire   [0:0] p_Result_48_fu_1265_p3;
wire   [0:0] xor_ln794_15_fu_1273_p2;
wire   [0:0] overflow_fu_705_p2;
wire   [0:0] xor_ln340_fu_711_p2;
wire   [9:0] select_ln384_fu_1291_p3;
wire   [9:0] tmp_2_fu_1299_p4;
wire   [0:0] overflow_1_fu_747_p2;
wire   [0:0] xor_ln340_1_fu_753_p2;
wire   [9:0] select_ln384_1_fu_1317_p3;
wire   [9:0] tmp_3_fu_1325_p4;
wire   [0:0] overflow_2_fu_789_p2;
wire   [0:0] xor_ln340_2_fu_795_p2;
wire   [9:0] select_ln384_2_fu_1343_p3;
wire   [9:0] tmp_4_fu_1351_p4;
wire   [0:0] overflow_3_fu_831_p2;
wire   [0:0] xor_ln340_3_fu_837_p2;
wire   [9:0] select_ln384_3_fu_1369_p3;
wire   [9:0] tmp_5_fu_1377_p4;
wire   [0:0] overflow_4_fu_873_p2;
wire   [0:0] xor_ln340_4_fu_879_p2;
wire   [9:0] select_ln384_4_fu_1395_p3;
wire   [9:0] tmp_6_fu_1403_p4;
wire   [0:0] overflow_5_fu_915_p2;
wire   [0:0] xor_ln340_5_fu_921_p2;
wire   [9:0] select_ln384_5_fu_1421_p3;
wire   [9:0] tmp_7_fu_1429_p4;
wire   [0:0] overflow_6_fu_957_p2;
wire   [0:0] xor_ln340_6_fu_963_p2;
wire   [9:0] select_ln384_6_fu_1447_p3;
wire   [9:0] tmp_8_fu_1455_p4;
wire   [0:0] overflow_7_fu_999_p2;
wire   [0:0] xor_ln340_7_fu_1005_p2;
wire   [9:0] select_ln384_7_fu_1473_p3;
wire   [9:0] tmp_9_fu_1481_p4;
wire   [0:0] overflow_8_fu_1041_p2;
wire   [0:0] xor_ln340_8_fu_1047_p2;
wire   [9:0] select_ln384_8_fu_1499_p3;
wire   [9:0] tmp_s_fu_1507_p4;
wire   [0:0] overflow_9_fu_1083_p2;
wire   [0:0] xor_ln340_9_fu_1089_p2;
wire   [9:0] select_ln384_9_fu_1525_p3;
wire   [9:0] tmp_1_fu_1533_p4;
wire   [0:0] overflow_10_fu_1100_p2;
wire   [0:0] xor_ln340_10_fu_1105_p2;
wire   [9:0] select_ln384_10_fu_1551_p3;
wire   [9:0] tmp_10_fu_1559_p4;
wire   [9:0] y_10_fu_1568_p3;
wire   [0:0] overflow_11_fu_1114_p2;
wire   [0:0] xor_ln340_11_fu_1119_p2;
wire   [9:0] select_ln384_11_fu_1581_p3;
wire   [9:0] tmp_11_fu_1589_p4;
wire   [9:0] y_11_fu_1598_p3;
wire   [0:0] overflow_12_fu_1153_p2;
wire   [0:0] xor_ln340_12_fu_1159_p2;
wire   [9:0] select_ln384_12_fu_1611_p3;
wire   [9:0] tmp_12_fu_1619_p4;
wire   [0:0] overflow_13_fu_1195_p2;
wire   [0:0] xor_ln340_13_fu_1201_p2;
wire   [9:0] select_ln384_13_fu_1637_p3;
wire   [9:0] tmp_13_fu_1645_p4;
wire   [0:0] overflow_14_fu_1237_p2;
wire   [0:0] xor_ln340_14_fu_1243_p2;
wire   [9:0] select_ln384_14_fu_1663_p3;
wire   [9:0] tmp_14_fu_1671_p4;
wire   [0:0] overflow_15_fu_1279_p2;
wire   [0:0] xor_ln340_15_fu_1285_p2;
wire   [9:0] select_ln384_15_fu_1689_p3;
wire   [9:0] tmp_15_fu_1697_p4;
wire   [17:0] add_ln712_10_fu_1791_p2;
wire   [17:0] add_ln712_fu_1800_p2;
wire   [17:0] add_ln712_3_fu_1809_p2;
wire   [17:0] add_ln712_9_fu_1818_p2;
wire   [17:0] add_ln712_6_fu_1827_p2;
wire   [17:0] exp_sum_V_fu_1831_p2;
wire  signed [17:0] mul_ln1168_fu_1856_p0;
wire  signed [29:0] sext_ln1171_fu_1850_p1;
wire   [29:0] mul_ln1168_fu_1856_p2;
wire  signed [17:0] mul_ln1168_1_fu_1875_p0;
wire   [29:0] mul_ln1168_1_fu_1875_p2;
wire  signed [17:0] mul_ln1168_2_fu_1894_p0;
wire   [29:0] mul_ln1168_2_fu_1894_p2;
wire  signed [17:0] mul_ln1168_3_fu_1913_p0;
wire   [29:0] mul_ln1168_3_fu_1913_p2;
wire  signed [17:0] mul_ln1168_4_fu_1932_p0;
wire   [29:0] mul_ln1168_4_fu_1932_p2;
wire  signed [17:0] mul_ln1168_5_fu_1951_p0;
wire   [29:0] mul_ln1168_5_fu_1951_p2;
wire  signed [17:0] mul_ln1168_6_fu_1970_p0;
wire   [29:0] mul_ln1168_6_fu_1970_p2;
wire  signed [17:0] mul_ln1168_7_fu_1989_p0;
wire   [29:0] mul_ln1168_7_fu_1989_p2;
wire  signed [17:0] mul_ln1168_8_fu_2008_p0;
wire   [29:0] mul_ln1168_8_fu_2008_p2;
wire  signed [17:0] mul_ln1168_9_fu_2027_p0;
wire   [29:0] mul_ln1168_9_fu_2027_p2;
wire  signed [17:0] mul_ln1168_10_fu_2046_p0;
wire   [29:0] mul_ln1168_10_fu_2046_p2;
wire  signed [17:0] mul_ln1168_11_fu_2065_p1;
wire   [29:0] mul_ln1168_11_fu_2065_p2;
wire  signed [17:0] mul_ln1168_12_fu_2084_p1;
wire   [29:0] mul_ln1168_12_fu_2084_p2;
wire  signed [17:0] mul_ln1168_13_fu_2103_p1;
wire   [29:0] mul_ln1168_13_fu_2103_p2;
wire  signed [17:0] mul_ln1168_14_fu_2122_p1;
wire   [29:0] mul_ln1168_14_fu_2122_p2;
wire  signed [17:0] mul_ln1168_15_fu_2141_p1;
wire   [29:0] mul_ln1168_15_fu_2141_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to17;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
end

myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table_address0),
    .ce0(exp_table_ce0),
    .q0(exp_table_q0),
    .address1(exp_table_address1),
    .ce1(exp_table_ce1),
    .q1(exp_table_q1),
    .address2(exp_table_address2),
    .ce2(exp_table_ce2),
    .q2(exp_table_q2),
    .address3(exp_table_address3),
    .ce3(exp_table_ce3),
    .q3(exp_table_q3),
    .address4(exp_table_address4),
    .ce4(exp_table_ce4),
    .q4(exp_table_q4),
    .address5(exp_table_address5),
    .ce5(exp_table_ce5),
    .q5(exp_table_q5),
    .address6(exp_table_address6),
    .ce6(exp_table_ce6),
    .q6(exp_table_q6),
    .address7(exp_table_address7),
    .ce7(exp_table_ce7),
    .q7(exp_table_q7),
    .address8(exp_table_address8),
    .ce8(exp_table_ce8),
    .q8(exp_table_q8),
    .address9(exp_table_address9),
    .ce9(exp_table_ce9),
    .q9(exp_table_q9),
    .address10(exp_table_address10),
    .ce10(exp_table_ce10),
    .q10(exp_table_q10),
    .address11(exp_table_address11),
    .ce11(exp_table_ce11),
    .q11(exp_table_q11),
    .address12(exp_table_address12),
    .ce12(exp_table_ce12),
    .q12(exp_table_q12),
    .address13(exp_table_address13),
    .ce13(exp_table_ce13),
    .q13(exp_table_q13),
    .address14(exp_table_address14),
    .ce14(exp_table_ce14),
    .q14(exp_table_q14),
    .address15(exp_table_address15),
    .ce15(exp_table_ce15),
    .q15(exp_table_q15)
);

myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table_address0),
    .ce0(invert_table_ce0),
    .q0(invert_table_q0)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U188(
    .din0(mul_ln1168_fu_1856_p0),
    .din1(exp_res_V_0_reg_2722_pp0_iter17_reg),
    .dout(mul_ln1168_fu_1856_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U189(
    .din0(mul_ln1168_1_fu_1875_p0),
    .din1(exp_res_V_1_reg_2728_pp0_iter17_reg),
    .dout(mul_ln1168_1_fu_1875_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U190(
    .din0(mul_ln1168_2_fu_1894_p0),
    .din1(exp_res_V_2_reg_2787_pp0_iter17_reg),
    .dout(mul_ln1168_2_fu_1894_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U191(
    .din0(mul_ln1168_3_fu_1913_p0),
    .din1(exp_res_V_3_reg_2793_pp0_iter17_reg),
    .dout(mul_ln1168_3_fu_1913_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U192(
    .din0(mul_ln1168_4_fu_1932_p0),
    .din1(exp_res_V_4_reg_2799_pp0_iter17_reg),
    .dout(mul_ln1168_4_fu_1932_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U193(
    .din0(mul_ln1168_5_fu_1951_p0),
    .din1(exp_res_V_5_reg_2805_pp0_iter17_reg),
    .dout(mul_ln1168_5_fu_1951_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U194(
    .din0(mul_ln1168_6_fu_1970_p0),
    .din1(exp_res_V_6_reg_2734_pp0_iter17_reg),
    .dout(mul_ln1168_6_fu_1970_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U195(
    .din0(mul_ln1168_7_fu_1989_p0),
    .din1(exp_res_V_7_reg_2740_pp0_iter17_reg),
    .dout(mul_ln1168_7_fu_1989_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U196(
    .din0(mul_ln1168_8_fu_2008_p0),
    .din1(exp_res_V_8_reg_2746_pp0_iter17_reg),
    .dout(mul_ln1168_8_fu_2008_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U197(
    .din0(mul_ln1168_9_fu_2027_p0),
    .din1(exp_res_V_9_reg_2752_pp0_iter17_reg),
    .dout(mul_ln1168_9_fu_2027_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U198(
    .din0(mul_ln1168_10_fu_2046_p0),
    .din1(exp_res_V_10_reg_2710_pp0_iter17_reg),
    .dout(mul_ln1168_10_fu_2046_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U199(
    .din0(exp_res_V_11_reg_2716_pp0_iter17_reg),
    .din1(mul_ln1168_11_fu_2065_p1),
    .dout(mul_ln1168_11_fu_2065_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U200(
    .din0(exp_res_V_12_reg_2758_pp0_iter17_reg),
    .din1(mul_ln1168_12_fu_2084_p1),
    .dout(mul_ln1168_12_fu_2084_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U201(
    .din0(exp_res_V_13_reg_2764_pp0_iter17_reg),
    .din1(mul_ln1168_13_fu_2103_p1),
    .dout(mul_ln1168_13_fu_2103_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U202(
    .din0(exp_res_V_14_reg_2770_pp0_iter17_reg),
    .din1(mul_ln1168_14_fu_2122_p1),
    .dout(mul_ln1168_14_fu_2122_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U203(
    .din0(exp_res_V_15_reg_2776_pp0_iter17_reg),
    .din1(mul_ln1168_15_fu_2141_p1),
    .dout(mul_ln1168_15_fu_2141_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln712_11_reg_2782 <= add_ln712_11_fu_1771_p2;
        add_ln712_12_reg_2831 <= add_ln712_12_fu_1795_p2;
        add_ln712_13_reg_2846 <= add_ln712_13_fu_1822_p2;
        add_ln712_1_reg_2811 <= add_ln712_1_fu_1775_p2;
        add_ln712_2_reg_2836 <= add_ln712_2_fu_1804_p2;
        add_ln712_4_reg_2816 <= add_ln712_4_fu_1779_p2;
        add_ln712_5_reg_2841 <= add_ln712_5_fu_1813_p2;
        add_ln712_7_reg_2821 <= add_ln712_7_fu_1783_p2;
        add_ln712_8_reg_2826 <= add_ln712_8_fu_1787_p2;
        exp_res_V_0_reg_2722_pp0_iter12_reg <= exp_res_V_0_reg_2722;
        exp_res_V_0_reg_2722_pp0_iter13_reg <= exp_res_V_0_reg_2722_pp0_iter12_reg;
        exp_res_V_0_reg_2722_pp0_iter14_reg <= exp_res_V_0_reg_2722_pp0_iter13_reg;
        exp_res_V_0_reg_2722_pp0_iter15_reg <= exp_res_V_0_reg_2722_pp0_iter14_reg;
        exp_res_V_0_reg_2722_pp0_iter16_reg <= exp_res_V_0_reg_2722_pp0_iter15_reg;
        exp_res_V_0_reg_2722_pp0_iter17_reg <= exp_res_V_0_reg_2722_pp0_iter16_reg;
        exp_res_V_10_reg_2710_pp0_iter11_reg <= exp_res_V_10_reg_2710;
        exp_res_V_10_reg_2710_pp0_iter12_reg <= exp_res_V_10_reg_2710_pp0_iter11_reg;
        exp_res_V_10_reg_2710_pp0_iter13_reg <= exp_res_V_10_reg_2710_pp0_iter12_reg;
        exp_res_V_10_reg_2710_pp0_iter14_reg <= exp_res_V_10_reg_2710_pp0_iter13_reg;
        exp_res_V_10_reg_2710_pp0_iter15_reg <= exp_res_V_10_reg_2710_pp0_iter14_reg;
        exp_res_V_10_reg_2710_pp0_iter16_reg <= exp_res_V_10_reg_2710_pp0_iter15_reg;
        exp_res_V_10_reg_2710_pp0_iter17_reg <= exp_res_V_10_reg_2710_pp0_iter16_reg;
        exp_res_V_11_reg_2716_pp0_iter11_reg <= exp_res_V_11_reg_2716;
        exp_res_V_11_reg_2716_pp0_iter12_reg <= exp_res_V_11_reg_2716_pp0_iter11_reg;
        exp_res_V_11_reg_2716_pp0_iter13_reg <= exp_res_V_11_reg_2716_pp0_iter12_reg;
        exp_res_V_11_reg_2716_pp0_iter14_reg <= exp_res_V_11_reg_2716_pp0_iter13_reg;
        exp_res_V_11_reg_2716_pp0_iter15_reg <= exp_res_V_11_reg_2716_pp0_iter14_reg;
        exp_res_V_11_reg_2716_pp0_iter16_reg <= exp_res_V_11_reg_2716_pp0_iter15_reg;
        exp_res_V_11_reg_2716_pp0_iter17_reg <= exp_res_V_11_reg_2716_pp0_iter16_reg;
        exp_res_V_12_reg_2758_pp0_iter12_reg <= exp_res_V_12_reg_2758;
        exp_res_V_12_reg_2758_pp0_iter13_reg <= exp_res_V_12_reg_2758_pp0_iter12_reg;
        exp_res_V_12_reg_2758_pp0_iter14_reg <= exp_res_V_12_reg_2758_pp0_iter13_reg;
        exp_res_V_12_reg_2758_pp0_iter15_reg <= exp_res_V_12_reg_2758_pp0_iter14_reg;
        exp_res_V_12_reg_2758_pp0_iter16_reg <= exp_res_V_12_reg_2758_pp0_iter15_reg;
        exp_res_V_12_reg_2758_pp0_iter17_reg <= exp_res_V_12_reg_2758_pp0_iter16_reg;
        exp_res_V_13_reg_2764_pp0_iter12_reg <= exp_res_V_13_reg_2764;
        exp_res_V_13_reg_2764_pp0_iter13_reg <= exp_res_V_13_reg_2764_pp0_iter12_reg;
        exp_res_V_13_reg_2764_pp0_iter14_reg <= exp_res_V_13_reg_2764_pp0_iter13_reg;
        exp_res_V_13_reg_2764_pp0_iter15_reg <= exp_res_V_13_reg_2764_pp0_iter14_reg;
        exp_res_V_13_reg_2764_pp0_iter16_reg <= exp_res_V_13_reg_2764_pp0_iter15_reg;
        exp_res_V_13_reg_2764_pp0_iter17_reg <= exp_res_V_13_reg_2764_pp0_iter16_reg;
        exp_res_V_14_reg_2770_pp0_iter12_reg <= exp_res_V_14_reg_2770;
        exp_res_V_14_reg_2770_pp0_iter13_reg <= exp_res_V_14_reg_2770_pp0_iter12_reg;
        exp_res_V_14_reg_2770_pp0_iter14_reg <= exp_res_V_14_reg_2770_pp0_iter13_reg;
        exp_res_V_14_reg_2770_pp0_iter15_reg <= exp_res_V_14_reg_2770_pp0_iter14_reg;
        exp_res_V_14_reg_2770_pp0_iter16_reg <= exp_res_V_14_reg_2770_pp0_iter15_reg;
        exp_res_V_14_reg_2770_pp0_iter17_reg <= exp_res_V_14_reg_2770_pp0_iter16_reg;
        exp_res_V_15_reg_2776_pp0_iter12_reg <= exp_res_V_15_reg_2776;
        exp_res_V_15_reg_2776_pp0_iter13_reg <= exp_res_V_15_reg_2776_pp0_iter12_reg;
        exp_res_V_15_reg_2776_pp0_iter14_reg <= exp_res_V_15_reg_2776_pp0_iter13_reg;
        exp_res_V_15_reg_2776_pp0_iter15_reg <= exp_res_V_15_reg_2776_pp0_iter14_reg;
        exp_res_V_15_reg_2776_pp0_iter16_reg <= exp_res_V_15_reg_2776_pp0_iter15_reg;
        exp_res_V_15_reg_2776_pp0_iter17_reg <= exp_res_V_15_reg_2776_pp0_iter16_reg;
        exp_res_V_1_reg_2728_pp0_iter12_reg <= exp_res_V_1_reg_2728;
        exp_res_V_1_reg_2728_pp0_iter13_reg <= exp_res_V_1_reg_2728_pp0_iter12_reg;
        exp_res_V_1_reg_2728_pp0_iter14_reg <= exp_res_V_1_reg_2728_pp0_iter13_reg;
        exp_res_V_1_reg_2728_pp0_iter15_reg <= exp_res_V_1_reg_2728_pp0_iter14_reg;
        exp_res_V_1_reg_2728_pp0_iter16_reg <= exp_res_V_1_reg_2728_pp0_iter15_reg;
        exp_res_V_1_reg_2728_pp0_iter17_reg <= exp_res_V_1_reg_2728_pp0_iter16_reg;
        exp_res_V_2_reg_2787_pp0_iter13_reg <= exp_res_V_2_reg_2787;
        exp_res_V_2_reg_2787_pp0_iter14_reg <= exp_res_V_2_reg_2787_pp0_iter13_reg;
        exp_res_V_2_reg_2787_pp0_iter15_reg <= exp_res_V_2_reg_2787_pp0_iter14_reg;
        exp_res_V_2_reg_2787_pp0_iter16_reg <= exp_res_V_2_reg_2787_pp0_iter15_reg;
        exp_res_V_2_reg_2787_pp0_iter17_reg <= exp_res_V_2_reg_2787_pp0_iter16_reg;
        exp_res_V_3_reg_2793_pp0_iter13_reg <= exp_res_V_3_reg_2793;
        exp_res_V_3_reg_2793_pp0_iter14_reg <= exp_res_V_3_reg_2793_pp0_iter13_reg;
        exp_res_V_3_reg_2793_pp0_iter15_reg <= exp_res_V_3_reg_2793_pp0_iter14_reg;
        exp_res_V_3_reg_2793_pp0_iter16_reg <= exp_res_V_3_reg_2793_pp0_iter15_reg;
        exp_res_V_3_reg_2793_pp0_iter17_reg <= exp_res_V_3_reg_2793_pp0_iter16_reg;
        exp_res_V_4_reg_2799_pp0_iter13_reg <= exp_res_V_4_reg_2799;
        exp_res_V_4_reg_2799_pp0_iter14_reg <= exp_res_V_4_reg_2799_pp0_iter13_reg;
        exp_res_V_4_reg_2799_pp0_iter15_reg <= exp_res_V_4_reg_2799_pp0_iter14_reg;
        exp_res_V_4_reg_2799_pp0_iter16_reg <= exp_res_V_4_reg_2799_pp0_iter15_reg;
        exp_res_V_4_reg_2799_pp0_iter17_reg <= exp_res_V_4_reg_2799_pp0_iter16_reg;
        exp_res_V_5_reg_2805_pp0_iter13_reg <= exp_res_V_5_reg_2805;
        exp_res_V_5_reg_2805_pp0_iter14_reg <= exp_res_V_5_reg_2805_pp0_iter13_reg;
        exp_res_V_5_reg_2805_pp0_iter15_reg <= exp_res_V_5_reg_2805_pp0_iter14_reg;
        exp_res_V_5_reg_2805_pp0_iter16_reg <= exp_res_V_5_reg_2805_pp0_iter15_reg;
        exp_res_V_5_reg_2805_pp0_iter17_reg <= exp_res_V_5_reg_2805_pp0_iter16_reg;
        exp_res_V_6_reg_2734_pp0_iter12_reg <= exp_res_V_6_reg_2734;
        exp_res_V_6_reg_2734_pp0_iter13_reg <= exp_res_V_6_reg_2734_pp0_iter12_reg;
        exp_res_V_6_reg_2734_pp0_iter14_reg <= exp_res_V_6_reg_2734_pp0_iter13_reg;
        exp_res_V_6_reg_2734_pp0_iter15_reg <= exp_res_V_6_reg_2734_pp0_iter14_reg;
        exp_res_V_6_reg_2734_pp0_iter16_reg <= exp_res_V_6_reg_2734_pp0_iter15_reg;
        exp_res_V_6_reg_2734_pp0_iter17_reg <= exp_res_V_6_reg_2734_pp0_iter16_reg;
        exp_res_V_7_reg_2740_pp0_iter12_reg <= exp_res_V_7_reg_2740;
        exp_res_V_7_reg_2740_pp0_iter13_reg <= exp_res_V_7_reg_2740_pp0_iter12_reg;
        exp_res_V_7_reg_2740_pp0_iter14_reg <= exp_res_V_7_reg_2740_pp0_iter13_reg;
        exp_res_V_7_reg_2740_pp0_iter15_reg <= exp_res_V_7_reg_2740_pp0_iter14_reg;
        exp_res_V_7_reg_2740_pp0_iter16_reg <= exp_res_V_7_reg_2740_pp0_iter15_reg;
        exp_res_V_7_reg_2740_pp0_iter17_reg <= exp_res_V_7_reg_2740_pp0_iter16_reg;
        exp_res_V_8_reg_2746_pp0_iter12_reg <= exp_res_V_8_reg_2746;
        exp_res_V_8_reg_2746_pp0_iter13_reg <= exp_res_V_8_reg_2746_pp0_iter12_reg;
        exp_res_V_8_reg_2746_pp0_iter14_reg <= exp_res_V_8_reg_2746_pp0_iter13_reg;
        exp_res_V_8_reg_2746_pp0_iter15_reg <= exp_res_V_8_reg_2746_pp0_iter14_reg;
        exp_res_V_8_reg_2746_pp0_iter16_reg <= exp_res_V_8_reg_2746_pp0_iter15_reg;
        exp_res_V_8_reg_2746_pp0_iter17_reg <= exp_res_V_8_reg_2746_pp0_iter16_reg;
        exp_res_V_9_reg_2752_pp0_iter12_reg <= exp_res_V_9_reg_2752;
        exp_res_V_9_reg_2752_pp0_iter13_reg <= exp_res_V_9_reg_2752_pp0_iter12_reg;
        exp_res_V_9_reg_2752_pp0_iter14_reg <= exp_res_V_9_reg_2752_pp0_iter13_reg;
        exp_res_V_9_reg_2752_pp0_iter15_reg <= exp_res_V_9_reg_2752_pp0_iter14_reg;
        exp_res_V_9_reg_2752_pp0_iter16_reg <= exp_res_V_9_reg_2752_pp0_iter15_reg;
        exp_res_V_9_reg_2752_pp0_iter17_reg <= exp_res_V_9_reg_2752_pp0_iter16_reg;
        icmp_ln1549_12_reg_2452 <= icmp_ln1549_12_fu_528_p2;
        icmp_ln1549_13_reg_2486 <= icmp_ln1549_13_fu_580_p2;
        icmp_ln1549_14_reg_2503 <= icmp_ln1549_14_fu_606_p2;
        icmp_ln1549_2_reg_2437 <= icmp_ln1549_2_fu_516_p2;
        icmp_ln1549_5_reg_2442 <= icmp_ln1549_5_fu_520_p2;
        icmp_ln1549_6_reg_2481 <= icmp_ln1549_6_fu_576_p2;
        icmp_ln1549_9_reg_2447 <= icmp_ln1549_9_fu_524_p2;
        inv_exp_sum_V_reg_2861 <= invert_table_q0;
        p_Result_37_reg_2531 <= ret_V_10_fu_628_p2[32'd16];
        p_Result_38_reg_2537 <= ret_V_10_fu_628_p2[32'd15];
        p_Result_39_reg_2548 <= ret_V_11_fu_653_p2[32'd16];
        p_Result_40_reg_2554 <= ret_V_11_fu_653_p2[32'd15];
        p_read16_reg_2343_pp0_iter2_reg <= p_read16_reg_2343_pp0_iter1_reg;
        p_read16_reg_2343_pp0_iter3_reg <= p_read16_reg_2343_pp0_iter2_reg;
        p_read16_reg_2343_pp0_iter4_reg <= p_read16_reg_2343_pp0_iter3_reg;
        p_read16_reg_2343_pp0_iter5_reg <= p_read16_reg_2343_pp0_iter4_reg;
        p_read16_reg_2343_pp0_iter6_reg <= p_read16_reg_2343_pp0_iter5_reg;
        p_read16_reg_2343_pp0_iter7_reg <= p_read16_reg_2343_pp0_iter6_reg;
        p_read_10_reg_2307_pp0_iter2_reg <= p_read_10_reg_2307_pp0_iter1_reg;
        p_read_10_reg_2307_pp0_iter3_reg <= p_read_10_reg_2307_pp0_iter2_reg;
        p_read_10_reg_2307_pp0_iter4_reg <= p_read_10_reg_2307_pp0_iter3_reg;
        p_read_10_reg_2307_pp0_iter5_reg <= p_read_10_reg_2307_pp0_iter4_reg;
        p_read_10_reg_2307_pp0_iter6_reg <= p_read_10_reg_2307_pp0_iter5_reg;
        p_read_10_reg_2307_pp0_iter7_reg <= p_read_10_reg_2307_pp0_iter6_reg;
        p_read_11_reg_2313_pp0_iter2_reg <= p_read_11_reg_2313_pp0_iter1_reg;
        p_read_11_reg_2313_pp0_iter3_reg <= p_read_11_reg_2313_pp0_iter2_reg;
        p_read_11_reg_2313_pp0_iter4_reg <= p_read_11_reg_2313_pp0_iter3_reg;
        p_read_11_reg_2313_pp0_iter5_reg <= p_read_11_reg_2313_pp0_iter4_reg;
        p_read_11_reg_2313_pp0_iter6_reg <= p_read_11_reg_2313_pp0_iter5_reg;
        p_read_11_reg_2313_pp0_iter7_reg <= p_read_11_reg_2313_pp0_iter6_reg;
        p_read_12_reg_2319_pp0_iter2_reg <= p_read_12_reg_2319_pp0_iter1_reg;
        p_read_12_reg_2319_pp0_iter3_reg <= p_read_12_reg_2319_pp0_iter2_reg;
        p_read_12_reg_2319_pp0_iter4_reg <= p_read_12_reg_2319_pp0_iter3_reg;
        p_read_12_reg_2319_pp0_iter5_reg <= p_read_12_reg_2319_pp0_iter4_reg;
        p_read_12_reg_2319_pp0_iter6_reg <= p_read_12_reg_2319_pp0_iter5_reg;
        p_read_12_reg_2319_pp0_iter7_reg <= p_read_12_reg_2319_pp0_iter6_reg;
        p_read_13_reg_2325_pp0_iter2_reg <= p_read_13_reg_2325_pp0_iter1_reg;
        p_read_13_reg_2325_pp0_iter3_reg <= p_read_13_reg_2325_pp0_iter2_reg;
        p_read_13_reg_2325_pp0_iter4_reg <= p_read_13_reg_2325_pp0_iter3_reg;
        p_read_13_reg_2325_pp0_iter5_reg <= p_read_13_reg_2325_pp0_iter4_reg;
        p_read_13_reg_2325_pp0_iter6_reg <= p_read_13_reg_2325_pp0_iter5_reg;
        p_read_13_reg_2325_pp0_iter7_reg <= p_read_13_reg_2325_pp0_iter6_reg;
        p_read_14_reg_2331_pp0_iter2_reg <= p_read_14_reg_2331_pp0_iter1_reg;
        p_read_14_reg_2331_pp0_iter3_reg <= p_read_14_reg_2331_pp0_iter2_reg;
        p_read_14_reg_2331_pp0_iter4_reg <= p_read_14_reg_2331_pp0_iter3_reg;
        p_read_14_reg_2331_pp0_iter5_reg <= p_read_14_reg_2331_pp0_iter4_reg;
        p_read_14_reg_2331_pp0_iter6_reg <= p_read_14_reg_2331_pp0_iter5_reg;
        p_read_14_reg_2331_pp0_iter7_reg <= p_read_14_reg_2331_pp0_iter6_reg;
        p_read_15_reg_2337_pp0_iter2_reg <= p_read_15_reg_2337_pp0_iter1_reg;
        p_read_15_reg_2337_pp0_iter3_reg <= p_read_15_reg_2337_pp0_iter2_reg;
        p_read_15_reg_2337_pp0_iter4_reg <= p_read_15_reg_2337_pp0_iter3_reg;
        p_read_15_reg_2337_pp0_iter5_reg <= p_read_15_reg_2337_pp0_iter4_reg;
        p_read_15_reg_2337_pp0_iter6_reg <= p_read_15_reg_2337_pp0_iter5_reg;
        p_read_15_reg_2337_pp0_iter7_reg <= p_read_15_reg_2337_pp0_iter6_reg;
        p_read_1_reg_2253_pp0_iter2_reg <= p_read_1_reg_2253_pp0_iter1_reg;
        p_read_1_reg_2253_pp0_iter3_reg <= p_read_1_reg_2253_pp0_iter2_reg;
        p_read_1_reg_2253_pp0_iter4_reg <= p_read_1_reg_2253_pp0_iter3_reg;
        p_read_1_reg_2253_pp0_iter5_reg <= p_read_1_reg_2253_pp0_iter4_reg;
        p_read_1_reg_2253_pp0_iter6_reg <= p_read_1_reg_2253_pp0_iter5_reg;
        p_read_1_reg_2253_pp0_iter7_reg <= p_read_1_reg_2253_pp0_iter6_reg;
        p_read_2_reg_2259_pp0_iter2_reg <= p_read_2_reg_2259_pp0_iter1_reg;
        p_read_2_reg_2259_pp0_iter3_reg <= p_read_2_reg_2259_pp0_iter2_reg;
        p_read_2_reg_2259_pp0_iter4_reg <= p_read_2_reg_2259_pp0_iter3_reg;
        p_read_2_reg_2259_pp0_iter5_reg <= p_read_2_reg_2259_pp0_iter4_reg;
        p_read_2_reg_2259_pp0_iter6_reg <= p_read_2_reg_2259_pp0_iter5_reg;
        p_read_2_reg_2259_pp0_iter7_reg <= p_read_2_reg_2259_pp0_iter6_reg;
        p_read_3_reg_2265_pp0_iter2_reg <= p_read_3_reg_2265_pp0_iter1_reg;
        p_read_3_reg_2265_pp0_iter3_reg <= p_read_3_reg_2265_pp0_iter2_reg;
        p_read_3_reg_2265_pp0_iter4_reg <= p_read_3_reg_2265_pp0_iter3_reg;
        p_read_3_reg_2265_pp0_iter5_reg <= p_read_3_reg_2265_pp0_iter4_reg;
        p_read_3_reg_2265_pp0_iter6_reg <= p_read_3_reg_2265_pp0_iter5_reg;
        p_read_3_reg_2265_pp0_iter7_reg <= p_read_3_reg_2265_pp0_iter6_reg;
        p_read_4_reg_2271_pp0_iter2_reg <= p_read_4_reg_2271_pp0_iter1_reg;
        p_read_4_reg_2271_pp0_iter3_reg <= p_read_4_reg_2271_pp0_iter2_reg;
        p_read_4_reg_2271_pp0_iter4_reg <= p_read_4_reg_2271_pp0_iter3_reg;
        p_read_4_reg_2271_pp0_iter5_reg <= p_read_4_reg_2271_pp0_iter4_reg;
        p_read_4_reg_2271_pp0_iter6_reg <= p_read_4_reg_2271_pp0_iter5_reg;
        p_read_4_reg_2271_pp0_iter7_reg <= p_read_4_reg_2271_pp0_iter6_reg;
        p_read_5_reg_2277_pp0_iter2_reg <= p_read_5_reg_2277_pp0_iter1_reg;
        p_read_5_reg_2277_pp0_iter3_reg <= p_read_5_reg_2277_pp0_iter2_reg;
        p_read_5_reg_2277_pp0_iter4_reg <= p_read_5_reg_2277_pp0_iter3_reg;
        p_read_5_reg_2277_pp0_iter5_reg <= p_read_5_reg_2277_pp0_iter4_reg;
        p_read_5_reg_2277_pp0_iter6_reg <= p_read_5_reg_2277_pp0_iter5_reg;
        p_read_6_reg_2283_pp0_iter2_reg <= p_read_6_reg_2283_pp0_iter1_reg;
        p_read_6_reg_2283_pp0_iter3_reg <= p_read_6_reg_2283_pp0_iter2_reg;
        p_read_6_reg_2283_pp0_iter4_reg <= p_read_6_reg_2283_pp0_iter3_reg;
        p_read_6_reg_2283_pp0_iter5_reg <= p_read_6_reg_2283_pp0_iter4_reg;
        p_read_6_reg_2283_pp0_iter6_reg <= p_read_6_reg_2283_pp0_iter5_reg;
        p_read_7_reg_2289_pp0_iter2_reg <= p_read_7_reg_2289_pp0_iter1_reg;
        p_read_7_reg_2289_pp0_iter3_reg <= p_read_7_reg_2289_pp0_iter2_reg;
        p_read_7_reg_2289_pp0_iter4_reg <= p_read_7_reg_2289_pp0_iter3_reg;
        p_read_7_reg_2289_pp0_iter5_reg <= p_read_7_reg_2289_pp0_iter4_reg;
        p_read_7_reg_2289_pp0_iter6_reg <= p_read_7_reg_2289_pp0_iter5_reg;
        p_read_7_reg_2289_pp0_iter7_reg <= p_read_7_reg_2289_pp0_iter6_reg;
        p_read_8_reg_2295_pp0_iter2_reg <= p_read_8_reg_2295_pp0_iter1_reg;
        p_read_8_reg_2295_pp0_iter3_reg <= p_read_8_reg_2295_pp0_iter2_reg;
        p_read_8_reg_2295_pp0_iter4_reg <= p_read_8_reg_2295_pp0_iter3_reg;
        p_read_8_reg_2295_pp0_iter5_reg <= p_read_8_reg_2295_pp0_iter4_reg;
        p_read_8_reg_2295_pp0_iter6_reg <= p_read_8_reg_2295_pp0_iter5_reg;
        p_read_8_reg_2295_pp0_iter7_reg <= p_read_8_reg_2295_pp0_iter6_reg;
        p_read_9_reg_2301_pp0_iter2_reg <= p_read_9_reg_2301_pp0_iter1_reg;
        p_read_9_reg_2301_pp0_iter3_reg <= p_read_9_reg_2301_pp0_iter2_reg;
        p_read_9_reg_2301_pp0_iter4_reg <= p_read_9_reg_2301_pp0_iter3_reg;
        p_read_9_reg_2301_pp0_iter5_reg <= p_read_9_reg_2301_pp0_iter4_reg;
        p_read_9_reg_2301_pp0_iter6_reg <= p_read_9_reg_2301_pp0_iter5_reg;
        p_read_9_reg_2301_pp0_iter7_reg <= p_read_9_reg_2301_pp0_iter6_reg;
        ret_V_10_reg_2526 <= ret_V_10_fu_628_p2;
        ret_V_11_reg_2543 <= ret_V_11_fu_653_p2;
        select_ln65_10_reg_2425_pp0_iter2_reg <= select_ln65_10_reg_2425;
        select_ln65_11_reg_2431_pp0_iter2_reg <= select_ln65_11_reg_2431;
        select_ln65_12_reg_2475 <= select_ln65_12_fu_570_p3;
        select_ln65_12_reg_2475_pp0_iter4_reg <= select_ln65_12_reg_2475;
        select_ln65_13_reg_2497 <= select_ln65_13_fu_600_p3;
        select_ln65_13_reg_2497_pp0_iter6_reg <= select_ln65_13_reg_2497;
        select_ln65_1_reg_2395_pp0_iter2_reg <= select_ln65_1_reg_2395;
        select_ln65_2_reg_2457 <= select_ln65_2_fu_537_p3;
        select_ln65_2_reg_2457_pp0_iter4_reg <= select_ln65_2_reg_2457;
        select_ln65_3_reg_2401_pp0_iter2_reg <= select_ln65_3_reg_2401;
        select_ln65_4_reg_2407_pp0_iter2_reg <= select_ln65_4_reg_2407;
        select_ln65_5_reg_2463 <= select_ln65_5_fu_548_p3;
        select_ln65_5_reg_2463_pp0_iter4_reg <= select_ln65_5_reg_2463;
        select_ln65_6_reg_2491 <= select_ln65_6_fu_589_p3;
        select_ln65_6_reg_2491_pp0_iter6_reg <= select_ln65_6_reg_2491;
        select_ln65_7_reg_2413_pp0_iter2_reg <= select_ln65_7_reg_2413;
        select_ln65_8_reg_2419_pp0_iter2_reg <= select_ln65_8_reg_2419;
        select_ln65_9_reg_2469 <= select_ln65_9_fu_559_p3;
        select_ln65_9_reg_2469_pp0_iter4_reg <= select_ln65_9_reg_2469;
        select_ln65_reg_2389_pp0_iter2_reg <= select_ln65_reg_2389;
        sext_ln1246_1_reg_2508 <= sext_ln1246_1_fu_621_p1;
        y_12_reg_2620 <= y_12_fu_1629_p3;
        y_13_reg_2625 <= y_13_fu_1655_p3;
        y_14_reg_2630 <= y_14_fu_1681_p3;
        y_15_reg_2635 <= y_15_fu_1707_p3;
        y_16_reg_2851 <= {{exp_sum_V_fu_1831_p2[17:8]}};
        y_1_reg_2565 <= y_1_fu_1335_p3;
        y_2_reg_2570 <= y_2_fu_1361_p3;
        y_2_reg_2570_pp0_iter9_reg <= y_2_reg_2570;
        y_3_reg_2575 <= y_3_fu_1387_p3;
        y_3_reg_2575_pp0_iter9_reg <= y_3_reg_2575;
        y_4_reg_2580 <= y_4_fu_1413_p3;
        y_4_reg_2580_pp0_iter9_reg <= y_4_reg_2580;
        y_5_reg_2585 <= y_5_fu_1439_p3;
        y_5_reg_2585_pp0_iter9_reg <= y_5_reg_2585;
        y_6_reg_2590 <= y_6_fu_1465_p3;
        y_7_reg_2595 <= y_7_fu_1491_p3;
        y_8_reg_2600 <= y_8_fu_1517_p3;
        y_9_reg_2605 <= y_9_fu_1543_p3;
        y_reg_2560 <= y_fu_1309_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_res_V_0_reg_2722 <= exp_table_q13;
        exp_res_V_12_reg_2758 <= exp_table_q7;
        exp_res_V_13_reg_2764 <= exp_table_q6;
        exp_res_V_14_reg_2770 <= exp_table_q5;
        exp_res_V_15_reg_2776 <= exp_table_q4;
        exp_res_V_1_reg_2728 <= exp_table_q12;
        exp_res_V_6_reg_2734 <= exp_table_q11;
        exp_res_V_7_reg_2740 <= exp_table_q10;
        exp_res_V_8_reg_2746 <= exp_table_q9;
        exp_res_V_9_reg_2752 <= exp_table_q8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_res_V_10_reg_2710 <= exp_table_q15;
        exp_res_V_11_reg_2716 <= exp_table_q14;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_res_V_2_reg_2787 <= exp_table_q3;
        exp_res_V_3_reg_2793 <= exp_table_q2;
        exp_res_V_4_reg_2799 <= exp_table_q1;
        exp_res_V_5_reg_2805 <= exp_table_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1549_10_reg_2379 <= icmp_ln1549_10_fu_416_p2;
        icmp_ln1549_11_reg_2384 <= icmp_ln1549_11_fu_422_p2;
        icmp_ln1549_1_reg_2354 <= icmp_ln1549_1_fu_386_p2;
        icmp_ln1549_3_reg_2359 <= icmp_ln1549_3_fu_392_p2;
        icmp_ln1549_4_reg_2364 <= icmp_ln1549_4_fu_398_p2;
        icmp_ln1549_7_reg_2369 <= icmp_ln1549_7_fu_404_p2;
        icmp_ln1549_8_reg_2374 <= icmp_ln1549_8_fu_410_p2;
        icmp_ln1549_reg_2349 <= icmp_ln1549_fu_380_p2;
        p_read16_reg_2343 <= p_read;
        p_read16_reg_2343_pp0_iter1_reg <= p_read16_reg_2343;
        p_read_10_reg_2307 <= p_read6;
        p_read_10_reg_2307_pp0_iter1_reg <= p_read_10_reg_2307;
        p_read_11_reg_2313 <= p_read5;
        p_read_11_reg_2313_pp0_iter1_reg <= p_read_11_reg_2313;
        p_read_12_reg_2319 <= p_read4;
        p_read_12_reg_2319_pp0_iter1_reg <= p_read_12_reg_2319;
        p_read_13_reg_2325 <= p_read3;
        p_read_13_reg_2325_pp0_iter1_reg <= p_read_13_reg_2325;
        p_read_14_reg_2331 <= p_read2;
        p_read_14_reg_2331_pp0_iter1_reg <= p_read_14_reg_2331;
        p_read_15_reg_2337 <= p_read1;
        p_read_15_reg_2337_pp0_iter1_reg <= p_read_15_reg_2337;
        p_read_1_reg_2253 <= p_read15;
        p_read_1_reg_2253_pp0_iter1_reg <= p_read_1_reg_2253;
        p_read_2_reg_2259 <= p_read14;
        p_read_2_reg_2259_pp0_iter1_reg <= p_read_2_reg_2259;
        p_read_3_reg_2265 <= p_read13;
        p_read_3_reg_2265_pp0_iter1_reg <= p_read_3_reg_2265;
        p_read_4_reg_2271 <= p_read12;
        p_read_4_reg_2271_pp0_iter1_reg <= p_read_4_reg_2271;
        p_read_5_reg_2277 <= p_read11;
        p_read_5_reg_2277_pp0_iter1_reg <= p_read_5_reg_2277;
        p_read_6_reg_2283 <= p_read10;
        p_read_6_reg_2283_pp0_iter1_reg <= p_read_6_reg_2283;
        p_read_7_reg_2289 <= p_read9;
        p_read_7_reg_2289_pp0_iter1_reg <= p_read_7_reg_2289;
        p_read_8_reg_2295 <= p_read8;
        p_read_8_reg_2295_pp0_iter1_reg <= p_read_8_reg_2295;
        p_read_9_reg_2301 <= p_read7;
        p_read_9_reg_2301_pp0_iter1_reg <= p_read_9_reg_2301;
        select_ln65_10_reg_2425 <= select_ln65_10_fu_499_p3;
        select_ln65_11_reg_2431 <= select_ln65_11_fu_510_p3;
        select_ln65_1_reg_2395 <= select_ln65_1_fu_444_p3;
        select_ln65_3_reg_2401 <= select_ln65_3_fu_455_p3;
        select_ln65_4_reg_2407 <= select_ln65_4_fu_466_p3;
        select_ln65_7_reg_2413 <= select_ln65_7_fu_477_p3;
        select_ln65_8_reg_2419 <= select_ln65_8_fu_488_p3;
        select_ln65_reg_2389 <= select_ln65_fu_433_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to17 = 1'b1;
    end else begin
        ap_idle_pp0_0to17 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to17 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce0 = 1'b1;
    end else begin
        exp_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce1 = 1'b1;
    end else begin
        exp_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce10 = 1'b1;
    end else begin
        exp_table_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce11 = 1'b1;
    end else begin
        exp_table_ce11 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce12 = 1'b1;
    end else begin
        exp_table_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce13 = 1'b1;
    end else begin
        exp_table_ce13 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce14 = 1'b1;
    end else begin
        exp_table_ce14 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce15 = 1'b1;
    end else begin
        exp_table_ce15 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce2 = 1'b1;
    end else begin
        exp_table_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce3 = 1'b1;
    end else begin
        exp_table_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce4 = 1'b1;
    end else begin
        exp_table_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce5 = 1'b1;
    end else begin
        exp_table_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce6 = 1'b1;
    end else begin
        exp_table_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce7 = 1'b1;
    end else begin
        exp_table_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce8 = 1'b1;
    end else begin
        exp_table_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table_ce9 = 1'b1;
    end else begin
        exp_table_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        invert_table_ce0 = 1'b1;
    end else begin
        invert_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln712_10_fu_1791_p2 = ($signed(exp_res_V_8_reg_2746) + $signed(exp_res_V_9_reg_2752));

assign add_ln712_11_fu_1771_p2 = ($signed(exp_res_V_10_reg_2710) + $signed(exp_res_V_11_reg_2716));

assign add_ln712_12_fu_1795_p2 = (add_ln712_11_reg_2782 + add_ln712_10_fu_1791_p2);

assign add_ln712_13_fu_1822_p2 = (add_ln712_12_reg_2831 + add_ln712_9_fu_1818_p2);

assign add_ln712_1_fu_1775_p2 = ($signed(exp_res_V_0_reg_2722) + $signed(exp_res_V_1_reg_2728));

assign add_ln712_2_fu_1804_p2 = (add_ln712_1_reg_2811 + add_ln712_fu_1800_p2);

assign add_ln712_3_fu_1809_p2 = ($signed(exp_res_V_4_reg_2799) + $signed(exp_res_V_5_reg_2805));

assign add_ln712_4_fu_1779_p2 = ($signed(exp_res_V_6_reg_2734) + $signed(exp_res_V_7_reg_2740));

assign add_ln712_5_fu_1813_p2 = (add_ln712_4_reg_2816 + add_ln712_3_fu_1809_p2);

assign add_ln712_6_fu_1827_p2 = (add_ln712_5_reg_2841 + add_ln712_2_reg_2836);

assign add_ln712_7_fu_1783_p2 = ($signed(exp_res_V_12_reg_2758) + $signed(exp_res_V_13_reg_2764));

assign add_ln712_8_fu_1787_p2 = ($signed(exp_res_V_14_reg_2770) + $signed(exp_res_V_15_reg_2776));

assign add_ln712_9_fu_1818_p2 = (add_ln712_8_reg_2826 + add_ln712_7_reg_2821);

assign add_ln712_fu_1800_p2 = ($signed(exp_res_V_3_reg_2793) + $signed(exp_res_V_2_reg_2787));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = {{mul_ln1168_fu_1856_p2[29:14]}};

assign ap_return_1 = {{mul_ln1168_1_fu_1875_p2[29:14]}};

assign ap_return_10 = {{mul_ln1168_10_fu_2046_p2[29:14]}};

assign ap_return_11 = {{mul_ln1168_11_fu_2065_p2[29:14]}};

assign ap_return_12 = {{mul_ln1168_12_fu_2084_p2[29:14]}};

assign ap_return_13 = {{mul_ln1168_13_fu_2103_p2[29:14]}};

assign ap_return_14 = {{mul_ln1168_14_fu_2122_p2[29:14]}};

assign ap_return_15 = {{mul_ln1168_15_fu_2141_p2[29:14]}};

assign ap_return_2 = {{mul_ln1168_2_fu_1894_p2[29:14]}};

assign ap_return_3 = {{mul_ln1168_3_fu_1913_p2[29:14]}};

assign ap_return_4 = {{mul_ln1168_4_fu_1932_p2[29:14]}};

assign ap_return_5 = {{mul_ln1168_5_fu_1951_p2[29:14]}};

assign ap_return_6 = {{mul_ln1168_6_fu_1970_p2[29:14]}};

assign ap_return_7 = {{mul_ln1168_7_fu_1989_p2[29:14]}};

assign ap_return_8 = {{mul_ln1168_8_fu_2008_p2[29:14]}};

assign ap_return_9 = {{mul_ln1168_9_fu_2027_p2[29:14]}};

assign exp_sum_V_fu_1831_p2 = (add_ln712_13_reg_2846 + add_ln712_6_fu_1827_p2);

assign exp_table_address0 = zext_ln255_5_fu_1767_p1;

assign exp_table_address1 = zext_ln255_4_fu_1763_p1;

assign exp_table_address10 = zext_ln255_7_fu_1727_p1;

assign exp_table_address11 = zext_ln255_6_fu_1723_p1;

assign exp_table_address12 = zext_ln255_1_fu_1719_p1;

assign exp_table_address13 = zext_ln255_fu_1715_p1;

assign exp_table_address14 = zext_ln255_11_fu_1606_p1;

assign exp_table_address15 = zext_ln255_10_fu_1576_p1;

assign exp_table_address2 = zext_ln255_3_fu_1759_p1;

assign exp_table_address3 = zext_ln255_2_fu_1755_p1;

assign exp_table_address4 = zext_ln255_15_fu_1751_p1;

assign exp_table_address5 = zext_ln255_14_fu_1747_p1;

assign exp_table_address6 = zext_ln255_13_fu_1743_p1;

assign exp_table_address7 = zext_ln255_12_fu_1739_p1;

assign exp_table_address8 = zext_ln255_9_fu_1735_p1;

assign exp_table_address9 = zext_ln255_8_fu_1731_p1;

assign icmp_ln1549_10_fu_416_p0 = p_read12;

assign icmp_ln1549_10_fu_416_p1 = p_read13;

assign icmp_ln1549_10_fu_416_p2 = (($signed(icmp_ln1549_10_fu_416_p0) < $signed(icmp_ln1549_10_fu_416_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_11_fu_422_p0 = p_read14;

assign icmp_ln1549_11_fu_422_p1 = p_read15;

assign icmp_ln1549_11_fu_422_p2 = (($signed(icmp_ln1549_11_fu_422_p0) < $signed(icmp_ln1549_11_fu_422_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_12_fu_528_p2 = (($signed(select_ln65_10_reg_2425) < $signed(select_ln65_11_reg_2431)) ? 1'b1 : 1'b0);

assign icmp_ln1549_13_fu_580_p2 = (($signed(select_ln65_9_reg_2469) < $signed(select_ln65_12_reg_2475)) ? 1'b1 : 1'b0);

assign icmp_ln1549_14_fu_606_p2 = (($signed(select_ln65_6_reg_2491) < $signed(select_ln65_13_reg_2497)) ? 1'b1 : 1'b0);

assign icmp_ln1549_1_fu_386_p0 = p_read2;

assign icmp_ln1549_1_fu_386_p1 = p_read3;

assign icmp_ln1549_1_fu_386_p2 = (($signed(icmp_ln1549_1_fu_386_p0) < $signed(icmp_ln1549_1_fu_386_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_2_fu_516_p2 = (($signed(select_ln65_reg_2389) < $signed(select_ln65_1_reg_2395)) ? 1'b1 : 1'b0);

assign icmp_ln1549_3_fu_392_p0 = p_read4;

assign icmp_ln1549_3_fu_392_p1 = p_read5;

assign icmp_ln1549_3_fu_392_p2 = (($signed(icmp_ln1549_3_fu_392_p0) < $signed(icmp_ln1549_3_fu_392_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_4_fu_398_p0 = p_read6;

assign icmp_ln1549_4_fu_398_p1 = p_read7;

assign icmp_ln1549_4_fu_398_p2 = (($signed(icmp_ln1549_4_fu_398_p0) < $signed(icmp_ln1549_4_fu_398_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_5_fu_520_p2 = (($signed(select_ln65_3_reg_2401) < $signed(select_ln65_4_reg_2407)) ? 1'b1 : 1'b0);

assign icmp_ln1549_6_fu_576_p2 = (($signed(select_ln65_2_reg_2457) < $signed(select_ln65_5_reg_2463)) ? 1'b1 : 1'b0);

assign icmp_ln1549_7_fu_404_p0 = p_read8;

assign icmp_ln1549_7_fu_404_p1 = p_read9;

assign icmp_ln1549_7_fu_404_p2 = (($signed(icmp_ln1549_7_fu_404_p0) < $signed(icmp_ln1549_7_fu_404_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_8_fu_410_p0 = p_read10;

assign icmp_ln1549_8_fu_410_p1 = p_read11;

assign icmp_ln1549_8_fu_410_p2 = (($signed(icmp_ln1549_8_fu_410_p0) < $signed(icmp_ln1549_8_fu_410_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_9_fu_524_p2 = (($signed(select_ln65_7_reg_2413) < $signed(select_ln65_8_reg_2419)) ? 1'b1 : 1'b0);

assign icmp_ln1549_fu_380_p0 = p_read;

assign icmp_ln1549_fu_380_p1 = p_read1;

assign icmp_ln1549_fu_380_p2 = (($signed(icmp_ln1549_fu_380_p0) < $signed(icmp_ln1549_fu_380_p1)) ? 1'b1 : 1'b0);

assign invert_table_address0 = zext_ln265_fu_1846_p1;

assign mul_ln1168_10_fu_2046_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_11_fu_2065_p1 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_12_fu_2084_p1 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_13_fu_2103_p1 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_14_fu_2122_p1 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_15_fu_2141_p1 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_1_fu_1875_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_2_fu_1894_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_3_fu_1913_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_4_fu_1932_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_5_fu_1951_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_6_fu_1970_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_7_fu_1989_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_8_fu_2008_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_9_fu_2027_p0 = sext_ln1171_fu_1850_p1;

assign mul_ln1168_fu_1856_p0 = sext_ln1171_fu_1850_p1;

assign overflow_10_fu_1100_p2 = (xor_ln794_10_fu_1095_p2 & p_Result_38_reg_2537);

assign overflow_11_fu_1114_p2 = (xor_ln794_11_fu_1109_p2 & p_Result_40_reg_2554);

assign overflow_12_fu_1153_p2 = (xor_ln794_12_fu_1147_p2 & p_Result_42_fu_1139_p3);

assign overflow_13_fu_1195_p2 = (xor_ln794_13_fu_1189_p2 & p_Result_44_fu_1181_p3);

assign overflow_14_fu_1237_p2 = (xor_ln794_14_fu_1231_p2 & p_Result_46_fu_1223_p3);

assign overflow_15_fu_1279_p2 = (xor_ln794_15_fu_1273_p2 & p_Result_48_fu_1265_p3);

assign overflow_1_fu_747_p2 = (xor_ln794_1_fu_741_p2 & p_Result_20_fu_733_p3);

assign overflow_2_fu_789_p2 = (xor_ln794_2_fu_783_p2 & p_Result_22_fu_775_p3);

assign overflow_3_fu_831_p2 = (xor_ln794_3_fu_825_p2 & p_Result_24_fu_817_p3);

assign overflow_4_fu_873_p2 = (xor_ln794_4_fu_867_p2 & p_Result_26_fu_859_p3);

assign overflow_5_fu_915_p2 = (xor_ln794_5_fu_909_p2 & p_Result_28_fu_901_p3);

assign overflow_6_fu_957_p2 = (xor_ln794_6_fu_951_p2 & p_Result_30_fu_943_p3);

assign overflow_7_fu_999_p2 = (xor_ln794_7_fu_993_p2 & p_Result_32_fu_985_p3);

assign overflow_8_fu_1041_p2 = (xor_ln794_8_fu_1035_p2 & p_Result_34_fu_1027_p3);

assign overflow_9_fu_1083_p2 = (xor_ln794_9_fu_1077_p2 & p_Result_36_fu_1069_p3);

assign overflow_fu_705_p2 = (xor_ln794_fu_699_p2 & p_Result_18_fu_691_p3);

assign p_Result_17_fu_683_p3 = ret_V_fu_678_p2[32'd16];

assign p_Result_18_fu_691_p3 = ret_V_fu_678_p2[32'd15];

assign p_Result_19_fu_725_p3 = ret_V_1_fu_720_p2[32'd16];

assign p_Result_20_fu_733_p3 = ret_V_1_fu_720_p2[32'd15];

assign p_Result_21_fu_767_p3 = ret_V_2_fu_762_p2[32'd16];

assign p_Result_22_fu_775_p3 = ret_V_2_fu_762_p2[32'd15];

assign p_Result_23_fu_809_p3 = ret_V_3_fu_804_p2[32'd16];

assign p_Result_24_fu_817_p3 = ret_V_3_fu_804_p2[32'd15];

assign p_Result_25_fu_851_p3 = ret_V_4_fu_846_p2[32'd16];

assign p_Result_26_fu_859_p3 = ret_V_4_fu_846_p2[32'd15];

assign p_Result_27_fu_893_p3 = ret_V_5_fu_888_p2[32'd16];

assign p_Result_28_fu_901_p3 = ret_V_5_fu_888_p2[32'd15];

assign p_Result_29_fu_935_p3 = ret_V_6_fu_930_p2[32'd16];

assign p_Result_30_fu_943_p3 = ret_V_6_fu_930_p2[32'd15];

assign p_Result_31_fu_977_p3 = ret_V_7_fu_972_p2[32'd16];

assign p_Result_32_fu_985_p3 = ret_V_7_fu_972_p2[32'd15];

assign p_Result_33_fu_1019_p3 = ret_V_8_fu_1014_p2[32'd16];

assign p_Result_34_fu_1027_p3 = ret_V_8_fu_1014_p2[32'd15];

assign p_Result_35_fu_1061_p3 = ret_V_9_fu_1056_p2[32'd16];

assign p_Result_36_fu_1069_p3 = ret_V_9_fu_1056_p2[32'd15];

assign p_Result_41_fu_1131_p3 = ret_V_12_fu_1126_p2[32'd16];

assign p_Result_42_fu_1139_p3 = ret_V_12_fu_1126_p2[32'd15];

assign p_Result_43_fu_1173_p3 = ret_V_13_fu_1168_p2[32'd16];

assign p_Result_44_fu_1181_p3 = ret_V_13_fu_1168_p2[32'd15];

assign p_Result_45_fu_1215_p3 = ret_V_14_fu_1210_p2[32'd16];

assign p_Result_46_fu_1223_p3 = ret_V_14_fu_1210_p2[32'd15];

assign p_Result_47_fu_1257_p3 = ret_V_15_fu_1252_p2[32'd16];

assign p_Result_48_fu_1265_p3 = ret_V_15_fu_1252_p2[32'd15];

assign ret_V_10_fu_628_p2 = ($signed(sext_ln1246_11_fu_625_p1) - $signed(sext_ln1246_1_fu_621_p1));

assign ret_V_11_fu_653_p2 = ($signed(sext_ln1246_12_fu_650_p1) - $signed(sext_ln1246_1_fu_621_p1));

assign ret_V_12_fu_1126_p2 = ($signed(sext_ln1246_13_fu_1123_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_13_fu_1168_p2 = ($signed(sext_ln1246_14_fu_1165_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_14_fu_1210_p2 = ($signed(sext_ln1246_15_fu_1207_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_15_fu_1252_p2 = ($signed(sext_ln1246_16_fu_1249_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_1_fu_720_p2 = ($signed(sext_ln1246_2_fu_717_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_2_fu_762_p2 = ($signed(sext_ln1246_3_fu_759_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_3_fu_804_p2 = ($signed(sext_ln1246_4_fu_801_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_4_fu_846_p2 = ($signed(sext_ln1246_5_fu_843_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_5_fu_888_p2 = ($signed(sext_ln1246_6_fu_885_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_6_fu_930_p2 = ($signed(sext_ln1246_7_fu_927_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_7_fu_972_p2 = ($signed(sext_ln1246_8_fu_969_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_8_fu_1014_p2 = ($signed(sext_ln1246_9_fu_1011_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_9_fu_1056_p2 = ($signed(sext_ln1246_10_fu_1053_p1) - $signed(sext_ln1246_1_reg_2508));

assign ret_V_fu_678_p2 = ($signed(sext_ln1246_fu_675_p1) - $signed(sext_ln1246_1_reg_2508));

assign select_ln384_10_fu_1551_p3 = ((overflow_10_fu_1100_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_11_fu_1581_p3 = ((overflow_11_fu_1114_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_12_fu_1611_p3 = ((overflow_12_fu_1153_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_13_fu_1637_p3 = ((overflow_13_fu_1195_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_14_fu_1663_p3 = ((overflow_14_fu_1237_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_15_fu_1689_p3 = ((overflow_15_fu_1279_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_1_fu_1317_p3 = ((overflow_1_fu_747_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_2_fu_1343_p3 = ((overflow_2_fu_789_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_3_fu_1369_p3 = ((overflow_3_fu_831_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_4_fu_1395_p3 = ((overflow_4_fu_873_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_5_fu_1421_p3 = ((overflow_5_fu_915_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_6_fu_1447_p3 = ((overflow_6_fu_957_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_7_fu_1473_p3 = ((overflow_7_fu_999_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_8_fu_1499_p3 = ((overflow_8_fu_1041_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_9_fu_1525_p3 = ((overflow_9_fu_1083_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_fu_1291_p3 = ((overflow_fu_705_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln65_10_fu_499_p3 = ((xor_ln1549_10_fu_494_p2[0:0] == 1'b1) ? p_read_4_reg_2271 : p_read_3_reg_2265);

assign select_ln65_11_fu_510_p3 = ((xor_ln1549_11_fu_505_p2[0:0] == 1'b1) ? p_read_2_reg_2259 : p_read_1_reg_2253);

assign select_ln65_12_fu_570_p3 = ((xor_ln1549_12_fu_565_p2[0:0] == 1'b1) ? select_ln65_10_reg_2425_pp0_iter2_reg : select_ln65_11_reg_2431_pp0_iter2_reg);

assign select_ln65_13_fu_600_p3 = ((xor_ln1549_13_fu_595_p2[0:0] == 1'b1) ? select_ln65_9_reg_2469_pp0_iter4_reg : select_ln65_12_reg_2475_pp0_iter4_reg);

assign select_ln65_1_fu_444_p3 = ((xor_ln1549_1_fu_439_p2[0:0] == 1'b1) ? p_read_14_reg_2331 : p_read_13_reg_2325);

assign select_ln65_2_fu_537_p3 = ((xor_ln1549_2_fu_532_p2[0:0] == 1'b1) ? select_ln65_reg_2389_pp0_iter2_reg : select_ln65_1_reg_2395_pp0_iter2_reg);

assign select_ln65_3_fu_455_p3 = ((xor_ln1549_3_fu_450_p2[0:0] == 1'b1) ? p_read_12_reg_2319 : p_read_11_reg_2313);

assign select_ln65_4_fu_466_p3 = ((xor_ln1549_4_fu_461_p2[0:0] == 1'b1) ? p_read_10_reg_2307 : p_read_9_reg_2301);

assign select_ln65_5_fu_548_p3 = ((xor_ln1549_5_fu_543_p2[0:0] == 1'b1) ? select_ln65_3_reg_2401_pp0_iter2_reg : select_ln65_4_reg_2407_pp0_iter2_reg);

assign select_ln65_6_fu_589_p3 = ((xor_ln1549_6_fu_584_p2[0:0] == 1'b1) ? select_ln65_2_reg_2457_pp0_iter4_reg : select_ln65_5_reg_2463_pp0_iter4_reg);

assign select_ln65_7_fu_477_p3 = ((xor_ln1549_7_fu_472_p2[0:0] == 1'b1) ? p_read_8_reg_2295 : p_read_7_reg_2289);

assign select_ln65_8_fu_488_p3 = ((xor_ln1549_8_fu_483_p2[0:0] == 1'b1) ? p_read_6_reg_2283 : p_read_5_reg_2277);

assign select_ln65_9_fu_559_p3 = ((xor_ln1549_9_fu_554_p2[0:0] == 1'b1) ? select_ln65_7_reg_2413_pp0_iter2_reg : select_ln65_8_reg_2419_pp0_iter2_reg);

assign select_ln65_fu_433_p3 = ((xor_ln1549_fu_428_p2[0:0] == 1'b1) ? p_read16_reg_2343 : p_read_15_reg_2337);

assign sext_ln1171_fu_1850_p1 = $signed(inv_exp_sum_V_reg_2861);

assign sext_ln1246_10_fu_1053_p1 = p_read_7_reg_2289_pp0_iter7_reg;

assign sext_ln1246_11_fu_625_p1 = p_read_6_reg_2283_pp0_iter6_reg;

assign sext_ln1246_12_fu_650_p1 = p_read_5_reg_2277_pp0_iter6_reg;

assign sext_ln1246_13_fu_1123_p1 = p_read_4_reg_2271_pp0_iter7_reg;

assign sext_ln1246_14_fu_1165_p1 = p_read_3_reg_2265_pp0_iter7_reg;

assign sext_ln1246_15_fu_1207_p1 = p_read_2_reg_2259_pp0_iter7_reg;

assign sext_ln1246_16_fu_1249_p1 = p_read_1_reg_2253_pp0_iter7_reg;

assign sext_ln1246_1_fu_621_p1 = $signed(x_max_V_fu_615_p3);

assign sext_ln1246_2_fu_717_p1 = p_read_15_reg_2337_pp0_iter7_reg;

assign sext_ln1246_3_fu_759_p1 = p_read_14_reg_2331_pp0_iter7_reg;

assign sext_ln1246_4_fu_801_p1 = p_read_13_reg_2325_pp0_iter7_reg;

assign sext_ln1246_5_fu_843_p1 = p_read_12_reg_2319_pp0_iter7_reg;

assign sext_ln1246_6_fu_885_p1 = p_read_11_reg_2313_pp0_iter7_reg;

assign sext_ln1246_7_fu_927_p1 = p_read_10_reg_2307_pp0_iter7_reg;

assign sext_ln1246_8_fu_969_p1 = p_read_9_reg_2301_pp0_iter7_reg;

assign sext_ln1246_9_fu_1011_p1 = p_read_8_reg_2295_pp0_iter7_reg;

assign sext_ln1246_fu_675_p1 = p_read16_reg_2343_pp0_iter7_reg;

assign tmp_10_fu_1559_p4 = {{ret_V_10_reg_2526[15:6]}};

assign tmp_11_fu_1589_p4 = {{ret_V_11_reg_2543[15:6]}};

assign tmp_12_fu_1619_p4 = {{ret_V_12_fu_1126_p2[15:6]}};

assign tmp_13_fu_1645_p4 = {{ret_V_13_fu_1168_p2[15:6]}};

assign tmp_14_fu_1671_p4 = {{ret_V_14_fu_1210_p2[15:6]}};

assign tmp_15_fu_1697_p4 = {{ret_V_15_fu_1252_p2[15:6]}};

assign tmp_1_fu_1533_p4 = {{ret_V_9_fu_1056_p2[15:6]}};

assign tmp_2_fu_1299_p4 = {{ret_V_fu_678_p2[15:6]}};

assign tmp_3_fu_1325_p4 = {{ret_V_1_fu_720_p2[15:6]}};

assign tmp_4_fu_1351_p4 = {{ret_V_2_fu_762_p2[15:6]}};

assign tmp_5_fu_1377_p4 = {{ret_V_3_fu_804_p2[15:6]}};

assign tmp_6_fu_1403_p4 = {{ret_V_4_fu_846_p2[15:6]}};

assign tmp_7_fu_1429_p4 = {{ret_V_5_fu_888_p2[15:6]}};

assign tmp_8_fu_1455_p4 = {{ret_V_6_fu_930_p2[15:6]}};

assign tmp_9_fu_1481_p4 = {{ret_V_7_fu_972_p2[15:6]}};

assign tmp_s_fu_1507_p4 = {{ret_V_8_fu_1014_p2[15:6]}};

assign x_max_V_fu_615_p3 = ((xor_ln1549_14_fu_610_p2[0:0] == 1'b1) ? select_ln65_6_reg_2491_pp0_iter6_reg : select_ln65_13_reg_2497_pp0_iter6_reg);

assign xor_ln1549_10_fu_494_p2 = (icmp_ln1549_10_reg_2379 ^ 1'd1);

assign xor_ln1549_11_fu_505_p2 = (icmp_ln1549_11_reg_2384 ^ 1'd1);

assign xor_ln1549_12_fu_565_p2 = (icmp_ln1549_12_reg_2452 ^ 1'd1);

assign xor_ln1549_13_fu_595_p2 = (icmp_ln1549_13_reg_2486 ^ 1'd1);

assign xor_ln1549_14_fu_610_p2 = (icmp_ln1549_14_reg_2503 ^ 1'd1);

assign xor_ln1549_1_fu_439_p2 = (icmp_ln1549_1_reg_2354 ^ 1'd1);

assign xor_ln1549_2_fu_532_p2 = (icmp_ln1549_2_reg_2437 ^ 1'd1);

assign xor_ln1549_3_fu_450_p2 = (icmp_ln1549_3_reg_2359 ^ 1'd1);

assign xor_ln1549_4_fu_461_p2 = (icmp_ln1549_4_reg_2364 ^ 1'd1);

assign xor_ln1549_5_fu_543_p2 = (icmp_ln1549_5_reg_2442 ^ 1'd1);

assign xor_ln1549_6_fu_584_p2 = (icmp_ln1549_6_reg_2481 ^ 1'd1);

assign xor_ln1549_7_fu_472_p2 = (icmp_ln1549_7_reg_2369 ^ 1'd1);

assign xor_ln1549_8_fu_483_p2 = (icmp_ln1549_8_reg_2374 ^ 1'd1);

assign xor_ln1549_9_fu_554_p2 = (icmp_ln1549_9_reg_2447 ^ 1'd1);

assign xor_ln1549_fu_428_p2 = (icmp_ln1549_reg_2349 ^ 1'd1);

assign xor_ln340_10_fu_1105_p2 = (p_Result_38_reg_2537 ^ p_Result_37_reg_2531);

assign xor_ln340_11_fu_1119_p2 = (p_Result_40_reg_2554 ^ p_Result_39_reg_2548);

assign xor_ln340_12_fu_1159_p2 = (p_Result_42_fu_1139_p3 ^ p_Result_41_fu_1131_p3);

assign xor_ln340_13_fu_1201_p2 = (p_Result_44_fu_1181_p3 ^ p_Result_43_fu_1173_p3);

assign xor_ln340_14_fu_1243_p2 = (p_Result_46_fu_1223_p3 ^ p_Result_45_fu_1215_p3);

assign xor_ln340_15_fu_1285_p2 = (p_Result_48_fu_1265_p3 ^ p_Result_47_fu_1257_p3);

assign xor_ln340_1_fu_753_p2 = (p_Result_20_fu_733_p3 ^ p_Result_19_fu_725_p3);

assign xor_ln340_2_fu_795_p2 = (p_Result_22_fu_775_p3 ^ p_Result_21_fu_767_p3);

assign xor_ln340_3_fu_837_p2 = (p_Result_24_fu_817_p3 ^ p_Result_23_fu_809_p3);

assign xor_ln340_4_fu_879_p2 = (p_Result_26_fu_859_p3 ^ p_Result_25_fu_851_p3);

assign xor_ln340_5_fu_921_p2 = (p_Result_28_fu_901_p3 ^ p_Result_27_fu_893_p3);

assign xor_ln340_6_fu_963_p2 = (p_Result_30_fu_943_p3 ^ p_Result_29_fu_935_p3);

assign xor_ln340_7_fu_1005_p2 = (p_Result_32_fu_985_p3 ^ p_Result_31_fu_977_p3);

assign xor_ln340_8_fu_1047_p2 = (p_Result_34_fu_1027_p3 ^ p_Result_33_fu_1019_p3);

assign xor_ln340_9_fu_1089_p2 = (p_Result_36_fu_1069_p3 ^ p_Result_35_fu_1061_p3);

assign xor_ln340_fu_711_p2 = (p_Result_18_fu_691_p3 ^ p_Result_17_fu_683_p3);

assign xor_ln794_10_fu_1095_p2 = (p_Result_37_reg_2531 ^ 1'd1);

assign xor_ln794_11_fu_1109_p2 = (p_Result_39_reg_2548 ^ 1'd1);

assign xor_ln794_12_fu_1147_p2 = (p_Result_41_fu_1131_p3 ^ 1'd1);

assign xor_ln794_13_fu_1189_p2 = (p_Result_43_fu_1173_p3 ^ 1'd1);

assign xor_ln794_14_fu_1231_p2 = (p_Result_45_fu_1215_p3 ^ 1'd1);

assign xor_ln794_15_fu_1273_p2 = (p_Result_47_fu_1257_p3 ^ 1'd1);

assign xor_ln794_1_fu_741_p2 = (p_Result_19_fu_725_p3 ^ 1'd1);

assign xor_ln794_2_fu_783_p2 = (p_Result_21_fu_767_p3 ^ 1'd1);

assign xor_ln794_3_fu_825_p2 = (p_Result_23_fu_809_p3 ^ 1'd1);

assign xor_ln794_4_fu_867_p2 = (p_Result_25_fu_851_p3 ^ 1'd1);

assign xor_ln794_5_fu_909_p2 = (p_Result_27_fu_893_p3 ^ 1'd1);

assign xor_ln794_6_fu_951_p2 = (p_Result_29_fu_935_p3 ^ 1'd1);

assign xor_ln794_7_fu_993_p2 = (p_Result_31_fu_977_p3 ^ 1'd1);

assign xor_ln794_8_fu_1035_p2 = (p_Result_33_fu_1019_p3 ^ 1'd1);

assign xor_ln794_9_fu_1077_p2 = (p_Result_35_fu_1061_p3 ^ 1'd1);

assign xor_ln794_fu_699_p2 = (p_Result_17_fu_683_p3 ^ 1'd1);

assign y_10_fu_1568_p3 = ((xor_ln340_10_fu_1105_p2[0:0] == 1'b1) ? select_ln384_10_fu_1551_p3 : tmp_10_fu_1559_p4);

assign y_11_fu_1598_p3 = ((xor_ln340_11_fu_1119_p2[0:0] == 1'b1) ? select_ln384_11_fu_1581_p3 : tmp_11_fu_1589_p4);

assign y_12_fu_1629_p3 = ((xor_ln340_12_fu_1159_p2[0:0] == 1'b1) ? select_ln384_12_fu_1611_p3 : tmp_12_fu_1619_p4);

assign y_13_fu_1655_p3 = ((xor_ln340_13_fu_1201_p2[0:0] == 1'b1) ? select_ln384_13_fu_1637_p3 : tmp_13_fu_1645_p4);

assign y_14_fu_1681_p3 = ((xor_ln340_14_fu_1243_p2[0:0] == 1'b1) ? select_ln384_14_fu_1663_p3 : tmp_14_fu_1671_p4);

assign y_15_fu_1707_p3 = ((xor_ln340_15_fu_1285_p2[0:0] == 1'b1) ? select_ln384_15_fu_1689_p3 : tmp_15_fu_1697_p4);

assign y_1_fu_1335_p3 = ((xor_ln340_1_fu_753_p2[0:0] == 1'b1) ? select_ln384_1_fu_1317_p3 : tmp_3_fu_1325_p4);

assign y_2_fu_1361_p3 = ((xor_ln340_2_fu_795_p2[0:0] == 1'b1) ? select_ln384_2_fu_1343_p3 : tmp_4_fu_1351_p4);

assign y_3_fu_1387_p3 = ((xor_ln340_3_fu_837_p2[0:0] == 1'b1) ? select_ln384_3_fu_1369_p3 : tmp_5_fu_1377_p4);

assign y_4_fu_1413_p3 = ((xor_ln340_4_fu_879_p2[0:0] == 1'b1) ? select_ln384_4_fu_1395_p3 : tmp_6_fu_1403_p4);

assign y_5_fu_1439_p3 = ((xor_ln340_5_fu_921_p2[0:0] == 1'b1) ? select_ln384_5_fu_1421_p3 : tmp_7_fu_1429_p4);

assign y_6_fu_1465_p3 = ((xor_ln340_6_fu_963_p2[0:0] == 1'b1) ? select_ln384_6_fu_1447_p3 : tmp_8_fu_1455_p4);

assign y_7_fu_1491_p3 = ((xor_ln340_7_fu_1005_p2[0:0] == 1'b1) ? select_ln384_7_fu_1473_p3 : tmp_9_fu_1481_p4);

assign y_8_fu_1517_p3 = ((xor_ln340_8_fu_1047_p2[0:0] == 1'b1) ? select_ln384_8_fu_1499_p3 : tmp_s_fu_1507_p4);

assign y_9_fu_1543_p3 = ((xor_ln340_9_fu_1089_p2[0:0] == 1'b1) ? select_ln384_9_fu_1525_p3 : tmp_1_fu_1533_p4);

assign y_fu_1309_p3 = ((xor_ln340_fu_711_p2[0:0] == 1'b1) ? select_ln384_fu_1291_p3 : tmp_2_fu_1299_p4);

assign zext_ln255_10_fu_1576_p1 = y_10_fu_1568_p3;

assign zext_ln255_11_fu_1606_p1 = y_11_fu_1598_p3;

assign zext_ln255_12_fu_1739_p1 = y_12_reg_2620;

assign zext_ln255_13_fu_1743_p1 = y_13_reg_2625;

assign zext_ln255_14_fu_1747_p1 = y_14_reg_2630;

assign zext_ln255_15_fu_1751_p1 = y_15_reg_2635;

assign zext_ln255_1_fu_1719_p1 = y_1_reg_2565;

assign zext_ln255_2_fu_1755_p1 = y_2_reg_2570_pp0_iter9_reg;

assign zext_ln255_3_fu_1759_p1 = y_3_reg_2575_pp0_iter9_reg;

assign zext_ln255_4_fu_1763_p1 = y_4_reg_2580_pp0_iter9_reg;

assign zext_ln255_5_fu_1767_p1 = y_5_reg_2585_pp0_iter9_reg;

assign zext_ln255_6_fu_1723_p1 = y_6_reg_2590;

assign zext_ln255_7_fu_1727_p1 = y_7_reg_2595;

assign zext_ln255_8_fu_1731_p1 = y_8_reg_2600;

assign zext_ln255_9_fu_1735_p1 = y_9_reg_2605;

assign zext_ln255_fu_1715_p1 = y_reg_2560;

assign zext_ln265_fu_1846_p1 = y_16_reg_2851;

endmodule //myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s
