Verilog code for a 32-bit pipelined MIPS processor
Datapath diagram with control signals is included in PDF format
Combination of gate-level, dataflow and behavioural modelling
Features:
* Instruction Memory for 32 32-bit instructions
* 32 32-bit Data Memory locations
