[connectivity]
sp=cp_1_opt_d_accel_1.cp_1_update_0_sm100_0151_write_pipe0:DDR[0]
sp=cp_1_opt_d_accel_1.raw_update_0_sm90_0137_read_pipe0:DDR[1]
