Fitter report for NIOS_SDRAM
Sat Feb 10 10:17:04 2018
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Output Pin Default Load For Reported TCO
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|ALTSYNCRAM
 30. |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated|ALTSYNCRAM
 31. |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated|ALTSYNCRAM
 32. |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated|ALTSYNCRAM
 33. Interconnect Usage Summary
 34. LAB Logic Elements
 35. LAB-wide Signals
 36. LAB Signals Sourced
 37. LAB Signals Sourced Out
 38. LAB Distinct Inputs
 39. I/O Rules Summary
 40. I/O Rules Details
 41. I/O Rules Matrix
 42. Fitter Device Options
 43. Operating Settings and Conditions
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Sat Feb 10 10:17:03 2018     ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; NIOS_SDRAM                                ;
; Top-level Entity Name              ; NIOS_SDRAM                                ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE22F17C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 2,441 / 22,320 ( 11 % )                   ;
;     Total combinational functions  ; 2,253 / 22,320 ( 10 % )                   ;
;     Dedicated logic registers      ; 1,208 / 22,320 ( 5 % )                    ;
; Total registers                    ; 1310                                      ;
; Total pins                         ; 78 / 154 ( 51 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 19,456 / 608,256 ( 3 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                           ;
; Total PLLs                         ; 1 / 4 ( 25 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C8        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Enable Beneficial Skew Optimization                                        ; Off                 ; On                                    ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                  ; On                                    ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                 ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  25.0%      ;
+----------------------------+-------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; LED_D8      ; Missing drive strength ;
; cfi_rd      ; Missing drive strength ;
; cfi_cs      ; Missing drive strength ;
; cfi_wr      ; Missing drive strength ;
; EPCS_SDO    ; Missing drive strength ;
; EPCS_CS     ; Missing drive strength ;
; EPCS_DCLK   ; Missing drive strength ;
; cfi_add[21] ; Missing drive strength ;
; cfi_add[20] ; Missing drive strength ;
; cfi_add[19] ; Missing drive strength ;
; cfi_add[18] ; Missing drive strength ;
; cfi_add[17] ; Missing drive strength ;
; cfi_add[16] ; Missing drive strength ;
; cfi_add[15] ; Missing drive strength ;
; cfi_add[14] ; Missing drive strength ;
; cfi_add[13] ; Missing drive strength ;
; cfi_add[12] ; Missing drive strength ;
; cfi_add[11] ; Missing drive strength ;
; cfi_add[10] ; Missing drive strength ;
; cfi_add[9]  ; Missing drive strength ;
; cfi_add[8]  ; Missing drive strength ;
; cfi_add[7]  ; Missing drive strength ;
; cfi_add[6]  ; Missing drive strength ;
; cfi_add[5]  ; Missing drive strength ;
; cfi_add[4]  ; Missing drive strength ;
; cfi_add[3]  ; Missing drive strength ;
; cfi_add[2]  ; Missing drive strength ;
; cfi_add[1]  ; Missing drive strength ;
; cfi_add[0]  ; Missing drive strength ;
; cfi_data[7] ; Missing drive strength ;
; cfi_data[6] ; Missing drive strength ;
; cfi_data[5] ; Missing drive strength ;
; cfi_data[4] ; Missing drive strength ;
; cfi_data[3] ; Missing drive strength ;
; cfi_data[2] ; Missing drive strength ;
; cfi_data[1] ; Missing drive strength ;
; cfi_data[0] ; Missing drive strength ;
; SDR_DA[15]  ; Missing drive strength ;
; SDR_DA[14]  ; Missing drive strength ;
; SDR_DA[13]  ; Missing drive strength ;
; SDR_DA[12]  ; Missing drive strength ;
; SDR_DA[11]  ; Missing drive strength ;
; SDR_DA[10]  ; Missing drive strength ;
; SDR_DA[9]   ; Missing drive strength ;
; SDR_DA[8]   ; Missing drive strength ;
; SDR_DA[7]   ; Missing drive strength ;
; SDR_DA[6]   ; Missing drive strength ;
; SDR_DA[5]   ; Missing drive strength ;
; SDR_DA[4]   ; Missing drive strength ;
; SDR_DA[3]   ; Missing drive strength ;
; SDR_DA[2]   ; Missing drive strength ;
; SDR_DA[1]   ; Missing drive strength ;
; SDR_DA[0]   ; Missing drive strength ;
; SDR_WE      ; Missing drive strength ;
; SDR_RAS     ; Missing drive strength ;
; SDR_CKE     ; Missing drive strength ;
; SDR_CAS     ; Missing drive strength ;
; SDR_CLK     ; Missing drive strength ;
; SDR_CS      ; Missing drive strength ;
; SDR_AD[12]  ; Missing drive strength ;
; SDR_AD[11]  ; Missing drive strength ;
; SDR_AD[10]  ; Missing drive strength ;
; SDR_AD[9]   ; Missing drive strength ;
; SDR_AD[8]   ; Missing drive strength ;
; SDR_AD[7]   ; Missing drive strength ;
; SDR_AD[6]   ; Missing drive strength ;
; SDR_AD[5]   ; Missing drive strength ;
; SDR_AD[4]   ; Missing drive strength ;
; SDR_AD[3]   ; Missing drive strength ;
; SDR_AD[2]   ; Missing drive strength ;
; SDR_AD[1]   ; Missing drive strength ;
; SDR_AD[0]   ; Missing drive strength ;
; SDR_BA[1]   ; Missing drive strength ;
; SDR_BA[0]   ; Missing drive strength ;
; SDR_DQM[1]  ; Missing drive strength ;
; SDR_DQM[0]  ; Missing drive strength ;
+-------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                  ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[0]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[0]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[1]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[1]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[2]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[2]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[3]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[3]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[4]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[4]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[5]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[5]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[6]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[6]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[7]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[7]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[8]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[8]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[9]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[9]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[10]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[10]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[11]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[11]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[12]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_AD[12]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_bank[0]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_BA[0]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_bank[1]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_BA[1]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[0]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[0]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_WE~output                                                                                                                                                                                         ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[0]                                                                                                         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[1]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[1]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[1]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_CAS~output                                                                                                                                                                                        ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[1]                                                                                                         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[2]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                            ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[2]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_RAS~output                                                                                                                                                                                        ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[2]                                                                                                         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[3]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_CS~output                                                                                                                                                                                         ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_cmd[3]                                                                                                         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[0]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[0]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[0]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[0]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[1]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[1]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[1]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[1]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[2]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[2]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[2]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[2]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[3]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[3]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[3]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[3]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[4]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[4]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[4]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[4]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[5]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[5]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[5]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[5]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[6]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[6]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[6]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[6]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[7]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[7]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[7]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[7]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[8]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[8]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[8]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[8]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[9]                                                                                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[9]~_Duplicate_1                                                                                                                                           ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[9]                                                                                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[9]~output                                                                                                                                                                                      ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[10]                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[10]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[10]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[10]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[11]                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[11]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[11]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[11]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[12]                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[12]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[12]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[12]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[13]                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[13]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[13]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[13]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[14]                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[14]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[14]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[14]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[15]                                                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[15]~_Duplicate_1                                                                                                                                          ; Q                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[15]                                                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DA[15]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_dqm[0]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQM[0]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_dqm[1]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDR_DQM[1]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[0]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[0]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[1]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[1]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[2]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[2]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[3]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[3]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[4]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[4]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[5]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[5]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[6]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[6]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[7]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[7]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[8]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[8]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[9]                                                                                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[9]~input                                                                                                                                                                                       ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[10]                                                                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[10]~input                                                                                                                                                                                      ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[11]                                                                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[11]~input                                                                                                                                                                                      ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[12]                                                                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[12]~input                                                                                                                                                                                      ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[13]                                                                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[13]~input                                                                                                                                                                                      ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[14]                                                                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[14]~input                                                                                                                                                                                      ; O                ;                       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[15]                                                                                                      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDR_DA[15]~input                                                                                                                                                                                      ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[0]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[0]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[1]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[1]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[2]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[2]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[3]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[3]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[4]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[4]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[5]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[5]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[6]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[6]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[7]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[7]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[8]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[8]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[9]                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[9]~output                                                                                                                                                                                     ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[10]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[10]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[11]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[11]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[12]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[12]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[13]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[13]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[14]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[14]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[15]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[15]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[16]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[16]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[17]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[17]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[18]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[18]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[19]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[19]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[20]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[20]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|address_to_the_cfi_flash_0[21]                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_add[21]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                      ; Q                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cfi_data[0]~output                                                                                                                                                                                    ; OE               ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                      ; Q                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cfi_data[1]~output                                                                                                                                                                                    ; OE               ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                      ; Q                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cfi_data[2]~output                                                                                                                                                                                    ; OE               ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                      ; Q                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cfi_data[3]~output                                                                                                                                                                                    ; OE               ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                      ; Q                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cfi_data[4]~output                                                                                                                                                                                    ; OE               ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                      ; Q                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cfi_data[5]~output                                                                                                                                                                                    ; OE               ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                      ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                      ; Q                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cfi_data[6]~output                                                                                                                                                                                    ; OE               ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                      ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; cfi_data[7]~output                                                                                                                                                                                    ; OE               ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                      ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash_0[0]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_data[0]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash_0[1]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_data[1]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash_0[2]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_data[2]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash_0[3]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_data[3]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash_0[4]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_data[4]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash_0[5]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_data[5]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash_0[6]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_data[6]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_outgoing_data_to_and_from_the_cfi_flash_0[7]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_data[7]~output                                                                                                                                                                                    ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[0] ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; cfi_data[0]~input                                                                                                                                                                                     ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[1] ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; cfi_data[1]~input                                                                                                                                                                                     ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[2] ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; cfi_data[2]~input                                                                                                                                                                                     ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[3] ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; cfi_data[3]~input                                                                                                                                                                                     ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[4] ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; cfi_data[4]~input                                                                                                                                                                                     ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[5] ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; cfi_data[5]~input                                                                                                                                                                                     ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[6] ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; cfi_data[6]~input                                                                                                                                                                                     ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[7] ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; cfi_data[7]~input                                                                                                                                                                                     ; O                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|read_n_to_the_cfi_flash_0                             ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_rd~output                                                                                                                                                                                         ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|read_n_to_the_cfi_flash_0                             ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|select_n_to_the_cfi_flash_0                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_cs~output                                                                                                                                                                                         ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|select_n_to_the_cfi_flash_0                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|write_n_to_the_cfi_flash_0                            ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; cfi_wr~output                                                                                                                                                                                         ; I                ;                       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|write_n_to_the_cfi_flash_0                            ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3905 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3905 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3704    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 198     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/E22_BGA_SDRAM_test/NIOS_SDRAM.pin.


+------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                  ;
+---------------------------------------------+--------------------------------------------------+
; Resource                                    ; Usage                                            ;
+---------------------------------------------+--------------------------------------------------+
; Total logic elements                        ; 2,441 / 22,320 ( 11 % )                          ;
;     -- Combinational with no register       ; 1233                                             ;
;     -- Register only                        ; 188                                              ;
;     -- Combinational with a register        ; 1020                                             ;
;                                             ;                                                  ;
; Logic element usage by number of LUT inputs ;                                                  ;
;     -- 4 input functions                    ; 1176                                             ;
;     -- 3 input functions                    ; 813                                              ;
;     -- <=2 input functions                  ; 264                                              ;
;     -- Register only                        ; 188                                              ;
;                                             ;                                                  ;
; Logic elements by mode                      ;                                                  ;
;     -- normal mode                          ; 2079                                             ;
;     -- arithmetic mode                      ; 174                                              ;
;                                             ;                                                  ;
; Total registers*                            ; 1,310 / 23,018 ( 6 % )                           ;
;     -- Dedicated logic registers            ; 1,208 / 22,320 ( 5 % )                           ;
;     -- I/O registers                        ; 102 / 698 ( 15 % )                               ;
;                                             ;                                                  ;
; Total LABs:  partially or completely used   ; 190 / 1,395 ( 14 % )                             ;
; User inserted logic elements                ; 0                                                ;
; Virtual pins                                ; 0                                                ;
; I/O pins                                    ; 78 / 154 ( 51 % )                                ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )                                   ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                   ;
; Global signals                              ; 5                                                ;
; M9Ks                                        ; 7 / 66 ( 11 % )                                  ;
; Total block memory bits                     ; 19,456 / 608,256 ( 3 % )                         ;
; Total block memory implementation bits      ; 64,512 / 608,256 ( 11 % )                        ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )                                  ;
; PLLs                                        ; 1 / 4 ( 25 % )                                   ;
; Global clocks                               ; 5 / 20 ( 25 % )                                  ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                  ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                    ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                    ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                    ;
; Average interconnect usage (total/H/V)      ; 5% / 5% / 5%                                     ;
; Peak interconnect usage (total/H/V)         ; 29% / 27% / 31%                                  ;
; Maximum fan-out node                        ; pll1:inst1|altpll:altpll_component|_clk1~clkctrl ;
; Maximum fan-out                             ; 1160                                             ;
; Highest non-global fan-out signal           ; sld_hub:auto_hub|clr_reg                         ;
; Highest non-global fan-out                  ; 68                                               ;
; Total fan-out                               ; 12998                                            ;
; Average fan-out                             ; 3.32                                             ;
+---------------------------------------------+--------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 2311 / 22320 ( 10 % ) ; 130 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 1179                  ; 54                    ; 0                              ;
;     -- Register only                         ; 180                   ; 8                     ; 0                              ;
;     -- Combinational with a register         ; 952                   ; 68                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 1125                  ; 51                    ; 0                              ;
;     -- 3 input functions                     ; 767                   ; 46                    ; 0                              ;
;     -- <=2 input functions                   ; 239                   ; 25                    ; 0                              ;
;     -- Register only                         ; 180                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 1961                  ; 118                   ; 0                              ;
;     -- arithmetic mode                       ; 170                   ; 4                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 1234                  ; 76                    ; 0                              ;
;     -- Dedicated logic registers             ; 1132 / 22320 ( 5 % )  ; 76 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 204                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 179 / 1395 ( 12 % )   ; 13 / 1395 ( < 1 % )   ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 78                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 19456                 ; 0                     ; 0                              ;
; Total RAM block bits                         ; 64512                 ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 7 / 66 ( 10 % )       ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 70 / 220 ( 31 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 8 / 220 ( 3 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 1477                  ; 117                   ; 1                              ;
;     -- Registered Input Connections          ; 1277                  ; 84                    ; 0                              ;
;     -- Output Connections                    ; 259                   ; 175                   ; 1161                           ;
;     -- Registered Output Connections         ; 4                     ; 174                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 12477                 ; 831                   ; 1165                           ;
;     -- Registered Connections                ; 5635                  ; 597                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 284                   ; 290                   ; 1162                           ;
;     -- sld_hub:auto_hub                      ; 290                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1162                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 42                    ; 22                    ; 1                              ;
;     -- Output Ports                          ; 36                    ; 39                    ; 2                              ;
;     -- Bidir Ports                           ; 47                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 29                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 9                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 25                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK_50M    ; E1    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; EPCS_DATA0 ; H2    ; 1        ; 0            ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; EPCS_CS     ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; EPCS_DCLK   ; H1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; EPCS_SDO    ; C1    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; LED_D8      ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; cfi_add[0]  ; C16   ; 6        ; 53           ; 30           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[10] ; J16   ; 5        ; 53           ; 14           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[11] ; D1    ; 1        ; 0            ; 25           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[12] ; N9    ; 4        ; 29           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[13] ; J2    ; 2        ; 0            ; 15           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[14] ; R13   ; 4        ; 40           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[15] ; T13   ; 4        ; 40           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[16] ; P9    ; 4        ; 38           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[17] ; F1    ; 1        ; 0            ; 23           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[18] ; R12   ; 4        ; 36           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[19] ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[1]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[20] ; F15   ; 6        ; 53           ; 22           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[21] ; G2    ; 1        ; 0            ; 23           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[2]  ; T11   ; 4        ; 36           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[3]  ; P11   ; 4        ; 38           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[4]  ; J13   ; 5        ; 53           ; 16           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[5]  ; J14   ; 5        ; 53           ; 15           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[6]  ; F16   ; 6        ; 53           ; 21           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[7]  ; F9    ; 7        ; 34           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[8]  ; B16   ; 6        ; 53           ; 22           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_add[9]  ; K15   ; 5        ; 53           ; 13           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_cs      ; F13   ; 6        ; 53           ; 21           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_rd      ; G1    ; 1        ; 0            ; 23           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; cfi_wr      ; T12   ; 4        ; 36           ; 0            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                             ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+
; SDR_AD[0]   ; B10   ; 7        ; 34           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[10]  ; A10   ; 7        ; 34           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[11]  ; C8    ; 8        ; 23           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[12]  ; C6    ; 8        ; 18           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[1]   ; A11   ; 7        ; 40           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[2]   ; B11   ; 7        ; 40           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[3]   ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[4]   ; D14   ; 7        ; 51           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[5]   ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[6]   ; D11   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[7]   ; C14   ; 7        ; 51           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[8]   ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_AD[9]   ; C9    ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_BA[0]   ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_BA[1]   ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_CAS     ; A7    ; 8        ; 20           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; yes           ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_CKE     ; A15   ; 7        ; 38           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_CLK     ; B14   ; 7        ; 45           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_CS      ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; yes           ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_DA[0]   ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[10]  ; A13   ; 7        ; 49           ; 34           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[11]  ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[12]  ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[13]  ; D5    ; 8        ; 5            ; 34           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[14]  ; C3    ; 8        ; 1            ; 34           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[15]  ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[1]   ; B3    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[2]   ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[3]   ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[4]   ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[5]   ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[6]   ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[7]   ; B6    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[8]   ; A14   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DA[9]   ; B13   ; 7        ; 49           ; 34           ; 7            ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe (inverted)                                                                               ; -                   ;
; SDR_DQM[0]  ; A6    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_DQM[1]  ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_RAS     ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; yes           ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; SDR_WE      ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; yes           ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; -                                                                                                                                ; -                   ;
; cfi_data[0] ; T10   ; 4        ; 34           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle              ; -                   ;
; cfi_data[1] ; R10   ; 4        ; 34           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_1 ; -                   ;
; cfi_data[2] ; D16   ; 6        ; 53           ; 25           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_2 ; -                   ;
; cfi_data[3] ; R11   ; 4        ; 34           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_3 ; -                   ;
; cfi_data[4] ; F14   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_4 ; -                   ;
; cfi_data[5] ; G15   ; 6        ; 53           ; 20           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_5 ; -                   ;
; cfi_data[6] ; G16   ; 6        ; 53           ; 20           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_6 ; -                   ;
; cfi_data[7] ; D15   ; 6        ; 53           ; 26           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_7 ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; Use as regular IO      ; EPCS_SDO            ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; Use as regular IO      ; EPCS_CS             ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; Use as regular IO      ; EPCS_DCLK           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; Use as regular IO      ; EPCS_DATA0          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO      ; cfi_add[10]         ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO      ; cfi_data[6]         ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO      ; cfi_data[5]         ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin ; cfi_add[6]          ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO      ; cfi_add[20]         ; Dual Purpose Pin          ;
; D16      ; DIFFIO_R4p, CLKUSR                       ; -                      ; cfi_data[2]         ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO      ; cfi_data[7]         ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO      ; cfi_add[0]          ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO      ; SDR_AD[2]           ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO      ; SDR_CKE             ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO      ; cfi_add[7]          ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO      ; SDR_AD[10]          ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO      ; SDR_AD[0]           ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO      ; SDR_AD[9]           ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO      ; SDR_BA[1]           ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; SDR_BA[0]           ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; SDR_AD[11]          ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO      ; SDR_CS              ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO      ; SDR_CAS             ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO      ; SDR_WE              ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; SDR_DQM[0]          ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO      ; SDR_DA[7]           ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO      ; SDR_DA[6]           ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; SDR_DA[5]           ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO      ; SDR_DA[12]          ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; SDR_DA[4]           ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; SDR_DA[3]           ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO      ; SDR_DA[1]           ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 9 / 14 ( 64 % )  ; 3.3V          ; --           ;
; 2        ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ;
; 3        ; 3 / 25 ( 12 % )  ; 3.3V          ; --           ;
; 4        ; 11 / 20 ( 55 % ) ; 3.3V          ; --           ;
; 5        ; 4 / 18 ( 22 % )  ; 3.3V          ; --           ;
; 6        ; 10 / 13 ( 77 % ) ; 3.3V          ; --           ;
; 7        ; 21 / 24 ( 88 % ) ; 3.3V          ; --           ;
; 8        ; 19 / 24 ( 79 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                  ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage      ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; SDR_DA[0]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; SDR_DA[2]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; SDR_DA[4]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; SDR_DA[6]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; SDR_DQM[0]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; SDR_CAS             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; SDR_AD[10]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; SDR_AD[1]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; SDR_AD[3]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; SDR_DA[10]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; SDR_DA[8]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; SDR_CKE             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; SDR_DA[1]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; SDR_DA[3]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; SDR_DA[5]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; SDR_DA[7]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; SDR_WE              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; SDR_AD[0]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; SDR_AD[2]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; SDR_DA[11]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; SDR_DA[9]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; SDR_CLK             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; cfi_add[8]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; EPCS_SDO            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 245        ; 8        ; SDR_DA[14]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; SDR_AD[12]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; SDR_AD[11]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; SDR_AD[9]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; SDR_AD[8]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; SDR_AD[7]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 173        ; 6        ; cfi_add[0]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 10         ; 1        ; cfi_add[11]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 9          ; 1        ; EPCS_CS             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 246        ; 8        ; SDR_DA[15]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; SDR_DA[13]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; SDR_DA[12]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; SDR_RAS             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; SDR_BA[1]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; SDR_AD[6]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; SDR_AD[5]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; SDR_AD[4]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; cfi_data[7]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 169        ; 6        ; cfi_data[2]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 1        ; CLK_50M             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 218        ; 8        ; SDR_CS              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; SDR_BA[0]           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 183        ; 7        ; SDR_DQM[1]          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; cfi_add[17]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 13         ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 8          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 197        ; 7        ; cfi_add[7]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; cfi_cs              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 167        ; 6        ; cfi_data[4]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 163        ; 6        ; cfi_add[20]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 162        ; 6        ; cfi_add[6]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; cfi_rd              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 15         ; 1        ; cfi_add[21]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; cfi_data[5]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 159        ; 6        ; cfi_data[6]         ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 17         ; 1        ; EPCS_DCLK           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 18         ; 1        ; EPCS_DATA0          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 29         ; 2        ; cfi_add[13]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; cfi_add[4]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; cfi_add[5]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 142        ; 5        ; cfi_add[10]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 36         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; cfi_add[9]          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 38         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 79         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 134        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L15      ; 138        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 68         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 81         ; 3        ; LED_D8              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 43         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 52         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 63         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; cfi_add[19]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; cfi_add[12]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 132        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 50         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 53         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; cfi_add[1]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; cfi_add[16]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; cfi_add[3]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 128        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 60         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 71         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 73         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 76         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 86         ; 3        ; GND+                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; cfi_data[1]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; cfi_data[3]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; cfi_add[18]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; cfi_add[14]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 55         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 61         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 72         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 74         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 77         ; 3        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; cfi_data[0]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 99         ; 4        ; cfi_add[2]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 101        ; 4        ; cfi_wr              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 108        ; 4        ; cfi_add[15]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------+
; PLL Summary                                                            ;
+-------------------------------+----------------------------------------+
; Name                          ; pll1:inst1|altpll:altpll_component|pll ;
+-------------------------------+----------------------------------------+
; SDC pin name                  ; inst1|altpll_component|pll             ;
; PLL mode                      ; Normal                                 ;
; Compensate clock              ; clock2                                 ;
; Compensated input/output pins ; --                                     ;
; Switchover type               ; --                                     ;
; Input frequency 0             ; 50.0 MHz                               ;
; Input frequency 1             ; --                                     ;
; Nominal PFD frequency         ; 50.0 MHz                               ;
; Nominal VCO frequency         ; 599.9 MHz                              ;
; VCO post scale                ; 2                                      ;
; VCO frequency control         ; Auto                                   ;
; VCO phase shift step          ; 208 ps                                 ;
; VCO multiply                  ; --                                     ;
; VCO divide                    ; --                                     ;
; Freq min lock                 ; 25.0 MHz                               ;
; Freq max lock                 ; 54.18 MHz                              ;
; M VCO Tap                     ; 2                                      ;
; M Initial                     ; 2                                      ;
; M value                       ; 12                                     ;
; N value                       ; 1                                      ;
; Charge pump current           ; setting 1                              ;
; Loop filter resistance        ; setting 27                             ;
; Loop filter capacitance       ; setting 0                              ;
; Bandwidth                     ; 680 kHz to 980 kHz                     ;
; Bandwidth type                ; Medium                                 ;
; Real time reconfigurable      ; Off                                    ;
; Scan chain MIF file           ; --                                     ;
; Preserve PLL counter order    ; Off                                    ;
; PLL location                  ; PLL_1                                  ;
; Inclk0 signal                 ; CLK_50M                                ;
; Inclk1 signal                 ; --                                     ;
; Inclk0 signal type            ; Dedicated Pin                          ;
; Inclk1 signal type            ; --                                     ;
+-------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                               ;
+------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------+
; Name                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                      ;
+------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------+
; pll1:inst1|altpll:altpll_component|_clk1 ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; inst1|altpll_component|pll|clk[1] ;
; pll1:inst1|altpll:altpll_component|_clk2 ; clock2       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; inst1|altpll_component|pll|clk[2] ;
+------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NIOS_SDRAM                                                                                                               ; 2441 (2)    ; 1208 (0)                  ; 102 (102)     ; 19456       ; 7    ; 0            ; 0       ; 0         ; 78   ; 0            ; 1233 (2)     ; 188 (0)           ; 1020 (0)         ; |NIOS_SDRAM                                                                                                                                                                                                                                                                 ;              ;
;    |SDRAM_NIOS:inst5|                                                                                                     ; 2309 (0)    ; 1132 (0)                  ; 0 (0)         ; 19456       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1177 (0)     ; 180 (0)           ; 952 (0)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5                                                                                                                                                                                                                                                ;              ;
;       |LED:the_LED|                                                                                                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|LED:the_LED                                                                                                                                                                                                                                    ;              ;
;       |LED_s1_arbitrator:the_LED_s1|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|LED_s1_arbitrator:the_LED_s1                                                                                                                                                                                                                   ;              ;
;       |SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch                                                                                                                                                                     ;              ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 998 (714)   ; 500 (316)                 ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 474 (374)    ; 58 (15)           ; 466 (326)        ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 283 (36)    ; 183 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (36)     ; 43 (0)            ; 140 (0)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 147 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 43 (0)            ; 53 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (37)           ; 10 (8)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 96 (92)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 4 (0)             ; 43 (43)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 53 (53)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 45 (45)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_u972:auto_generated|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_hff1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_iff1:auto_generated|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 193 (193)   ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (100)    ; 16 (16)           ; 77 (77)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 81 (81)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 11 (11)           ; 31 (31)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 51 (51)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 11 (11)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |epcs_flash_controller_0:the_epcs_flash_controller_0|                                                               ; 154 (9)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (9)       ; 36 (0)            ; 81 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0                                                                                                                                                                                            ;              ;
;          |altsyncram:the_boot_copier_rom|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                                                             ;              ;
;             |altsyncram_r951:auto_generated|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated                                                                                                                              ;              ;
;          |epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|                                                    ; 145 (145)   ; 116 (116)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 36 (36)           ; 81 (81)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub                                                                                                                                ;              ;
;       |epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|                ; 38 (38)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 11 (11)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port                                                                                                                                             ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                           ; 157 (43)    ; 100 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (30)      ; 12 (0)            ; 88 (12)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart                                                                                                                                                                                                                        ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                  ; 64 (64)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 12 (12)           ; 36 (36)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                          ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                              ;              ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                 ;              ;
;                |scfifo_jr21:auto_generated|                                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                      ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ;              ;
;                         |cntr_do7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                           ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                 ;              ;
;                      |dpram_nl21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                              ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                  ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                              ;              ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                 ;              ;
;                |scfifo_jr21:auto_generated|                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                      ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ;              ;
;                         |cntr_do7:count_usedw|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                           ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                 ;              ;
;                      |dpram_nl21:FIFOram|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                              ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                  ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                         ;              ;
;       |sdram_0:the_sdram_0|                                                                                               ; 496 (400)   ; 209 (119)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 287 (281)    ; 45 (2)            ; 164 (76)         ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 139 (139)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 43 (43)           ; 90 (90)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 116 (64)    ; 43 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (27)      ; 2 (0)             ; 66 (37)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 34 (34)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 1 (1)             ; 18 (18)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 18 (18)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 11 (11)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ;              ;
;       |tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|                                    ; 83 (83)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 21 (21)          ; |NIOS_SDRAM|SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave                                                                                                                                                                 ;              ;
;    |pll1:inst1|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|pll1:inst1                                                                                                                                                                                                                                                      ;              ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |NIOS_SDRAM|pll1:inst1|altpll:altpll_component                                                                                                                                                                                                                              ;              ;
;    |sld_hub:auto_hub|                                                                                                     ; 130 (86)    ; 76 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (38)      ; 8 (8)             ; 68 (43)          ; |NIOS_SDRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                           ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |NIOS_SDRAM|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                        ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                         ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |NIOS_SDRAM|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                      ;              ;
+---------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+-------------+----------+---------------+---------------+-----------------------+----------+----------+
; LED_D8      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cfi_rd      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_cs      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_wr      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; EPCS_SDO    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_CS     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_DCLK   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; cfi_add[21] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[20] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[19] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[18] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[17] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[16] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[15] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[14] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[13] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_add[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; cfi_data[7] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cfi_data[6] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cfi_data[5] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cfi_data[4] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cfi_data[3] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cfi_data[2] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cfi_data[1] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; cfi_data[0] ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDR_DA[15]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[14]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[13]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[12]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[11]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[10]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[9]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[8]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[7]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[6]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[5]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[4]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[3]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[2]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[1]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_DA[0]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; --       ;
; SDR_WE      ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_RAS     ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_CKE     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; SDR_CAS     ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_CLK     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; SDR_CS      ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[12]  ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[11]  ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[10]  ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[9]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[8]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[7]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[6]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[5]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[4]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[3]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[2]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[1]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_AD[0]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_BA[1]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_BA[0]   ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_DQM[1]  ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDR_DQM[0]  ; Bidir    ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; CLK_50M     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_DATA0  ; Input    ; --            ; (6) 2585 ps   ; --                    ; --       ; --       ;
+-------------+----------+---------------+---------------+-----------------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cfi_data[7]                                                                                                                                        ;                   ;         ;
; cfi_data[6]                                                                                                                                        ;                   ;         ;
; cfi_data[5]                                                                                                                                        ;                   ;         ;
; cfi_data[4]                                                                                                                                        ;                   ;         ;
; cfi_data[3]                                                                                                                                        ;                   ;         ;
; cfi_data[2]                                                                                                                                        ;                   ;         ;
; cfi_data[1]                                                                                                                                        ;                   ;         ;
; cfi_data[0]                                                                                                                                        ;                   ;         ;
; SDR_DA[15]                                                                                                                                         ;                   ;         ;
; SDR_DA[14]                                                                                                                                         ;                   ;         ;
; SDR_DA[13]                                                                                                                                         ;                   ;         ;
; SDR_DA[12]                                                                                                                                         ;                   ;         ;
; SDR_DA[11]                                                                                                                                         ;                   ;         ;
; SDR_DA[10]                                                                                                                                         ;                   ;         ;
; SDR_DA[9]                                                                                                                                          ;                   ;         ;
; SDR_DA[8]                                                                                                                                          ;                   ;         ;
; SDR_DA[7]                                                                                                                                          ;                   ;         ;
; SDR_DA[6]                                                                                                                                          ;                   ;         ;
; SDR_DA[5]                                                                                                                                          ;                   ;         ;
; SDR_DA[4]                                                                                                                                          ;                   ;         ;
; SDR_DA[3]                                                                                                                                          ;                   ;         ;
; SDR_DA[2]                                                                                                                                          ;                   ;         ;
; SDR_DA[1]                                                                                                                                          ;                   ;         ;
; SDR_DA[0]                                                                                                                                          ;                   ;         ;
; SDR_WE                                                                                                                                             ;                   ;         ;
; SDR_RAS                                                                                                                                            ;                   ;         ;
; SDR_CKE                                                                                                                                            ;                   ;         ;
; SDR_CAS                                                                                                                                            ;                   ;         ;
; SDR_CLK                                                                                                                                            ;                   ;         ;
; SDR_CS                                                                                                                                             ;                   ;         ;
; SDR_AD[12]                                                                                                                                         ;                   ;         ;
; SDR_AD[11]                                                                                                                                         ;                   ;         ;
; SDR_AD[10]                                                                                                                                         ;                   ;         ;
; SDR_AD[9]                                                                                                                                          ;                   ;         ;
; SDR_AD[8]                                                                                                                                          ;                   ;         ;
; SDR_AD[7]                                                                                                                                          ;                   ;         ;
; SDR_AD[6]                                                                                                                                          ;                   ;         ;
; SDR_AD[5]                                                                                                                                          ;                   ;         ;
; SDR_AD[4]                                                                                                                                          ;                   ;         ;
; SDR_AD[3]                                                                                                                                          ;                   ;         ;
; SDR_AD[2]                                                                                                                                          ;                   ;         ;
; SDR_AD[1]                                                                                                                                          ;                   ;         ;
; SDR_AD[0]                                                                                                                                          ;                   ;         ;
; SDR_BA[1]                                                                                                                                          ;                   ;         ;
; SDR_BA[0]                                                                                                                                          ;                   ;         ;
; SDR_DQM[1]                                                                                                                                         ;                   ;         ;
; SDR_DQM[0]                                                                                                                                         ;                   ;         ;
; CLK_50M                                                                                                                                            ;                   ;         ;
; EPCS_DATA0                                                                                                                                         ;                   ;         ;
;      - SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|MISO_reg~0 ; 1                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                ; Location               ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK_50M                                                                                                                                                                                                                             ; PIN_E1                 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch|data_out                                                                                                                                ; FF_X23_Y21_N29         ; 885     ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[4]                                                                                                                                                                                            ; FF_X26_Y23_N9          ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_alu_result~10                                                                                                                                                                                    ; LCCOMB_X26_Y21_N10     ; 57      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_new_inst                                                                                                                                                                                         ; FF_X30_Y16_N9          ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_valid                                                                                                                                                                                            ; FF_X24_Y19_N25         ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc_sel_nxt[0]~0                                                                                                                                                                                  ; LCCOMB_X29_Y17_N12     ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_valid                                                                                                                                                                                            ; LCCOMB_X27_Y20_N30     ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_hi_imm16                                                                                                                                                                                    ; FF_X25_Y20_N15         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_shift_rot                                                                                                                                                                                   ; FF_X26_Y18_N27         ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_src1~15                                                                                                                                                                                          ; LCCOMB_X24_Y19_N14     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_src2_hi~0                                                                                                                                                                                        ; LCCOMB_X25_Y20_N0      ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg_nxt~1                                                                                                                                                                                ; LCCOMB_X24_Y19_N6      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_rf_wren                                                                                                                                                                                          ; LCCOMB_X23_Y21_N28     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~2                                                                                                                                                                        ; LCCOMB_X29_Y17_N16     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_valid                                                                                                                                                                                            ; FF_X24_Y19_N29         ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte0_data[5]~0                                                                                                                                                                              ; LCCOMB_X28_Y23_N26     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte1_data_en~0                                                                                                                                                                              ; LCCOMB_X28_Y22_N20     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_rshift8~1                                                                                                                                                                                    ; LCCOMB_X28_Y23_N24     ; 30      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jxuir                    ; FF_X39_Y18_N21         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X23_Y18_N8      ; 15      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X21_Y17_N16     ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X21_Y18_N0      ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X21_Y18_N14     ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X39_Y18_N11         ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[14]~16             ; LCCOMB_X19_Y18_N14     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[17]~87             ; LCCOMB_X19_Y18_N24     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[37]~89             ; LCCOMB_X19_Y18_N4      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                     ; LCCOMB_X18_Y18_N10     ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                     ; LCCOMB_X39_Y18_N0      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                              ; LCCOMB_X29_Y25_N6      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest                                                                                                   ; FF_X23_Y21_N5          ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                ; FF_X23_Y21_N15         ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[0]~14                                                                                               ; LCCOMB_X21_Y17_N18     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|module_input5                                                                                                        ; LCCOMB_X23_Y25_N10     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_3~0                                                                                                                                                     ; LCCOMB_X32_Y23_N20     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_5~0                                                                                                                                                     ; LCCOMB_X32_Y23_N8      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_6~0                                                                                                                                                     ; LCCOMB_X32_Y23_N10     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_7~0                                                                                                                                                     ; LCCOMB_X32_Y23_N30     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|Equal1~0                                                                                                                                          ; LCCOMB_X31_Y23_N28     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|Equal1~1                                                                                                                                          ; LCCOMB_X31_Y23_N6      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_0~0                                                                                                                                       ; LCCOMB_X31_Y23_N0      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_2~0                                                                                                                                       ; LCCOMB_X31_Y23_N10     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~0                                                                                                        ; LCCOMB_X23_Y21_N2      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~1                                                                                                                ; LCCOMB_X23_Y21_N12     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|control_wr_strobe                                                                                  ; LCCOMB_X20_Y22_N18     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_wr_strobe                                                                         ; LCCOMB_X20_Y22_N26     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|process_11~0                                                                                       ; LCCOMB_X18_Y24_N28     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|process_6~0                                                                                        ; LCCOMB_X19_Y23_N24     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[1]~12                                                                                    ; LCCOMB_X18_Y24_N22     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slaveselect_wr_strobe                                                                              ; LCCOMB_X20_Y22_N14     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|transmitting~0                                                                                     ; LCCOMB_X18_Y23_N16     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|write_tx_holding                                                                                   ; LCCOMB_X18_Y23_N22     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_counter_enable~0                                                  ; LCCOMB_X27_Y22_N26     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_winner~2                                                          ; LCCOMB_X24_Y22_N22     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                      ; LCCOMB_X37_Y20_N12     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write~0                                                                                                                                 ; LCCOMB_X37_Y18_N12     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                ; LCCOMB_X37_Y18_N10     ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                              ; LCCOMB_X37_Y18_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                                    ; FF_X34_Y20_N13         ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|ien_AF~0                                                                                                                                                                                   ; LCCOMB_X34_Y20_N4      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                         ; LCCOMB_X34_Y19_N22     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                         ; LCCOMB_X34_Y18_N0      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|r_val~0                                                                                                                                                                                    ; LCCOMB_X34_Y20_N8      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|rvalid~0                                                                                                                                                                                   ; LCCOMB_X34_Y19_N12     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                                   ; LCCOMB_X34_Y19_N24     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux14~0                                                                                                                                                                                        ; LCCOMB_X31_Y30_N20     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux32~2                                                                                                                                                                                        ; LCCOMB_X35_Y26_N12     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_addr[8]~3                                                                                                                                                                               ; LCCOMB_X32_Y28_N20     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_rnw~3                                                                                                                                                                                   ; LCCOMB_X34_Y29_N10     ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|f_select                                                                                                                                                                                       ; LCCOMB_X32_Y27_N18     ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_cmd[0]~0                                                                                                                                                                                     ; LCCOMB_X31_Y29_N24     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_refs[0]~0                                                                                                                                                                                    ; LCCOMB_X31_Y29_N6      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_state[0]                                                                                                                                                                                     ; FF_X31_Y30_N29         ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_state[1]                                                                                                                                                                                     ; FF_X31_Y29_N23         ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[12]~5                                                                                                                                                                                   ; LCCOMB_X35_Y27_N16     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[4]~10                                                                                                                                                                                   ; LCCOMB_X35_Y27_N14     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[0]~12                                                                                                                                                                                  ; LCCOMB_X34_Y29_N4      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_dqm[0]~1                                                                                                                                                                                     ; LCCOMB_X35_Y26_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[6]                                                                                                                                                                                     ; FF_X36_Y28_N3          ; 39      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                                     ; FF_X32_Y29_N29         ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe                                                                                                                                                                                             ; FF_X31_Y28_N17         ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[42]~2                                                                                                                        ; LCCOMB_X34_Y25_N18     ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[42]~2                                                                                                                        ; LCCOMB_X34_Y25_N24     ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_0~0                                                                  ; LCCOMB_X26_Y15_N6      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_10~0                                                                 ; LCCOMB_X26_Y15_N14     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_12~0                                                                 ; LCCOMB_X29_Y15_N4      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_15~0                                                                 ; LCCOMB_X27_Y15_N20     ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_1~0                                                                  ; LCCOMB_X26_Y15_N0      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_2~0                                                                  ; LCCOMB_X26_Y15_N12     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_4~0                                                                  ; LCCOMB_X26_Y15_N8      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_6~0                                                                  ; LCCOMB_X26_Y15_N10     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_8~0                                                                  ; LCCOMB_X26_Y15_N20     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_counter_enable~0                                                                                                                                               ; LCCOMB_X34_Y24_N30     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner~2                                                                                                                                                       ; LCCOMB_X34_Y22_N4      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle                                                                                                                 ; DDIOOECELL_X34_Y0_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                    ; DDIOOECELL_X34_Y0_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                    ; DDIOOECELL_X53_Y25_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                    ; DDIOOECELL_X34_Y0_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                    ; DDIOOECELL_X53_Y24_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                    ; DDIOOECELL_X53_Y20_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                    ; DDIOOECELL_X53_Y20_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                    ; DDIOOECELL_X53_Y26_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_counter_enable~0                                                                                ; LCCOMB_X31_Y21_N4      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_winner~2                                                                                        ; LCCOMB_X35_Y21_N14     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                        ; JTAG_X1_Y17_N0         ; 159     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                        ; JTAG_X1_Y17_N0         ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pll1:inst1|altpll:altpll_component|_clk1                                                                                                                                                                                            ; PLL_1                  ; 1158    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                            ; FF_X35_Y17_N21         ; 68      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~5                                                                                                                                                                                                    ; LCCOMB_X36_Y17_N4      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][0]~12                                                                                                                                                                                                   ; LCCOMB_X36_Y17_N10     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                      ; LCCOMB_X36_Y17_N18     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                                                                         ; LCCOMB_X36_Y18_N18     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                             ; LCCOMB_X36_Y17_N26     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                             ; LCCOMB_X36_Y17_N14     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~7                                                                                                                                                                               ; LCCOMB_X38_Y18_N24     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10                                                                                                                                                                         ; LCCOMB_X39_Y18_N2      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                         ; LCCOMB_X39_Y18_N4      ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                 ; FF_X38_Y17_N31         ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                ; FF_X39_Y17_N27         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                 ; FF_X38_Y17_N9          ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                 ; FF_X34_Y17_N27         ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                 ; FF_X34_Y17_N1          ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                          ; LCCOMB_X38_Y17_N14     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                ; FF_X38_Y17_N21         ; 30      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                              ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch|data_out                              ; FF_X23_Y21_N29 ; 885     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; FF_X23_Y21_N5  ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                      ; JTAG_X1_Y17_N0 ; 159     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll1:inst1|altpll:altpll_component|_clk1                                                                                          ; PLL_1          ; 1158    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pll1:inst1|altpll:altpll_component|_clk2                                                                                          ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                    ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                ; 68      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_no_action_break_a~0                                     ; 64      ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_requests_sdram_0_s1~0                                                                                                                                                                           ; 64      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[0]                                                                                                                                                                                                                         ; 57      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_alu_result~10                                                                                                                                                                                                                        ; 57      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_select~0                                                                                                                                                                                      ; 53      ;
; SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave                                                                                                                          ; 52      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[1]                                                                                                                                                                                                                         ; 49      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[8]                                                                                                                                                                                                                         ; 45      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                               ; 44      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                          ; 43      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[42]~2                                                                                                                                                            ; 43      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[42]~2                                                                                                                                                            ; 43      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[4]~0                                                                                                                                                                                      ; 43      ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|internal_cpu_0_data_master_granted_sdram_0_s1~0                                                                                                                                                                   ; 42      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_new_inst                                                                                                                                                                                                                             ; 42      ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_requests_cfi_flash_0_s1                                                                                                                               ; 42      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; 41      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[4]                                                                                                                                                                                                                                ; 41      ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module                                                                                                                                      ; 40      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                                                         ; 40      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port                                                                                ; 40      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe                                            ; 39      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[6]                                                                                                                                                                                                                         ; 39      ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_requests_cfi_flash_0_s1~1                                                                                                                      ; 39      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[2]                                                                                                                                                                                                                         ; 38      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                     ; 37      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[4]                                                                                                                                                                                                                         ; 36      ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~0                                                                                                                                                    ; 35      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_ld                                                                                                                                                                                                                              ; 35      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_rnw~3                                                                                                                                                                                                                       ; 34      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_valid                                                                                                                                                                                                                                ; 34      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port~0                                                                       ; 34      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b                                         ; 33      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_logic_op[0]                                                                                                                                                                                                                          ; 33      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[10]                                                                                                                                              ; 33      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                                                                         ; 32      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[3]                                                                                                                                                                                                                         ; 32      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[0]~14                                                                                                                                   ; 32      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[36]                                            ; 32      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[37]                                            ; 32      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[22]~1                                                                                                                                                                                                                             ; 32      ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~1                                                                                                                                     ; 32      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_shift_rot_right                                                                                                                                                                                                                 ; 32      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_src2_use_imm                                                                                                                                                                                                                         ; 32      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_src1~15                                                                                                                                                                                                                              ; 32      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_logic_op[1]                                                                                                                                                                                                                          ; 32      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[5]                                                                                                                                                                                                                         ; 31      ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_requests_sdram_0_s1~0                                                                                                                                                                    ; 31      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_address[0]~1                                                                                              ; 31      ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[1]                                                                                                                                                           ; 31      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                    ; 30      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_rshift8~1                                                                                                                                                                                                                        ; 30      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_request                                                                                                                                                                                                                    ; 30      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_aligning_data                                                                                                                                                                                                                    ; 30      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_shift_rot                                                                                                                                                                                                                       ; 30      ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_granted_cfi_flash_0_s1~0                                                                                                                              ; 30      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_logic                                                                                                                                                                                                                           ; 29      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_alu_sub                                                                                                                                                                                                                              ; 29      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|internal_d_write1                                                                                                                                                                                ; 29      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_valid                                                                                                                                                                                                                                ; 28      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|init_done                                                                                                                                                                                                                          ; 25      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_src1~14                                                                                                                                                                                                                              ; 25      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc_sel_nxt[0]~0                                                                                                                                                                                                                      ; 25      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                            ; 25      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[9]                                                                                                                                                                                                                                ; 25      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                          ; 24      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[14]                                                                                                                                                                                                                               ; 24      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux40~6                                                                                                                                                                                                                            ; 23      ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~4                                                                                                                             ; 23      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                        ; 22      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_state[1]                                                                                                                                                                                                                         ; 22      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[2]                                                                                                                                                                                                                                ; 22      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_valid                                                                                                                                                                                                                           ; 22      ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~3                                                                                                                             ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                            ; 21      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[12]                                                                                                                                                                                                                               ; 21      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[3]                                                                                                                                                                                                                                ; 21      ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                    ; 21      ;
; SDRAM_NIOS:inst5|LED_s1_arbitrator:the_LED_s1|cpu_0_data_master_requests_LED_s1                                                                                                                                                                                         ; 21      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|internal_d_read                                                                                                                                                                                                                        ; 21      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[15]                                                                                                                                                                                                                               ; 20      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[1]                                                                                                                                                                                                                                ; 20      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_state[0]                                                                                                                                                                                                                         ; 19      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_state[2]                                                                                                                                                                                                                         ; 19      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[21]                                                                                                                                                                                                                               ; 19      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[16]                                                                                                                                                                                                                               ; 19      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[0]                                                                                                                                                                                                                                ; 19      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_address[2]~2                                                                                              ; 19      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_data_master_granted_epcs_flash_controller_0_epcs_control_port~0                                                                               ; 19      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                            ; 18      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[17]~87                                                 ; 18      ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[0]                                                                                                                                                           ; 18      ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|read_0                                                                                                                                                                                                                         ; 17      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_hi_imm16                                                                                                                                                                                                                        ; 17      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_valid                                                                                                                                                                                                                                ; 17      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                               ; 17      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[10]                                                                                                                                                                                                                       ; 17      ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_3~0                                                                                                                                                                                         ; 16      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_wr_strobe                                                                                                             ; 16      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr~22                                                     ; 16      ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                                                                        ; 16      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_fill_bit~1                                                                                                                                                                                                                          ; 16      ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_0~0                                                                                                                                                                           ; 16      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[8]~2                                                                                                                                                                                                                        ; 16      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_data[8]~0                                                                                                                                                                                                                        ; 16      ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|module_input2~0                                                                                                                                                                                                   ; 16      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_src2_lo~0                                                                                                                                                                                                                            ; 16      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[11]                                                                                                                                                                                                                               ; 16      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|oe                                                                                                                                                                                                                                 ; 16      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slaveselect_wr_strobe                                                                                                                  ; 16      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                               ; 16      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|process_6~0                                                                                                                            ; 16      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_address[1]~0                                                                                              ; 16      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; 15      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a                                         ; 15      ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_in_a_read_cycle~0                                                                                                                                                                                      ; 15      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_src2_hi~0                                                                                                                                                                                                                            ; 15      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[5]                                                                                                                                                                                                                                ; 15      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|internal_i_read                                                                                                                                                                                                                        ; 15      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[8]                                                                                                                                                                                                                                ; 15      ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                                                                       ; 14      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                       ; 14      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[13]                                                                                                                                                                                                                               ; 14      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|pending                                                                                                                                                                                                                            ; 13      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[14]~16                                                 ; 13      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|SCLK_reg                                                                                                                               ; 13      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[4]                                                                                                                                                                                                                        ; 13      ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                            ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; 12      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|A_WE_StdLogicVector~3                                                                                                                                                                                                                  ; 12      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|Equal2~5                                                                                                                                                                                                                               ; 12      ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|in_a_write_cycle                                                                                                                                                        ; 12      ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_qualified_request_cfi_flash_0_s1~2                                                                                                                    ; 12      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[23]                                                                                                                                                                                                                               ; 12      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[24]                                                                                                                                                                                                                               ; 12      ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_waitrequest                                                                                                                                                              ; 12      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[2]                                                                                                                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                     ; 11      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Equal0~4                                                                                                                                                                                                                           ; 11      ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|r_val~0                                                                                                                                                                                                                        ; 11      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_rshift8~0                                                                                                                                                                                                                        ; 11      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[8]~6                                                                                                                                                                                                                        ; 11      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[12]~5                                                                                                                                                                                                                       ; 11      ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|rvalid~0                                                                                                                                                                                                                       ; 11      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[7]                                                                                                                                                                                                                                ; 11      ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                         ; 11      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|transmitting~0                                                                                                                         ; 11      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|Equal2~0                                                                                                                               ; 11      ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_begins_xfer~0                                                                                                                           ; 11      ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_qualified_request_cfi_flash_0_s1~0                                                                                                             ; 11      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[0]                                                                                                                                                                                                                         ; 11      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|transmitting                                                                                                                           ; 11      ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                            ; 10      ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                            ; 10      ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                            ; 10      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                                                                                         ; 10      ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[3]~0                                                                                                                       ; 10      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[8]~7                                                                                                                                                                                                                        ; 10      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_addr[12]~2                                                                                                                                                                                                                       ; 10      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next[1]                                                                                                                                                                                                                          ; 10      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[1]                                                                                                                                                                                                                         ; 10      ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|Equal1~0                                                                                                                                                                 ; 10      ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_15~0                                                                                                     ; 10      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[6]                                                                                                                                                                                                                                ; 10      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[8]                                                                                                                                                                                                                                ; 10      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|Equal136~0                                                                                                                                                                                                                             ; 10      ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0                                                                                                                    ; 10      ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[1]                                                                                                                                      ; 10      ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[3]                                                                                                                                                                                                                        ; 10      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                            ; 9       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_addr[8]~3                                                                                                                                                                                                                   ; 9       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux40~7                                                                                                                                                                                                                            ; 9       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[3]                                                                                                                                                                                                                         ; 9       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                         ; 9       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|f_select                                                                                                                                                                                                                           ; 9       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_break                                                                                                                                                                                                                           ; 9       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_exception                                                                                                                                                                                                                       ; 9       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1~2                                                                                                                                                                  ; 9       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~1                                                                                                                           ; 9       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_br_cmp                                                                                                                                                                                                                          ; 9       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                            ; 9       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port~0                                                              ; 9       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|p1_select_n_to_the_cfi_flash_0~0                                                                                                                                        ; 9       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[1]                                                                                               ; 9       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                                                               ; 9       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                               ; 9       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                ; 8       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[1]~12                                                                                                                        ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[30]~27                                                                                                                                                                                                                    ; 8       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_7~0                                                                                                                                                                                         ; 8       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write~0                                                                                                                                                                     ; 8       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_6~0                                                                                                                                                                                         ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|A_WE_StdLogicVector~2                                                                                                                                                                                                                  ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|A_WE_StdLogicVector~1                                                                                                                                                                                                                  ; 8       ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|Equal1~1                                                                                                                                                                              ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[7]                                                                                                                   ; 8       ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|Equal1~0                                                                                                                                                                              ; 8       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|process_5~0                                                                                                                                                                                         ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte1_data_en~0                                                                                                                                                                                                                  ; 8       ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|process_2~0                                                                                                                                                                           ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[3]                                                                                                                   ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[4]                                                                                                                   ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[5]                                                                                                                   ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[6]                                                                                                                   ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[2]                                                                                                                   ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[1]                                                                                                                   ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|internal_incoming_data_to_and_from_the_cfi_flash_0[0]                                                                                                                   ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte0_data[5]~0                                                                                                                                                                                                                  ; 8       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_addr[12]                                                                                                                                                                                                                         ; 8       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next[4]                                                                                                                                                                                                                          ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[4]                                                                                                                                                                                                                         ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[6]                                                                                                                                                                                                                         ; 8       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_end_xfer~2                                                                                                                                                                                             ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_ctrl_retaddr~0                                                                                                                                                                                                                       ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_jmp_direct                                                                                                                                                                                                                      ; 8       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|write_tx_holding                                                                                                                       ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[7]                                                                                                                                                                                                                         ; 8       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|Equal3~0                                                                                                                                                                ; 8       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_instruction_master_qualified_request_sdram_0_s1~0                                                                                                                                                           ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_rdctl_inst                                                                                                                                                                                                                      ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[0]                                                                                                                                                                                                                              ; 8       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|control_wr_strobe                                                                                                                      ; 8       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port~0                                                                     ; 8       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                ; 7       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                ; 7       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[30]~28                                                                                                                                                                                                                    ; 7       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; 7       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[3]~1                                                                                                                       ; 7       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_1~0                                                                                                      ; 7       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next[0]                                                                                                                                                                                                                          ; 7       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next[7]                                                                                                                                                                                                                          ; 7       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux44~1                                                                                                                                                                                                                            ; 7       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux40~4                                                                                                                                                                                                                            ; 7       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux121~1                                                                                                                                                                                                                           ; 7       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[2]                                                                                                                                                                                                                         ; 7       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[5]                                                                                                                                                                                                                         ; 7       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~1                                                                                                                                                    ; 7       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                                                                                        ; 7       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_firsttransfer~0                                                                                                                                                                                        ; 7       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; 7       ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|r_1~1                                                                                                                                                                                 ; 7       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|process_2~0                                                                                                                                                                                                                    ; 7       ;
; SDRAM_NIOS:inst5|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[0]                                                                                                                                      ; 7       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|state[4]                                                                                                                               ; 7       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|state[0]                                                                                                                               ; 7       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[10]                                                                                                                                                                                                                        ; 7       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next[3]                                                                                                                                                                                                                          ; 7       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[2]                                                                                                                                                                                                                                ; 7       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; 6       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                             ; 6       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                             ; 6       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                         ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_cdr                                                           ; 6       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[1]                                                                                                                                                                                                                         ; 6       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux44~2                                                                                                                                                                                                                            ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_ctrl_b_is_dst~1                                                                                                                                                                                                                      ; 6       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                       ; 6       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                                                         ; 6       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|Equal0~0                                                                                                                                                 ; 6       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter_next_value[0]~4                                                                                                                                                                      ; 6       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arbitration_holdoff_internal~0                                                                                                                                  ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_valid                                                                                                                                                                                                                                ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_chipselect                                                                                                ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_winner~0                                                                                              ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port~0                                                                        ; 6       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_count_enable~7                                                                                                                                                                                  ; 6       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_winner~0                                                                                                                            ; 6       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                   ; 6       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                   ; 6       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                                                                          ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|process_11~0                                                                                                                           ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|Equal9~0                                                                                                                               ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_addend[0]                                                                                             ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_addend[1]                                                                                             ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable                                                                                    ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|tx_holding_primed                                                                                                                      ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slowcount[0]                                                                                                                           ; 6       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|slowcount[1]                                                                                                                           ; 6       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                                                                                                           ; 6       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[1]                                                                                                                           ; 6       ;
; SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch|data_out                                                                                                                                                                    ; 6       ;
; SDRAM_NIOS:inst5|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_0_data_master_requests_jtag_uart_avalon_jtag_slave~2                                                                                                                        ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[5]                                                                                                                                                                                                                        ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[6]                                                                                                                                                                                                                        ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[7]                                                                                                                                                                                                                        ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[8]                                                                                                                                                                                                                        ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[9]                                                                                                                                                                                                                        ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[11]                                                                                                                                                                                                                       ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[12]                                                                                                                                                                                                                       ; 6       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[13]                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~19                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~10                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|irsr_reg[2]~3                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|irsr_reg[2]~0                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|irf_reg[2][0]~12                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|irf_reg[1][0]~5                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|updated_one_count~2                                                                                ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                         ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[12]~2                                                                                                                      ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next~3                                                                                                                                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux32~2                                                                                                                                                                                                                            ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|LessThan1~0                                                                                                                                                                                                                        ; 5       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|ROE                                                                                                                                    ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|pending~10                                                                                                                                                                                                                         ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux17~15                                                                                                                                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_dst_regnum[0]~1                                                                                                                                                                                                                      ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux17~2                                                                                                                                                                                                                            ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[7]~12                                                                                                                                                                                                                      ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_cs_n~0                                                                                                                                                                                                                      ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[8]                                                                                                                                                                                                                         ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[9]                                                                                                                                                                                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                                                         ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                                                         ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_status_reg_pie                                                                                                                                                                                                                       ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|Equal101~7                                                                                                                                                                                                                             ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[35]                                            ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|f_pop                                                                                                                                                                                                                              ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|updated_one_count~0                                                                                              ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner~0                                                                                                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[0]                                                                                                                                                                                   ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[1]                                                                                                                                                                                   ; 5       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_chipselect                                                                                                                                                      ; 5       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_waits_for_read~0                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_granted_cpu_0_jtag_debug_module~0                                                                                                                              ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                                                        ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~6                                                                                                                                                                       ; 5       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_end_xfer~0                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_arith_result[0]~7                                                                                                                                                                                                                    ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_arith_result[1]~6                                                                                                                                                                                                                    ; 5       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_in_a_read_cycle~0                                                                                                                                        ; 5       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_end_xfer~0                                                                                                                              ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1]                                                                                                                                                                                          ; 5       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                                          ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[1]                                                                                                                                                                                                                              ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[0]                                                          ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[2]                                                          ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[1]                                                          ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[3]                                                                                                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|wr_strobe                                                                                                                              ; 5       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_byteenable_cfi_flash_0_s1~1                                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_byteenable_cfi_flash_0_s1~0                                                                                                                           ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[21]                                                                                                                                                                                                                               ; 5       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                      ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[4]                                                                                                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[5]                                                                                                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[6]                                                                                                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[7]                                                                                                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[1]                                                                                                                                                                                                                                ; 5       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[20]                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~7                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|node_ena_proc~0                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                                                                           ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_refs[0]                                                                                                                                                                                                                          ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_count[2]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[0]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|status_wr_strobe                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|RRDY                                                                                                                                   ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[15]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_cmd[0]~0                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux28~0                                                                                                                                                                                                                            ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_wrctl_inst                                                                                                                                                                                                                      ; 4       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|TOE                                                                                                                                    ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux44~5                                                                                                                                                                                                                            ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[1]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[2]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[3]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[4]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[11]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[12]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[13]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[5]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[14]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[0]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[10]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[9]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[8]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[7]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|za_data[6]                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_dqm[0]~1                                                                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux88~0                                                                                                                                                                                                                            ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux17~0                                                                                                                                                                                                                            ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux44~0                                                                                                                                                                                                                            ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[11]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[12]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[13]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[14]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|d_writedata[15]                                                                                                                                                                                                                        ; 4       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write1                                                                                                                                                                      ; 4       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                  ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[3]~4                                                                                                                                                                                      ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]~2                                                                                                                                                                                      ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|hbreak_req~0                                                                                                                                                                                                                           ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[27]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[28]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[29]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[30]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_align_cycle[0]                                                                                                                                                                                                                   ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[42]~1                                                                                                                                                            ; 4       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[2]                                                                                                                                                                                   ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_ctrl_shift_logical~0                                                                                                                                                                                                                 ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[17]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[18]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[19]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[20]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|Equal2~4                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|Equal2~0                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                    ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                                                         ; 4       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_end_xfer~2                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|Equal0~0                                                                                                                                                                 ; 4       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[0]                                                                                                                    ; 4       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                      ; 4       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                                                                                 ; 4       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                                                                                      ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[1]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[2]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[3]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[4]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                         ; 4       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                  ; 4       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                          ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr~12                                                     ; 4       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port                                                                ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[10]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_reasons_to_wait                                                                                                                                                      ; 4       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[4]                                                                                                                                          ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|internal_d_byteenable[3]                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_slavearbiterlockenable                                                                                                                  ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[2]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[3]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[4]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[5]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[6]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[7]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[8]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[9]                                                                                                                                                                                                                              ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[10]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[11]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[12]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[13]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[14]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[15]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[16]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[17]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[18]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[19]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[20]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[21]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[22]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[23]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[24]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[25]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[26]                                                                                                                                                                                                                             ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|q_b[1]                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|q_b[2]                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|q_b[3]                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|q_b[4]                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|q_b[5]                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|q_b[6]                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|q_b[7]                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|q_b[0]                                                                                                                     ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[11]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[12]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[13]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[15]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[16]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[17]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[18]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[19]                                                                                                                                                                                                                               ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[24]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[14]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[15]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[16]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[17]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[18]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[19]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[20]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[21]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                                                                                                                                       ; 4       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[23]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~3                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|irf_reg[2][0]~11                                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|irf_reg[1][0]~4                                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|Equal3~0                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|Equal9~0                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                       ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_ctrl_logic~9                                                                                                                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte0_data_nxt[2]~44                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_next~4                                                                                                                                                                                                                           ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_end_xfer~3                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_refs[0]~0                                                                                                                                                                                                                        ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_count[1]~4                                                                                                                                                                                                                       ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_count[0]                                                                                                                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[24]                                            ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_state[0]~5                                                                                                                                                                                                                       ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[18]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[19]                                            ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|ien_AF~0                                                                                                                                                                                                                       ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[31]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[30]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[29]                                            ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|TRDY~0                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[6]                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[7]                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|EOP                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[5]                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|rx_holding_reg[5]                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[23]                                            ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[2]                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[1]                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[0]                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux39~0                                                                                                                                                                                                                            ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[8]~50                                                                                                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[7]~47                                                                                                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[6]~28                                                                                                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[7]~20                                                                                                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift~11                                                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[25]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[17]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[27]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[28]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[26]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_ocireg~0                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[3]                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[20]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[21]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[4]                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_counter_enable~0                                                                                                                                                                                   ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_estatus_reg                                                                                                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_bstatus_reg                                                                                                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[0]~2                                                                                                                                                                                                                       ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[0]~22                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[0]~21                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[1]~19                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[1]~18                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[2]~16                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[2]~15                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[3]~13                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[3]~12                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[4]~10                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[4]~9                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[5]~7                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[5]~6                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[6]~4                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[6]~3                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[7]~1                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_write_8[7]~0                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write2                                                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                           ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|r_val                                                                                                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_single_step_mode1                                                                                                                   ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~2                                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~1                                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[1]~8                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[2]~7                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[3]~6                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[4]~5                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~0                                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[5]~4                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~3                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[7]~2                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                                                                                        ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_counter_enable~0                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src1[31]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_ctrl_exception~2                                                                                                                                                                                                                     ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_align_cycle[1]                                                                                                                                                                                                                   ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[34]                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|ir[0]                                                        ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|ir[1]                                                        ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|enable_action_strobe                                         ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[22]                                            ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                                                                           ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|pending~9                                                                                                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|pending~4                                                                                                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[41]~3                                                                                                                                                            ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_data[27]~0                                                                                                                                                            ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_rnw                                                                                                                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector~0                                                                              ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|A_WE_StdLogicVector~0                                                                                            ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_winner[0]~1                                                                                                                                                                                        ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~1                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_firsttransfer~0                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_begintransfer~0                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                                                                            ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_br_nxt~0                                                                                                                                                                                                                        ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[9]                                                                                                                                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[10]                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_force_src2_zero                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|Equal2~3                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|Equal2~2                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|Equal101~0                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[26]                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[25]                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[24]                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[23]                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_iw[22]                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|Mux43~0                                                            ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_winner[0]~1                                                                                           ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_firsttransfer~0                                                                                           ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_begins_xfer~0                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|epcs_flash_controller_0_epcs_control_port_arb_share_counter[1]                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_wr_strobe                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_winner~2                                                                                                                            ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_firsttransfer~0                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[1]                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_0                                                                                            ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|d1_reasons_to_wait                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_0                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[0]                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1                                                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[5]                                                                                                                                                                                                                              ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[6]                                                                                                                                                                                                                              ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[7]                                                                                                                                                                                                                              ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[8]                                                                                                                                                                                                                              ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[9]                                                                                                                                                                                                                              ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[10]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[11]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[12]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[13]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[14]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[15]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port|last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port                                                         ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[2]                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[3]                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|in_a_read_cycle                                                                                                                                                         ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|internal_d_byteenable[2]                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_no_byte_enables_and_last_term                                                                                                                                            ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_data_master_read_data_valid_cfi_flash_0_s1_shift_register[0]                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_read_data_valid_cfi_flash_0_s1_shift_register[0]                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cpu_0_instruction_master_requests_cfi_flash_0_s1~0                                                                                                                      ; 3       ;
; SDRAM_NIOS:inst5|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_requests_cpu_0_jtag_debug_module~3                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|SSO_reg                                                                                                                                ; 3       ;
; SDRAM_NIOS:inst5|LED:the_LED|data_out                                                                                                                                                                                                                                   ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[15]                                                    ; 3       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_refs[1]                                                                                                                                                                                                                          ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31]                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[7]                                                     ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[30]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[29]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[31]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[8]                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[7]                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[6]                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[5]                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[35]                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[28]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte1_data[7]                                                                                                                                                                                                                    ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[0]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[27]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[28]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[29]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[30]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[1]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[27]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[2]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[3]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[4]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[5]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[6]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[7]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[8]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[9]                                                                                                                                                                                                                  ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[10]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[11]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[12]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[13]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[24]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[14]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[15]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[16]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[17]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[18]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[19]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[20]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[21]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[22]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[23]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[25]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_result[26]                                                                                                                                                                                                                 ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[16]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[17]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[18]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[19]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[20]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[21]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[22]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[23]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[24]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[25]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_src2[26]                                                                                                                                                                                                                             ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|F_pc[22]                                                                                                                                                                                                                               ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[25]                                                                                                                                                                                                                       ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_alu_result[26]                                                                                                                                                                                                                       ; 3       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0]                                                     ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[2]~2                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|Equal3~1                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|irsr_reg[2]~6                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|Equal0~1                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|Equal0~0                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|irf_reg[1][0]~2                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|D_wr_dst_reg~3                                                                                                                                                                                                                         ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[0]~13                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[37]~89                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[4]~60                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|module_input5                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_0~0                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_2~0                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|internal_resetlatch                                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_4~0                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[9]                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[10]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[11]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[12]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[13]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[8]                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[16]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[14]                                                    ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|MISO_reg                                                                                                                               ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux14~0                                                                                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[6]                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[18]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[19]                                                    ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                                         ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[33]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[32]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[30]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[29]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[24]                                                    ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_6~0                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                                         ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[9]                                             ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[10]                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[11]                                            ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|p1_data_rd_strobe~0                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|p1_rd_strobe                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[12]                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[13]                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[31]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[8]                                             ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[15]                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[16]                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[14]                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|Equal0~3                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[1]                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|Equal0~2                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|Equal0~1                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|fifo_rd~0                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[0]                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_state[0]~3                                                                                                                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_count[1]~2                                                                                                                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[0]~12                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[0]~9                                                                                                                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_count[0]~3                                                                                                                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux41~0                                                                                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[25]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[17]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[27]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[28]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[26]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[5]                                             ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[5]                                                     ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                                             ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|shift_reg[2]                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[6]                                             ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[20]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[21]                                                    ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[33]                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[32]                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[7]                                             ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd~0                                                                                                                                                  ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_rf_wr_data[27]~34                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_rf_wr_data[28]~33                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_rf_wr_data[29]~32                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_rf_wr_data[30]~31                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_rf_wr_data[31]~30                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr~26                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[23]                                                    ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|process_8~0                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[1]                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[3]                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[9]                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[11]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[12]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[17]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[13]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[14]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[19]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[15]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[20]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|rx_holding_reg[6]                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|iTRDY_reg                                                                                                                              ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[6]                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[16]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|rx_holding_reg[7]                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|iRRDY_reg                                                                                                                              ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[7]                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[8]                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|iE_reg                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[18]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[9]                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|data_to_cpu[8]~3                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|iEOP_reg                                                                                                                               ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte3_data[3]                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[19]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[10]                                                                                                               ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[10]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte3_data[4]                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[20]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte3_data[5]                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte3_data[6]                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[22]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[27]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_ld_byte3_data[7]                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[23]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[28]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[21]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[31]~32                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|readdata[31]~7                                                                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[30]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[15]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[15]                                                                                                               ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[16]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[14]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[14]                                                                                                               ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[12]                                                                                                               ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[13]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[13]                                                                                                               ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|endofpacketvalue_reg[11]                                                                                                               ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|rx_holding_reg[2]                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|rx_holding_reg[1]                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[24]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[22]                                                                                                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|E_shift_rot_fill_bit~0                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_ienable_reg_nxt~1                                                                                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[8]                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub|rx_holding_reg[0]                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|module_input1[16]~1                                                                                                                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|module_input1[17]~0                                                                                                                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[0]~23                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[1]~22                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[2]~21                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[3]~20                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[4]~19                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[5]~18                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[6]~17                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[7]~16                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_address[8]~15                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|ack_refresh_request                                                                                                                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[0]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[1]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[4]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[2]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[5]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[6]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                                                                                                                 ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[10]                                                                                                                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[13]                                                                                                                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[11]                                                                                                                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                                                                                                                ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux32~5                                                                                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[7]~46                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[7]~44                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[6]~35                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[6]~31                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[4]~25                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[4]~21                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[4]~18                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[4]~17                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|m_state[4]~15                                                                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux25~0                                                                                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|sdram_0:the_sdram_0|Mux29~2                                                                                                                                                                                                                            ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|process_1~0                                                                                                                                        ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[36]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[37]                                                    ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|internal_jdo1[4]                                             ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[2]                                                                                                                                      ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[4]                                                     ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|av_fill_bit~0                                                                                                                                                                                                                          ; 2       ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|R_ctrl_ld_signed                                                                                                                                                                                                                       ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[10]                                                                                                                                                           ; 2       ;
; SDRAM_NIOS:inst5|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[2]                                                                                                                                                            ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------+
; Name                                                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                        ; Location                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------+
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_0_ociram_default_contents.mif          ; M9K_X22_Y22_N0, M9K_X22_Y21_N0 ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_a.mif                         ; M9K_X22_Y19_N0                 ;
; SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_b.mif                         ; M9K_X22_Y20_N0                 ;
; SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; epcs_flash_controller_0_boot_rom_synth.hex ; M9K_X33_Y24_N0                 ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                       ; M9K_X33_Y19_N0                 ;
; SDRAM_NIOS:inst5|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                       ; M9K_X33_Y20_N0                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iff1:auto_generated|ALTSYNCRAM                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hff1:auto_generated|ALTSYNCRAM                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |NIOS_SDRAM|SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_u972:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000010000000000000000000100000) (200000040) (33554464) (2000020)    ;(00000000000000000001101100011011) (15433) (6939) (1B1B)   ;(00000000000001000000000000000000) (1000000) (262144) (40000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00100000000000000000000000000000) (-294967296) (536870912) (20000000)   ;(00000100100000000001100000000000) (440014000) (75503616) (4801800)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000001100101110000000111010) (14560072) (3334202) (32E03A)    ;(11001000000000000110000000111010) (1812216886) (-939499462) (-3-7-15-15-9-15-12-6)   ;(00000000000000000000000000000110) (6) (6) (06)   ;(00000000001111111111110000000110) (17776006) (4193286) (3FFC06)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;16;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;24;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;32;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;40;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;48;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;56;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;64;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;72;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;80;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;88;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;96;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;104;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;112;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;120;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;128;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;136;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;144;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;152;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;160;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;168;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;176;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;184;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;192;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;200;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;208;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;216;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;224;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;232;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;240;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;
;248;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)    ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;(00000000001111011010000000111010) (17320072) (4038714) (3DA03A)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |NIOS_SDRAM|SDRAM_NIOS:inst5|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_r951:auto_generated|ALTSYNCRAM                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000010111000000111010) (270072) (94266) (1703A)    ;(00000100110000000000000001110100) (460000164) (79691892) (4C00074)   ;(10011000000000010100100000111010) (1664917238) (-1744746438) (-6-7-15-14-11-7-12-6)   ;(10011100111111111111100000000100) (2142447170) (-1660946428) (-6-3000-7-15-12)   ;(10011000001111111111110100011110) (1682449602) (-1740636898) (-6-7-1200-2-14-2)   ;(00000000000000000010000000111010) (20072) (8250) (203A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000100101000000110) (45006) (18950) (4A06)   ;
;8;(00000001011111111111111111000100) (137777704) (25165764) (17FFFC4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001101100000110) (15406) (6918) (1B06)   ;(00110000000001111000100000111010) (1706736776) (805799994) (3007883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001100000000110) (14006) (6150) (1806)   ;(00110000000010011000100000111010) (1707336776) (805931066) (3009883A)   ;(00011000000000000000010000100110) (-1294965250) (402654246) (18000426)   ;
;16;(00011001011111111111111100100110) (-1157189850) (427818790) (197FFF26)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010101000000110) (25006) (10758) (2A06)   ;(00000000001111111111010100000110) (17772406) (4191494) (3FF506)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000101000000110) (5006) (2566) (A06)   ;(00100000001111101110100000111010) (-277403224) (540993594) (203EE83A)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;24;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000001100000000110100) (260140064) (46186548) (2C0C034)   ;(01011000100101101011000000111010) (898046424) (1486270522) (5896B03A)   ;(00000000000000000000011100000110) (3406) (1798) (706)   ;
;32;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)    ;(10010011000000000000001000110111) (964674233) (-1828715977) (-6-12-15-15-15-13-12-9)   ;(01100011000000000000100000001100) (-2142446930) (1660946444) (6300080C)   ;(01100000001111111111110100100110) (1870292798) (1614806310) (603FFD26)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;
;40;(00000000000011011000100000111010) (3304072) (886842) (D883A)    ;(00000101000000000000000100000100) (500000404) (83886340) (5000104)   ;(01011000000101100001001000111010) (857927424) (1477841466) (5816123A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00110010100011001011000000111010) (1948162776) (848080954) (328CB03A)   ;(00110000000011000001011000111010) (1708045776) (806098490) (300C163A)   ;(10100101001111111111111111000100) (-1112516426) (-1522532412) (-5-10-12000-3-12)   ;
;48;(10100000001111111111100100011110) (-1612519694) (-1606420194) (-5-15-1200-6-14-2)    ;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010110000000000000100110101) (924673631) (-1832910539) (-6-13-3-15-15-14-12-11)   ;
;56;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)    ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010100000000000000000100011) (904673209) (-1837105117) (-6-13-7-15-15-15-13-13)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(00011001000001111000100000111010) (-1193263224) (419924026) (1907883A)   ;(00011000111111111111111111000100) (-1217189592) (419430340) (18FFFFC4)   ;
;64;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)    ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;
;72;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)    ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;(00100001000000000000000001000100) (-194967192) (553648196) (21000044)   ;(00100000111111111111100000011110) (-217193260) (553646110) (20FFF81E)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;
;80;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)    ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111011010000000000000100000100) (1689706274) (-1153433340) (-4-4-11-15-15-14-15-12)   ;(00000000000111001110000000111010) (7160072) (1892410) (1CE03A)   ;(01110100100000001111111111010100) (-2273220) (1954611156) (7480FFD4)   ;(10010100100000000000000001000100) (1104673270) (-1803550652) (-6-11-7-15-15-15-11-12)   ;(00000000100000000000000000000100) (40000004) (8388612) (800004)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;88;(00000000001111111100001000000110) (17741006) (4178438) (3FC206)    ;(00000100000000000000100000000100) (400004004) (67110916) (4000804)   ;(00000011100000000011111111000100) (340037704) (58736580) (3803FC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111101010100000110) (17752406) (4183302) (3FD506)   ;(01010011100000000010010000011110) (192538388) (1400906782) (5380241E)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111101100011110) (-1317551398) (-2143290594) (-7-15-1200-4-14-2)   ;
;96;(00000100000000000000011001000100) (400003104) (67110468) (4000644)    ;(00000011100000000000000000000100) (340000004) (58720260) (3800004)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011101100000110) (17735406) (4176646) (3FBB06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011010000000110) (17732006) (4174854) (3FB406)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;104;(00000000001111111100100100000110) (17744406) (4180230) (3FC906)    ;(01010010100000000000100000001100) (92520366) (1384122380) (5280080C)   ;(01010000000101001001011010111010) (-142370376) (1343526586) (501496BA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(00000100000000000000000111000100) (400000704) (67109316) (40001C4)   ;
;112;(00000000100000000000100001000100) (40004104) (8390724) (800844)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111010110100000110) (17726406) (4173062) (3FAD06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111010011000000110) (17723006) (4171270) (3FA606)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111011101100000110) (17735406) (4176646) (3FBB06)   ;(01010010100000000000010000001100) (92518366) (1384121356) (5280040C)   ;
;120;(01010000000101001001011011111010) (-142370276) (1343526650) (501496FA)    ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(01110000000001011000100000111010) (-441146872) (1879410746) (7005883A)   ;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)   ;(00010011101111111001100000100110) (-1937253250) (331323430) (13BF9826)   ;
;128;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)    ;(00010000000001001101000011111010) (2001150372) (268751098) (1004D0FA)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001110000000110) (17716006) (4168710) (3F9C06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001010100000110) (17712406) (4166918) (3F9506)   ;(01101000000000000110100000111010) (-1442386872) (1744857146) (6800683A)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;




+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 4,176 / 71,559 ( 6 % ) ;
; C16 interconnects          ; 59 / 2,597 ( 2 % )     ;
; C4 interconnects           ; 2,450 / 46,848 ( 5 % ) ;
; Direct links               ; 429 / 71,559 ( 1 % )   ;
; Global clocks              ; 5 / 20 ( 25 % )        ;
; Local interconnects        ; 1,105 / 24,624 ( 4 % ) ;
; R24 interconnects          ; 103 / 2,496 ( 4 % )    ;
; R4 interconnects           ; 2,982 / 62,424 ( 5 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.85) ; Number of LABs  (Total = 190) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 5                             ;
; 3                                           ; 7                             ;
; 4                                           ; 2                             ;
; 5                                           ; 1                             ;
; 6                                           ; 6                             ;
; 7                                           ; 1                             ;
; 8                                           ; 1                             ;
; 9                                           ; 6                             ;
; 10                                          ; 4                             ;
; 11                                          ; 3                             ;
; 12                                          ; 1                             ;
; 13                                          ; 4                             ;
; 14                                          ; 7                             ;
; 15                                          ; 5                             ;
; 16                                          ; 123                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.47) ; Number of LABs  (Total = 190) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 135                           ;
; 1 Clock                            ; 169                           ;
; 1 Clock enable                     ; 61                            ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 32                            ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 49                            ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.85) ; Number of LABs  (Total = 190) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 12                            ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 6                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 5                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 0                             ;
; 16                                           ; 5                             ;
; 17                                           ; 11                            ;
; 18                                           ; 16                            ;
; 19                                           ; 19                            ;
; 20                                           ; 12                            ;
; 21                                           ; 16                            ;
; 22                                           ; 12                            ;
; 23                                           ; 5                             ;
; 24                                           ; 11                            ;
; 25                                           ; 11                            ;
; 26                                           ; 7                             ;
; 27                                           ; 6                             ;
; 28                                           ; 3                             ;
; 29                                           ; 6                             ;
; 30                                           ; 5                             ;
; 31                                           ; 0                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.78) ; Number of LABs  (Total = 190) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 14                            ;
; 2                                               ; 9                             ;
; 3                                               ; 4                             ;
; 4                                               ; 2                             ;
; 5                                               ; 6                             ;
; 6                                               ; 14                            ;
; 7                                               ; 10                            ;
; 8                                               ; 11                            ;
; 9                                               ; 18                            ;
; 10                                              ; 15                            ;
; 11                                              ; 13                            ;
; 12                                              ; 16                            ;
; 13                                              ; 13                            ;
; 14                                              ; 9                             ;
; 15                                              ; 7                             ;
; 16                                              ; 20                            ;
; 17                                              ; 4                             ;
; 18                                              ; 3                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.03) ; Number of LABs  (Total = 190) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 2                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 5                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 4                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 5                             ;
; 14                                           ; 3                             ;
; 15                                           ; 9                             ;
; 16                                           ; 3                             ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 7                             ;
; 20                                           ; 10                            ;
; 21                                           ; 9                             ;
; 22                                           ; 6                             ;
; 23                                           ; 9                             ;
; 24                                           ; 10                            ;
; 25                                           ; 7                             ;
; 26                                           ; 4                             ;
; 27                                           ; 6                             ;
; 28                                           ; 5                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 4                             ;
; 32                                           ; 6                             ;
; 33                                           ; 12                            ;
; 34                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 45           ; 70           ; 45           ; 0            ; 0            ; 82        ; 45           ; 0            ; 82        ; 82        ; 0            ; 0            ; 0            ; 4            ; 48           ; 0            ; 0            ; 48           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 82        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 37           ; 12           ; 37           ; 82           ; 82           ; 0         ; 37           ; 82           ; 0         ; 0         ; 82           ; 82           ; 82           ; 78           ; 34           ; 82           ; 82           ; 34           ; 78           ; 82           ; 82           ; 82           ; 82           ; 82           ; 82           ; 82           ; 82           ; 0         ; 82           ; 82           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED_D8              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_rd              ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_cs              ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_wr              ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_SDO            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_CS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[21]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[20]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[19]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[18]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[17]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[16]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[15]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[14]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[13]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[12]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[11]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[10]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[9]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[8]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[7]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[6]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[5]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[4]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[3]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[2]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[1]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_add[0]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_data[7]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_data[6]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_data[5]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_data[4]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_data[3]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_data[2]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_data[1]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cfi_data[0]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[15]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[14]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DA[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_WE              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_RAS             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CKE             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CAS             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_CS              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_AD[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_BA[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_BA[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQM[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDR_DQM[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_50M             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Sat Feb 10 10:16:43 2018
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS_SDRAM -c NIOS_SDRAM
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP4CE22F17C8 for design "NIOS_SDRAM"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "pll1:inst1|altpll:altpll_component|pll" as Cyclone IV E PLL type
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll1:inst1|altpll:altpll_component|_clk1 port
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll1:inst1|altpll:altpll_component|_clk2 port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP4CE10F17C8 is compatible
    Info: Device EP4CE6F17C8 is compatible
    Info: Device EP4CE15F17C8 is compatible
Info: DATA[0] dual-purpose pin not reserved
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 33 pins of 78 total pins
    Info: Pin cfi_rd not assigned to an exact location on the device
    Info: Pin cfi_cs not assigned to an exact location on the device
    Info: Pin cfi_wr not assigned to an exact location on the device
    Info: Pin cfi_add[21] not assigned to an exact location on the device
    Info: Pin cfi_add[20] not assigned to an exact location on the device
    Info: Pin cfi_add[19] not assigned to an exact location on the device
    Info: Pin cfi_add[18] not assigned to an exact location on the device
    Info: Pin cfi_add[17] not assigned to an exact location on the device
    Info: Pin cfi_add[16] not assigned to an exact location on the device
    Info: Pin cfi_add[15] not assigned to an exact location on the device
    Info: Pin cfi_add[14] not assigned to an exact location on the device
    Info: Pin cfi_add[13] not assigned to an exact location on the device
    Info: Pin cfi_add[12] not assigned to an exact location on the device
    Info: Pin cfi_add[11] not assigned to an exact location on the device
    Info: Pin cfi_add[10] not assigned to an exact location on the device
    Info: Pin cfi_add[9] not assigned to an exact location on the device
    Info: Pin cfi_add[8] not assigned to an exact location on the device
    Info: Pin cfi_add[7] not assigned to an exact location on the device
    Info: Pin cfi_add[6] not assigned to an exact location on the device
    Info: Pin cfi_add[5] not assigned to an exact location on the device
    Info: Pin cfi_add[4] not assigned to an exact location on the device
    Info: Pin cfi_add[3] not assigned to an exact location on the device
    Info: Pin cfi_add[2] not assigned to an exact location on the device
    Info: Pin cfi_add[1] not assigned to an exact location on the device
    Info: Pin cfi_add[0] not assigned to an exact location on the device
    Info: Pin cfi_data[7] not assigned to an exact location on the device
    Info: Pin cfi_data[6] not assigned to an exact location on the device
    Info: Pin cfi_data[5] not assigned to an exact location on the device
    Info: Pin cfi_data[4] not assigned to an exact location on the device
    Info: Pin cfi_data[3] not assigned to an exact location on the device
    Info: Pin cfi_data[2] not assigned to an exact location on the device
    Info: Pin cfi_data[1] not assigned to an exact location on the device
    Info: Pin cfi_data[0] not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'cpu_0.sdc'
Warning: Node: CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: inst1|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: inst1|altpll_component|pll|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
Info: Automatically promoted node pll1:inst1|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node pll1:inst1|altpll:altpll_component|_clk2 (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node SDRAM_NIOS:inst5|SDRAM_NIOS_reset_clk_domain_synch_module:SDRAM_NIOS_reset_clk_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node SDRAM_NIOS:inst5|cpu_0:the_cpu_0|W_rf_wren
        Info: Destination node SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_rnw~0
        Info: Destination node SDRAM_NIOS:inst5|sdram_0:the_sdram_0|active_cs_n~2
        Info: Destination node SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1
        Info: Destination node SDRAM_NIOS:inst5|sdram_0:the_sdram_0|i_refs[0]~0
        Info: Destination node SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|internal_resetlatch~0
Info: Automatically promoted node SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node SDRAM_NIOS:inst5|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd~0
Info: Starting register packing
Warning: Ignoring some wildcard destinations of fast I/O register assignments
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Enable Register=ON" to "d1_in_a_write_cycle" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info: Finished register packing
    Extra Info: Packed 8 registers into blocks of type EC
    Extra Info: Packed 24 registers into blocks of type I/O Input Buffer
    Extra Info: Packed 78 registers into blocks of type I/O Output Buffer
    Extra Info: Created 26 register duplicates
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 0 input, 25 output, 8 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  9 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  24 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available
        Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  5 pins available
Warning: PLL "pll1:inst1|altpll:altpll_component|pll" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[2] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning: PLL "pll1:inst1|altpll:altpll_component|pll" output port clk[2] feeds output pin "SDR_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Fitter preparation operations ending: elapsed time is 00:00:07
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 4% of the available device resources
    Info: Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Following 1 pins must use external clamping diodes.
    Info: Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2
Warning: 48 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info: Pin cfi_data[7] uses I/O standard 3.3-V LVTTL at D15
    Info: Pin cfi_data[6] uses I/O standard 3.3-V LVTTL at G16
    Info: Pin cfi_data[5] uses I/O standard 3.3-V LVTTL at G15
    Info: Pin cfi_data[4] uses I/O standard 3.3-V LVTTL at F14
    Info: Pin cfi_data[3] uses I/O standard 3.3-V LVTTL at R11
    Info: Pin cfi_data[2] uses I/O standard 3.3-V LVTTL at D16
    Info: Pin cfi_data[1] uses I/O standard 3.3-V LVTTL at R10
    Info: Pin cfi_data[0] uses I/O standard 3.3-V LVTTL at T10
    Info: Pin SDR_DA[15] uses I/O standard 3.3-V LVTTL at D3
    Info: Pin SDR_DA[14] uses I/O standard 3.3-V LVTTL at C3
    Info: Pin SDR_DA[13] uses I/O standard 3.3-V LVTTL at D5
    Info: Pin SDR_DA[12] uses I/O standard 3.3-V LVTTL at D6
    Info: Pin SDR_DA[11] uses I/O standard 3.3-V LVTTL at B12
    Info: Pin SDR_DA[10] uses I/O standard 3.3-V LVTTL at A13
    Info: Pin SDR_DA[9] uses I/O standard 3.3-V LVTTL at B13
    Info: Pin SDR_DA[8] uses I/O standard 3.3-V LVTTL at A14
    Info: Pin SDR_DA[7] uses I/O standard 3.3-V LVTTL at B6
    Info: Pin SDR_DA[6] uses I/O standard 3.3-V LVTTL at A5
    Info: Pin SDR_DA[5] uses I/O standard 3.3-V LVTTL at B5
    Info: Pin SDR_DA[4] uses I/O standard 3.3-V LVTTL at A4
    Info: Pin SDR_DA[3] uses I/O standard 3.3-V LVTTL at B4
    Info: Pin SDR_DA[2] uses I/O standard 3.3-V LVTTL at A3
    Info: Pin SDR_DA[1] uses I/O standard 3.3-V LVTTL at B3
    Info: Pin SDR_DA[0] uses I/O standard 3.3-V LVTTL at A2
    Info: Pin SDR_WE uses I/O standard 3.3-V LVTTL at B7
    Info: Pin SDR_RAS uses I/O standard 3.3-V LVTTL at D8
    Info: Pin SDR_CKE uses I/O standard 3.3-V LVTTL at A15
    Info: Pin SDR_CAS uses I/O standard 3.3-V LVTTL at A7
    Info: Pin SDR_CLK uses I/O standard 3.3-V LVTTL at B14
    Info: Pin SDR_CS uses I/O standard 3.3-V LVTTL at E8
    Info: Pin SDR_AD[12] uses I/O standard 3.3-V LVTTL at C6
    Info: Pin SDR_AD[11] uses I/O standard 3.3-V LVTTL at C8
    Info: Pin SDR_AD[10] uses I/O standard 3.3-V LVTTL at A10
    Info: Pin SDR_AD[9] uses I/O standard 3.3-V LVTTL at C9
    Info: Pin SDR_AD[8] uses I/O standard 3.3-V LVTTL at C11
    Info: Pin SDR_AD[7] uses I/O standard 3.3-V LVTTL at C14
    Info: Pin SDR_AD[6] uses I/O standard 3.3-V LVTTL at D11
    Info: Pin SDR_AD[5] uses I/O standard 3.3-V LVTTL at D12
    Info: Pin SDR_AD[4] uses I/O standard 3.3-V LVTTL at D14
    Info: Pin SDR_AD[3] uses I/O standard 3.3-V LVTTL at A12
    Info: Pin SDR_AD[2] uses I/O standard 3.3-V LVTTL at B11
    Info: Pin SDR_AD[1] uses I/O standard 3.3-V LVTTL at A11
    Info: Pin SDR_AD[0] uses I/O standard 3.3-V LVTTL at B10
    Info: Pin SDR_BA[1] uses I/O standard 3.3-V LVTTL at D9
    Info: Pin SDR_BA[0] uses I/O standard 3.3-V LVTTL at E9
    Info: Pin SDR_DQM[1] uses I/O standard 3.3-V LVTTL at E11
    Info: Pin SDR_DQM[0] uses I/O standard 3.3-V LVTTL at A6
    Info: Pin CLK_50M uses I/O standard 3.3-V LVTTL at E1
Warning: PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447.
    Info: Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2
Warning: Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin SDR_WE has a permanently enabled output enable
    Info: Pin SDR_RAS has a permanently enabled output enable
    Info: Pin SDR_CKE has a permanently enabled output enable
    Info: Pin SDR_CAS has a permanently enabled output enable
    Info: Pin SDR_CLK has a permanently enabled output enable
    Info: Pin SDR_CS has a permanently enabled output enable
    Info: Pin SDR_AD[12] has a permanently enabled output enable
    Info: Pin SDR_AD[11] has a permanently enabled output enable
    Info: Pin SDR_AD[10] has a permanently enabled output enable
    Info: Pin SDR_AD[9] has a permanently enabled output enable
    Info: Pin SDR_AD[8] has a permanently enabled output enable
    Info: Pin SDR_AD[7] has a permanently enabled output enable
    Info: Pin SDR_AD[6] has a permanently enabled output enable
    Info: Pin SDR_AD[5] has a permanently enabled output enable
    Info: Pin SDR_AD[4] has a permanently enabled output enable
    Info: Pin SDR_AD[3] has a permanently enabled output enable
    Info: Pin SDR_AD[2] has a permanently enabled output enable
    Info: Pin SDR_AD[1] has a permanently enabled output enable
    Info: Pin SDR_AD[0] has a permanently enabled output enable
    Info: Pin SDR_BA[1] has a permanently enabled output enable
    Info: Pin SDR_BA[0] has a permanently enabled output enable
    Info: Pin SDR_DQM[1] has a permanently enabled output enable
    Info: Pin SDR_DQM[0] has a permanently enabled output enable
Info: Generated suppressed messages file E:/E22_BGA_SDRAM_test/NIOS_SDRAM.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 366 megabytes
    Info: Processing ended: Sat Feb 10 10:17:05 2018
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/E22_BGA_SDRAM_test/NIOS_SDRAM.fit.smsg.


