Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Nov 10 06:24:41 2025
| Host         : LAPTOP-6I567M9C running 64-bit major release  (build 9200)
| Command      : report_drc -file Block_Diagram_LCD_wrapper_drc_routed.rpt -pb Block_Diagram_LCD_wrapper_drc_routed.pb -rpx Block_Diagram_LCD_wrapper_drc_routed.rpx
| Design       : Block_Diagram_LCD_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 11
+-----------+----------+-----------------------------------------------------+--------+
| Rule      | Severity | Description                                         | Checks |
+-----------+----------+-----------------------------------------------------+--------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1      |
| PDRC-132  | Warning  | SLICE_PairEqSame_A6A5_WARN                          | 3      |
| PDRC-142  | Warning  | SLICE_PairEqSame_B6B5_WARN                          | 2      |
| PDRC-144  | Warning  | SLICE_PairEqSame_C6C5_WARN                          | 2      |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN                          | 1      |
| REQP-1709 | Warning  | Clock output buffering                              | 1      |
| RTSTAT-10 | Warning  | No routable loads                                   | 1      |
+-----------+----------+-----------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X49Y73 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X53Y84 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X53Y91 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X54Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X56Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X54Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X56Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X54Y57 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
35 net(s) have no routable loads. The problem bus(es) and/or net(s) are Block_Diagram_LCD_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m05_nodes/m05_ar_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m05_nodes/m05_b_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/m05_nodes/m05_w_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe,
Block_Diagram_LCD_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe
 (the first 15 of 35 listed nets/buses).
Related violations: <none>


