{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626373064950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626373064950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 14:17:44 2021 " "Processing started: Thu Jul 15 14:17:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626373064950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373064950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adil_EXERCISE_4B -c Adil_EXERCISE_4B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adil_EXERCISE_4B -c Adil_EXERCISE_4B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373064950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626373065330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626373065330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adil_register_n_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adil_register_n_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adil_Register_N_VHDL-arch " "Found design unit 1: Adil_Register_N_VHDL-arch" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626373073270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adil_Register_N_VHDL " "Found entity 1: Adil_Register_N_VHDL" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626373073270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adil_Register_N_VHDL " "Elaborating entity \"Adil_Register_N_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626373073299 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Adil_wren Adil_Register_N_VHDL.vhd(24) " "VHDL Process Statement warning at Adil_Register_N_VHDL.vhd(24): signal \"Adil_wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1626373073300 "|Adil_Register_N_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Adil_q Adil_Register_N_VHDL.vhd(29) " "VHDL Process Statement warning at Adil_Register_N_VHDL.vhd(29): inferring latch(es) for signal or variable \"Adil_q\", which holds its previous value in one or more paths through the process" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1626373073301 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[0\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[0\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[1\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[1\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[2\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[2\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[3\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[3\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[4\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[4\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[5\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[5\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[6\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[6\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[7\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[7\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[8\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[8\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073302 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[9\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[9\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[10\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[10\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[11\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[11\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[12\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[12\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[13\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[13\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[14\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[14\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[15\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[15\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[16\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[16\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[17\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[17\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[18\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[18\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[19\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[19\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073303 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[20\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[20\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[21\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[21\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[22\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[22\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[23\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[23\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[24\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[24\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[25\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[25\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[26\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[26\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[27\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[27\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[28\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[28\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[29\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[29\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[30\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[30\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073304 "|Adil_Register_N_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Adil_q\[31\] Adil_Register_N_VHDL.vhd(29) " "Inferred latch for \"Adil_q\[31\]\" at Adil_Register_N_VHDL.vhd(29)" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373073305 "|Adil_Register_N_VHDL"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Adil_q\[0\]_213 " "Latch Adil_q\[0\]_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Adil_rden " "Ports D and ENA on the latch are fed by the same signal Adil_rden" {  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1626373073717 ""}  } { { "Adil_Register_N_VHDL.vhd" "" { Text "I:/CSC343_Summer2021/CSC343_Self_Check_Laboratory_Exercise_4B_Adil_Ahmad/Adil_Register_N_VHDL.vhd" 29 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1626373073717 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626373073796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626373074052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626373074052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626373074081 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626373074081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626373074081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626373074081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626373074097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 15 14:17:54 2021 " "Processing ended: Thu Jul 15 14:17:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626373074097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626373074097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626373074097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626373074097 ""}
