{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585893263445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585893263455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 01:54:23 2020 " "Processing started: Fri Apr 03 01:54:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585893263455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893263455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath " "Command: quartus_map --read_settings_files=on --write_settings_files=off dataPath -c dataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893263455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585893264410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585893264410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/ram/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/ram/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "../../RAM/sram.vhd" "" { Text "D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276020 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../../RAM/sram.vhd" "" { Text "D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/lab5/reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/lab5/reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Found design unit 1: reg-BHV" {  } { { "../../../Lab5/reg.vhdl" "" { Text "D:/Documents/School/DD/LABS/Lab5/reg.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276034 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../../../Lab5/reg.vhdl" "" { Text "D:/Documents/School/DD/LABS/Lab5/reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276034 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../Lab5/mux.vhdl " "Entity \"mux\" obtained from \"../../../Lab5/mux.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "../../../Lab5/mux.vhdl" "" { Text "D:/Documents/School/DD/LABS/Lab5/mux.vhdl" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1585893276048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/lab5/mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/lab5/mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-BHV " "Found design unit 1: mux-BHV" {  } { { "../../../Lab5/mux.vhdl" "" { Text "D:/Documents/School/DD/LABS/Lab5/mux.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276049 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../Lab5/mux.vhdl" "" { Text "D:/Documents/School/DD/LABS/Lab5/mux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-async_read " "Found design unit 1: register_file-async_read" {  } { { "../../register_file.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/register_file.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276062 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../register_file.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/mips_datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/mips_datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_DataPath-STR " "Found design unit 1: MIPS_DataPath-STR" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276077 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_DataPath " "Found entity 1: MIPS_DataPath" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/zero_extend.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/zero_extend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-BHV " "Found design unit 1: zero_extend-BHV" {  } { { "../../zero_extend.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/zero_extend.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276090 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../../zero_extend.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/zero_extend.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/sl_two.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/sl_two.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SL_two-BHV " "Found design unit 1: SL_two-BHV" {  } { { "../../SL_two.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/SL_two.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276104 ""} { "Info" "ISGN_ENTITY_NAME" "1 SL_two " "Found entity 1: SL_two" {  } { { "../../SL_two.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/SL_two.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/sign_extend.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/sign_extend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-BHV " "Found design unit 1: sign_extend-BHV" {  } { { "../../sign_extend.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/sign_extend.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276118 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../../sign_extend.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/sign_extend.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/mux_four.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/mux_four.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_four-BHV " "Found design unit 1: mux_four-BHV" {  } { { "../../mux_four.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mux_four.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276130 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_four " "Found entity 1: mux_four" {  } { { "../../mux_four.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mux_four.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/mem_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/mem_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_logic-BHV " "Found design unit 1: mem_logic-BHV" {  } { { "../../mem_logic.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mem_logic.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276144 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_logic " "Found entity 1: mem_logic" {  } { { "../../mem_logic.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mem_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-STR " "Found design unit 1: mem-STR" {  } { { "../../mem.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mem.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276156 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../mem.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/ir.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-BHV " "Found design unit 1: IR-BHV" {  } { { "../../IR.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/IR.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276169 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../../IR.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/IR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/concat.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/concat.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concat-BHV " "Found design unit 1: concat-BHV" {  } { { "../../concat.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/concat.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276182 ""} { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../../concat.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/concat.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/alu_ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/alu_ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-BHV " "Found design unit 1: alu_ctrl-BHV" {  } { { "../../alu_ctrl.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu_ctrl.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276195 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "../../alu_ctrl.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu_ctrl.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/dd/labs/final_project/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/dd/labs/final_project/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BEHAV " "Found design unit 1: alu-BEHAV" {  } { { "../../alu.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276210 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../alu.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_DataPath " "Elaborating entity \"MIPS_DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585893276427 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_En MIPS_DataPath.vhdl(31) " "VHDL Signal Declaration warning at MIPS_DataPath.vhdl(31): used implicit default value for signal \"PC_En\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585893276428 "|MIPS_DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branched MIPS_DataPath.vhdl(32) " "Verilog HDL or VHDL warning at MIPS_DataPath.vhdl(32): object \"Branched\" assigned a value but never read" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585893276428 "|MIPS_DataPath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sign_Ext_Out MIPS_DataPath.vhdl(38) " "VHDL Signal Declaration warning at MIPS_DataPath.vhdl(38): used implicit default value for signal \"Sign_Ext_Out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585893276428 "|MIPS_DataPath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SL2_out MIPS_DataPath.vhdl(38) " "VHDL Signal Declaration warning at MIPS_DataPath.vhdl(38): used implicit default value for signal \"SL2_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585893276429 "|MIPS_DataPath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Wr_Data MIPS_DataPath.vhdl(39) " "VHDL Signal Declaration warning at MIPS_DataPath.vhdl(39): used implicit default value for signal \"Wr_Data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585893276429 "|MIPS_DataPath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Concat_out MIPS_DataPath.vhdl(41) " "VHDL Signal Declaration warning at MIPS_DataPath.vhdl(41): used implicit default value for signal \"Concat_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585893276429 "|MIPS_DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifted MIPS_DataPath.vhdl(44) " "Verilog HDL or VHDL warning at MIPS_DataPath.vhdl(44): object \"shifted\" assigned a value but never read" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585893276429 "|MIPS_DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifted2 MIPS_DataPath.vhdl(45) " "Verilog HDL or VHDL warning at MIPS_DataPath.vhdl(45): object \"shifted2\" assigned a value but never read" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585893276429 "|MIPS_DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:U_PCREG " "Elaborating entity \"reg\" for hierarchy \"reg:U_PCREG\"" {  } { { "../../MIPS_DataPath.vhdl" "U_PCREG" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:U_MEMMUX " "Elaborating entity \"mux\" for hierarchy \"mux:U_MEMMUX\"" {  } { { "../../MIPS_DataPath.vhdl" "U_MEMMUX" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:U_ZEXT " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:U_ZEXT\"" {  } { { "../../MIPS_DataPath.vhdl" "U_ZEXT" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:U_MEMBLOCK " "Elaborating entity \"mem\" for hierarchy \"mem:U_MEMBLOCK\"" {  } { { "../../MIPS_DataPath.vhdl" "U_MEMBLOCK" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_logic mem:U_MEMBLOCK\|mem_logic:U_MEMLOGIC " "Elaborating entity \"mem_logic\" for hierarchy \"mem:U_MEMBLOCK\|mem_logic:U_MEMLOGIC\"" {  } { { "../../mem.vhdl" "U_MEMLOGIC" { Text "D:/Documents/School/DD/LABS/Final_Project/mem.vhdl" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg mem:U_MEMBLOCK\|reg:U_DELAYREG " "Elaborating entity \"reg\" for hierarchy \"mem:U_MEMBLOCK\|reg:U_DELAYREG\"" {  } { { "../../mem.vhdl" "U_DELAYREG" { Text "D:/Documents/School/DD/LABS/Final_Project/mem.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mem:U_MEMBLOCK\|sram:U_SRAM " "Elaborating entity \"sram\" for hierarchy \"mem:U_MEMBLOCK\|sram:U_SRAM\"" {  } { { "../../mem.vhdl" "U_SRAM" { Text "D:/Documents/School/DD/LABS/Final_Project/mem.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:U_MEMBLOCK\|sram:U_SRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:U_MEMBLOCK\|sram:U_SRAM\|altsyncram:altsyncram_component\"" {  } { { "../../RAM/sram.vhd" "altsyncram_component" { Text "D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:U_MEMBLOCK\|sram:U_SRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:U_MEMBLOCK\|sram:U_SRAM\|altsyncram:altsyncram_component\"" {  } { { "../../RAM/sram.vhd" "" { Text "D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:U_MEMBLOCK\|sram:U_SRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:U_MEMBLOCK\|sram:U_SRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893276763 ""}  } { { "../../RAM/sram.vhd" "" { Text "D:/Documents/School/DD/LABS/Final_Project/RAM/sram.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585893276763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3bp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3bp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3bp3 " "Found entity 1: altsyncram_3bp3" {  } { { "db/altsyncram_3bp3.tdf" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/altsyncram_3bp3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893276862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893276862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3bp3 mem:U_MEMBLOCK\|sram:U_SRAM\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated " "Elaborating entity \"altsyncram_3bp3\" for hierarchy \"mem:U_MEMBLOCK\|sram:U_SRAM\|altsyncram:altsyncram_component\|altsyncram_3bp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four mem:U_MEMBLOCK\|mux_four:U_RDMUX " "Elaborating entity \"mux_four\" for hierarchy \"mem:U_MEMBLOCK\|mux_four:U_RDMUX\"" {  } { { "../../mem.vhdl" "U_RDMUX" { Text "D:/Documents/School/DD/LABS/Final_Project/mem.vhdl" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276905 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w mux_four.vhdl(26) " "VHDL Process Statement warning at mux_four.vhdl(26): signal \"w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../mux_four.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mux_four.vhdl" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585893276907 "|MIPS_DataPath|mem:U_MEMBLOCK|mux_four:U_RDMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:U_IREG " "Elaborating entity \"IR\" for hierarchy \"IR:U_IREG\"" {  } { { "../../MIPS_DataPath.vhdl" "U_IREG" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:U_WR_MUX1 " "Elaborating entity \"mux\" for hierarchy \"mux:U_WR_MUX1\"" {  } { { "../../MIPS_DataPath.vhdl" "U_WR_MUX1" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:U_REG_FILE " "Elaborating entity \"register_file\" for hierarchy \"register_file:U_REG_FILE\"" {  } { { "../../MIPS_DataPath.vhdl" "U_REG_FILE" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:U_SEXT " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:U_SEXT\"" {  } { { "../../MIPS_DataPath.vhdl" "U_SEXT" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL_two SL_two:U_SL2 " "Elaborating entity \"SL_two\" for hierarchy \"SL_two:U_SL2\"" {  } { { "../../MIPS_DataPath.vhdl" "U_SL2" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893276974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL_two SL_two:U_SL2_2 " "Elaborating entity \"SL_two\" for hierarchy \"SL_two:U_SL2_2\"" {  } { { "../../MIPS_DataPath.vhdl" "U_SL2_2" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893277000 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extended SL_two.vhdl(22) " "VHDL Process Statement warning at SL_two.vhdl(22): signal \"extended\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../SL_two.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/SL_two.vhdl" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585893277002 "|MIPS_DataPath|SL_two:U_SL2_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:U_ALU\"" {  } { { "../../MIPS_DataPath.vhdl" "U_ALU" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893277009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_large_u alu.vhdl(44) " "Verilog HDL or VHDL warning at alu.vhdl(44): object \"temp_large_u\" assigned a value but never read" {  } { { "../../alu.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu.vhdl" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585893277012 "|MIPS_DataPath|alu:U_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrl alu_ctrl:U_ALU_CTRL " "Elaborating entity \"alu_ctrl\" for hierarchy \"alu_ctrl:U_ALU_CTRL\"" {  } { { "../../MIPS_DataPath.vhdl" "U_ALU_CTRL" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893277021 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:U_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:U_ALU\|Mult0\"" {  } { { "../../alu.vhdl" "Mult0" { Text "D:/Documents/School/DD/LABS/Final_Project/alu.vhdl" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585893278397 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585893278397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:U_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:U_ALU\|lpm_mult:Mult0\"" {  } { { "../../alu.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu.vhdl" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893278671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:U_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:U_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585893278671 ""}  } { { "../../alu.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu.vhdl" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585893278671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585893278762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893278762 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:U_ALU\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"alu:U_ALU\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/mult_qgs.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../../alu.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu.vhdl" 59 -1 0 } } { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585893278839 "|MIPS_DataPath|alu:U_ALU|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:U_ALU\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"alu:U_ALU\|lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "D:/Documents/School/DD/LABS/Final_Project/mem_block/datapath/db/mult_qgs.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../../alu.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/alu.vhdl" 59 -1 0 } } { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 249 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585893278839 "|MIPS_DataPath|alu:U_ALU|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1585893278839 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1585893278839 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1585893279335 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1585893279335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[0\] GND " "Pin \"Outport\[0\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[1\] GND " "Pin \"Outport\[1\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[2\] GND " "Pin \"Outport\[2\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[3\] GND " "Pin \"Outport\[3\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[4\] GND " "Pin \"Outport\[4\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[5\] GND " "Pin \"Outport\[5\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[6\] GND " "Pin \"Outport\[6\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[7\] GND " "Pin \"Outport\[7\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[8\] GND " "Pin \"Outport\[8\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[9\] GND " "Pin \"Outport\[9\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[10\] GND " "Pin \"Outport\[10\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[11\] GND " "Pin \"Outport\[11\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[12\] GND " "Pin \"Outport\[12\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[13\] GND " "Pin \"Outport\[13\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[14\] GND " "Pin \"Outport\[14\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[15\] GND " "Pin \"Outport\[15\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[16\] GND " "Pin \"Outport\[16\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[17\] GND " "Pin \"Outport\[17\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[18\] GND " "Pin \"Outport\[18\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[19\] GND " "Pin \"Outport\[19\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[20\] GND " "Pin \"Outport\[20\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[21\] GND " "Pin \"Outport\[21\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[22\] GND " "Pin \"Outport\[22\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[23\] GND " "Pin \"Outport\[23\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[24\] GND " "Pin \"Outport\[24\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[25\] GND " "Pin \"Outport\[25\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[26\] GND " "Pin \"Outport\[26\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[27\] GND " "Pin \"Outport\[27\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[28\] GND " "Pin \"Outport\[28\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[29\] GND " "Pin \"Outport\[29\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[30\] GND " "Pin \"Outport\[30\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport\[31\] GND " "Pin \"Outport\[31\]\" is stuck at GND" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585893280662 "|MIPS_DataPath|Outport[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585893280662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585893280830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585893284893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585893285381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585893285381 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "isSigned " "No output dependent on input pin \"isSigned\"" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585893285758 "|MIPS_DataPath|isSigned"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCSource\[0\] " "No output dependent on input pin \"PCSource\[0\]\"" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585893285758 "|MIPS_DataPath|PCSource[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCSource\[1\] " "No output dependent on input pin \"PCSource\[1\]\"" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585893285758 "|MIPS_DataPath|PCSource[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_Op " "No output dependent on input pin \"ALU_Op\"" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585893285758 "|MIPS_DataPath|ALU_Op"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrcB\[1\] " "No output dependent on input pin \"ALUSrcB\[1\]\"" {  } { { "../../MIPS_DataPath.vhdl" "" { Text "D:/Documents/School/DD/LABS/Final_Project/MIPS_DataPath.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585893285758 "|MIPS_DataPath|ALUSrcB[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1585893285758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3518 " "Implemented 3518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585893285761 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585893285761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3415 " "Implemented 3415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585893285761 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1585893285761 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1585893285761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585893285761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585893285786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 03 01:54:45 2020 " "Processing ended: Fri Apr 03 01:54:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585893285786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585893285786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585893285786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585893285786 ""}
