// Seed: 1521667962
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wand id_4 = id_4 & "";
endmodule
module module_1 (
    input  tri1 id_0,
    output wire module_1,
    output tri1 id_2
);
  assign id_1 = 1'd0 == {1, 1 == id_0 > 1, 1};
  tri  id_4 = id_0;
  wire id_5;
  wire id_6;
  supply1 id_7, id_8, id_9, id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.type_5 = 0;
  assign id_2 = !{1{id_4 == id_7}};
  assign id_9 = id_0;
  wire id_11;
endmodule
