#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 29 15:43:11 2020
# Process ID: 18696
# Current directory: D:/Verilog/turbo-octo-computing-machine/lab_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17044 D:\Verilog\turbo-octo-computing-machine\lab_5\lab_5.xpr
# Log file: D:/Verilog/turbo-octo-computing-machine/lab_5/vivado.log
# Journal file: D:/Verilog/turbo-octo-computing-machine/lab_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {D:/Verilog/turbo-octo-computing-machine/lab_5/coe/shift_test/inst_ram.coe}] [get_ips inst_mem]
generate_target all [get_files  D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 4 inst_mem_synth_1
export_simulation -of_objects [get_files D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.ip_user_files/sim_scripts -ip_user_files_dir D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.ip_user_files -ipstatic_source_dir D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.cache/compile_simlib/modelsim} {questa=D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.cache/compile_simlib/questa} {riviera=D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.cache/compile_simlib/riviera} {activehdl=D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {D:/Verilog/turbo-octo-computing-machine/lab_5/coe/shift_test/data_ram.coe}] [get_ips data_mem]
generate_target all [get_files  D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/ip/data_mem/data_mem.xci]
catch { config_ip_cache -export [get_ips -all data_mem] }
export_ip_user_files -of_objects [get_files D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
reset_run data_mem_synth_1
launch_runs -jobs 4 data_mem_synth_1
export_simulation -of_objects [get_files D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.srcs/sources_1/ip/data_mem/data_mem.xci] -directory D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.ip_user_files/sim_scripts -ip_user_files_dir D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.ip_user_files -ipstatic_source_dir D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.cache/compile_simlib/modelsim} {questa=D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.cache/compile_simlib/questa} {riviera=D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.cache/compile_simlib/riviera} {activehdl=D:/Verilog/turbo-octo-computing-machine/lab_5/lab_5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source top_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/top_sim/dut/mips/dp/alu}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/top_sim/dut/mips/dp}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source top_sim.tcl
current_wave_config {Untitled 2}
add_wave {{/top_sim/dut/mips/dp/alu}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/top_sim/dut/mips/dp/alusrcamux}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/top_sim/dut/mips/c}} 
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
close_sim
