Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Mar 31 10:52:05 2021
| Host         : T480 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file display_top_timing_summary_routed.rpt -pb display_top_timing_summary_routed.pb -rpx display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : display_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (5)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2280)
---------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: eggs_unit/score_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_bottom_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_crazy_unit/time_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[16]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[17]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[18]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[20]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[21]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[22]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[24]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[25]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ghost_top_unit/time_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.212        0.000                      0                 2005        0.145        0.000                      0                 2005        4.500        0.000                       0                   703  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.212        0.000                      0                 1502        0.145        0.000                      0                 1502        4.500        0.000                       0                   703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.922        0.000                      0                  503        0.465        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.725ns (28.862%)  route 6.716ns (71.138%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.654    14.517    game_FSM/timeout_next
    SLICE_X37Y13         FDCE                                         r  game_FSM/timeout_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y13         FDCE                                         r  game_FSM/timeout_reg_reg[0]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.729    game_FSM/timeout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.725ns (28.862%)  route 6.716ns (71.138%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.654    14.517    game_FSM/timeout_next
    SLICE_X37Y13         FDPE                                         r  game_FSM/timeout_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y13         FDPE                                         r  game_FSM/timeout_reg_reg[10]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y13         FDPE (Setup_fdpe_C_CE)      -0.205    14.729    game_FSM/timeout_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.725ns (28.862%)  route 6.716ns (71.138%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.654    14.517    game_FSM/timeout_next
    SLICE_X37Y13         FDPE                                         r  game_FSM/timeout_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y13         FDPE                                         r  game_FSM/timeout_reg_reg[11]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y13         FDPE (Setup_fdpe_C_CE)      -0.205    14.729    game_FSM/timeout_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.725ns (28.862%)  route 6.716ns (71.138%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.654    14.517    game_FSM/timeout_next
    SLICE_X37Y13         FDCE                                         r  game_FSM/timeout_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y13         FDCE                                         r  game_FSM/timeout_reg_reg[1]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.729    game_FSM/timeout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.725ns (28.862%)  route 6.716ns (71.138%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.654    14.517    game_FSM/timeout_next
    SLICE_X37Y13         FDCE                                         r  game_FSM/timeout_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y13         FDCE                                         r  game_FSM/timeout_reg_reg[4]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.729    game_FSM/timeout_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.725ns (28.862%)  route 6.716ns (71.138%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.654    14.517    game_FSM/timeout_next
    SLICE_X37Y13         FDCE                                         r  game_FSM/timeout_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y13         FDCE                                         r  game_FSM/timeout_reg_reg[5]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.729    game_FSM/timeout_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.725ns (28.862%)  route 6.716ns (71.138%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.654    14.517    game_FSM/timeout_next
    SLICE_X37Y13         FDPE                                         r  game_FSM/timeout_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y13         FDPE                                         r  game_FSM/timeout_reg_reg[8]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X37Y13         FDPE (Setup_fdpe_C_CE)      -0.205    14.729    game_FSM/timeout_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.725ns (28.887%)  route 6.708ns (71.113%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.646    14.509    game_FSM/timeout_next
    SLICE_X38Y14         FDCE                                         r  game_FSM/timeout_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y14         FDCE                                         r  game_FSM/timeout_reg_reg[12]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y14         FDCE (Setup_fdce_C_CE)      -0.169    14.765    game_FSM/timeout_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.725ns (28.887%)  route 6.708ns (71.113%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.646    14.509    game_FSM/timeout_next
    SLICE_X38Y14         FDCE                                         r  game_FSM/timeout_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y14         FDCE                                         r  game_FSM/timeout_reg_reg[18]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y14         FDCE (Setup_fdce_C_CE)      -0.169    14.765    game_FSM/timeout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.725ns (28.887%)  route 6.708ns (71.113%))
  Logic Levels:           10  (CARRY4=1 LUT4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.554     5.075    yoshi_unit/clk
    SLICE_X31Y18         FDCE                                         r  yoshi_unit/s_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  yoshi_unit/s_y_reg_reg[3]/Q
                         net (fo=77, routed)          1.164     6.695    yoshi_unit/Q[3]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.819 r  yoshi_unit/collision_time_reg[27]_i_108/O
                         net (fo=24, routed)          0.692     7.511    yoshi_unit/collision_time_reg[27]_i_108_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.661 r  yoshi_unit/collision_time_reg[27]_i_111/O
                         net (fo=12, routed)          1.098     8.759    ghost_crazy_unit/collision_time_reg_reg[27]_i_17_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.326     9.085 r  ghost_crazy_unit/collision_time_reg[27]_i_36/O
                         net (fo=1, routed)           0.000     9.085    yoshi_unit/collision_time_reg[27]_i_11_3[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.542 r  yoshi_unit/collision_time_reg_reg[27]_i_17/CO[1]
                         net (fo=2, routed)           0.977    10.519    yoshi_unit/enemy_collision_unit/collide437_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I0_O)        0.329    10.848 r  yoshi_unit/collision_time_reg[27]_i_79/O
                         net (fo=1, routed)           0.674    11.522    yoshi_unit/collision_time_reg[27]_i_79_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.646 r  yoshi_unit/collision_time_reg[27]_i_27/O
                         net (fo=1, routed)           0.592    12.238    yoshi_unit/collision_time_reg[27]_i_27_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  yoshi_unit/collision_time_reg[27]_i_12/O
                         net (fo=1, routed)           0.000    12.362    yoshi_unit/collision_time_reg[27]_i_12_n_0
    SLICE_X34Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    12.576 r  yoshi_unit/collision_time_reg_reg[27]_i_4/O
                         net (fo=29, routed)          0.527    13.103    game_FSM/collision
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.297    13.400 r  game_FSM/FSM_sequential_game_state_reg[2]_i_3/O
                         net (fo=7, routed)           0.339    13.739    game_FSM/FSM_sequential_game_state_reg[2]_i_3_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.863 r  game_FSM/timeout_reg[27]_i_1/O
                         net (fo=28, routed)          0.646    14.509    game_FSM/timeout_next
    SLICE_X38Y14         FDCE                                         r  game_FSM/timeout_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.440    14.781    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y14         FDCE                                         r  game_FSM/timeout_reg_reg[6]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X38Y14         FDCE (Setup_fdce_C_CE)      -0.169    14.765    game_FSM/timeout_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                  0.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.545%)  route 0.306ns (59.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  game_FSM/FSM_sequential_game_state_reg_reg[1]/Q
                         net (fo=45, routed)          0.306     1.912    game_FSM/game_state_reg[1]
    SLICE_X37Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  game_FSM/timeout_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.957    game_FSM/timeout_reg[23]_i_1_n_0
    SLICE_X37Y15         FDCE                                         r  game_FSM/timeout_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.826     1.953    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y15         FDCE                                         r  game_FSM/timeout_reg_reg[23]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDCE (Hold_fdce_C_D)         0.107     1.811    game_FSM/timeout_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.545%)  route 0.306ns (59.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  game_FSM/FSM_sequential_game_state_reg_reg[1]/Q
                         net (fo=45, routed)          0.306     1.912    game_FSM/game_state_reg[1]
    SLICE_X37Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  game_FSM/timeout_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.957    game_FSM/timeout_reg[22]_i_1_n_0
    SLICE_X37Y15         FDCE                                         r  game_FSM/timeout_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.826     1.953    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y15         FDCE                                         r  game_FSM/timeout_reg_reg[22]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDCE (Hold_fdce_C_D)         0.092     1.796    game_FSM/timeout_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.212ns (38.950%)  route 0.332ns (61.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.332     1.937    game_FSM/game_state_reg[0]
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.048     1.985 r  game_FSM/timeout_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.985    game_FSM/timeout_reg[19]_i_1_n_0
    SLICE_X37Y15         FDCE                                         r  game_FSM/timeout_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.826     1.953    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y15         FDCE                                         r  game_FSM/timeout_reg_reg[19]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDCE (Hold_fdce_C_D)         0.107     1.811    game_FSM/timeout_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eggs_unit/B_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/B_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.567     1.450    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y1          FDCE                                         r  eggs_unit/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  eggs_unit/B_reg_reg[0]/Q
                         net (fo=9, routed)           0.134     1.725    eggs_unit/B_reg_reg[0]
    SLICE_X52Y1          LUT5 (Prop_lut5_I2_O)        0.048     1.773 r  eggs_unit/B_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    eggs_unit/p_0_in__0[3]
    SLICE_X52Y1          FDCE                                         r  eggs_unit/B_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.838     1.965    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y1          FDCE                                         r  eggs_unit/B_reg_reg[3]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X52Y1          FDCE (Hold_fdce_C_D)         0.131     1.594    eggs_unit/B_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 yoshi_unit/btnU_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/btnU_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.434%)  route 0.128ns (47.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.564     1.447    yoshi_unit/clk
    SLICE_X32Y2          FDCE                                         r  yoshi_unit/btnU_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  yoshi_unit/btnU_reg_reg[6]/Q
                         net (fo=2, routed)           0.128     1.716    yoshi_unit/btnU_reg[6]
    SLICE_X32Y1          FDCE                                         r  yoshi_unit/btnU_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.833     1.960    yoshi_unit/clk
    SLICE_X32Y1          FDCE                                         r  yoshi_unit/btnU_reg_reg[7]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X32Y1          FDCE (Hold_fdce_C_D)         0.072     1.535    yoshi_unit/btnU_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 score_display_unit/bcd_unit/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_display_unit/bcd_unit/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.095%)  route 0.160ns (45.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.566     1.449    score_display_unit/bcd_unit/clk
    SLICE_X55Y5          FDCE                                         r  score_display_unit/bcd_unit/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  score_display_unit/bcd_unit/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.160     1.751    score_display_unit/bcd_unit/count_reg_reg[0]
    SLICE_X56Y4          LUT5 (Prop_lut5_I1_O)        0.048     1.799 r  score_display_unit/bcd_unit/count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    score_display_unit/bcd_unit/count_next[3]
    SLICE_X56Y4          FDCE                                         r  score_display_unit/bcd_unit/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.837     1.964    score_display_unit/bcd_unit/clk
    SLICE_X56Y4          FDCE                                         r  score_display_unit/bcd_unit/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y4          FDCE (Hold_fdce_C_D)         0.131     1.617    score_display_unit/bcd_unit/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 yoshi_unit/btnU_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/btnU_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.104%)  route 0.130ns (47.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.564     1.447    yoshi_unit/clk
    SLICE_X32Y1          FDCE                                         r  yoshi_unit/btnU_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  yoshi_unit/btnU_reg_reg[2]/Q
                         net (fo=2, routed)           0.130     1.718    yoshi_unit/btnU_reg[2]
    SLICE_X32Y2          FDCE                                         r  yoshi_unit/btnU_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.833     1.960    yoshi_unit/clk
    SLICE_X32Y2          FDCE                                         r  yoshi_unit/btnU_reg_reg[3]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X32Y2          FDCE (Hold_fdce_C_D)         0.070     1.533    yoshi_unit/btnU_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 eggs_unit/B_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eggs_unit/B_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.567     1.450    eggs_unit/clk_IBUF_BUFG
    SLICE_X53Y1          FDCE                                         r  eggs_unit/B_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  eggs_unit/B_reg_reg[0]/Q
                         net (fo=9, routed)           0.134     1.725    eggs_unit/B_reg_reg[0]
    SLICE_X52Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.770 r  eggs_unit/B_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.770    eggs_unit/p_0_in__0[2]
    SLICE_X52Y1          FDCE                                         r  eggs_unit/B_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.838     1.965    eggs_unit/clk_IBUF_BUFG
    SLICE_X52Y1          FDCE                                         r  eggs_unit/B_reg_reg[2]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X52Y1          FDCE (Hold_fdce_C_D)         0.120     1.583    eggs_unit/B_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.612%)  route 0.332ns (61.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.332     1.937    game_FSM/game_state_reg[0]
    SLICE_X37Y15         LUT4 (Prop_lut4_I1_O)        0.045     1.982 r  game_FSM/timeout_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.982    game_FSM/timeout_reg[17]_i_1_n_0
    SLICE_X37Y15         FDCE                                         r  game_FSM/timeout_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.826     1.953    game_FSM/clk_IBUF_BUFG
    SLICE_X37Y15         FDCE                                         r  game_FSM/timeout_reg_reg[17]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDCE (Hold_fdce_C_D)         0.091     1.795    game_FSM/timeout_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_FSM/timeout_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.210ns (36.022%)  route 0.373ns (63.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  game_FSM/FSM_sequential_game_state_reg_reg[1]/Q
                         net (fo=45, routed)          0.373     1.978    game_FSM/game_state_reg[1]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.046     2.024 r  game_FSM/timeout_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.024    game_FSM/timeout_reg[18]_i_1_n_0
    SLICE_X38Y14         FDCE                                         r  game_FSM/timeout_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.827     1.954    game_FSM/clk_IBUF_BUFG
    SLICE_X38Y14         FDCE                                         r  game_FSM/timeout_reg_reg[18]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X38Y14         FDCE (Hold_fdce_C_D)         0.131     1.836    game_FSM/timeout_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   sel_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   sel_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  sel_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   sel_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   sel_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  sel_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   sel_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  sel_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  sel_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   sel_1_7/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y1   yoshi_unit/extra_up_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y2   yoshi_unit/extra_up_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y3   yoshi_unit/x_start_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y3   yoshi_unit/x_start_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y3   yoshi_unit/x_time_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y1   yoshi_unit/jump_t_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y3   yoshi_unit/jump_t_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y1   yoshi_unit/jump_t_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3   yoshi_unit/jump_t_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y4   yoshi_unit/jump_t_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  controller/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y92  controller/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y91  controller/FSM_sequential_state_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X35Y16  game_FSM/timeout_reg_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15  game_FSM/timeout_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15  game_FSM/timeout_reg_reg[23]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X35Y16  game_FSM/timeout_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15  game_FSM/timeout_reg_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15  game_FSM/timeout_reg_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15  game_FSM/timeout_reg_reg[27]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.668ns (10.359%)  route 5.781ns (89.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.956    11.527    ghost_crazy_unit/reset
    SLICE_X64Y8          FDCE                                         f  ghost_crazy_unit/time_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.518    14.859    ghost_crazy_unit/clk
    SLICE_X64Y8          FDCE                                         r  ghost_crazy_unit/time_reg_reg[19]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X64Y8          FDCE (Recov_fdce_C_CLR)     -0.563    14.449    ghost_crazy_unit/time_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 0.668ns (10.359%)  route 5.781ns (89.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.956    11.527    ghost_crazy_unit/reset
    SLICE_X64Y8          FDCE                                         f  ghost_crazy_unit/time_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.518    14.859    ghost_crazy_unit/clk
    SLICE_X64Y8          FDCE                                         r  ghost_crazy_unit/time_reg_reg[18]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X64Y8          FDCE (Recov_fdce_C_CLR)     -0.521    14.491    ghost_crazy_unit/time_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -11.527    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.668ns (10.590%)  route 5.640ns (89.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.815    11.386    ghost_crazy_unit/reset
    SLICE_X64Y7          FDCE                                         f  ghost_crazy_unit/time_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.518    14.859    ghost_crazy_unit/clk
    SLICE_X64Y7          FDCE                                         r  ghost_crazy_unit/time_reg_reg[15]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.563    14.449    ghost_crazy_unit/time_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.668ns (10.590%)  route 5.640ns (89.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.815    11.386    ghost_crazy_unit/reset
    SLICE_X64Y7          FDCE                                         f  ghost_crazy_unit/time_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.518    14.859    ghost_crazy_unit/clk
    SLICE_X64Y7          FDCE                                         r  ghost_crazy_unit/time_reg_reg[17]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.563    14.449    ghost_crazy_unit/time_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.668ns (10.590%)  route 5.640ns (89.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.815    11.386    ghost_crazy_unit/reset
    SLICE_X64Y7          FDCE                                         f  ghost_crazy_unit/time_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.518    14.859    ghost_crazy_unit/clk
    SLICE_X64Y7          FDCE                                         r  ghost_crazy_unit/time_reg_reg[14]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.521    14.491    ghost_crazy_unit/time_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.668ns (10.590%)  route 5.640ns (89.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.815    11.386    ghost_crazy_unit/reset
    SLICE_X64Y7          FDCE                                         f  ghost_crazy_unit/time_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.518    14.859    ghost_crazy_unit/clk
    SLICE_X64Y7          FDCE                                         r  ghost_crazy_unit/time_reg_reg[16]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.521    14.491    ghost_crazy_unit/time_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.668ns (10.849%)  route 5.489ns (89.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.664    11.236    ghost_crazy_unit/reset
    SLICE_X64Y6          FDCE                                         f  ghost_crazy_unit/time_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.519    14.860    ghost_crazy_unit/clk
    SLICE_X64Y6          FDCE                                         r  ghost_crazy_unit/time_reg_reg[11]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X64Y6          FDCE (Recov_fdce_C_CLR)     -0.563    14.450    ghost_crazy_unit/time_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.668ns (10.849%)  route 5.489ns (89.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.664    11.236    ghost_crazy_unit/reset
    SLICE_X64Y6          FDCE                                         f  ghost_crazy_unit/time_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.519    14.860    ghost_crazy_unit/clk
    SLICE_X64Y6          FDCE                                         r  ghost_crazy_unit/time_reg_reg[13]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X64Y6          FDCE (Recov_fdce_C_CLR)     -0.563    14.450    ghost_crazy_unit/time_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.668ns (10.849%)  route 5.489ns (89.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.664    11.236    ghost_crazy_unit/reset
    SLICE_X64Y6          FDCE                                         f  ghost_crazy_unit/time_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.519    14.860    ghost_crazy_unit/clk
    SLICE_X64Y6          FDCE                                         r  ghost_crazy_unit/time_reg_reg[10]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X64Y6          FDCE (Recov_fdce_C_CLR)     -0.521    14.492    ghost_crazy_unit/time_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 game_FSM/FSM_sequential_game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_crazy_unit/time_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 0.668ns (10.849%)  route 5.489ns (89.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.557     5.078    game_FSM/clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  game_FSM/FSM_sequential_game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDCE (Prop_fdce_C_Q)         0.518     5.596 f  game_FSM/FSM_sequential_game_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.825     6.421    game_FSM/game_state_reg[0]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.150     6.571 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         4.664    11.236    ghost_crazy_unit/reset
    SLICE_X64Y6          FDCE                                         f  ghost_crazy_unit/time_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         1.519    14.860    ghost_crazy_unit/clk
    SLICE_X64Y6          FDCE                                         r  ghost_crazy_unit/time_reg_reg[12]/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X64Y6          FDCE (Recov_fdce_C_CLR)     -0.521    14.492    ghost_crazy_unit/time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/dir_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.183ns (31.839%)  route 0.392ns (68.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.224     2.016    yoshi_unit/reset
    SLICE_X37Y10         FDPE                                         f  yoshi_unit/dir_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.830     1.957    yoshi_unit/clk
    SLICE_X37Y10         FDPE                                         r  yoshi_unit/dir_reg_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y10         FDPE (Remov_fdpe_C_PRE)     -0.157     1.551    yoshi_unit/dir_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grounded_unit/grounded_reg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.183ns (31.599%)  route 0.396ns (68.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.228     2.020    grounded_unit/reset
    SLICE_X36Y10         FDPE                                         f  grounded_unit/grounded_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.830     1.957    grounded_unit/clk
    SLICE_X36Y10         FDPE                                         r  grounded_unit/grounded_reg_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDPE (Remov_fdpe_C_PRE)     -0.157     1.551    grounded_unit/grounded_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/face_t_reg_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.183ns (30.210%)  route 0.423ns (69.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.255     2.047    ghost_bottom_unit/reset
    SLICE_X40Y14         FDCE                                         f  ghost_bottom_unit/face_t_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.828     1.955    ghost_bottom_unit/clk
    SLICE_X40Y14         FDCE                                         r  ghost_bottom_unit/face_t_reg_reg[24]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X40Y14         FDCE (Remov_fdce_C_CLR)     -0.154     1.552    ghost_bottom_unit/face_t_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghost_bottom_unit/face_t_reg_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.183ns (30.210%)  route 0.423ns (69.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.255     2.047    ghost_bottom_unit/reset
    SLICE_X40Y14         FDCE                                         f  ghost_bottom_unit/face_t_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.828     1.955    ghost_bottom_unit/clk
    SLICE_X40Y14         FDCE                                         r  ghost_bottom_unit/face_t_reg_reg[25]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X40Y14         FDCE (Remov_fdce_C_CLR)     -0.154     1.552    ghost_bottom_unit/face_t_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.183ns (26.934%)  route 0.496ns (73.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.328     2.121    yoshi_unit/reset
    SLICE_X37Y4          FDCE                                         f  yoshi_unit/jump_t_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.832     1.959    yoshi_unit/clk
    SLICE_X37Y4          FDCE                                         r  yoshi_unit/jump_t_reg_reg[14]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.154     1.556    yoshi_unit/jump_t_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.183ns (26.934%)  route 0.496ns (73.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.328     2.121    yoshi_unit/reset
    SLICE_X37Y4          FDCE                                         f  yoshi_unit/jump_t_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.832     1.959    yoshi_unit/clk
    SLICE_X37Y4          FDCE                                         r  yoshi_unit/jump_t_reg_reg[19]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y4          FDCE (Remov_fdce_C_CLR)     -0.154     1.556    yoshi_unit/jump_t_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/start_reg_y_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.183ns (26.762%)  route 0.501ns (73.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.333     2.125    yoshi_unit/reset
    SLICE_X36Y4          FDCE                                         f  yoshi_unit/start_reg_y_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.832     1.959    yoshi_unit/clk
    SLICE_X36Y4          FDCE                                         r  yoshi_unit/start_reg_y_reg[13]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y4          FDCE (Remov_fdce_C_CLR)     -0.154     1.556    yoshi_unit/start_reg_y_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.183ns (24.721%)  route 0.557ns (75.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.389     2.181    yoshi_unit/reset
    SLICE_X37Y5          FDCE                                         f  yoshi_unit/jump_t_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.832     1.959    yoshi_unit/clk
    SLICE_X37Y5          FDCE                                         r  yoshi_unit/jump_t_reg_reg[16]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y5          FDCE (Remov_fdce_C_CLR)     -0.154     1.556    yoshi_unit/jump_t_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.183ns (24.576%)  route 0.562ns (75.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.393     2.186    yoshi_unit/reset
    SLICE_X36Y5          FDCE                                         f  yoshi_unit/jump_t_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.832     1.959    yoshi_unit/clk
    SLICE_X36Y5          FDCE                                         r  yoshi_unit/jump_t_reg_reg[17]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y5          FDCE (Remov_fdce_C_CLR)     -0.154     1.556    yoshi_unit/jump_t_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 game_FSM/start_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/jump_t_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.183ns (24.576%)  route 0.562ns (75.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.558     1.441    game_FSM/clk_IBUF_BUFG
    SLICE_X35Y14         FDCE                                         r  game_FSM/start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  game_FSM/start_reg_reg/Q
                         net (fo=3, routed)           0.168     1.750    game_FSM/start_reg
    SLICE_X35Y14         LUT5 (Prop_lut5_I4_O)        0.042     1.792 f  game_FSM/FSM_sequential_state_reg_y[2]_i_2/O
                         net (fo=568, routed)         0.393     2.186    yoshi_unit/reset
    SLICE_X36Y5          FDCE                                         f  yoshi_unit/jump_t_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=702, routed)         0.832     1.959    yoshi_unit/clk
    SLICE_X36Y5          FDCE                                         r  yoshi_unit/jump_t_reg_reg[18]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y5          FDCE (Remov_fdce_C_CLR)     -0.154     1.556    yoshi_unit/jump_t_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.630    





