Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: final_project_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final_project_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final_project_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : final_project_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"A:\Documents\Github\ee254_final_project\final_project\hvsync_generator.v\" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file \"A:\Documents\Github\ee254_final_project\final_project\final_project.v\" into library work
Parsing module <final_project>.
Analyzing Verilog file \"A:\Documents\Github\ee254_final_project\final_project\final_project_top.v\" into library work
Parsing module <final_project_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <final_project_top>.
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 75: Assignment to q_Initial ignored, since the identifier is never used

Elaborating module <BUFGP>.

Elaborating module <final_project>.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 62: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 69: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1511 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 15: Mix of blocking and non-blocking assignments to variable <gameOver> is not a recommended coding practice.
WARNING:HDLCompiler:1511 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 10: Mix of blocking and non-blocking assignments to variable <mapBoard> is not a recommended coding practice.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 195: Result of 79-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 196: Result of 63-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 197: Result of 63-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\final_project.v" Line 198: Result of 63-bit expression is truncated to fit in 49-bit target.
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 109: Assignment to q_Initial ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 110: Assignment to q_Check ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 111: Assignment to q_P1_Win ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 112: Assignment to q_P2_Win ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 113: Assignment to q_Draw ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 123: Assignment to q_G22 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 137: Assignment to button_clk ignored, since the identifier is never used

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\hvsync_generator.v" Line 35: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "A:\Documents\Github\ee254_final_project\final_project\hvsync_generator.v" Line 45: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:634 - "A:\Documents\Github\ee254_final_project\final_project\final_project_top.v" Line 143: Net <reset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <final_project_top>.
    Related source file is "a:/documents/github/ee254_final_project/final_project/final_project_top.v".
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 102: Output port <q_Initial> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 102: Output port <q_Check> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 102: Output port <q_P1_Win> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 102: Output port <q_P2_Win> of the instance <fp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "a:/documents/github/ee254_final_project/final_project/final_project_top.v" line 102: Output port <q_Draw> of the instance <fp> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 27-bit register for signal <DIV_CLK>.
    Found 9-bit register for signal <displayState>.
    Found 1-bit register for signal <tempG>.
    Found 1-bit register for signal <tempB>.
    Found 1-bit register for signal <vga_r>.
    Found 1-bit register for signal <vga_g>.
    Found 1-bit register for signal <vga_b>.
    Found finite state machine <FSM_0> for signal <displayState>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 27                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | DIV_CLK<21> (rising_edge)                      |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000001                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <DIV_CLK[26]_GND_1_o_add_2_OUT> created at line 93.
    Found 16x8-bit Read Only RAM for signal <SSD_CATHODES>
    Found 1-bit 4-to-1 multiplexer for signal <SSD<0>> created at line 327.
    Found 10-bit comparator lessequal for signal <n0014> created at line 164
    Found 10-bit comparator lessequal for signal <n0017> created at line 164
    Found 10-bit comparator lessequal for signal <n0027> created at line 166
    Found 10-bit comparator lessequal for signal <n0030> created at line 166
    Found 10-bit comparator lessequal for signal <n0037> created at line 188
    Found 10-bit comparator lessequal for signal <n0041> created at line 188
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <final_project_top> synthesized.

Synthesizing Unit <final_project>.
    Related source file is "a:/documents/github/ee254_final_project/final_project/final_project.v".
    Found 1-bit register for signal <p1Win>.
    Found 1-bit register for signal <p2Win>.
    Found 1-bit register for signal <draw>.
    Found 4-bit register for signal <location>.
    Found 18-bit register for signal <n0161[17:0]>.
    Found 5-bit register for signal <state>.
    Found 4-bit adder for signal <location[3]_GND_3_o_add_7_OUT> created at line 69.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_4_OUT<3:0>> created at line 62.
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_32_o> created at line 82
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_33_o> created at line 84
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_39_o> created at line 82
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_40_o> created at line 84
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_46_o> created at line 82
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_47_o> created at line 84
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_53_o> created at line 102
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_54_o> created at line 103
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_60_o> created at line 102
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_61_o> created at line 103
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_67_o> created at line 102
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_68_o> created at line 103
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_74_o> created at line 118
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_75_o> created at line 119
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_81_o> created at line 133
    Found 2-bit comparator equal for signal <GND_3_o_GND_3_o_equal_82_o> created at line 134
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  75 Multiplexer(s).
Unit <final_project> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "a:/documents/github/ee254_final_project/final_project/hvsync_generator.v".
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_5_o_add_2_OUT> created at line 35.
    Found 10-bit adder for signal <CounterY[9]_GND_5_o_add_9_OUT> created at line 45.
    Found 10-bit comparator greater for signal <PWR_6_o_CounterX[9]_LessThan_16_o> created at line 50
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_6_o_LessThan_17_o> created at line 50
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_6_o_LessThan_21_o> created at line 62
    Found 10-bit comparator greater for signal <CounterY[9]_GND_5_o_LessThan_22_o> created at line 62
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hvsync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 27-bit adder                                          : 1
 4-bit addsub                                          : 1
# Registers                                            : 17
 1-bit register                                        : 11
 10-bit register                                       : 2
 18-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 26
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 6
 2-bit comparator equal                                : 16
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 38
 1-bit 4-to-1 multiplexer                              : 1
 18-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <final_project_top>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD_CATHODES> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",SSD)>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Dp>            |          |
    -----------------------------------------------------------------------
Unit <final_project_top> synthesized (advanced).

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 27-bit up counter                                     : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Comparators                                          : 26
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 6
 2-bit comparator equal                                : 16
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 38
 1-bit 4-to-1 multiplexer                              : 1
 18-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 12
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <displayState[1:4]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 000000001 | 0000
 000000010 | 0001
 000000100 | 0011
 000001000 | 0010
 000010000 | 0110
 000100000 | 0111
 001000000 | 0101
 010000000 | 0100
 100000000 | 1100
-----------------------
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <final_project_top>.

Optimizing unit <final_project_top> ...

Optimizing unit <final_project> ...

Optimizing unit <hvsync_generator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final_project_top, actual ratio is 2.
FlipFlop fp/location_0 has been replicated 1 time(s)
FlipFlop fp/location_1 has been replicated 1 time(s)
FlipFlop fp/location_2 has been replicated 2 time(s)
FlipFlop fp/location_3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : final_project_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 286
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 43
#      LUT2                        : 10
#      LUT3                        : 8
#      LUT4                        : 6
#      LUT5                        : 18
#      LUT6                        : 98
#      MUXCY                       : 43
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 94
#      FD                          : 2
#      FDC                         : 33
#      FDCE                        : 28
#      FDE                         : 2
#      FDP                         : 1
#      FDR                         : 18
#      FDRE                        : 10
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 6
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  18224     0%  
 Number of Slice LUTs:                  190  out of   9112     2%  
    Number used as Logic:               190  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    196
   Number with an unused Flip Flop:     102  out of    196    52%  
   Number with an unused LUT:             6  out of    196     3%  
   Number of fully used LUT-FF pairs:    88  out of    196    44%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DIV_CLK_21                         | NONE(tempG)            | 6     |
DIV_CLK_1                          | BUFG                   | 26    |
ClkPort                            | BUFGP                  | 26    |
DIV_CLK_25                         | BUFG                   | 36    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.300ns (Maximum Frequency: 158.731MHz)
   Minimum input arrival time before clock: 7.527ns
   Maximum output required time after clock: 5.012ns
   Maximum combinational path delay: 5.835ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_21'
  Clock period: 2.526ns (frequency: 395.945MHz)
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Delay:               2.526ns (Levels of Logic = 1)
  Source:            displayState_FSM_FFd4 (FF)
  Destination:       tempG (FF)
  Source Clock:      DIV_CLK_21 rising
  Destination Clock: DIV_CLK_21 rising

  Data Path: displayState_FSM_FFd4 to tempG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.973  displayState_FSM_FFd4 (displayState_FSM_FFd4)
     LUT6:I3->O            1   0.205   0.579  _n0205_inv1 (_n0205_inv)
     FDE:CE                    0.322          tempG
    ----------------------------------------
    Total                      2.526ns (0.974ns logic, 1.552ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_1'
  Clock period: 4.846ns (frequency: 206.343MHz)
  Total number of paths / destination ports: 502 / 58
-------------------------------------------------------------------------
Delay:               4.846ns (Levels of Logic = 4)
  Source:            syncgen/CounterX_7 (FF)
  Destination:       vga_r (FF)
  Source Clock:      DIV_CLK_1 rising
  Destination Clock: DIV_CLK_1 rising

  Data Path: syncgen/CounterX_7 to vga_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   0.934  syncgen/CounterX_7 (syncgen/CounterX_7)
     LUT2:I0->O            1   0.203   0.944  R_inv1 (R_inv1)
     LUT6:I0->O            1   0.203   0.924  R_inv2 (R_inv2)
     LUT6:I1->O            1   0.203   0.684  R_inv5 (R_inv5)
     LUT3:I1->O            1   0.203   0.000  vga_r_rstpot (vga_r_rstpot)
     FD:D                      0.102          vga_r
    ----------------------------------------
    Total                      4.846ns (1.361ns logic, 3.485ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 2.142ns (frequency: 466.886MHz)
  Total number of paths / destination ports: 351 / 26
-------------------------------------------------------------------------
Delay:               2.142ns (Levels of Logic = 27)
  Source:            DIV_CLK_0 (FF)
  Destination:       DIV_CLK_25 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: DIV_CLK_0 to DIV_CLK_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  DIV_CLK_0 (DIV_CLK_0)
     INV:I->O              1   0.206   0.000  Mcount_DIV_CLK_lut<0>_INV_0 (Mcount_DIV_CLK_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_DIV_CLK_cy<0> (Mcount_DIV_CLK_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<1> (Mcount_DIV_CLK_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<2> (Mcount_DIV_CLK_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<3> (Mcount_DIV_CLK_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<4> (Mcount_DIV_CLK_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<5> (Mcount_DIV_CLK_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<6> (Mcount_DIV_CLK_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<7> (Mcount_DIV_CLK_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<8> (Mcount_DIV_CLK_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<9> (Mcount_DIV_CLK_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<10> (Mcount_DIV_CLK_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<11> (Mcount_DIV_CLK_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<12> (Mcount_DIV_CLK_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<13> (Mcount_DIV_CLK_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<14> (Mcount_DIV_CLK_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<15> (Mcount_DIV_CLK_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<16> (Mcount_DIV_CLK_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<17> (Mcount_DIV_CLK_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<18> (Mcount_DIV_CLK_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<19> (Mcount_DIV_CLK_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<20> (Mcount_DIV_CLK_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<21> (Mcount_DIV_CLK_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<22> (Mcount_DIV_CLK_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<23> (Mcount_DIV_CLK_cy<23>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_DIV_CLK_cy<24> (Mcount_DIV_CLK_cy<24>)
     XORCY:CI->O           1   0.180   0.000  Mcount_DIV_CLK_xor<25> (Result<25>)
     FDC:D                     0.102          DIV_CLK_25
    ----------------------------------------
    Total                      2.142ns (1.563ns logic, 0.579ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_25'
  Clock period: 6.300ns (frequency: 158.731MHz)
  Total number of paths / destination ports: 4928 / 64
-------------------------------------------------------------------------
Delay:               6.300ns (Levels of Logic = 6)
  Source:            fp/location_2 (FF)
  Destination:       fp/state_2 (FF)
  Source Clock:      DIV_CLK_25 rising
  Destination Clock: DIV_CLK_25 rising

  Data Path: fp/location_2 to fp/state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.447   1.186  fp/location_2 (fp/location_2)
     LUT6:I3->O            6   0.205   1.109  fp/Mmux_GND_3_o_GND_3_o_mux_30_OUT121 (fp/GND_3_o_GND_3_o_mux_30_OUT<3>)
     LUT6:I0->O            5   0.203   0.962  fp/Mmux_state[4]_state[4]_mux_65_OUT311 (fp/Mmux_state[4]_state[4]_mux_65_OUT31)
     LUT6:I2->O            3   0.203   0.651  fp/state[4]_state[4]_select_108_OUT<2>6 (fp/state[4]_state[4]_select_108_OUT<2>8)
     LUT5:I4->O            1   0.205   0.000  fp/state[4]_state[4]_select_108_OUT<2>12_SW1_G (N36)
     MUXF7:I1->O           1   0.140   0.684  fp/state[4]_state[4]_select_108_OUT<2>12_SW1 (N27)
     LUT6:I4->O            1   0.203   0.000  fp/state[4]_state[4]_select_108_OUT<2>13 (fp/state[4]_state[4]_select_108_OUT<2>)
     FDC:D                     0.102          fp/state_2
    ----------------------------------------
    Total                      6.300ns (1.708ns logic, 4.592ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_21'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              4.337ns (Levels of Logic = 2)
  Source:            BtnU (PAD)
  Destination:       tempG (FF)
  Destination Clock: DIV_CLK_21 rising

  Data Path: BtnU to tempG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.222   2.011  BtnU_IBUF (BtnU_IBUF)
     LUT6:I1->O            1   0.203   0.579  _n0205_inv1 (_n0205_inv)
     FDE:CE                    0.322          tempG
    ----------------------------------------
    Total                      4.337ns (1.747ns logic, 2.590ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              3.318ns (Levels of Logic = 1)
  Source:            BtnU (PAD)
  Destination:       DIV_CLK_0 (FF)
  Destination Clock: ClkPort rising

  Data Path: BtnU to DIV_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.222   1.666  BtnU_IBUF (BtnU_IBUF)
     FDC:CLR                   0.430          DIV_CLK_0
    ----------------------------------------
    Total                      3.318ns (1.652ns logic, 1.666ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_25'
  Total number of paths / destination ports: 1031 / 97
-------------------------------------------------------------------------
Offset:              7.527ns (Levels of Logic = 6)
  Source:            Sw0 (PAD)
  Destination:       fp/state_3 (FF)
  Destination Clock: DIV_CLK_25 rising

  Data Path: Sw0 to fp/state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.518  Sw0_IBUF (Sw0_IBUF)
     LUT6:I0->O           11   0.203   1.227  fp/Mmux_GND_3_o_GND_3_o_mux_30_OUT91 (fp/GND_3_o_GND_3_o_mux_30_OUT<17>)
     LUT6:I1->O           12   0.203   0.909  fp/GND_3_o_GND_3_o_AND_37_o1 (fp/GND_3_o_GND_3_o_AND_37_o)
     LUT5:I4->O            2   0.205   0.721  fp/state[4]_state[4]_select_108_OUT<3>7 (fp/state[4]_state[4]_select_108_OUT<3>7)
     LUT6:I4->O            1   0.203   0.808  fp/state[4]_state[4]_select_108_OUT<3>11_SW0 (N23)
     LUT6:I3->O            1   0.205   0.000  fp/state[4]_state[4]_select_108_OUT<3>12 (fp/state[4]_state[4]_select_108_OUT<3>)
     FDC:D                     0.102          fp/state_3
    ----------------------------------------
    Total                      7.527ns (2.343ns logic, 5.184ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      DIV_CLK_1 rising

  Data Path: syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  syncgen/vga_HS (syncgen/vga_HS)
     INV:I->O              1   0.206   0.579  syncgen/vga_h_sync1_INV_0 (vga_h_sync_OBUF)
     OBUF:I->O                 2.571          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              5.012ns (Levels of Logic = 2)
  Source:            DIV_CLK_18 (FF)
  Destination:       Ca (PAD)
  Source Clock:      ClkPort rising

  Data Path: DIV_CLK_18 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   1.109  DIV_CLK_18 (DIV_CLK_18)
     LUT6:I0->O            4   0.203   0.683  Mmux_SSD<0>11 (Ca_OBUF)
     OBUF:I->O                 2.571          Ca_OBUF (Ca)
    ----------------------------------------
    Total                      5.012ns (3.221ns logic, 1.791ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_25'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              4.768ns (Levels of Logic = 2)
  Source:            fp/draw (FF)
  Destination:       Ca (PAD)
  Source Clock:      DIV_CLK_25 rising

  Data Path: fp/draw to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.864  fp/draw (fp/draw)
     LUT6:I2->O            4   0.203   0.683  Mmux_SSD<0>11 (Ca_OBUF)
     OBUF:I->O                 2.571          Ca_OBUF (Ca)
    ----------------------------------------
    Total                      4.768ns (3.221ns logic, 1.547ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               5.835ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       Ca (PAD)

  Data Path: Sw0 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.154  Sw0_IBUF (Sw0_IBUF)
     LUT6:I5->O            4   0.205   0.683  Mmux_SSD<0>11 (Ca_OBUF)
     OBUF:I->O                 2.571          Ca_OBUF (Ca)
    ----------------------------------------
    Total                      5.835ns (3.998ns logic, 1.837ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.142|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |    4.846|         |         |         |
DIV_CLK_21     |    2.278|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |    4.767|         |         |         |
DIV_CLK_21     |    2.526|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_25     |    6.300|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.14 secs
 
--> 

Total memory usage is 246476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    8 (   0 filtered)

