// Seed: 1495804047
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output supply0 id_2
    , id_8,
    output supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output uwire id_6
);
  assign id_6 = -1'b0;
  supply1 id_9 = 1;
  assign id_8 = id_1;
  assign id_2 = id_5;
  logic [-1 : ""] id_10 = id_8 == -1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wire id_6,
    input uwire id_7,
    output supply0 id_8
);
  assign id_8 = "" - -1 / id_7;
  assign id_3 = id_6;
  logic id_10;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_8,
      id_4,
      id_5,
      id_2
  );
  assign modCall_1.id_9 = 0;
endmodule
