-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_conv_d128x128_k3x3 is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    inStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    inStream_TVALID : IN STD_LOGIC;
    inStream_TREADY : OUT STD_LOGIC;
    inStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    inStream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    inStream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    outStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    outStream_TVALID : OUT STD_LOGIC;
    outStream_TREADY : IN STD_LOGIC;
    outStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    outStream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    outStream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cnn_conv_d128x128_k3x3 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_conv_d128x128_k3x3,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.106000,HLS_SYN_LAT=16535,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=36,HLS_SYN_FF=2704,HLS_SYN_LUT=4447}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_3E04 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000011111000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal inStream_V_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_vld_in : STD_LOGIC;
    signal inStream_V_data_V_0_vld_out : STD_LOGIC;
    signal inStream_V_data_V_0_ack_in : STD_LOGIC;
    signal inStream_V_data_V_0_ack_out : STD_LOGIC;
    signal inStream_V_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal inStream_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal inStream_V_data_V_0_sel : STD_LOGIC;
    signal inStream_V_data_V_0_load_A : STD_LOGIC;
    signal inStream_V_data_V_0_load_B : STD_LOGIC;
    signal inStream_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal inStream_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal inStream_V_dest_V_0_vld_in : STD_LOGIC;
    signal inStream_V_dest_V_0_ack_out : STD_LOGIC;
    signal inStream_V_dest_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_vld_in : STD_LOGIC;
    signal outStream_V_data_V_1_vld_out : STD_LOGIC;
    signal outStream_V_data_V_1_ack_in : STD_LOGIC;
    signal outStream_V_data_V_1_ack_out : STD_LOGIC;
    signal outStream_V_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal outStream_V_data_V_1_sel : STD_LOGIC;
    signal outStream_V_data_V_1_load_A : STD_LOGIC;
    signal outStream_V_data_V_1_load_B : STD_LOGIC;
    signal outStream_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal outStream_V_keep_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal outStream_V_keep_V_1_vld_in : STD_LOGIC;
    signal outStream_V_keep_V_1_vld_out : STD_LOGIC;
    signal outStream_V_keep_V_1_ack_in : STD_LOGIC;
    signal outStream_V_keep_V_1_ack_out : STD_LOGIC;
    signal outStream_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_keep_V_1_sel : STD_LOGIC;
    signal outStream_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_strb_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal outStream_V_strb_V_1_vld_in : STD_LOGIC;
    signal outStream_V_strb_V_1_vld_out : STD_LOGIC;
    signal outStream_V_strb_V_1_ack_in : STD_LOGIC;
    signal outStream_V_strb_V_1_ack_out : STD_LOGIC;
    signal outStream_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_strb_V_1_sel : STD_LOGIC;
    signal outStream_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_user_V_1_data_out : STD_LOGIC_VECTOR (1 downto 0);
    signal outStream_V_user_V_1_vld_in : STD_LOGIC;
    signal outStream_V_user_V_1_vld_out : STD_LOGIC;
    signal outStream_V_user_V_1_ack_in : STD_LOGIC;
    signal outStream_V_user_V_1_ack_out : STD_LOGIC;
    signal outStream_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_user_V_1_sel : STD_LOGIC;
    signal outStream_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_vld_in : STD_LOGIC;
    signal outStream_V_last_V_1_vld_out : STD_LOGIC;
    signal outStream_V_last_V_1_ack_in : STD_LOGIC;
    signal outStream_V_last_V_1_ack_out : STD_LOGIC;
    signal outStream_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal outStream_V_last_V_1_sel : STD_LOGIC;
    signal outStream_V_last_V_1_load_A : STD_LOGIC;
    signal outStream_V_last_V_1_load_B : STD_LOGIC;
    signal outStream_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal outStream_V_id_V_1_data_out : STD_LOGIC_VECTOR (4 downto 0);
    signal outStream_V_id_V_1_vld_in : STD_LOGIC;
    signal outStream_V_id_V_1_vld_out : STD_LOGIC;
    signal outStream_V_id_V_1_ack_in : STD_LOGIC;
    signal outStream_V_id_V_1_ack_out : STD_LOGIC;
    signal outStream_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_id_V_1_sel : STD_LOGIC;
    signal outStream_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_dest_V_1_data_out : STD_LOGIC_VECTOR (5 downto 0);
    signal outStream_V_dest_V_1_vld_in : STD_LOGIC;
    signal outStream_V_dest_V_1_vld_out : STD_LOGIC;
    signal outStream_V_dest_V_1_ack_in : STD_LOGIC;
    signal outStream_V_dest_V_1_ack_out : STD_LOGIC;
    signal outStream_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_dest_V_1_sel : STD_LOGIC;
    signal outStream_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ctrl : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond1_reg_1206 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal exitcond4_reg_1215 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal exitcond_flatten8_reg_1353 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1383 : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter9 : STD_LOGIC := '0';
    signal p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter8_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter10 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp3_iter9_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal x1_reg_383 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_reg_395 : STD_LOGIC_VECTOR (2 downto 0);
    signal y3_reg_406 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_1_1_reg_417 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_2_1_reg_429 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_1_reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_reg_453 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten6_reg_464 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_assign_reg_475 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_assign_reg_486 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_2_0_reg_497 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_965 : BOOLEAN;
    signal window_1_1_reg_508 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_reg_519 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctrl_read_reg_1201 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_612_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_1_reg_1210 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond4_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_629_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_2_reg_1219 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1230 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal indvar_flatten_next_fu_646_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_2_mid2_v_fu_672_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_mid2_v_reg_1239 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_680_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1244 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_mid2_fu_696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_mid2_reg_1249 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_reg_1267 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_3_fu_730_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_2_7_fu_778_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal window_2_2_8_fu_785_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_9_fu_792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_804_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1348 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal exitcond_flatten8_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_828_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal y_assign_mid2_fu_894_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter6_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter7_p_i_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_0_addr_2_reg_1371 : STD_LOGIC_VECTOR (6 downto 0);
    signal lineBuffer_1_addr_2_reg_1377 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1377 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_4_fu_968_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_2_1_2_reg_1392 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal windowRightCol_1_reg_1398 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_1071_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp5_reg_1403 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp6_fu_1085_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp6_reg_1408 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp8_fu_1113_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp8_reg_1413 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_data_V_2_fu_1181_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_last_V_fu_1189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter8 : STD_LOGIC := '0';
    signal lineBuffer_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal lineBuffer_0_ce0 : STD_LOGIC;
    signal lineBuffer_0_we0 : STD_LOGIC;
    signal lineBuffer_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_ce1 : STD_LOGIC;
    signal lineBuffer_0_we1 : STD_LOGIC;
    signal lineBuffer_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal lineBuffer_1_ce0 : STD_LOGIC;
    signal lineBuffer_1_we0 : STD_LOGIC;
    signal lineBuffer_1_ce1 : STD_LOGIC;
    signal lineBuffer_1_we1 : STD_LOGIC;
    signal grp_fixed_point_mul_fu_531_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_531_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_538_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_538_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_545_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_545_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_552_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_552_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_559_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_559_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_567_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_567_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_575_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_575_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_582_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_582_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_590_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_590_ap_ce : STD_LOGIC;
    signal x_phi_fu_375_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x1_phi_fu_387_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal y3_phi_fu_410_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_0_phi_fu_500_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_phi_fu_511_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_phi_fu_522_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_cast_fu_618_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_cast_fu_635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_cast_fu_718_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_cast_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_6_fu_771_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_read_as_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_1_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_read_as_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_read_as_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_fu_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeCount_1_fu_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeCount_fu_1122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal readCount_1_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal readCount_fu_957_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y9_fu_666_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal cond_mid1_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x4_mid2_fu_658_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal x4_cast19_cast_fu_704_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_708_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_cast1_fu_714_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal window_1_1_2_fu_736_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_4_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_5_fu_764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_1_fu_743_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_2_fu_750_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond2_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_s_fu_848_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_mid1_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_mid1_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_mid2_fu_840_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_15_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_mid2_fu_866_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_mid2_fu_886_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_941_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp11_trunc25_ext_ca_fu_1039_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp11_trunc_ext_cast_fu_1035_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp1_fu_1043_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp12_trunc_ext_cast_fu_1053_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp12_trunc24_ext_ca_fu_1057_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp4_fu_1061_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp11_cast_fu_1049_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp12_cast_fu_1067_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp14_trunc23_ext_ca_fu_1081_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp14_trunc_ext_cast_fu_1077_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp16_trunc26_ext_ca_fu_1095_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp16_trunc_ext_cast_fu_1091_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp7_fu_1099_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp15_trunc_ext_cast_fu_1109_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp16_cast_fu_1105_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp14_cast_fu_1131_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp15_cast_fu_1134_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp9_fu_1137_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp10_cast_fu_1128_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp13_cast_fu_1143_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal result_4_2_2_i_fu_1147_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_10_fu_1157_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_fu_1165_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal result_cast1_fu_1173_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal result_cast_fu_1177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_4_2_2_i_cast1_fu_1153_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_condition_1746 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_condition_976 : BOOLEAN;

    component fixed_point_mul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (31 downto 0);
        b : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (22 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component cnn_conv_d128x128cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_conv_d128x128_k3x3_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ctrl : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    cnn_conv_d128x128_k3x3_CTRL_s_axi_U : component cnn_conv_d128x128_k3x3_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ctrl => ctrl,
        kernel_0 => kernel_0,
        kernel_1 => kernel_1,
        kernel_2 => kernel_2,
        kernel_3 => kernel_3,
        kernel_4 => kernel_4,
        kernel_5 => kernel_5,
        kernel_6 => kernel_6,
        kernel_7 => kernel_7,
        kernel_8 => kernel_8);

    lineBuffer_0_U : component cnn_conv_d128x128cud
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lineBuffer_0_address0,
        ce0 => lineBuffer_0_ce0,
        we0 => lineBuffer_0_we0,
        d0 => inStream_V_data_V_0_data_out,
        q0 => lineBuffer_0_q0,
        address1 => lineBuffer_0_addr_2_reg_1371,
        ce1 => lineBuffer_0_ce1,
        we1 => lineBuffer_0_we1,
        d1 => lineBuffer_1_q0);

    lineBuffer_1_U : component cnn_conv_d128x128cud
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lineBuffer_1_address0,
        ce0 => lineBuffer_1_ce0,
        we0 => lineBuffer_1_we0,
        d0 => inStream_V_data_V_0_data_out,
        q0 => lineBuffer_1_q0,
        address1 => ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1377,
        ce1 => lineBuffer_1_ce1,
        we1 => lineBuffer_1_we1,
        d1 => window_2_1_fu_194);

    grp_fixed_point_mul_fu_531 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_0_read_as_fu_174,
        b => kernel_0,
        ap_return => grp_fixed_point_mul_fu_531_ap_return,
        ap_ce => grp_fixed_point_mul_fu_531_ap_ce);

    grp_fixed_point_mul_fu_538 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_0_fu_178,
        b => kernel_1,
        ap_return => grp_fixed_point_mul_fu_538_ap_return,
        ap_ce => grp_fixed_point_mul_fu_538_ap_ce);

    grp_fixed_point_mul_fu_545 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_1_fu_182,
        b => kernel_2,
        ap_return => grp_fixed_point_mul_fu_545_ap_return,
        ap_ce => grp_fixed_point_mul_fu_545_ap_ce);

    grp_fixed_point_mul_fu_552 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_0_read_as_fu_186,
        b => kernel_3,
        ap_return => grp_fixed_point_mul_fu_552_ap_return,
        ap_ce => grp_fixed_point_mul_fu_552_ap_ce);

    grp_fixed_point_mul_fu_559 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_0_phi_fu_522_p4,
        b => kernel_4,
        ap_return => grp_fixed_point_mul_fu_559_ap_return,
        ap_ce => grp_fixed_point_mul_fu_559_ap_ce);

    grp_fixed_point_mul_fu_567 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_1_phi_fu_511_p4,
        b => kernel_5,
        ap_return => grp_fixed_point_mul_fu_567_ap_return,
        ap_ce => grp_fixed_point_mul_fu_567_ap_ce);

    grp_fixed_point_mul_fu_575 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_0_read_as_fu_190,
        b => kernel_6,
        ap_return => grp_fixed_point_mul_fu_575_ap_return,
        ap_ce => grp_fixed_point_mul_fu_575_ap_ce);

    grp_fixed_point_mul_fu_582 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_0_phi_fu_500_p4,
        b => kernel_7,
        ap_return => grp_fixed_point_mul_fu_582_ap_return,
        ap_ce => grp_fixed_point_mul_fu_582_ap_ce);

    grp_fixed_point_mul_fu_590 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_1_fu_194,
        b => kernel_8,
        ap_return => grp_fixed_point_mul_fu_590_ap_return,
        ap_ce => grp_fixed_point_mul_fu_590_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_606_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_606_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_606_p2))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_623_p2)))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_623_p2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_623_p2))))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and not((ap_const_lv1_0 = exitcond_flatten_fu_640_p2)))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_640_p2))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state7)) or ((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and not((ap_const_lv1_0 = exitcond_flatten_fu_640_p2))))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_822_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                    ap_enable_reg_pp3_iter10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_condition_976 = ap_const_boolean_1)) then
                    if (not((ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
                        ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) then 
                        ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (ap_const_logic_1 = inStream_V_data_V_0_vld_out))) then 
                                        inStream_V_data_V_0_sel_rd <= not(inStream_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_in))) then 
                                        inStream_V_data_V_0_sel_wr <= not(inStream_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (inStream_V_data_V_0_state = ap_const_lv2_2)))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_0 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_1)))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (inStream_V_data_V_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_1)) or ((inStream_V_data_V_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_0 = inStream_V_data_V_0_ack_out))) and not(((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_out)))))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    inStream_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    inStream_V_dest_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_dest_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_1 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = inStream_V_dest_V_0_state)) or ((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = inStream_V_dest_V_0_state)))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_0 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = inStream_V_dest_V_0_state)) or ((ap_const_logic_0 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = inStream_V_dest_V_0_state)))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = inStream_V_dest_V_0_state)) or ((ap_const_logic_1 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = inStream_V_dest_V_0_state)) or ((ap_const_lv2_3 = inStream_V_dest_V_0_state) and not(((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_0 = inStream_V_dest_V_0_ack_out))) and not(((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_1 = inStream_V_dest_V_0_ack_out)))))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_3;
                else 
                    inStream_V_dest_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_logic_1 = outStream_V_data_V_1_vld_out))) then 
                                        outStream_V_data_V_1_sel_rd <= not(outStream_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_in))) then 
                                        outStream_V_data_V_1_sel_wr <= not(outStream_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_data_V_1_state)) or ((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_data_V_1_state)))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_0 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_data_V_1_state)) or ((ap_const_logic_0 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_data_V_1_state)))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_data_V_1_state)) or ((ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_data_V_1_state)) or ((ap_const_lv2_3 = outStream_V_data_V_1_state) and not(((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_0 = outStream_V_data_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_out)))))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_logic_1 = outStream_V_dest_V_1_vld_out))) then 
                                        outStream_V_dest_V_1_sel_rd <= not(outStream_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_dest_V_1_state)) or ((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_dest_V_1_state)))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_0 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_dest_V_1_state)) or ((ap_const_logic_0 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_dest_V_1_state)))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_dest_V_1_state)) or ((ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_dest_V_1_state)) or ((ap_const_lv2_3 = outStream_V_dest_V_1_state) and not(((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_0 = outStream_V_dest_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_1 = outStream_V_dest_V_1_ack_out)))))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_logic_1 = outStream_V_id_V_1_vld_out))) then 
                                        outStream_V_id_V_1_sel_rd <= not(outStream_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_id_V_1_state)) or ((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_id_V_1_state)))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_logic_0 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_id_V_1_state)) or ((ap_const_logic_0 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_id_V_1_state)))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_id_V_1_state)) or ((ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_id_V_1_state)) or ((ap_const_lv2_3 = outStream_V_id_V_1_state) and not(((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_logic_0 = outStream_V_id_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_logic_1 = outStream_V_id_V_1_ack_out)))))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_logic_1 = outStream_V_keep_V_1_vld_out))) then 
                                        outStream_V_keep_V_1_sel_rd <= not(outStream_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_keep_V_1_state)) or ((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_keep_V_1_state)))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_0 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_keep_V_1_state)) or ((ap_const_logic_0 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_keep_V_1_state)))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_keep_V_1_state)) or ((ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_keep_V_1_state)) or ((ap_const_lv2_3 = outStream_V_keep_V_1_state) and not(((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_0 = outStream_V_keep_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_1 = outStream_V_keep_V_1_ack_out)))))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_logic_1 = outStream_V_last_V_1_vld_out))) then 
                                        outStream_V_last_V_1_sel_rd <= not(outStream_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_in))) then 
                                        outStream_V_last_V_1_sel_wr <= not(outStream_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_last_V_1_state)) or ((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_last_V_1_state)))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_0 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_last_V_1_state)) or ((ap_const_logic_0 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_last_V_1_state)))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_last_V_1_state)) or ((ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_last_V_1_state)) or ((ap_const_lv2_3 = outStream_V_last_V_1_state) and not(((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_0 = outStream_V_last_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_out)))))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_logic_1 = outStream_V_strb_V_1_vld_out))) then 
                                        outStream_V_strb_V_1_sel_rd <= not(outStream_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_strb_V_1_state)) or ((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_strb_V_1_state)))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_0 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_strb_V_1_state)) or ((ap_const_logic_0 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_strb_V_1_state)))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_strb_V_1_state)) or ((ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_strb_V_1_state)) or ((ap_const_lv2_3 = outStream_V_strb_V_1_state) and not(((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_0 = outStream_V_strb_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_1 = outStream_V_strb_V_1_ack_out)))))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_logic_1 = outStream_V_user_V_1_vld_out))) then 
                                        outStream_V_user_V_1_sel_rd <= not(outStream_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_user_V_1_state)) or ((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_user_V_1_state)))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_logic_0 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_user_V_1_state)) or ((ap_const_logic_0 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_user_V_1_state)))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_user_V_1_state)) or ((ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_user_V_1_state)) or ((ap_const_lv2_3 = outStream_V_user_V_1_state) and not(((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_logic_0 = outStream_V_user_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_logic_1 = outStream_V_user_V_1_ack_out)))))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten6_reg_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_822_p2))) then 
                indvar_flatten6_reg_464 <= indvar_flatten_next7_fu_828_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                indvar_flatten6_reg_464 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                indvar_flatten_reg_395 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_640_p2))) then 
                indvar_flatten_reg_395 <= indvar_flatten_next_fu_646_p2;
            end if; 
        end if;
    end process;

    readCount_1_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_822_p2) and not((ap_const_lv1_0 = icmp_fu_951_p2)))) then 
                readCount_1_fu_202 <= readCount_fu_957_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                readCount_1_fu_202 <= ap_const_lv32_82;
            end if; 
        end if;
    end process;

    window_1_0_reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353))) then 
                window_1_0_reg_519 <= window_1_1_reg_508;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_1_0_reg_519 <= window_1_1_1_reg_441;
            end if; 
        end if;
    end process;

    window_1_1_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353))) then 
                window_1_1_reg_508 <= windowRightCol_1_reg_1398;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_1_1_reg_508 <= window_1_2_1_reg_429;
            end if; 
        end if;
    end process;

    window_2_0_reg_497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353))) then 
                window_2_0_reg_497 <= window_2_1_2_reg_1392;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_2_0_reg_497 <= window_2_1_1_reg_417;
            end if; 
        end if;
    end process;

    window_2_1_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1353) and not((ap_const_lv1_0 = icmp_reg_1383)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                window_2_1_fu_194 <= inStream_V_data_V_0_data_out;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                window_2_1_fu_194 <= window_2_2_fu_170;
            end if; 
        end if;
    end process;

    writeCount_1_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                writeCount_1_fu_198 <= writeCount_fu_1122_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                writeCount_1_fu_198 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    x1_reg_383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                x1_reg_383 <= ap_const_lv8_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then 
                x1_reg_383 <= x_2_reg_1219;
            end if; 
        end if;
    end process;

    x4_reg_453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                x4_reg_453 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_640_p2))) then 
                x4_reg_453 <= x_3_fu_730_p2;
            end if; 
        end if;
    end process;

    x_assign_reg_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_822_p2))) then 
                x_assign_reg_486 <= x_4_fu_968_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                x_assign_reg_486 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    x_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then 
                x_reg_371 <= x_1_reg_1210;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                x_reg_371 <= ap_const_lv8_7E;
            end if; 
        end if;
    end process;

    y3_reg_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                y3_reg_406 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1230))) then 
                y3_reg_406 <= tmp_2_mid2_v_reg_1239;
            end if; 
        end if;
    end process;

    y_assign_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_822_p2))) then 
                y_assign_reg_475 <= y_assign_mid2_fu_894_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state10))) then 
                y_assign_reg_475 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353 <= exitcond_flatten8_reg_1353;
                ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1377 <= lineBuffer_1_addr_2_reg_1377;
                ap_pipeline_reg_pp3_iter1_p_i_reg_1367 <= p_i_reg_1367;
                exitcond_flatten8_reg_1353 <= exitcond_flatten8_fu_822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then
                ap_pipeline_reg_pp3_iter2_p_i_reg_1367 <= ap_pipeline_reg_pp3_iter1_p_i_reg_1367;
                ap_pipeline_reg_pp3_iter3_p_i_reg_1367 <= ap_pipeline_reg_pp3_iter2_p_i_reg_1367;
                ap_pipeline_reg_pp3_iter4_p_i_reg_1367 <= ap_pipeline_reg_pp3_iter3_p_i_reg_1367;
                ap_pipeline_reg_pp3_iter5_p_i_reg_1367 <= ap_pipeline_reg_pp3_iter4_p_i_reg_1367;
                ap_pipeline_reg_pp3_iter6_p_i_reg_1367 <= ap_pipeline_reg_pp3_iter5_p_i_reg_1367;
                ap_pipeline_reg_pp3_iter7_p_i_reg_1367 <= ap_pipeline_reg_pp3_iter6_p_i_reg_1367;
                ap_pipeline_reg_pp3_iter8_p_i_reg_1367 <= ap_pipeline_reg_pp3_iter7_p_i_reg_1367;
                ap_pipeline_reg_pp3_iter9_p_i_reg_1367 <= ap_pipeline_reg_pp3_iter8_p_i_reg_1367;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_0 = exitcond_flatten_fu_640_p2))) then
                cond1_reg_1267 <= cond1_fu_724_p2;
                cond_mid2_reg_1249 <= cond_mid2_fu_696_p3;
                tmp_9_reg_1244 <= tmp_9_fu_680_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                ctrl_read_reg_1201 <= ctrl;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond1_reg_1206 <= exitcond1_fu_606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond4_reg_1215 <= exitcond4_fu_623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond_flatten_reg_1230 <= exitcond_flatten_fu_640_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = exitcond_flatten8_fu_822_p2))) then
                icmp_reg_1383 <= icmp_fu_951_p2;
                lineBuffer_0_addr_2_reg_1371 <= x_assign_cast_fu_902_p1(7 - 1 downto 0);
                lineBuffer_1_addr_2_reg_1377 <= x_assign_cast_fu_902_p1(7 - 1 downto 0);
                p_i_reg_1367 <= p_i_fu_932_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = inStream_V_data_V_0_load_A)) then
                inStream_V_data_V_0_payload_A <= inStream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = inStream_V_data_V_0_load_B)) then
                inStream_V_data_V_0_payload_B <= inStream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_data_V_1_load_A)) then
                outStream_V_data_V_1_payload_A <= tmp_data_V_2_fu_1181_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_data_V_1_load_B)) then
                outStream_V_data_V_1_payload_B <= tmp_data_V_2_fu_1181_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_last_V_1_load_A)) then
                outStream_V_last_V_1_payload_A <= tmp_last_V_fu_1189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_last_V_1_load_B)) then
                outStream_V_last_V_1_payload_B <= tmp_last_V_fu_1189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter7_p_i_reg_1367))) then
                tmp5_reg_1403 <= tmp5_fu_1071_p2;
                tmp6_reg_1408 <= tmp6_fu_1085_p2;
                tmp8_reg_1413 <= tmp8_fu_1113_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_640_p2))) then
                tmp_2_mid2_v_reg_1239 <= tmp_2_mid2_v_fu_672_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then
                tmp_8_reg_1348 <= tmp_8_fu_804_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1353) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                windowRightCol_1_reg_1398 <= lineBuffer_1_q0;
                window_0_1_fu_182 <= lineBuffer_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                window_0_0_fu_178 <= window_0_1_fu_182;
                window_0_0_read_as_fu_174 <= window_0_0_fu_178;
                window_1_0_read_as_fu_186 <= window_1_0_phi_fu_522_p4;
                window_2_0_read_as_fu_190 <= window_2_0_phi_fu_500_p4;
                window_2_1_2_reg_1392 <= window_2_1_fu_194;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1230))) then
                window_1_1_1_reg_441 <= window_2_2_9_fu_792_p3;
                window_1_2_1_reg_429 <= window_2_2_8_fu_785_p3;
                window_2_1_1_reg_417 <= window_2_2_7_fu_778_p3;
                window_2_2_fu_170 <= window_2_2_6_fu_771_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_606_p2))) then
                x_1_reg_1210 <= x_1_fu_612_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0))) then
                x_2_reg_1219 <= x_2_fu_629_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_enable_reg_pp0_iter1, exitcond1_reg_1206, ap_enable_reg_pp1_iter1, exitcond4_reg_1215, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965, exitcond1_fu_606_p2, ap_enable_reg_pp0_iter0, exitcond4_fu_623_p2, ap_enable_reg_pp1_iter0, exitcond_flatten_fu_640_p2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter2, ap_condition_1746)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_606_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_606_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_623_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_623_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp2_iter0) and not((ap_const_lv1_0 = exitcond_flatten_fu_640_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter9)))) and not(((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter2)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter9))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter0)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state22 => 
                if (not((ap_condition_1746 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state10 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_state22 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state4 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4 downto 4);

    ap_condition_1746_assign_proc : process(outStream_V_data_V_1_ack_in, outStream_V_keep_V_1_ack_in, outStream_V_strb_V_1_ack_in, outStream_V_user_V_1_ack_in, outStream_V_last_V_1_ack_in, outStream_V_id_V_1_ack_in, outStream_V_dest_V_1_ack_in)
    begin
                ap_condition_1746 <= ((outStream_V_data_V_1_ack_in = ap_const_logic_0) or (outStream_V_keep_V_1_ack_in = ap_const_logic_0) or (outStream_V_strb_V_1_ack_in = ap_const_logic_0) or (outStream_V_user_V_1_ack_in = ap_const_logic_0) or (outStream_V_last_V_1_ack_in = ap_const_logic_0) or (outStream_V_id_V_1_ack_in = ap_const_logic_0) or (outStream_V_dest_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_condition_965_assign_proc : process(inStream_V_data_V_0_vld_out, exitcond_flatten8_reg_1353, icmp_reg_1383)
    begin
                ap_condition_965 <= ((ap_const_lv1_0 = exitcond_flatten8_reg_1353) and not((ap_const_lv1_0 = icmp_reg_1383)) and (inStream_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_condition_976_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
                ap_condition_976 <= not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state22, ap_condition_1746)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state22) and not((ap_condition_1746 = ap_const_boolean_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state22, ap_condition_1746)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state22) and not((ap_condition_1746 = ap_const_boolean_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cond1_fu_724_p2 <= "1" when (x4_mid2_fu_658_p3 = ap_const_lv2_1) else "0";
    cond_fu_690_p2 <= "1" when (y3_phi_fu_410_p4 = ap_const_lv2_1) else "0";
    cond_mid1_fu_684_p2 <= "1" when (y3_phi_fu_410_p4 = ap_const_lv2_0) else "0";
    cond_mid2_fu_696_p3 <= 
        cond_mid1_fu_684_p2 when (exitcond_fu_652_p2(0) = '1') else 
        cond_fu_690_p2;
    exitcond1_fu_606_p2 <= "1" when (x_phi_fu_375_p4 = ap_const_lv8_80) else "0";
    exitcond2_fu_834_p2 <= "1" when (x_assign_reg_486 = ap_const_lv8_80) else "0";
    exitcond4_fu_623_p2 <= "1" when (x1_phi_fu_387_p4 = ap_const_lv8_80) else "0";
    exitcond_flatten8_fu_822_p2 <= "1" when (indvar_flatten6_reg_464 = ap_const_lv15_4000) else "0";
    exitcond_flatten_fu_640_p2 <= "1" when (indvar_flatten_reg_395 = ap_const_lv3_4) else "0";
    exitcond_fu_652_p2 <= "1" when (x4_reg_453 = ap_const_lv2_3) else "0";

    grp_fixed_point_mul_fu_531_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_531_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_531_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_538_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_538_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_538_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_545_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_545_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_545_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_552_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_552_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_552_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_559_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_559_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_559_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_567_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_567_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_567_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_575_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_575_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_575_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_582_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_582_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_582_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_590_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_590_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_590_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_fu_951_p2 <= "1" when (signed(tmp_11_fu_941_p4) < signed(ap_const_lv18_1)) else "0";

    inStream_TDATA_blk_n_assign_proc : process(inStream_V_data_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1206, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1215, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1353, icmp_reg_1383)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1353) and not((ap_const_lv1_0 = icmp_reg_1383))))) then 
            inStream_TDATA_blk_n <= inStream_V_data_V_0_state(0);
        else 
            inStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    inStream_TREADY <= inStream_V_dest_V_0_state(1);
    inStream_V_data_V_0_ack_in <= inStream_V_data_V_0_state(1);

    inStream_V_data_V_0_ack_out_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1206, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1215, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1353, icmp_reg_1383, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1353) and not((ap_const_lv1_0 = icmp_reg_1383)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            inStream_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            inStream_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    inStream_V_data_V_0_data_out_assign_proc : process(inStream_V_data_V_0_payload_A, inStream_V_data_V_0_payload_B, inStream_V_data_V_0_sel)
    begin
        if ((ap_const_logic_1 = inStream_V_data_V_0_sel)) then 
            inStream_V_data_V_0_data_out <= inStream_V_data_V_0_payload_B;
        else 
            inStream_V_data_V_0_data_out <= inStream_V_data_V_0_payload_A;
        end if; 
    end process;

    inStream_V_data_V_0_load_A <= (inStream_V_data_V_0_state_cmp_full and not(inStream_V_data_V_0_sel_wr));
    inStream_V_data_V_0_load_B <= (inStream_V_data_V_0_sel_wr and inStream_V_data_V_0_state_cmp_full);
    inStream_V_data_V_0_sel <= inStream_V_data_V_0_sel_rd;
    inStream_V_data_V_0_state_cmp_full <= '0' when (inStream_V_data_V_0_state = ap_const_lv2_1) else '1';
    inStream_V_data_V_0_vld_in <= inStream_TVALID;
    inStream_V_data_V_0_vld_out <= inStream_V_data_V_0_state(0);

    inStream_V_dest_V_0_ack_out_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1206, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1215, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1353, icmp_reg_1383, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1353) and not((ap_const_lv1_0 = icmp_reg_1383)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            inStream_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            inStream_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    inStream_V_dest_V_0_vld_in <= inStream_TVALID;
    indvar_flatten_next7_fu_828_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_464) + unsigned(ap_const_lv15_1));
    indvar_flatten_next_fu_646_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_395) + unsigned(ap_const_lv3_1));

    lineBuffer_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, x_cast_fu_618_p1, tmp_cast_fu_718_p1, x_assign_cast_fu_902_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
            lineBuffer_0_address0 <= x_assign_cast_fu_902_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0))) then 
            lineBuffer_0_address0 <= tmp_cast_fu_718_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            lineBuffer_0_address0 <= x_cast_fu_618_p1(7 - 1 downto 0);
        else 
            lineBuffer_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    lineBuffer_0_ce0_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1206, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            lineBuffer_0_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_ce1_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            lineBuffer_0_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_we0_assign_proc : process(inStream_V_data_V_0_vld_out, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1206)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            lineBuffer_0_we0 <= ap_const_logic_1;
        else 
            lineBuffer_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_0_we1_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1353, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1353) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            lineBuffer_0_we1 <= ap_const_logic_1;
        else 
            lineBuffer_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp3_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0, x1_cast_fu_635_p1, tmp_cast_fu_718_p1, x_assign_cast_fu_902_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then 
            lineBuffer_1_address0 <= x_assign_cast_fu_902_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0))) then 
            lineBuffer_1_address0 <= tmp_cast_fu_718_p1(7 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
            lineBuffer_1_address0 <= x1_cast_fu_635_p1(7 - 1 downto 0);
        else 
            lineBuffer_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    lineBuffer_1_ce0_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1215, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_enable_reg_pp3_iter0)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            lineBuffer_1_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_ce1_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965, ap_enable_reg_pp3_iter2)
    begin
        if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            lineBuffer_1_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we0_assign_proc : process(inStream_V_data_V_0_vld_out, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1215)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))))) then 
            lineBuffer_1_we0 <= ap_const_logic_1;
        else 
            lineBuffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lineBuffer_1_we1_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353, ap_enable_reg_pp3_iter2)
    begin
        if (((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353)))) then 
            lineBuffer_1_we1 <= ap_const_logic_1;
        else 
            lineBuffer_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    outStream_TDATA <= outStream_V_data_V_1_data_out;

    outStream_TDATA_blk_n_assign_proc : process(outStream_V_data_V_1_state, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367)))) then 
            outStream_TDATA_blk_n <= outStream_V_data_V_1_state(1);
        else 
            outStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outStream_TDEST <= outStream_V_dest_V_1_data_out;
    outStream_TID <= outStream_V_id_V_1_data_out;
    outStream_TKEEP <= outStream_V_keep_V_1_data_out;
    outStream_TLAST <= outStream_V_last_V_1_data_out;
    outStream_TSTRB <= outStream_V_strb_V_1_data_out;
    outStream_TUSER <= outStream_V_user_V_1_data_out;
    outStream_TVALID <= outStream_V_dest_V_1_state(0);
    outStream_V_data_V_1_ack_in <= outStream_V_data_V_1_state(1);
    outStream_V_data_V_1_ack_out <= outStream_TREADY;

    outStream_V_data_V_1_data_out_assign_proc : process(outStream_V_data_V_1_payload_A, outStream_V_data_V_1_payload_B, outStream_V_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = outStream_V_data_V_1_sel)) then 
            outStream_V_data_V_1_data_out <= outStream_V_data_V_1_payload_B;
        else 
            outStream_V_data_V_1_data_out <= outStream_V_data_V_1_payload_A;
        end if; 
    end process;

    outStream_V_data_V_1_load_A <= (outStream_V_data_V_1_state_cmp_full and not(outStream_V_data_V_1_sel_wr));
    outStream_V_data_V_1_load_B <= (outStream_V_data_V_1_sel_wr and outStream_V_data_V_1_state_cmp_full);
    outStream_V_data_V_1_sel <= outStream_V_data_V_1_sel_rd;
    outStream_V_data_V_1_state_cmp_full <= '0' when (outStream_V_data_V_1_state = ap_const_lv2_1) else '1';

    outStream_V_data_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_data_V_1_vld_out <= outStream_V_data_V_1_state(0);
    outStream_V_dest_V_1_ack_in <= outStream_V_dest_V_1_state(1);
    outStream_V_dest_V_1_ack_out <= outStream_TREADY;
    outStream_V_dest_V_1_data_out <= ap_const_lv6_0;
    outStream_V_dest_V_1_sel <= outStream_V_dest_V_1_sel_rd;

    outStream_V_dest_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_dest_V_1_vld_out <= outStream_V_dest_V_1_state(0);
    outStream_V_id_V_1_ack_in <= outStream_V_id_V_1_state(1);
    outStream_V_id_V_1_ack_out <= outStream_TREADY;
    outStream_V_id_V_1_data_out <= ap_const_lv5_0;
    outStream_V_id_V_1_sel <= outStream_V_id_V_1_sel_rd;

    outStream_V_id_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_id_V_1_vld_out <= outStream_V_id_V_1_state(0);
    outStream_V_keep_V_1_ack_in <= outStream_V_keep_V_1_state(1);
    outStream_V_keep_V_1_ack_out <= outStream_TREADY;
    outStream_V_keep_V_1_data_out <= ap_const_lv4_F;
    outStream_V_keep_V_1_sel <= outStream_V_keep_V_1_sel_rd;

    outStream_V_keep_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_keep_V_1_vld_out <= outStream_V_keep_V_1_state(0);
    outStream_V_last_V_1_ack_in <= outStream_V_last_V_1_state(1);
    outStream_V_last_V_1_ack_out <= outStream_TREADY;

    outStream_V_last_V_1_data_out_assign_proc : process(outStream_V_last_V_1_payload_A, outStream_V_last_V_1_payload_B, outStream_V_last_V_1_sel)
    begin
        if ((ap_const_logic_1 = outStream_V_last_V_1_sel)) then 
            outStream_V_last_V_1_data_out <= outStream_V_last_V_1_payload_B;
        else 
            outStream_V_last_V_1_data_out <= outStream_V_last_V_1_payload_A;
        end if; 
    end process;

    outStream_V_last_V_1_load_A <= (outStream_V_last_V_1_state_cmp_full and not(outStream_V_last_V_1_sel_wr));
    outStream_V_last_V_1_load_B <= (outStream_V_last_V_1_sel_wr and outStream_V_last_V_1_state_cmp_full);
    outStream_V_last_V_1_sel <= outStream_V_last_V_1_sel_rd;
    outStream_V_last_V_1_state_cmp_full <= '0' when (outStream_V_last_V_1_state = ap_const_lv2_1) else '1';

    outStream_V_last_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_last_V_1_vld_out <= outStream_V_last_V_1_state(0);
    outStream_V_strb_V_1_ack_in <= outStream_V_strb_V_1_state(1);
    outStream_V_strb_V_1_ack_out <= outStream_TREADY;
    outStream_V_strb_V_1_data_out <= ap_const_lv4_0;
    outStream_V_strb_V_1_sel <= outStream_V_strb_V_1_sel_rd;

    outStream_V_strb_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_strb_V_1_vld_out <= outStream_V_strb_V_1_state(0);
    outStream_V_user_V_1_ack_in <= outStream_V_user_V_1_state(1);
    outStream_V_user_V_1_ack_out <= outStream_TREADY;
    outStream_V_user_V_1_data_out <= ap_const_lv2_0;
    outStream_V_user_V_1_sel <= outStream_V_user_V_1_sel_rd;

    outStream_V_user_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter9, ap_pipeline_reg_pp3_iter8_p_i_reg_1367, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1367, ap_condition_965)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_965 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter9) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1367) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_user_V_1_vld_out <= outStream_V_user_V_1_state(0);
    p_i_fu_932_p2 <= (tmp3_fu_926_p2 or tmp2_fu_920_p2);
    readCount_fu_957_p2 <= std_logic_vector(unsigned(readCount_1_fu_202) + unsigned(ap_const_lv32_1));
        result_4_2_2_i_cast1_fu_1153_p1 <= std_logic_vector(resize(signed(result_4_2_2_i_fu_1147_p2),32));

    result_4_2_2_i_fu_1147_p2 <= std_logic_vector(signed(tmp10_cast_fu_1128_p1) + signed(tmp13_cast_fu_1143_p1));
        result_cast1_fu_1173_p1 <= std_logic_vector(resize(signed(result_fu_1165_p3),31));

    result_cast_fu_1177_p1 <= std_logic_vector(resize(unsigned(result_cast1_fu_1173_p1),32));
    result_fu_1165_p3 <= 
        ap_const_lv27_0 when (tmp_10_fu_1157_p3(0) = '1') else 
        result_4_2_2_i_fu_1147_p2;
        tmp10_cast_fu_1128_p1 <= std_logic_vector(resize(signed(tmp5_reg_1403),27));

        tmp11_cast_fu_1049_p1 <= std_logic_vector(resize(signed(tmp1_fu_1043_p2),25));

        tmp11_trunc25_ext_ca_fu_1039_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_582_ap_return),24));

        tmp11_trunc_ext_cast_fu_1035_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_575_ap_return),24));

        tmp12_cast_fu_1067_p1 <= std_logic_vector(resize(signed(tmp4_fu_1061_p2),25));

        tmp12_trunc24_ext_ca_fu_1057_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_567_ap_return),24));

        tmp12_trunc_ext_cast_fu_1053_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_559_ap_return),24));

        tmp13_cast_fu_1143_p1 <= std_logic_vector(resize(signed(tmp9_fu_1137_p2),27));

        tmp14_cast_fu_1131_p1 <= std_logic_vector(resize(signed(tmp6_reg_1408),26));

        tmp14_trunc23_ext_ca_fu_1081_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_538_ap_return),24));

        tmp14_trunc_ext_cast_fu_1077_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_531_ap_return),24));

        tmp15_cast_fu_1134_p1 <= std_logic_vector(resize(signed(tmp8_reg_1413),26));

        tmp15_trunc_ext_cast_fu_1109_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_552_ap_return),25));

        tmp16_cast_fu_1105_p1 <= std_logic_vector(resize(signed(tmp7_fu_1099_p2),25));

        tmp16_trunc26_ext_ca_fu_1095_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_590_ap_return),24));

        tmp16_trunc_ext_cast_fu_1091_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_545_ap_return),24));

    tmp1_fu_1043_p2 <= std_logic_vector(signed(tmp11_trunc25_ext_ca_fu_1039_p1) + signed(tmp11_trunc_ext_cast_fu_1035_p1));
    tmp2_fu_920_p2 <= (tmp_i_15_fu_908_p2 or tmp_i_mid2_fu_866_p3);
    tmp3_fu_926_p2 <= (tmp_1_i_fu_914_p2 or tmp_2_i_mid2_fu_886_p3);
    tmp4_fu_1061_p2 <= std_logic_vector(signed(tmp12_trunc_ext_cast_fu_1053_p1) + signed(tmp12_trunc24_ext_ca_fu_1057_p1));
    tmp5_fu_1071_p2 <= std_logic_vector(signed(tmp11_cast_fu_1049_p1) + signed(tmp12_cast_fu_1067_p1));
    tmp6_fu_1085_p2 <= std_logic_vector(signed(tmp14_trunc23_ext_ca_fu_1081_p1) + signed(tmp14_trunc_ext_cast_fu_1077_p1));
    tmp7_fu_1099_p2 <= std_logic_vector(signed(tmp16_trunc26_ext_ca_fu_1095_p1) + signed(tmp16_trunc_ext_cast_fu_1091_p1));
    tmp8_fu_1113_p2 <= std_logic_vector(signed(tmp15_trunc_ext_cast_fu_1109_p1) + signed(tmp16_cast_fu_1105_p1));
    tmp9_fu_1137_p2 <= std_logic_vector(signed(tmp14_cast_fu_1131_p1) + signed(tmp15_cast_fu_1134_p1));
    tmp_10_fu_1157_p3 <= result_4_2_2_i_fu_1147_p2(26 downto 26);
    tmp_11_fu_941_p4 <= readCount_1_fu_202(31 downto 14);
    tmp_1_i_fu_914_p2 <= "1" when (unsigned(x_assign_mid2_fu_840_p3) > unsigned(ap_const_lv8_7E)) else "0";
    tmp_2_i_fu_880_p2 <= "1" when (unsigned(y_assign_reg_475) > unsigned(ap_const_lv8_7E)) else "0";
    tmp_2_i_mid1_fu_874_p2 <= "1" when (unsigned(y_s_fu_848_p2) > unsigned(ap_const_lv8_7E)) else "0";
    tmp_2_i_mid2_fu_886_p3 <= 
        tmp_2_i_mid1_fu_874_p2 when (exitcond2_fu_834_p2(0) = '1') else 
        tmp_2_i_fu_880_p2;
    tmp_2_mid2_v_fu_672_p3 <= 
        y9_fu_666_p2 when (exitcond_fu_652_p2(0) = '1') else 
        y3_phi_fu_410_p4;
    tmp_8_fu_804_p1 <= ctrl_read_reg_1201(1 - 1 downto 0);
    tmp_9_fu_680_p1 <= tmp_2_mid2_v_fu_672_p3(1 - 1 downto 0);
        tmp_cast1_fu_714_p1 <= std_logic_vector(resize(signed(tmp_s_fu_708_p2),7));

    tmp_cast_fu_718_p1 <= std_logic_vector(resize(unsigned(tmp_cast1_fu_714_p1),32));
    tmp_data_V_2_fu_1181_p3 <= 
        result_cast_fu_1177_p1 when (tmp_8_reg_1348(0) = '1') else 
        result_4_2_2_i_cast1_fu_1153_p1;
    tmp_i_15_fu_908_p2 <= "1" when (x_assign_mid2_fu_840_p3 = ap_const_lv8_0) else "0";
    tmp_i_fu_860_p2 <= "1" when (y_assign_reg_475 = ap_const_lv8_0) else "0";
    tmp_i_mid1_fu_854_p2 <= "1" when (y_s_fu_848_p2 = ap_const_lv8_0) else "0";
    tmp_i_mid2_fu_866_p3 <= 
        tmp_i_mid1_fu_854_p2 when (exitcond2_fu_834_p2(0) = '1') else 
        tmp_i_fu_860_p2;
    tmp_last_V_fu_1189_p2 <= "1" when (writeCount_fu_1122_p2 = ap_const_lv32_3E04) else "0";
    tmp_s_fu_708_p2 <= std_logic_vector(signed(ap_const_lv3_5) + signed(x4_cast19_cast_fu_704_p1));

    window_1_0_phi_fu_522_p4_assign_proc : process(window_1_1_reg_508, window_1_0_reg_519, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353))) then 
            window_1_0_phi_fu_522_p4 <= window_1_1_reg_508;
        else 
            window_1_0_phi_fu_522_p4 <= window_1_0_reg_519;
        end if; 
    end process;

    window_1_1_2_fu_736_p3 <= 
        lineBuffer_0_q0 when (tmp_9_reg_1244(0) = '1') else 
        lineBuffer_1_q0;

    window_1_1_phi_fu_511_p4_assign_proc : process(window_1_1_reg_508, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353, windowRightCol_1_reg_1398, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353))) then 
            window_1_1_phi_fu_511_p4 <= windowRightCol_1_reg_1398;
        else 
            window_1_1_phi_fu_511_p4 <= window_1_1_reg_508;
        end if; 
    end process;


    window_2_0_phi_fu_500_p4_assign_proc : process(window_2_0_reg_497, ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353, window_2_1_2_reg_1392, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1353))) then 
            window_2_0_phi_fu_500_p4 <= window_2_1_2_reg_1392;
        else 
            window_2_0_phi_fu_500_p4 <= window_2_0_reg_497;
        end if; 
    end process;

    window_2_2_1_fu_743_p3 <= 
        window_1_2_1_reg_429 when (cond1_reg_1267(0) = '1') else 
        window_1_1_2_fu_736_p3;
    window_2_2_2_fu_750_p3 <= 
        window_1_1_2_fu_736_p3 when (cond1_reg_1267(0) = '1') else 
        window_1_1_1_reg_441;
    window_2_2_4_fu_757_p3 <= 
        window_2_2_fu_170 when (cond1_reg_1267(0) = '1') else 
        window_1_1_2_fu_736_p3;
    window_2_2_5_fu_764_p3 <= 
        window_1_1_2_fu_736_p3 when (cond1_reg_1267(0) = '1') else 
        window_2_1_1_reg_417;
    window_2_2_6_fu_771_p3 <= 
        window_2_2_fu_170 when (cond_mid2_reg_1249(0) = '1') else 
        window_2_2_4_fu_757_p3;
    window_2_2_7_fu_778_p3 <= 
        window_2_1_1_reg_417 when (cond_mid2_reg_1249(0) = '1') else 
        window_2_2_5_fu_764_p3;
    window_2_2_8_fu_785_p3 <= 
        window_2_2_1_fu_743_p3 when (cond_mid2_reg_1249(0) = '1') else 
        window_1_2_1_reg_429;
    window_2_2_9_fu_792_p3 <= 
        window_2_2_2_fu_750_p3 when (cond_mid2_reg_1249(0) = '1') else 
        window_1_1_1_reg_441;
    writeCount_fu_1122_p2 <= std_logic_vector(unsigned(writeCount_1_fu_198) + unsigned(ap_const_lv32_1));
    x1_cast_fu_635_p1 <= std_logic_vector(resize(unsigned(x1_reg_383),32));

    x1_phi_fu_387_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1215, x1_reg_383, x_2_reg_1219)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1215))) then 
            x1_phi_fu_387_p4 <= x_2_reg_1219;
        else 
            x1_phi_fu_387_p4 <= x1_reg_383;
        end if; 
    end process;

    x4_cast19_cast_fu_704_p1 <= std_logic_vector(resize(unsigned(x4_mid2_fu_658_p3),3));
    x4_mid2_fu_658_p3 <= 
        ap_const_lv2_1 when (exitcond_fu_652_p2(0) = '1') else 
        x4_reg_453;
    x_1_fu_612_p2 <= std_logic_vector(unsigned(x_phi_fu_375_p4) + unsigned(ap_const_lv8_1));
    x_2_fu_629_p2 <= std_logic_vector(unsigned(x1_phi_fu_387_p4) + unsigned(ap_const_lv8_1));
    x_3_fu_730_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(x4_mid2_fu_658_p3));
    x_4_fu_968_p2 <= std_logic_vector(unsigned(x_assign_mid2_fu_840_p3) + unsigned(ap_const_lv8_1));
    x_assign_cast_fu_902_p1 <= std_logic_vector(resize(unsigned(x_assign_mid2_fu_840_p3),32));
    x_assign_mid2_fu_840_p3 <= 
        ap_const_lv8_0 when (exitcond2_fu_834_p2(0) = '1') else 
        x_assign_reg_486;
    x_cast_fu_618_p1 <= std_logic_vector(resize(unsigned(x_reg_371),32));

    x_phi_fu_375_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1206, x_reg_371, x_1_reg_1210)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1206))) then 
            x_phi_fu_375_p4 <= x_1_reg_1210;
        else 
            x_phi_fu_375_p4 <= x_reg_371;
        end if; 
    end process;


    y3_phi_fu_410_p4_assign_proc : process(y3_reg_406, exitcond_flatten_reg_1230, ap_CS_fsm_pp2_stage0, tmp_2_mid2_v_reg_1239, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = exitcond_flatten_reg_1230))) then 
            y3_phi_fu_410_p4 <= tmp_2_mid2_v_reg_1239;
        else 
            y3_phi_fu_410_p4 <= y3_reg_406;
        end if; 
    end process;

    y9_fu_666_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(y3_phi_fu_410_p4));
    y_assign_mid2_fu_894_p3 <= 
        y_s_fu_848_p2 when (exitcond2_fu_834_p2(0) = '1') else 
        y_assign_reg_475;
    y_s_fu_848_p2 <= std_logic_vector(unsigned(y_assign_reg_475) + unsigned(ap_const_lv8_1));
end behav;
