# Projects
This folder contains all the projects I done in my frontend journey (Verilog® and SystemVerilog® HDLs).
<br>

Each Project has its own 
- dsrc (design source codes are here) 
- tsrc (test source codes are here) 
- docs (project description, block diagram and waveforms)

## Projects list
concise list of projects.

|**Name of the Project** | **Project tags** | **pending status tags** |

|---|---|---|

| 1. Multiplexer | | |


| >---< |>---<| >---< |

## tags abbreviations
- Project tags
    - empty - new / coding in process.
    - parameterized. (note: i will be using $clog2(); make sure you use Verilog-2005 or SV)
    - combi - combinational.
    - sequ - sequential.
    - pipe - pipelined.
<br>

- Status tags
    - empty - new project / code in process.
    - doc -  pending documentations.
    - tsrc - pending testbench source code files.
    - dsrc - pending design source code files.


