$comment
	File created using the following command:
		vcd file part4.msim.vcd -direction
$end
$date
	Tue Oct 06 10:57:50 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module part4_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " HEX0 [0] $end
$var wire 1 # HEX0 [1] $end
$var wire 1 $ HEX0 [2] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [4] $end
$var wire 1 ' HEX0 [5] $end
$var wire 1 ( HEX0 [6] $end
$var wire 1 ) sampler $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 SW[2]~input_o $end
$var wire 1 1 SW[3]~input_o $end
$var wire 1 2 SW[4]~input_o $end
$var wire 1 3 SW[5]~input_o $end
$var wire 1 4 SW[6]~input_o $end
$var wire 1 5 SW[7]~input_o $end
$var wire 1 6 SW[8]~input_o $end
$var wire 1 7 SW[9]~input_o $end
$var wire 1 8 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 9 SW[1]~input_o $end
$var wire 1 : SW[0]~input_o $end
$var wire 1 ; HEX0~0_combout $end
$var wire 1 < HEX0~1_combout $end
$var wire 1 = HEX0~2_combout $end
$var wire 1 > HEX0~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
1'
0&
0%
0$
0#
1"
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
1>
$end
#30000
b10 !
0)
19
1;
1(
1%
1=
1$
1#
0'
#60000
b11 !
b1 !
1:
1)
09
0(
0%
0>
0"
#90000
b0 !
0:
0)
0;
1>
0=
0$
0#
1"
1'
#110000
b10 !
b11 !
1:
1)
19
1(
1%
1=
1<
1&
1$
1#
#140000
b1 !
b0 !
0:
0)
09
0(
0%
0=
0<
0&
0$
0#
#200000
