// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\final_heart_sym2_level5_hdl\HiD_Even_block.v
// Created: 2024-04-17 11:08:53
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: HiD_Even_block
// Source Path: final_heart_sym2_level5_hdl/DWT_Sym2_Level5/1st_Level_Decomp1/HiD_Even
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module HiD_Even_block
          (clk,
           reset,
           enb,
           In_HiD_e,
           Out_HiD_e);


  input   clk;
  input   reset;
  input   enb;
  input   signed [15:0] In_HiD_e;  // sfix16_En22
  output  signed [15:0] Out_HiD_e;  // sfix16_En15


  wire signed [15:0] HiD_0_out1;  // sfix16_En16
  reg signed [15:0] HiD_0_out1_1;  // sfix16_En16
  reg signed [15:0] In_HiD_e_1;  // sfix16_En22
  wire signed [31:0] Multiply_mul_temp;  // sfix32_En38
  wire signed [15:0] Multiply_out1;  // sfix16_En15
  reg signed [15:0] Multiply_out1_1;  // sfix16_En15
  wire signed [15:0] HiD_2_out1;  // sfix16_En17
  reg signed [15:0] HiD_2_out1_1;  // sfix16_En17
  reg signed [15:0] Rate_Transition_out1;  // sfix16_En22
  wire signed [31:0] Multiply1_mul_temp;  // sfix32_En39
  wire signed [15:0] Multiply1_out1;  // sfix16_En15
  reg signed [15:0] delayMatch_reg [0:1];  // sfix16 [2]
  wire signed [15:0] delayMatch_reg_next [0:1];  // sfix16_En15 [2]
  wire signed [15:0] Multiply1_out1_1;  // sfix16_En15
  wire signed [15:0] Add_out1;  // sfix16_En15


  assign HiD_0_out1 = 16'sb1000010001011101;


  always @(posedge clk)
    begin : HwModeRegister_process
      if (reset == 1'b1) begin
        HiD_0_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          HiD_0_out1_1 <= HiD_0_out1;
        end
      end
    end



  always @(posedge clk)
    begin : reduced_process
      if (reset == 1'b1) begin
        In_HiD_e_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          In_HiD_e_1 <= In_HiD_e;
        end
      end
    end


  assign Multiply_mul_temp = HiD_0_out1_1 * In_HiD_e_1;
  assign Multiply_out1 = {{7{Multiply_mul_temp[31]}}, Multiply_mul_temp[31:23]};


  always @(posedge clk)
    begin : PipelineRegister_process
      if (reset == 1'b1) begin
        Multiply_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Multiply_out1_1 <= Multiply_out1;
        end
      end
    end



  assign HiD_2_out1 = 16'sb1000110100111101;


  always @(posedge clk)
    begin : HwModeRegister2_process
      if (reset == 1'b1) begin
        HiD_2_out1_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          HiD_2_out1_1 <= HiD_2_out1;
        end
      end
    end



  always @(posedge clk)
    begin : HwModeRegister3_process
      if (reset == 1'b1) begin
        Rate_Transition_out1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          Rate_Transition_out1 <= In_HiD_e_1;
        end
      end
    end



  assign Multiply1_mul_temp = HiD_2_out1_1 * Rate_Transition_out1;
  assign Multiply1_out1 = {{8{Multiply1_mul_temp[31]}}, Multiply1_mul_temp[31:24]};


  always @(posedge clk)
    begin : delayMatch_process
      if (reset == 1'b1) begin
        delayMatch_reg[0] <= 16'sb0000000000000000;
        delayMatch_reg[1] <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          delayMatch_reg[0] <= delayMatch_reg_next[0];
          delayMatch_reg[1] <= delayMatch_reg_next[1];
        end
      end
    end

  assign Multiply1_out1_1 = delayMatch_reg[1];
  assign delayMatch_reg_next[0] = Multiply1_out1;
  assign delayMatch_reg_next[1] = delayMatch_reg[0];



  assign Add_out1 = Multiply_out1_1 + Multiply1_out1_1;


  assign Out_HiD_e = Add_out1;

endmodule  // HiD_Even_block

