12:18:52 **** Build of configuration Debug for project debug_app_ver2_5_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60097 C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_platform_ver2_5/export/debug_platform_ver2_5/debug_platform_ver2_5.xpfm standalone_domain C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_5_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_platform_ver2_5/export/debug_platform_ver2_5/debug_platform_ver2_5.xpfm --sys_config debug_platform_ver2_5 --bif C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_5_system/Debug/system.bif --bitstream C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_5/_ide/bitstream/axi_ddr_hardware_v2_5_debug.bit --elf C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_5/Debug/debug_app_ver2_5.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_5/_ide/bitstream/axi_ddr_hardware_v2_5_debug.bit
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/Users/Projet/Desktop/Recherche/gallay_DDR_ZC706/workspace/debug_app_ver2_5_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

12:18:57 Build Finished (took 5s.340ms)

