# Synopsys Constraint Checker(syntax only), version maplat, Build 1498R, built Jul  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Apr 28 11:13:57 2017


##### DESIGN INFO #######################################################

Top View:                "counter_top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                     Requested     Requested     Clock        Clock                     Clock
Clock                                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
System                                    240.6 MHz     4.156         system       system_clkgroup           0    
counter_top|clk1                          168.5 MHz     5.934         inferred     Autoconstr_clkgroup_0     195  
reveal_coretop|jtck_inferred_clock[0]     162.0 MHz     6.172         inferred     Autoconstr_clkgroup_1     165  
==================================================================================================================
