INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mibench_top glbl -prj mibench.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mibench 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_OUT_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mibench_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench_mul_mul_16s_16s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench_mul_mul_16s_16s_16_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module mibench_mul_mul_16s_16s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mibench_mul_mul_16s_16s_16_1_1_D...
Compiling module xil_defaultlib.mibench_mul_mul_16s_16s_16_1_1(I...
Compiling module xil_defaultlib.mibench_ama_addmuladd_16ns_16ns_...
Compiling module xil_defaultlib.mibench_ama_addmuladd_16ns_16ns_...
Compiling module xil_defaultlib.mibench
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.AESL_automem_OUT_r
Compiling module xil_defaultlib.apatb_mibench_top
Compiling module work.glbl
Built simulation snapshot mibench
