from frail import *
print_verilog(counter_design)