=====================  add2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.01318 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006728/0 sec (0.002682/0 sec, 0.002779/0 sec, 0.000655/0 sec, 0.000612/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.001811/0 sec (0.000916/0.000916 sec, 0.000815/0.000815 sec, 4.1e-05/4.1e-05 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0.002704/0 sec (0.000826/0.000826 sec, 0.001151/0.001151 sec, 0.000337/0.000337 sec, 0.00039/0.00039 sec )
[LOG] Total clause size reduction: 58 --> 4 (28 --> 1, 28 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 9.66667 --> 0.666667 (14 --> 0.5, 14 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008298/0 sec (0.003888/0 sec, 0.00441/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.002127/0 sec (0.001032/0.001032 sec, 0.001095/0.001095 sec )
[LOG] Total clause minimization time: 0.005063/0 sec (0.002265/0.002265 sec, 0.002798/0.002798 sec )
[LOG] Total clause size reduction: 48 --> 24 (12 --> 4, 36 --> 20 )
[LOG] Average clause size reduction: 4.8 --> 2.4 (4 --> 1.33333, 5.14286 --> 2.85714 )
[LOG] Overall execution time: 0.014059 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 4888 kB.
[DBG] Virtual Memory: 95572 kB.
[DBG] Max memory usage: 4888 kB.
Synthesis time: 0.53 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.012345 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005095/0 sec (0.002049/0 sec, 0.002065/0 sec, 0.000583/0 sec, 0.000398/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.001503/0 sec (0.000709/0.000709 sec, 0.000718/0.000718 sec, 3.8e-05/3.8e-05 sec, 3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0.001672/0 sec (0.000503/0.000503 sec, 0.000679/0.000679 sec, 0.000288/0.000288 sec, 0.000202/0.000202 sec )
[LOG] Total clause size reduction: 46 --> 4 (22 --> 1, 22 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 7.66667 --> 0.666667 (11 --> 0.5, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007808/0 sec (0.003834/0 sec, 0.003974/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001925/0 sec (0.001026/0.001026 sec, 0.000899/0.000899 sec )
[LOG] Total clause minimization time: 0.004823/0 sec (0.002254/0.002254 sec, 0.002569/0.002569 sec )
[LOG] Total clause size reduction: 48 --> 24 (12 --> 4, 36 --> 20 )
[LOG] Average clause size reduction: 4.8 --> 2.4 (4 --> 1.33333, 5.14286 --> 2.85714 )
[LOG] Overall execution time: 0.013077 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 4876 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4876 kB.
Synthesis time: 0.48 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.141446 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0253/0 sec (0.005543/0 sec, 0.004982/0 sec, 0.005035/0 sec, 0.005116/0 sec, 0.001174/0 sec, 0.001145/0 sec, 0.001145/0 sec, 0.00116/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.007976/0 sec (0.002011/0.002011 sec, 0.001787/0.001787 sec, 0.001951/0.001951 sec, 0.001931/0.001931 sec, 7.5e-05/7.5e-05 sec, 7.4e-05/7.4e-05 sec, 7.4e-05/7.4e-05 sec, 7.3e-05/7.3e-05 sec )
[LOG] Total clause minimization time: 0.010918/0 sec (0.00174/0.00174 sec, 0.002082/0.002082 sec, 0.002008/0.002008 sec, 0.001942/0.001942 sec, 0.000706/0.000706 sec, 0.000807/0.000807 sec, 0.000808/0.000808 sec, 0.000825/0.000825 sec )
[LOG] Total clause size reduction: 287 --> 8 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 23.9167 --> 0.666667 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.131956/0 sec (0.028343/0 sec, 0.013956/0 sec, 0.027082/0 sec, 0.062575/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.025839/0 sec (0.007652/0.007652 sec, 0.003383/0.003383 sec, 0.004689/0.004689 sec, 0.010115/0.010115 sec )
[LOG] Total clause minimization time: 0.103043/0 sec (0.019347/0.019347 sec, 0.010159/0.010159 sec, 0.021838/0.021838 sec, 0.051699/0.051699 sec )
[LOG] Total clause size reduction: 600 --> 276 (20 --> 4, 60 --> 20, 160 --> 68, 360 --> 184 )
[LOG] Average clause size reduction: 9.375 --> 4.3125 (6.66667 --> 1.33333, 8.57143 --> 2.85714, 9.41176 --> 4, 9.72973 --> 4.97297 )
[LOG] Overall execution time: 0.142284 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5544 kB.
[DBG] Virtual Memory: 95700 kB.
[DBG] Max memory usage: 5544 kB.
Synthesis time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.121029 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018857/0 sec (0.004318/0 sec, 0.003892/0 sec, 0.003556/0 sec, 0.003876/0 sec, 0.00094/0 sec, 0.000762/0 sec, 0.000763/0 sec, 0.00075/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005755/0 sec (0.001421/0.001421 sec, 0.001344/0.001344 sec, 0.001292/0.001292 sec, 0.00143/0.00143 sec, 6.8e-05/6.8e-05 sec, 6.7e-05/6.7e-05 sec, 6.7e-05/6.7e-05 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause minimization time: 0.007211/0 sec (0.001235/0.001235 sec, 0.001305/0.001305 sec, 0.001385/0.001385 sec, 0.001382/0.001382 sec, 0.000521/0.000521 sec, 0.000458/0.000458 sec, 0.000469/0.000469 sec, 0.000456/0.000456 sec )
[LOG] Total clause size reduction: 223 --> 8 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 18.5833 --> 0.666667 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.113408/0 sec (0.022748/0 sec, 0.01187/0 sec, 0.022989/0 sec, 0.055801/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.021784/0 sec (0.005981/0.005981 sec, 0.003005/0.003005 sec, 0.003848/0.003848 sec, 0.00895/0.00895 sec )
[LOG] Total clause minimization time: 0.088997/0 sec (0.015652/0.015652 sec, 0.008522/0.008522 sec, 0.018664/0.018664 sec, 0.046159/0.046159 sec )
[LOG] Total clause size reduction: 600 --> 276 (20 --> 4, 60 --> 20, 160 --> 68, 360 --> 184 )
[LOG] Average clause size reduction: 9.375 --> 4.3125 (6.66667 --> 1.33333, 8.57143 --> 2.85714, 9.41176 --> 4, 9.72973 --> 4.97297 )
[LOG] Overall execution time: 0.121831 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5316 kB.
[DBG] Virtual Memory: 95700 kB.
[DBG] Max memory usage: 5316 kB.
Synthesis time: 0.49 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.88835 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065303/0 sec (0.008416/0 sec, 0.007402/0 sec, 0.007308/0 sec, 0.007255/0 sec, 0.007584/0 sec, 0.007708/0 sec, 0.003266/0 sec, 0.003296/0 sec, 0.00329/0 sec, 0.00337/0 sec, 0.003172/0 sec, 0.003236/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.018259/0 sec (0.00292/0.00292 sec, 0.002749/0.002749 sec, 0.002799/0.002799 sec, 0.002759/0.002759 sec, 0.002809/0.002809 sec, 0.002953/0.002953 sec, 0.00021/0.00021 sec, 0.000214/0.000214 sec, 0.000213/0.000213 sec, 0.000211/0.000211 sec, 0.000212/0.000212 sec, 0.00021/0.00021 sec )
[LOG] Total clause minimization time: 0.031706/0 sec (0.002702/0.002702 sec, 0.002829/0.002829 sec, 0.002929/0.002929 sec, 0.002937/0.002937 sec, 0.00319/0.00319 sec, 0.003179/0.003179 sec, 0.002151/0.002151 sec, 0.002385/0.002385 sec, 0.002379/0.002379 sec, 0.002442/0.002442 sec, 0.002268/0.002268 sec, 0.002315/0.002315 sec )
[LOG] Total clause size reduction: 688 --> 12 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 38.2222 --> 0.666667 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.88927 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 8408 kB.
[DBG] Virtual Memory: 96852 kB.
[DBG] Max memory usage: 8408 kB.
Synthesis time: 3.07 sec (Real time) / 3.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.74254 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.046114/0 sec (0.006254/0 sec, 0.00538/0 sec, 0.005133/0 sec, 0.005451/0 sec, 0.005156/0 sec, 0.005178/0 sec, 0.002626/0 sec, 0.002162/0 sec, 0.002178/0 sec, 0.002231/0 sec, 0.002213/0 sec, 0.002152/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.013041/0 sec (0.002048/0.002048 sec, 0.00199/0.00199 sec, 0.001933/0.001933 sec, 0.001999/0.001999 sec, 0.001976/0.001976 sec, 0.001956/0.001956 sec, 0.000192/0.000192 sec, 0.000189/0.000189 sec, 0.000187/0.000187 sec, 0.000193/0.000193 sec, 0.000189/0.000189 sec, 0.000189/0.000189 sec )
[LOG] Total clause minimization time: 0.020373/0 sec (0.001944/0.001944 sec, 0.001945/0.001945 sec, 0.001964/0.001964 sec, 0.002001/0.002001 sec, 0.001955/0.001955 sec, 0.001975/0.001975 sec, 0.001554/0.001554 sec, 0.001387/0.001387 sec, 0.001408/0.001408 sec, 0.001419/0.001419 sec, 0.001442/0.001442 sec, 0.001379/0.001379 sec )
[LOG] Total clause size reduction: 532 --> 12 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 29.5556 --> 0.666667 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 738 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.73447/3 sec (0.537368/0 sec, 0.183722/1 sec, 0.163034/0 sec, 0.190301/0 sec, 0.354286/0 sec, 1.30575/2 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 0.610291/2 sec (0.231191/0.231191 sec, 0.070801/0.070801 sec, 0.046146/0.046146 sec, 0.046545/0.046545 sec, 0.058645/0.058645 sec, 0.156963/0.156963 sec )
[LOG] Total clause minimization time: 2.11614/1 sec (0.304519/0.304519 sec, 0.112421/0.112421 sec, 0.116214/0.116214 sec, 0.142869/0.142869 sec, 0.294251/0.294251 sec, 1.14587/1.14587 sec )
[LOG] Total clause size reduction: 4088 --> 1812 (28 --> 4, 84 --> 20, 224 --> 68, 504 --> 184, 1064 --> 456, 2184 --> 1080 )
[LOG] Average clause size reduction: 13.7181 --> 6.08054 (9.33333 --> 1.33333, 12 --> 2.85714, 13.1765 --> 4, 13.6216 --> 4.97297, 13.8182 --> 5.92208, 13.9108 --> 6.87898 )
[LOG] Overall execution time: 2.74344 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 8192 kB.
[DBG] Virtual Memory: 95788 kB.
[DBG] Max memory usage: 8192 kB.
Synthesis time: 3.00 sec (Real time) / 3.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.60256 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.114334/0 sec (0.011239/0 sec, 0.009944/0 sec, 0.009579/0 sec, 0.009966/0 sec, 0.009912/0 sec, 0.009745/0 sec, 0.009774/0 sec, 0.010285/0 sec, 0.004262/0 sec, 0.004071/0 sec, 0.004356/0 sec, 0.004092/0 sec, 0.004405/0 sec, 0.004123/0 sec, 0.004189/0 sec, 0.004392/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03266/0 sec (0.003859/0.003859 sec, 0.003787/0.003787 sec, 0.003737/0.003737 sec, 0.00377/0.00377 sec, 0.003763/0.003763 sec, 0.003783/0.003783 sec, 0.003775/0.003775 sec, 0.003981/0.003981 sec, 0.000272/0.000272 sec, 0.000274/0.000274 sec, 0.000296/0.000296 sec, 0.000274/0.000274 sec, 0.000273/0.000273 sec, 0.000272/0.000272 sec, 0.000271/0.000271 sec, 0.000273/0.000273 sec )
[LOG] Total clause minimization time: 0.056309/0 sec (0.003601/0.003601 sec, 0.004112/0.004112 sec, 0.003802/0.003802 sec, 0.004157/0.004157 sec, 0.004108/0.004108 sec, 0.003917/0.003917 sec, 0.003932/0.003932 sec, 0.004244/0.004244 sec, 0.00288/0.00288 sec, 0.002904/0.002904 sec, 0.003184/0.003184 sec, 0.002938/0.002938 sec, 0.003257/0.003257 sec, 0.002982/0.002982 sec, 0.003039/0.003039 sec, 0.003252/0.003252 sec )
[LOG] Total clause size reduction: 1261 --> 16 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 52.5417 --> 0.666667 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.60352 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 6316 kB.
[DBG] Virtual Memory: 96072 kB.
[DBG] Max memory usage: 8344 kB.
Synthesis time: 2.55 sec (Real time) / 2.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.96547 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.079794/0 sec (0.008072/0 sec, 0.006835/0 sec, 0.006764/0 sec, 0.00705/0 sec, 0.006958/0 sec, 0.006946/0 sec, 0.006927/0 sec, 0.006904/0 sec, 0.003204/0 sec, 0.002842/0 sec, 0.002858/0 sec, 0.002893/0 sec, 0.002899/0 sec, 0.002883/0 sec, 0.002931/0 sec, 0.002828/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.023251/0 sec (0.00257/0.00257 sec, 0.002672/0.002672 sec, 0.002587/0.002587 sec, 0.002742/0.002742 sec, 0.002725/0.002725 sec, 0.002702/0.002702 sec, 0.002648/0.002648 sec, 0.002637/0.002637 sec, 0.000248/0.000248 sec, 0.000246/0.000246 sec, 0.000246/0.000246 sec, 0.000243/0.000243 sec, 0.000247/0.000247 sec, 0.000245/0.000245 sec, 0.000247/0.000247 sec, 0.000246/0.000246 sec )
[LOG] Total clause minimization time: 0.036233/0 sec (0.002509/0.002509 sec, 0.002564/0.002564 sec, 0.002575/0.002575 sec, 0.002669/0.002669 sec, 0.00263/0.00263 sec, 0.002654/0.002654 sec, 0.002675/0.002675 sec, 0.002662/0.002662 sec, 0.002/0.002 sec, 0.00185/0.00185 sec, 0.001885/0.001885 sec, 0.001919/0.001919 sec, 0.001923/0.001923 sec, 0.001911/0.001911 sec, 0.001956/0.001956 sec, 0.001851/0.001851 sec )
[LOG] Total clause size reduction: 973 --> 16 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 40.5417 --> 0.666667 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.96637 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 5864 kB.
[DBG] Virtual Memory: 95928 kB.
[DBG] Max memory usage: 8328 kB.
Synthesis time: 2.93 sec (Real time) / 3.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.87181 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.175957/0 sec (0.014136/0 sec, 0.012363/0 sec, 0.012189/0 sec, 0.012066/0 sec, 0.012077/0 sec, 0.01248/0 sec, 0.012115/0 sec, 0.012126/0 sec, 0.012348/0 sec, 0.012858/0 sec, 0.005199/0 sec, 0.004936/0 sec, 0.005306/0 sec, 0.005008/0 sec, 0.00503/0 sec, 0.005022/0 sec, 0.005061/0 sec, 0.005445/0 sec, 0.005043/0 sec, 0.005149/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.050986/0 sec (0.004812/0.004812 sec, 0.004684/0.004684 sec, 0.004692/0.004692 sec, 0.004751/0.004751 sec, 0.004734/0.004734 sec, 0.004743/0.004743 sec, 0.004723/0.004723 sec, 0.004756/0.004756 sec, 0.004814/0.004814 sec, 0.004929/0.004929 sec, 0.000335/0.000335 sec, 0.000338/0.000338 sec, 0.000338/0.000338 sec, 0.000334/0.000334 sec, 0.000335/0.000335 sec, 0.000335/0.000335 sec, 0.000333/0.000333 sec, 0.000332/0.000332 sec, 0.000334/0.000334 sec, 0.000334/0.000334 sec )
[LOG] Total clause minimization time: 0.086557/0 sec (0.004582/0.004582 sec, 0.005173/0.005173 sec, 0.004785/0.004785 sec, 0.00481/0.00481 sec, 0.004817/0.004817 sec, 0.005202/0.005202 sec, 0.004863/0.004863 sec, 0.004841/0.004841 sec, 0.005004/0.005004 sec, 0.005353/0.005353 sec, 0.003541/0.003541 sec, 0.003554/0.003554 sec, 0.003915/0.003915 sec, 0.003627/0.003627 sec, 0.003648/0.003648 sec, 0.003646/0.003646 sec, 0.003682/0.003682 sec, 0.004073/0.004073 sec, 0.003668/0.003668 sec, 0.003773/0.003773 sec )
[LOG] Total clause size reduction: 2006 --> 20 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 66.8667 --> 0.666667 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.87289 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 7000 kB.
[DBG] Virtual Memory: 96192 kB.
[DBG] Max memory usage: 9548 kB.
Synthesis time: 2.78 sec (Real time) / 3.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.02785 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.122478/0 sec (0.009791/0 sec, 0.008378/0 sec, 0.00842/0 sec, 0.008545/0 sec, 0.008546/0 sec, 0.008518/0 sec, 0.008538/0 sec, 0.008626/0 sec, 0.008878/0 sec, 0.008593/0 sec, 0.003891/0 sec, 0.003462/0 sec, 0.003511/0 sec, 0.003503/0 sec, 0.003528/0 sec, 0.003531/0 sec, 0.003631/0 sec, 0.003555/0 sec, 0.003583/0 sec, 0.00345/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.035722/0 sec (0.003205/0.003205 sec, 0.003267/0.003267 sec, 0.00317/0.00317 sec, 0.003275/0.003275 sec, 0.003332/0.003332 sec, 0.003307/0.003307 sec, 0.003323/0.003323 sec, 0.00329/0.00329 sec, 0.00327/0.00327 sec, 0.003268/0.003268 sec, 0.000303/0.000303 sec, 0.0003/0.0003 sec, 0.0003/0.0003 sec, 0.000302/0.000302 sec, 0.000299/0.000299 sec, 0.000302/0.000302 sec, 0.000299/0.000299 sec, 0.000305/0.000305 sec, 0.000302/0.000302 sec, 0.000303/0.000303 sec )
[LOG] Total clause minimization time: 0.056582/0 sec (0.003137/0.003137 sec, 0.003202/0.003202 sec, 0.003332/0.003332 sec, 0.003336/0.003336 sec, 0.003256/0.003256 sec, 0.00327/0.00327 sec, 0.003267/0.003267 sec, 0.003288/0.003288 sec, 0.003317/0.003317 sec, 0.003342/0.003342 sec, 0.002463/0.002463 sec, 0.002305/0.002305 sec, 0.00234/0.00234 sec, 0.002353/0.002353 sec, 0.002378/0.002378 sec, 0.002378/0.002378 sec, 0.002481/0.002481 sec, 0.002403/0.002403 sec, 0.002437/0.002437 sec, 0.002297/0.002297 sec )
[LOG] Total clause size reduction: 1546 --> 20 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 51.5333 --> 0.666667 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.02882 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 6688 kB.
[DBG] Virtual Memory: 96052 kB.
[DBG] Max memory usage: 9304 kB.
Synthesis time: 2.97 sec (Real time) / 3.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.97399 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.255989/0 sec (0.016908/0 sec, 0.014892/0 sec, 0.014535/0 sec, 0.014619/0 sec, 0.014639/0 sec, 0.014628/0 sec, 0.014839/0 sec, 0.0153/0 sec, 0.015353/0 sec, 0.014859/0 sec, 0.015505/0 sec, 0.016149/0 sec, 0.006364/0 sec, 0.005956/0 sec, 0.006377/0 sec, 0.006023/0 sec, 0.006023/0 sec, 0.006036/0 sec, 0.006054/0 sec, 0.006068/0 sec, 0.006453/0 sec, 0.006128/0 sec, 0.006188/0 sec, 0.006093/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.073991/0 sec (0.005487/0.005487 sec, 0.005634/0.005634 sec, 0.005695/0.005695 sec, 0.005753/0.005753 sec, 0.005758/0.005758 sec, 0.005727/0.005727 sec, 0.005785/0.005785 sec, 0.005813/0.005813 sec, 0.005811/0.005811 sec, 0.005825/0.005825 sec, 0.005796/0.005796 sec, 0.006039/0.006039 sec, 0.000408/0.000408 sec, 0.000442/0.000442 sec, 0.000403/0.000403 sec, 0.000401/0.000401 sec, 0.000404/0.000404 sec, 0.000401/0.000401 sec, 0.000403/0.000403 sec, 0.0004/0.0004 sec, 0.000399/0.000399 sec, 0.000401/0.000401 sec, 0.000403/0.000403 sec, 0.000403/0.000403 sec )
[LOG] Total clause minimization time: 0.126226/0 sec (0.005571/0.005571 sec, 0.006193/0.006193 sec, 0.005741/0.005741 sec, 0.005755/0.005755 sec, 0.005788/0.005788 sec, 0.005813/0.005813 sec, 0.00592/0.00592 sec, 0.006355/0.006355 sec, 0.006394/0.006394 sec, 0.005889/0.005889 sec, 0.006567/0.006567 sec, 0.006545/0.006545 sec, 0.00439/0.00439 sec, 0.004282/0.004282 sec, 0.004728/0.004728 sec, 0.004387/0.004387 sec, 0.004375/0.004375 sec, 0.004389/0.004389 sec, 0.00442/0.00442 sec, 0.004428/0.004428 sec, 0.004818/0.004818 sec, 0.004497/0.004497 sec, 0.004523/0.004523 sec, 0.004458/0.004458 sec )
[LOG] Total clause size reduction: 2923 --> 24 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 81.1944 --> 0.666667 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.97521 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 7348 kB.
[DBG] Virtual Memory: 96224 kB.
[DBG] Max memory usage: 10180 kB.
Synthesis time: 2.84 sec (Real time) / 3.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.91544 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.173884/0 sec (0.011805/0 sec, 0.009999/0 sec, 0.009874/0 sec, 0.010172/0 sec, 0.010081/0 sec, 0.01015/0 sec, 0.010216/0 sec, 0.010242/0 sec, 0.010372/0 sec, 0.01028/0 sec, 0.010256/0 sec, 0.010295/0 sec, 0.00451/0 sec, 0.004082/0 sec, 0.004141/0 sec, 0.004152/0 sec, 0.004152/0 sec, 0.004151/0 sec, 0.004199/0 sec, 0.00419/0 sec, 0.004162/0 sec, 0.004159/0 sec, 0.004147/0 sec, 0.004097/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05136/0 sec (0.003884/0.003884 sec, 0.003912/0.003912 sec, 0.003773/0.003773 sec, 0.003921/0.003921 sec, 0.003938/0.003938 sec, 0.003932/0.003932 sec, 0.003982/0.003982 sec, 0.003984/0.003984 sec, 0.003975/0.003975 sec, 0.003987/0.003987 sec, 0.003941/0.003941 sec, 0.00393/0.00393 sec, 0.000347/0.000347 sec, 0.000347/0.000347 sec, 0.000348/0.000348 sec, 0.000346/0.000346 sec, 0.000351/0.000351 sec, 0.00035/0.00035 sec, 0.000349/0.000349 sec, 0.000353/0.000353 sec, 0.000349/0.000349 sec, 0.000365/0.000365 sec, 0.000347/0.000347 sec, 0.000349/0.000349 sec )
[LOG] Total clause minimization time: 0.080896/0 sec (0.003763/0.003763 sec, 0.003792/0.003792 sec, 0.003825/0.003825 sec, 0.003964/0.003964 sec, 0.003857/0.003857 sec, 0.003897/0.003897 sec, 0.003925/0.003925 sec, 0.003923/0.003923 sec, 0.003953/0.003953 sec, 0.003958/0.003958 sec, 0.003962/0.003962 sec, 0.004015/0.004015 sec, 0.002949/0.002949 sec, 0.002765/0.002765 sec, 0.002825/0.002825 sec, 0.002836/0.002836 sec, 0.002831/0.002831 sec, 0.002834/0.002834 sec, 0.002882/0.002882 sec, 0.002869/0.002869 sec, 0.00284/0.00284 sec, 0.002831/0.002831 sec, 0.002819/0.002819 sec, 0.002781/0.002781 sec )
[LOG] Total clause size reduction: 2251 --> 24 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 62.5278 --> 0.666667 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.91652 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 6840 kB.
[DBG] Virtual Memory: 96160 kB.
[DBG] Max memory usage: 10096 kB.
Synthesis time: 2.83 sec (Real time) / 3.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.06259 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.346692/0 sec (0.020008/0 sec, 0.017313/0 sec, 0.016763/0 sec, 0.016961/0 sec, 0.016982/0 sec, 0.017719/0 sec, 0.017712/0 sec, 0.017167/0 sec, 0.017749/0 sec, 0.017773/0 sec, 0.017238/0 sec, 0.017893/0 sec, 0.017273/0 sec, 0.018356/0 sec, 0.007187/0 sec, 0.00684/0 sec, 0.006864/0 sec, 0.006873/0 sec, 0.006844/0 sec, 0.007353/0 sec, 0.007406/0 sec, 0.006973/0 sec, 0.007423/0 sec, 0.006984/0 sec, 0.007425/0 sec, 0.007541/0 sec, 0.006978/0 sec, 0.007094/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.100878/0 sec (0.006512/0.006512 sec, 0.006497/0.006497 sec, 0.006549/0.006549 sec, 0.006738/0.006738 sec, 0.00672/0.00672 sec, 0.006744/0.006744 sec, 0.006747/0.006747 sec, 0.006791/0.006791 sec, 0.006774/0.006774 sec, 0.006782/0.006782 sec, 0.006806/0.006806 sec, 0.006849/0.006849 sec, 0.006835/0.006835 sec, 0.007121/0.007121 sec, 0.000459/0.000459 sec, 0.000456/0.000456 sec, 0.000458/0.000458 sec, 0.000477/0.000477 sec, 0.000453/0.000453 sec, 0.000459/0.000459 sec, 0.000451/0.000451 sec, 0.000459/0.000459 sec, 0.000462/0.000462 sec, 0.000459/0.000459 sec, 0.000454/0.000454 sec, 0.000457/0.000457 sec, 0.000456/0.000456 sec, 0.000453/0.000453 sec )
[LOG] Total clause minimization time: 0.171833/0 sec (0.006593/0.006593 sec, 0.007203/0.007203 sec, 0.006647/0.006647 sec, 0.006653/0.006653 sec, 0.006671/0.006671 sec, 0.007353/0.007353 sec, 0.007351/0.007351 sec, 0.006757/0.006757 sec, 0.007332/0.007332 sec, 0.007349/0.007349 sec, 0.006801/0.006801 sec, 0.007402/0.007402 sec, 0.006762/0.006762 sec, 0.007577/0.007577 sec, 0.004979/0.004979 sec, 0.004964/0.004964 sec, 0.005006/0.005006 sec, 0.005001/0.005001 sec, 0.004996/0.004996 sec, 0.005461/0.005461 sec, 0.005542/0.005542 sec, 0.005112/0.005112 sec, 0.005566/0.005566 sec, 0.005128/0.005128 sec, 0.005578/0.005578 sec, 0.005681/0.005681 sec, 0.005117/0.005117 sec, 0.005251/0.005251 sec )
[LOG] Total clause size reduction: 4012 --> 28 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5238 --> 0.666667 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.06391 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 8276 kB.
[DBG] Virtual Memory: 96368 kB.
[DBG] Max memory usage: 10948 kB.
Synthesis time: 2.89 sec (Real time) / 3.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.95287 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.234677/0 sec (0.013771/0 sec, 0.011704/0 sec, 0.01153/0 sec, 0.011892/0 sec, 0.011729/0 sec, 0.011748/0 sec, 0.011776/0 sec, 0.011802/0 sec, 0.011871/0 sec, 0.01186/0 sec, 0.01191/0 sec, 0.012016/0 sec, 0.011967/0 sec, 0.011948/0 sec, 0.005135/0 sec, 0.004746/0 sec, 0.004715/0 sec, 0.004767/0 sec, 0.004748/0 sec, 0.004815/0 sec, 0.00482/0 sec, 0.004762/0 sec, 0.004835/0 sec, 0.004751/0 sec, 0.00476/0 sec, 0.004754/0 sec, 0.004833/0 sec, 0.004712/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.069778/0 sec (0.004478/0.004478 sec, 0.004572/0.004572 sec, 0.004437/0.004437 sec, 0.004606/0.004606 sec, 0.00459/0.00459 sec, 0.004586/0.004586 sec, 0.004596/0.004596 sec, 0.004605/0.004605 sec, 0.004607/0.004607 sec, 0.00461/0.00461 sec, 0.004602/0.004602 sec, 0.004679/0.004679 sec, 0.004583/0.004583 sec, 0.004584/0.004584 sec, 0.000408/0.000408 sec, 0.000397/0.000397 sec, 0.000398/0.000398 sec, 0.000405/0.000405 sec, 0.000403/0.000403 sec, 0.000402/0.000402 sec, 0.000402/0.000402 sec, 0.000401/0.000401 sec, 0.000405/0.000405 sec, 0.000417/0.000417 sec, 0.000404/0.000404 sec, 0.0004/0.0004 sec, 0.000401/0.000401 sec, 0.0004/0.0004 sec )
[LOG] Total clause minimization time: 0.109742/0 sec (0.004436/0.004436 sec, 0.004498/0.004498 sec, 0.004488/0.004488 sec, 0.004644/0.004644 sec, 0.004511/0.004511 sec, 0.004523/0.004523 sec, 0.00453/0.00453 sec, 0.004539/0.004539 sec, 0.004589/0.004589 sec, 0.004568/0.004568 sec, 0.004607/0.004607 sec, 0.004634/0.004634 sec, 0.00467/0.00467 sec, 0.004625/0.004625 sec, 0.003361/0.003361 sec, 0.00324/0.00324 sec, 0.003223/0.003223 sec, 0.003271/0.003271 sec, 0.003254/0.003254 sec, 0.003295/0.003295 sec, 0.003326/0.003326 sec, 0.003267/0.003267 sec, 0.003337/0.003337 sec, 0.00324/0.00324 sec, 0.003262/0.003262 sec, 0.003262/0.003262 sec, 0.00334/0.00334 sec, 0.003202/0.003202 sec )
[LOG] Total clause size reduction: 3088 --> 28 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 73.5238 --> 0.666667 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.95404 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 8956 kB.
[DBG] Virtual Memory: 96308 kB.
[DBG] Max memory usage: 10804 kB.
Synthesis time: 2.83 sec (Real time) / 3.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.18732 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.450188/0 sec (0.022844/0 sec, 0.019169/0 sec, 0.019801/0 sec, 0.01914/0 sec, 0.019874/0 sec, 0.019229/0 sec, 0.01933/0 sec, 0.020245/0 sec, 0.019595/0 sec, 0.01968/0 sec, 0.01969/0 sec, 0.020414/0 sec, 0.020464/0 sec, 0.019807/0 sec, 0.019872/0 sec, 0.020132/0 sec, 0.008136/0 sec, 0.0078/0 sec, 0.008338/0 sec, 0.00836/0 sec, 0.007799/0 sec, 0.007837/0 sec, 0.008362/0 sec, 0.008431/0 sec, 0.007873/0 sec, 0.008519/0 sec, 0.007906/0 sec, 0.008439/0 sec, 0.008518/0 sec, 0.007991/0 sec, 0.008476/0 sec, 0.008117/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.130799/0 sec (0.007511/0.007511 sec, 0.007404/0.007404 sec, 0.007429/0.007429 sec, 0.007393/0.007393 sec, 0.007447/0.007447 sec, 0.007439/0.007439 sec, 0.007491/0.007491 sec, 0.007681/0.007681 sec, 0.00771/0.00771 sec, 0.00776/0.00776 sec, 0.007752/0.007752 sec, 0.007783/0.007783 sec, 0.007777/0.007777 sec, 0.007803/0.007803 sec, 0.007813/0.007813 sec, 0.008138/0.008138 sec, 0.000521/0.000521 sec, 0.000524/0.000524 sec, 0.000535/0.000535 sec, 0.000529/0.000529 sec, 0.000524/0.000524 sec, 0.000527/0.000527 sec, 0.000523/0.000523 sec, 0.000529/0.000529 sec, 0.000526/0.000526 sec, 0.000531/0.000531 sec, 0.000529/0.000529 sec, 0.000544/0.000544 sec, 0.000532/0.000532 sec, 0.000533/0.000533 sec, 0.000533/0.000533 sec, 0.000528/0.000528 sec )
[LOG] Total clause minimization time: 0.223717/0 sec (0.007529/0.007529 sec, 0.007633/0.007633 sec, 0.008297/0.008297 sec, 0.007603/0.007603 sec, 0.008301/0.008301 sec, 0.007667/0.007667 sec, 0.007726/0.007726 sec, 0.008416/0.008416 sec, 0.007757/0.007757 sec, 0.007755/0.007755 sec, 0.007741/0.007741 sec, 0.008461/0.008461 sec, 0.008488/0.008488 sec, 0.007831/0.007831 sec, 0.007844/0.007844 sec, 0.00778/0.00778 sec, 0.005674/0.005674 sec, 0.005689/0.005689 sec, 0.006237/0.006237 sec, 0.006262/0.006262 sec, 0.005717/0.005717 sec, 0.005729/0.005729 sec, 0.00628/0.00628 sec, 0.006314/0.006314 sec, 0.005762/0.005762 sec, 0.006399/0.006399 sec, 0.005796/0.005796 sec, 0.006327/0.006327 sec, 0.006391/0.006391 sec, 0.005898/0.005898 sec, 0.006384/0.006384 sec, 0.006029/0.006029 sec )
[LOG] Total clause size reduction: 5273 --> 32 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 109.854 --> 0.666667 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.1887 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 10716 kB.
[DBG] Virtual Memory: 96812 kB.
[DBG] Max memory usage: 12132 kB.
Synthesis time: 2.96 sec (Real time) / 3.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.84923 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.309935/0 sec (0.015779/0 sec, 0.013512/0 sec, 0.013314/0 sec, 0.013668/0 sec, 0.013476/0 sec, 0.013612/0 sec, 0.013613/0 sec, 0.013697/0 sec, 0.013652/0 sec, 0.013706/0 sec, 0.013729/0 sec, 0.013824/0 sec, 0.013858/0 sec, 0.013873/0 sec, 0.013899/0 sec, 0.013913/0 sec, 0.006061/0 sec, 0.005493/0 sec, 0.005486/0 sec, 0.005501/0 sec, 0.005479/0 sec, 0.005523/0 sec, 0.005539/0 sec, 0.005545/0 sec, 0.005506/0 sec, 0.00551/0 sec, 0.005589/0 sec, 0.005482/0 sec, 0.005516/0 sec, 0.005567/0 sec, 0.005599/0 sec, 0.005414/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.091848/0 sec (0.005157/0.005157 sec, 0.005273/0.005273 sec, 0.005072/0.005072 sec, 0.005262/0.005262 sec, 0.005247/0.005247 sec, 0.005276/0.005276 sec, 0.00524/0.00524 sec, 0.005284/0.005284 sec, 0.005274/0.005274 sec, 0.005308/0.005308 sec, 0.005271/0.005271 sec, 0.005301/0.005301 sec, 0.005356/0.005356 sec, 0.005346/0.005346 sec, 0.005339/0.005339 sec, 0.005311/0.005311 sec, 0.000476/0.000476 sec, 0.000461/0.000461 sec, 0.000468/0.000468 sec, 0.000469/0.000469 sec, 0.000471/0.000471 sec, 0.000471/0.000471 sec, 0.000466/0.000466 sec, 0.000467/0.000467 sec, 0.000485/0.000485 sec, 0.000473/0.000473 sec, 0.000469/0.000469 sec, 0.000473/0.000473 sec, 0.000476/0.000476 sec, 0.000468/0.000468 sec, 0.000476/0.000476 sec, 0.000462/0.000462 sec )
[LOG] Total clause minimization time: 0.144888/0 sec (0.005102/0.005102 sec, 0.005128/0.005128 sec, 0.00511/0.00511 sec, 0.005295/0.005295 sec, 0.005112/0.005112 sec, 0.005187/0.005187 sec, 0.005224/0.005224 sec, 0.005266/0.005266 sec, 0.005235/0.005235 sec, 0.005239/0.005239 sec, 0.005283/0.005283 sec, 0.005318/0.005318 sec, 0.005332/0.005332 sec, 0.005348/0.005348 sec, 0.005367/0.005367 sec, 0.005386/0.005386 sec, 0.003977/0.003977 sec, 0.003787/0.003787 sec, 0.003771/0.003771 sec, 0.003786/0.003786 sec, 0.003765/0.003765 sec, 0.003805/0.003805 sec, 0.003794/0.003794 sec, 0.003835/0.003835 sec, 0.003782/0.003782 sec, 0.003794/0.003794 sec, 0.00387/0.00387 sec, 0.003766/0.003766 sec, 0.003806/0.003806 sec, 0.003833/0.003833 sec, 0.003883/0.003883 sec, 0.003702/0.003702 sec )
[LOG] Total clause size reduction: 4057 --> 32 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 84.5208 --> 0.666667 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.85052 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 9888 kB.
[DBG] Virtual Memory: 96260 kB.
[DBG] Max memory usage: 11640 kB.
Synthesis time: 2.69 sec (Real time) / 3.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.08919 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.56507/0 sec (0.02514/0 sec, 0.022188/0 sec, 0.021405/0 sec, 0.02211/0 sec, 0.021637/0 sec, 0.022309/0 sec, 0.021572/0 sec, 0.022394/0 sec, 0.021723/0 sec, 0.021749/0 sec, 0.022/0 sec, 0.022013/0 sec, 0.022115/0 sec, 0.022224/0 sec, 0.022981/0 sec, 0.022254/0 sec, 0.023021/0 sec, 0.02338/0 sec, 0.009059/0 sec, 0.00868/0 sec, 0.009323/0 sec, 0.009359/0 sec, 0.009325/0 sec, 0.008713/0 sec, 0.008732/0 sec, 0.009409/0 sec, 0.008822/0 sec, 0.008848/0 sec, 0.008877/0 sec, 0.00948/0 sec, 0.008849/0 sec, 0.00889/0 sec, 0.008878/0 sec, 0.008964/0 sec, 0.009641/0 sec, 0.009006/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.164242/0 sec (0.008487/0.008487 sec, 0.008311/0.008311 sec, 0.008278/0.008278 sec, 0.008271/0.008271 sec, 0.008348/0.008348 sec, 0.008335/0.008335 sec, 0.008308/0.008308 sec, 0.008337/0.008337 sec, 0.008384/0.008384 sec, 0.008404/0.008404 sec, 0.008637/0.008637 sec, 0.008637/0.008637 sec, 0.008712/0.008712 sec, 0.008773/0.008773 sec, 0.008719/0.008719 sec, 0.008748/0.008748 sec, 0.008761/0.008761 sec, 0.009082/0.009082 sec, 0.000589/0.000589 sec, 0.000596/0.000596 sec, 0.000589/0.000589 sec, 0.000643/0.000643 sec, 0.000589/0.000589 sec, 0.000588/0.000588 sec, 0.000585/0.000585 sec, 0.000587/0.000587 sec, 0.000597/0.000597 sec, 0.000595/0.000595 sec, 0.000608/0.000608 sec, 0.000593/0.000593 sec, 0.000595/0.000595 sec, 0.000593/0.000593 sec, 0.000591/0.000591 sec, 0.000584/0.000584 sec, 0.000589/0.000589 sec, 0.000599/0.000599 sec )
[LOG] Total clause minimization time: 0.281962/0 sec (0.008499/0.008499 sec, 0.009258/0.009258 sec, 0.008564/0.008564 sec, 0.009269/0.009269 sec, 0.008631/0.008631 sec, 0.009345/0.009345 sec, 0.008636/0.008636 sec, 0.009398/0.009398 sec, 0.008689/0.008689 sec, 0.008709/0.008709 sec, 0.008717/0.008717 sec, 0.008717/0.008717 sec, 0.008743/0.008743 sec, 0.008745/0.008745 sec, 0.009554/0.009554 sec, 0.008812/0.008812 sec, 0.009544/0.009544 sec, 0.009579/0.009579 sec, 0.006371/0.006371 sec, 0.006345/0.006345 sec, 0.007008/0.007008 sec, 0.006948/0.006948 sec, 0.007001/0.007001 sec, 0.0064/0.0064 sec, 0.006417/0.006417 sec, 0.007093/0.007093 sec, 0.006491/0.006491 sec, 0.006514/0.006514 sec, 0.006534/0.006534 sec, 0.007156/0.007156 sec, 0.006532/0.006532 sec, 0.006565/0.006565 sec, 0.006557/0.006557 sec, 0.006646/0.006646 sec, 0.007304/0.007304 sec, 0.006671/0.006671 sec )
[LOG] Total clause size reduction: 6706 --> 36 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 124.185 --> 0.666667 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.09067 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 7452 kB.
[DBG] Virtual Memory: 96956 kB.
[DBG] Max memory usage: 10880 kB.
Synthesis time: 2.80 sec (Real time) / 3.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.92227 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.380991/0 sec (0.017999/0 sec, 0.015089/0 sec, 0.014887/0 sec, 0.015227/0 sec, 0.015156/0 sec, 0.015189/0 sec, 0.015239/0 sec, 0.015285/0 sec, 0.015282/0 sec, 0.015306/0 sec, 0.015342/0 sec, 0.015396/0 sec, 0.015441/0 sec, 0.015459/0 sec, 0.015519/0 sec, 0.015589/0 sec, 0.015545/0 sec, 0.015571/0 sec, 0.003227/0 sec, 0.002974/0 sec, 0.002994/0 sec, 0.003024/0 sec, 0.003013/0 sec, 0.015013/0 sec, 0.002989/0 sec, 0.00299/0 sec, 0.003022/0 sec, 0.015046/0 sec, 0.003033/0 sec, 0.003003/0 sec, 0.003058/0 sec, 0.015015/0 sec, 0.003034/0 sec, 0.002992/0 sec, 0.003066/0 sec, 0.014977/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.110844/0 sec (0.005673/0.005673 sec, 0.005907/0.005907 sec, 0.005692/0.005692 sec, 0.005853/0.005853 sec, 0.00594/0.00594 sec, 0.005876/0.005876 sec, 0.005923/0.005923 sec, 0.005914/0.005914 sec, 0.005903/0.005903 sec, 0.005902/0.005902 sec, 0.005905/0.005905 sec, 0.005935/0.005935 sec, 0.005953/0.005953 sec, 0.005955/0.005955 sec, 0.005958/0.005958 sec, 0.006004/0.006004 sec, 0.005951/0.005951 sec, 0.005967/0.005967 sec, 0.00026/0.00026 sec, 0.000255/0.000255 sec, 0.000254/0.000254 sec, 0.000258/0.000258 sec, 0.000257/0.000257 sec, 0.000261/0.000261 sec, 0.000254/0.000254 sec, 0.000253/0.000253 sec, 0.000256/0.000256 sec, 0.000255/0.000255 sec, 0.000259/0.000259 sec, 0.000257/0.000257 sec, 0.000254/0.000254 sec, 0.00026/0.00026 sec, 0.000268/0.000268 sec, 0.000258/0.000258 sec, 0.000256/0.000256 sec, 0.000258/0.000258 sec )
[LOG] Total clause minimization time: 0.191439/0 sec (0.005755/0.005755 sec, 0.005733/0.005733 sec, 0.005731/0.005731 sec, 0.005895/0.005895 sec, 0.005745/0.005745 sec, 0.005821/0.005821 sec, 0.005839/0.005839 sec, 0.005881/0.005881 sec, 0.005873/0.005873 sec, 0.00591/0.00591 sec, 0.005925/0.005925 sec, 0.005944/0.005944 sec, 0.005954/0.005954 sec, 0.005965/0.005965 sec, 0.006028/0.006028 sec, 0.006021/0.006021 sec, 0.006028/0.006028 sec, 0.006046/0.006046 sec, 0.002121/0.002121 sec, 0.002038/0.002038 sec, 0.002056/0.002056 sec, 0.00208/0.00208 sec, 0.002073/0.002073 sec, 0.014064/0.014064 sec, 0.00206/0.00206 sec, 0.002045/0.002045 sec, 0.002082/0.002082 sec, 0.014094/0.014094 sec, 0.002089/0.002089 sec, 0.002056/0.002056 sec, 0.002122/0.002122 sec, 0.014065/0.014065 sec, 0.002084/0.002084 sec, 0.002051/0.002051 sec, 0.002128/0.002128 sec, 0.014037/0.014037 sec )
[LOG] Total clause size reduction: 5158 --> 36 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5185 --> 0.666667 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.92367 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 5552 kB.
[DBG] Virtual Memory: 96040 kB.
[DBG] Max memory usage: 10240 kB.
Synthesis time: 2.92 sec (Real time) / 3.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.84655 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.68354/1 sec (0.031111/0 sec, 0.023997/0 sec, 0.024764/0 sec, 0.023687/0 sec, 0.02387/0 sec, 0.024008/0 sec, 0.024874/0 sec, 0.02499/0 sec, 0.025024/0 sec, 0.024973/0 sec, 0.02424/0 sec, 0.024285/0 sec, 0.025133/0 sec, 0.025414/0 sec, 0.025465/0 sec, 0.02463/0 sec, 0.024667/0 sec, 0.02484/0 sec, 0.024819/0 sec, 0.025145/0 sec, 0.005009/0 sec, 0.004772/0 sec, 0.00515/0 sec, 0.017131/0 sec, 0.004812/0 sec, 0.017169/0 sec, 0.004799/0 sec, 0.005168/0 sec, 0.016823/1 sec, 0.004856/0 sec, 0.01683/0 sec, 0.004882/0 sec, 0.004883/0 sec, 0.016894/0 sec, 0.005179/0 sec, 0.016835/0 sec, 0.005206/0 sec, 0.016946/0 sec, 0.004943/0 sec, 0.005317/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.209213/0 sec (0.009394/0.009394 sec, 0.009346/0.009346 sec, 0.009309/0.009309 sec, 0.009325/0.009325 sec, 0.009282/0.009282 sec, 0.009358/0.009358 sec, 0.009318/0.009318 sec, 0.009388/0.009388 sec, 0.009394/0.009394 sec, 0.009388/0.009388 sec, 0.009412/0.009412 sec, 0.009451/0.009451 sec, 0.009458/0.009458 sec, 0.009684/0.009684 sec, 0.009764/0.009764 sec, 0.009738/0.009738 sec, 0.009755/0.009755 sec, 0.009835/0.009835 sec, 0.009826/0.009826 sec, 0.010197/0.010197 sec, 0.000327/0.000327 sec, 0.000331/0.000331 sec, 0.000329/0.000329 sec, 0.000331/0.000331 sec, 0.000331/0.000331 sec, 0.012319/0.012319 sec, 0.000328/0.000328 sec, 0.000327/0.000327 sec, 0.000325/0.000325 sec, 0.000337/0.000337 sec, 0.000325/0.000325 sec, 0.000332/0.000332 sec, 0.000328/0.000328 sec, 0.000338/0.000338 sec, 0.00033/0.00033 sec, 0.000332/0.000332 sec, 0.000328/0.000328 sec, 0.000333/0.000333 sec, 0.00033/0.00033 sec, 0.00033/0.00033 sec )
[LOG] Total clause minimization time: 0.333606/1 sec (0.009565/0.009565 sec, 0.009534/0.009534 sec, 0.0104/0.0104 sec, 0.00952/0.00952 sec, 0.009488/0.009488 sec, 0.009568/0.009568 sec, 0.010438/0.010438 sec, 0.010451/0.010451 sec, 0.010479/0.010479 sec, 0.01046/0.01046 sec, 0.009683/0.009683 sec, 0.0097/0.0097 sec, 0.010513/0.010513 sec, 0.010589/0.010589 sec, 0.01055/0.01055 sec, 0.00972/0.00972 sec, 0.009733/0.009733 sec, 0.009827/0.009827 sec, 0.009814/0.009814 sec, 0.009756/0.009756 sec, 0.003514/0.003514 sec, 0.003491/0.003491 sec, 0.003848/0.003848 sec, 0.015853/0.015853 sec, 0.003531/0.003531 sec, 0.003904/0.003904 sec, 0.003526/0.003526 sec, 0.003886/0.003886 sec, 0.015554/0.015554 sec, 0.003561/0.003561 sec, 0.015564/0.015564 sec, 0.0036/0.0036 sec, 0.003614/0.003614 sec, 0.003608/0.003608 sec, 0.003909/0.003909 sec, 0.015556/0.015556 sec, 0.00393/0.00393 sec, 0.015658/0.015658 sec, 0.00367/0.00367 sec, 0.004041/0.004041 sec )
[LOG] Total clause size reduction: 8311 --> 40 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 138.517 --> 0.666667 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.84853 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 6100 kB.
[DBG] Virtual Memory: 96516 kB.
[DBG] Max memory usage: 11636 kB.
Synthesis time: 3.73 sec (Real time) / 4.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.01482 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.48167/0 sec (0.01969/0 sec, 0.016755/0 sec, 0.016481/0 sec, 0.016981/0 sec, 0.016855/0 sec, 0.016847/0 sec, 0.016947/0 sec, 0.017018/0 sec, 0.017091/0 sec, 0.017081/0 sec, 0.017085/0 sec, 0.017102/0 sec, 0.017183/0 sec, 0.017329/0 sec, 0.01734/0 sec, 0.017371/0 sec, 0.017416/0 sec, 0.017357/0 sec, 0.017384/0 sec, 0.017419/0 sec, 0.007376/0 sec, 0.006808/0 sec, 0.006781/0 sec, 0.00679/0 sec, 0.00684/0 sec, 0.006807/0 sec, 0.006816/0 sec, 0.006846/0 sec, 0.006832/0 sec, 0.006841/0 sec, 0.006833/0 sec, 0.006901/0 sec, 0.006814/0 sec, 0.006813/0 sec, 0.006777/0 sec, 0.00682/0 sec, 0.006801/0 sec, 0.006932/0 sec, 0.00679/0 sec, 0.00672/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.143335/0 sec (0.006343/0.006343 sec, 0.006543/0.006543 sec, 0.006256/0.006256 sec, 0.006515/0.006515 sec, 0.00656/0.00656 sec, 0.006527/0.006527 sec, 0.006577/0.006577 sec, 0.006564/0.006564 sec, 0.006623/0.006623 sec, 0.006591/0.006591 sec, 0.006573/0.006573 sec, 0.006575/0.006575 sec, 0.00665/0.00665 sec, 0.006683/0.006683 sec, 0.006691/0.006691 sec, 0.006667/0.006667 sec, 0.006715/0.006715 sec, 0.006679/0.006679 sec, 0.006682/0.006682 sec, 0.006639/0.006639 sec, 0.000579/0.000579 sec, 0.000579/0.000579 sec, 0.000584/0.000584 sec, 0.000583/0.000583 sec, 0.000583/0.000583 sec, 0.000578/0.000578 sec, 0.000578/0.000578 sec, 0.000578/0.000578 sec, 0.000583/0.000583 sec, 0.000601/0.000601 sec, 0.000589/0.000589 sec, 0.000583/0.000583 sec, 0.00058/0.00058 sec, 0.000583/0.000583 sec, 0.000584/0.000584 sec, 0.000588/0.000588 sec, 0.000584/0.000584 sec, 0.000597/0.000597 sec, 0.000584/0.000584 sec, 0.000584/0.000584 sec )
[LOG] Total clause minimization time: 0.226026/0 sec (0.006431/0.006431 sec, 0.006362/0.006362 sec, 0.006362/0.006362 sec, 0.006615/0.006615 sec, 0.006428/0.006428 sec, 0.006451/0.006451 sec, 0.006487/0.006487 sec, 0.006528/0.006528 sec, 0.006526/0.006526 sec, 0.006538/0.006538 sec, 0.006596/0.006596 sec, 0.00658/0.00658 sec, 0.00658/0.00658 sec, 0.006674/0.006674 sec, 0.006684/0.006684 sec, 0.006705/0.006705 sec, 0.006703/0.006703 sec, 0.006707/0.006707 sec, 0.006744/0.006744 sec, 0.006726/0.006726 sec, 0.004929/0.004929 sec, 0.004706/0.004706 sec, 0.004682/0.004682 sec, 0.004684/0.004684 sec, 0.004716/0.004716 sec, 0.00472/0.00472 sec, 0.004743/0.004743 sec, 0.004753/0.004753 sec, 0.004741/0.004741 sec, 0.004728/0.004728 sec, 0.004731/0.004731 sec, 0.004781/0.004781 sec, 0.004718/0.004718 sec, 0.004711/0.004711 sec, 0.004685/0.004685 sec, 0.004727/0.004727 sec, 0.00471/0.00471 sec, 0.004826/0.004826 sec, 0.004694/0.004694 sec, 0.004614/0.004614 sec )
[LOG] Total clause size reduction: 6391 --> 40 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 106.517 --> 0.666667 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.01629 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 5984 kB.
[DBG] Virtual Memory: 96368 kB.
[DBG] Max memory usage: 10840 kB.
Synthesis time: 2.77 sec (Real time) / 3.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001112/0 sec (0.001112/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001062/0 sec (0.001062/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000417/0 sec (0.000417/0.000417 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004893 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4888 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4892 kB.
Synthesis time: 0.15 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.00319 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000761/0 sec (0.000761/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00385 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4924 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4924 kB.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004894 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001541/0 sec (0.001541/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.4e-05/0 sec (5.4e-05/5.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001812/0 sec (0.001812/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000752/0 sec (0.000752/0.000752 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005706 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4936 kB.
[DBG] Virtual Memory: 95540 kB.
[DBG] Max memory usage: 4976 kB.
Synthesis time: 0.15 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.003577 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000966/0 sec (0.000966/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00427 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 4944 kB.
[DBG] Virtual Memory: 95516 kB.
[DBG] Max memory usage: 4944 kB.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005098 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002347/0 sec (0.002347/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005963 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5292 kB.
[DBG] Virtual Memory: 95700 kB.
[DBG] Max memory usage: 5292 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.003964 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000974/0 sec (0.000974/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004628 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5004 kB.
[DBG] Virtual Memory: 95576 kB.
[DBG] Max memory usage: 5004 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005875 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0024/0 sec (0.0024/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6e-05/0 sec (6e-05/6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006653 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5456 kB.
[DBG] Virtual Memory: 95696 kB.
[DBG] Max memory usage: 5456 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.003992 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00111/0 sec (0.00111/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00468 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5048 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 5048 kB.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.006643 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002808/0 sec (0.002808/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.3e-05/0 sec (6.3e-05/6.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002777/0 sec (0.002777/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000986/0 sec (0.000986/0.000986 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007513 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5364 kB.
[DBG] Virtual Memory: 95800 kB.
[DBG] Max memory usage: 5364 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004415 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001446/0 sec (0.001446/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001333/0 sec (0.001333/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000433/0 sec (0.000433/0.000433 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005207 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4900 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4900 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008031 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004951/0 sec (0.004951/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001348/0 sec (0.001348/0.001348 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008887 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5636 kB.
[DBG] Virtual Memory: 95864 kB.
[DBG] Max memory usage: 5636 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004668 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001619/0 sec (0.001619/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001463/0 sec (0.001463/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000473/0 sec (0.000473/0.000473 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005503 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5020 kB.
[DBG] Virtual Memory: 95544 kB.
[DBG] Max memory usage: 5060 kB.
Synthesis time: 0.14 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007983 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003939/0 sec (0.003939/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 8e-05/0 sec (8e-05/8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003337/0 sec (0.003337/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001096/0 sec (0.001096/0.001096 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008971 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5388 kB.
[DBG] Virtual Memory: 95652 kB.
[DBG] Max memory usage: 5608 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004931 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001701/0 sec (0.001701/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001679/0 sec (0.001679/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000614/0 sec (0.000614/0.000614 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005831 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4964 kB.
[DBG] Virtual Memory: 95552 kB.
[DBG] Max memory usage: 5012 kB.
Synthesis time: 0.15 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008917 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00466/0 sec (0.00466/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003778/0 sec (0.003778/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001273/0 sec (0.001273/0.001273 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010006 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5484 kB.
[DBG] Virtual Memory: 95680 kB.
[DBG] Max memory usage: 5728 kB.
Synthesis time: 0.15 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005355 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002142/0 sec (0.002142/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001623/0 sec (0.001623/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000479/0 sec (0.000479/0.000479 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006305 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5108 kB.
[DBG] Virtual Memory: 95564 kB.
[DBG] Max memory usage: 5168 kB.
Synthesis time: 0.15 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008871 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004724/0 sec (0.004724/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.4e-05/0 sec (7.4e-05/7.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009893 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5884 kB.
[DBG] Virtual Memory: 96012 kB.
[DBG] Max memory usage: 5884 kB.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005413 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001964/0 sec (0.001964/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006295 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5292 kB.
[DBG] Virtual Memory: 95700 kB.
[DBG] Max memory usage: 5292 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.010303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004668/0 sec (0.004668/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.6e-05/0 sec (7.6e-05/7.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005479/0 sec (0.005479/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002008/0 sec (0.002008/0.002008 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.011442 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5940 kB.
[DBG] Virtual Memory: 96052 kB.
[DBG] Max memory usage: 5996 kB.
Synthesis time: 0.15 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.20 sec (Real time) / 5.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.00579 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002409/0 sec (0.002409/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001933/0 sec (0.001933/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000562/0 sec (0.000562/0.000562 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00669 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5248 kB.
[DBG] Virtual Memory: 95700 kB.
[DBG] Max memory usage: 5248 kB.
Synthesis time: 0.15 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.012619 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006172/0 sec (0.006172/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 9e-05/0 sec (9e-05/9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.013765 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6300 kB.
[DBG] Virtual Memory: 96380 kB.
[DBG] Max memory usage: 6300 kB.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 697.09 sec (Real time) / 686.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007108 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002931/0 sec (0.002931/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008017 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5616 kB.
[DBG] Virtual Memory: 95832 kB.
[DBG] Max memory usage: 5616 kB.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 442.18 sec (Real time) / 433.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.01668 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008274/0 sec (0.008274/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000102/0 sec (0.000102/0.000102 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009441/0 sec (0.009441/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003356/0 sec (0.003356/0.003356 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.018155 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6012 kB.
[DBG] Virtual Memory: 96032 kB.
[DBG] Max memory usage: 6668 kB.
Synthesis time: 0.16 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.22 sec (Real time) / 9930.65 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003718/0 sec (0.003718/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4e-05/0 sec (4e-05/4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009827 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5768 kB.
[DBG] Virtual Memory: 95952 kB.
[DBG] Max memory usage: 5768 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.29 sec (Real time) / 9922.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.022122 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014229/0 sec (0.014229/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.004192/0 sec (0.004192/0.004192 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011483/0 sec (0.011483/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.003818/0 sec (0.003818/0.003818 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.023889 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6376 kB.
[DBG] Virtual Memory: 96236 kB.
[DBG] Max memory usage: 7428 kB.
Synthesis time: 0.16 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.32 sec (Real time) / 9926.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.011005 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004432/0 sec (0.004432/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005073/0 sec (0.005073/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001635/0 sec (0.001635/0.001635 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012238 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5324 kB.
[DBG] Virtual Memory: 95764 kB.
[DBG] Max memory usage: 5640 kB.
Synthesis time: 0.16 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9928.81 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.023199 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012324/0 sec (0.012324/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000138/0 sec (0.000138/0.000138 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.024951 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7860 kB.
[DBG] Virtual Memory: 97560 kB.
[DBG] Max memory usage: 7876 kB.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.24 sec (Real time) / 9930.67 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.011578 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005002/0 sec (0.005002/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.7e-05/0 sec (4.7e-05/4.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012796 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6052 kB.
[DBG] Virtual Memory: 96364 kB.
[DBG] Max memory usage: 6052 kB.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9880.94 sec (Real time) / 9798.89 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 134)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.003795 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001015/0 sec (0.001015/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.8e-05/0 sec (4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004594 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4912 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4912 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.003349 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000876/0 sec (0.000876/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.1e-05/0 sec (5.1e-05/5.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00403 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4912 kB.
[DBG] Virtual Memory: 95552 kB.
[DBG] Max memory usage: 4912 kB.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.004417 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001732/0 sec (0.001732/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000731/0 sec (0.000731/0.000731 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001236/0 sec (0.001236/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000538/0 sec (0.000538/0.000538 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005133 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4812 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4812 kB.
Synthesis time: 0.14 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.003244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000666/0 sec (0.000666/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.6e-05/0 sec (3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4768 kB.
[DBG] Virtual Memory: 95512 kB.
[DBG] Max memory usage: 4768 kB.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.014434 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011118/0 sec (0.009032/0 sec, 0.00148/0 sec, 0.000606/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.003868/0 sec (0.00323/0.00323 sec, 0.000616/0.000616 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0.003516/0 sec (0.003516/0.003516 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008074/0 sec (0.003334/0 sec, 0.002644/0 sec, 0.002096/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.004225/0 sec (0.001748/0.001748 sec, 0.001519/0.001519 sec, 0.000958/0.000958 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015277 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5224 kB.
[DBG] Virtual Memory: 95708 kB.
[DBG] Max memory usage: 5224 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.010636 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007588/0 sec (0.005508/0 sec, 0.001135/0 sec, 0.000945/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.00283/0 sec (0.002038/0.002038 sec, 0.000427/0.000427 sec, 0.000365/0.000365 sec )
[LOG] Total clause minimization time: 0.001831/0 sec (0.001831/0.001831 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004341/0 sec (0.001889/0 sec, 0.001355/0 sec, 0.001097/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.002194/0 sec (0.000991/0.000991 sec, 0.000687/0.000687 sec, 0.000516/0.000516 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011539 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5008 kB.
[DBG] Virtual Memory: 95544 kB.
[DBG] Max memory usage: 5060 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.015441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012146/0 sec (0.008418/0 sec, 0.002074/0 sec, 0.001654/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.006441/0 sec (0.004097/0.004097 sec, 0.001323/0.001323 sec, 0.001021/0.001021 sec )
[LOG] Total clause minimization time: 0.002077/0 sec (0.002077/0.002077 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004724/0 sec (0.00192/0 sec, 0.001495/0 sec, 0.001309/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.001936/0 sec (0.000751/0.000751 sec, 0.000632/0.000632 sec, 0.000553/0.000553 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5056 kB.
[DBG] Virtual Memory: 95560 kB.
[DBG] Max memory usage: 5196 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007551 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004604/0 sec (0.003415/0 sec, 0.000647/0 sec, 0.000542/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.001127/0 sec (0.000983/0.000983 sec, 0.000122/0.000122 sec, 2.2e-05/2.2e-05 sec )
[LOG] Total clause minimization time: 0.001022/0 sec (0.001022/0.001022 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002876/0 sec (0.001154/0 sec, 0.000892/0 sec, 0.00083/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.001268/0 sec (0.000512/0.000512 sec, 0.000413/0.000413 sec, 0.000343/0.000343 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008363 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4884 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4884 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.08699 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.080327/0 sec (0.047814/0 sec, 0.010727/0 sec, 0.007428/0 sec, 0.006142/0 sec, 0.004084/0 sec, 0.002516/0 sec, 0.001616/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.039362/0 sec (0.016449/0.016449 sec, 0.009025/0.009025 sec, 0.005837/0.005837 sec, 0.00456/0.00456 sec, 0.002509/0.002509 sec, 0.000946/0.000946 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.02472/0 sec (0.02472/0.02472 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.031259/0 sec (0.006345/0 sec, 0.004486/0 sec, 0.004369/0 sec, 0.004452/0 sec, 0.004324/0 sec, 0.004107/0 sec, 0.003176/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.018292/0 sec (0.003311/0.003311 sec, 0.002764/0.002764 sec, 0.00275/0.00275 sec, 0.00281/0.00281 sec, 0.002681/0.002681 sec, 0.002421/0.002421 sec, 0.001555/0.001555 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08831 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5644 kB.
[DBG] Virtual Memory: 95732 kB.
[DBG] Max memory usage: 6228 kB.
Synthesis time: 0.20 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.054516 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049192/0 sec (0.029519/0 sec, 0.007133/0 sec, 0.00406/0 sec, 0.002947/0 sec, 0.002125/0 sec, 0.001764/0 sec, 0.001644/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.020965/0 sec (0.008359/0.008359 sec, 0.00584/0.00584 sec, 0.002884/0.002884 sec, 0.001785/0.001785 sec, 0.000977/0.000977 sec, 0.00062/0.00062 sec, 0.0005/0.0005 sec )
[LOG] Total clause minimization time: 0.017116/0 sec (0.017116/0.017116 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021004/0 sec (0.004103/0 sec, 0.003294/0 sec, 0.003062/0 sec, 0.003092/0 sec, 0.002931/0 sec, 0.002591/0 sec, 0.001931/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.012593/0 sec (0.002158/0.002158 sec, 0.002135/0.002135 sec, 0.002006/0.002006 sec, 0.001932/0.001932 sec, 0.0019/0.0019 sec, 0.001556/0.001556 sec, 0.000906/0.000906 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.055642 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5328 kB.
[DBG] Virtual Memory: 95648 kB.
[DBG] Max memory usage: 5732 kB.
Synthesis time: 0.18 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.061596 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055825/0 sec (0.031948/0 sec, 0.00781/0 sec, 0.004612/0 sec, 0.004027/0 sec, 0.002907/0 sec, 0.00231/0 sec, 0.002211/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.027009/0 sec (0.011048/0.011048 sec, 0.00637/0.00637 sec, 0.003306/0.003306 sec, 0.002733/0.002733 sec, 0.001607/0.001607 sec, 0.001019/0.001019 sec, 0.000926/0.000926 sec )
[LOG] Total clause minimization time: 0.016089/0 sec (0.016089/0.016089 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019769/0 sec (0.003757/0 sec, 0.002872/0 sec, 0.003045/0 sec, 0.002464/0 sec, 0.002571/0 sec, 0.00277/0 sec, 0.00229/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00883/0 sec (0.001461/0.001461 sec, 0.001231/0.001231 sec, 0.001473/0.001473 sec, 0.001223/0.001223 sec, 0.001233/0.001233 sec, 0.001205/0.001205 sec, 0.001004/0.001004 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.062737 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5452 kB.
[DBG] Virtual Memory: 95660 kB.
[DBG] Max memory usage: 5952 kB.
Synthesis time: 0.18 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.03935 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034979/0 sec (0.019983/0 sec, 0.006885/0 sec, 0.002865/0 sec, 0.002069/0 sec, 0.001205/0 sec, 0.001066/0 sec, 0.000906/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.014687/0 sec (0.005273/0.005273 sec, 0.005741/0.005741 sec, 0.001966/0.001966 sec, 0.001177/0.001177 sec, 0.000315/0.000315 sec, 0.000183/0.000183 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 0.011889/0 sec (0.011889/0.011889 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011182/0 sec (0.00211/0 sec, 0.001559/0 sec, 0.00153/0 sec, 0.001555/0 sec, 0.00153/0 sec, 0.001472/0 sec, 0.001426/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005175/0 sec (0.000858/0.000858 sec, 0.000733/0.000733 sec, 0.00075/0.00075 sec, 0.000724/0.000724 sec, 0.000745/0.000745 sec, 0.000706/0.000706 sec, 0.000659/0.000659 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.040407 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5100 kB.
[DBG] Virtual Memory: 95576 kB.
[DBG] Max memory usage: 5388 kB.
Synthesis time: 0.17 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.253339 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074185/1 sec (0.009578/0 sec, 0.007373/0 sec, 0.006566/0 sec, 0.006622/0 sec, 0.006527/0 sec, 0.006636/0 sec, 0.006541/0 sec, 0.006484/0 sec, 0.006477/0 sec, 0.006559/1 sec, 0.004822/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.043539/0 sec (0.004843/0.004843 sec, 0.004144/0.004144 sec, 0.004058/0.004058 sec, 0.004071/0.004071 sec, 0.004015/0.004015 sec, 0.004091/0.004091 sec, 0.004002/0.004002 sec, 0.003976/0.003976 sec, 0.003955/0.003955 sec, 0.00405/0.00405 sec, 0.002334/0.002334 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.254742 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6124 kB.
[DBG] Virtual Memory: 95928 kB.
[DBG] Max memory usage: 6828 kB.
Synthesis time: 0.21 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.197742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049897/0 sec (0.00634/0 sec, 0.005009/0 sec, 0.004608/0 sec, 0.004573/0 sec, 0.004497/0 sec, 0.004428/0 sec, 0.004446/0 sec, 0.004418/0 sec, 0.004416/0 sec, 0.004221/0 sec, 0.002941/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.031304/0 sec (0.003372/0.003372 sec, 0.003234/0.003234 sec, 0.003052/0.003052 sec, 0.003001/0.003001 sec, 0.002968/0.002968 sec, 0.00293/0.00293 sec, 0.002901/0.002901 sec, 0.002915/0.002915 sec, 0.00287/0.00287 sec, 0.002672/0.002672 sec, 0.001389/0.001389 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.198946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5632 kB.
[DBG] Virtual Memory: 95784 kB.
[DBG] Max memory usage: 6076 kB.
Synthesis time: 0.17 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.190999 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043184/0 sec (0.005508/0 sec, 0.004383/0 sec, 0.003635/0 sec, 0.004227/0 sec, 0.00448/0 sec, 0.003573/0 sec, 0.003538/0 sec, 0.003534/0 sec, 0.003558/0 sec, 0.003507/0 sec, 0.003241/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.020301/0 sec (0.002046/0.002046 sec, 0.001909/0.001909 sec, 0.001779/0.001779 sec, 0.002236/0.002236 sec, 0.002174/0.002174 sec, 0.001778/0.001778 sec, 0.001755/0.001755 sec, 0.001741/0.001741 sec, 0.001733/0.001733 sec, 0.001706/0.001706 sec, 0.001444/0.001444 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.19222 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5812 kB.
[DBG] Virtual Memory: 95780 kB.
[DBG] Max memory usage: 6288 kB.
Synthesis time: 0.17 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.594662 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.559233/1 sec (0.256167/1 sec, 0.115955/0 sec, 0.050906/0 sec, 0.029422/0 sec, 0.03135/0 sec, 0.017188/0 sec, 0.014021/0 sec, 0.012631/0 sec, 0.011271/0 sec, 0.01119/0 sec, 0.009132/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.240716/0 sec (0.032468/0.032468 sec, 0.104827/0.104827 sec, 0.041059/0.041059 sec, 0.019835/0.019835 sec, 0.021985/0.021985 sec, 0.007874/0.007874 sec, 0.004816/0.004816 sec, 0.003469/0.003469 sec, 0.002171/0.002171 sec, 0.002097/0.002097 sec, 0.000115/0.000115 sec )
[LOG] Total clause minimization time: 0.211607/1 sec (0.211607/0.211607 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 0.024036/0 sec (0.003236/0 sec, 0.002164/0 sec, 0.002092/0 sec, 0.00217/0 sec, 0.002081/0 sec, 0.002132/0 sec, 0.002048/0 sec, 0.00204/0 sec, 0.002115/0 sec, 0.002054/0 sec, 0.001904/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.011855/0 sec (0.001277/0.001277 sec, 0.001096/0.001096 sec, 0.001098/0.001098 sec, 0.001118/0.001118 sec, 0.001065/0.001065 sec, 0.00107/0.00107 sec, 0.001059/0.001059 sec, 0.00105/0.00105 sec, 0.001102/0.001102 sec, 0.001035/0.001035 sec, 0.000885/0.000885 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.596242 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 5376 kB.
[DBG] Virtual Memory: 95644 kB.
[DBG] Max memory usage: 10012 kB.
Synthesis time: 1.31 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.306798 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.137576/0 sec (0.013388/0 sec, 0.00977/0 sec, 0.009009/0 sec, 0.009156/0 sec, 0.009036/0 sec, 0.009122/0 sec, 0.008959/0 sec, 0.008952/0 sec, 0.008908/0 sec, 0.008877/0 sec, 0.008954/0 sec, 0.008921/0 sec, 0.008803/0 sec, 0.009177/0 sec, 0.006544/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.08333/0 sec (0.006828/0.006828 sec, 0.005805/0.005805 sec, 0.005689/0.005689 sec, 0.005767/0.005767 sec, 0.005629/0.005629 sec, 0.005692/0.005692 sec, 0.005595/0.005595 sec, 0.005574/0.005574 sec, 0.005558/0.005558 sec, 0.005608/0.005608 sec, 0.005569/0.005569 sec, 0.005549/0.005549 sec, 0.005492/0.005492 sec, 0.005789/0.005789 sec, 0.003186/0.003186 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.308568 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7760 kB.
[DBG] Virtual Memory: 97172 kB.
[DBG] Max memory usage: 7760 kB.
Synthesis time: 0.23 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.247393 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.091426/0 sec (0.008472/0 sec, 0.007102/0 sec, 0.006353/0 sec, 0.006119/0 sec, 0.006054/0 sec, 0.006042/0 sec, 0.005966/0 sec, 0.006034/0 sec, 0.006007/0 sec, 0.005983/0 sec, 0.006003/0 sec, 0.005973/0 sec, 0.005955/0 sec, 0.005445/0 sec, 0.003918/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.057685/0 sec (0.00453/0.00453 sec, 0.004194/0.004194 sec, 0.004185/0.004185 sec, 0.004055/0.004055 sec, 0.00401/0.00401 sec, 0.003987/0.003987 sec, 0.003964/0.003964 sec, 0.003968/0.003968 sec, 0.003927/0.003927 sec, 0.003927/0.003927 sec, 0.003945/0.003945 sec, 0.003904/0.003904 sec, 0.003887/0.003887 sec, 0.003368/0.003368 sec, 0.001834/0.001834 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.24877 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6600 kB.
[DBG] Virtual Memory: 96492 kB.
[DBG] Max memory usage: 6604 kB.
Synthesis time: 0.19 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.237626 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.076252/0 sec (0.007359/0 sec, 0.006195/0 sec, 0.005532/0 sec, 0.005134/0 sec, 0.005762/0 sec, 0.004703/0 sec, 0.004621/0 sec, 0.00466/0 sec, 0.00468/0 sec, 0.004662/0 sec, 0.004685/0 sec, 0.004667/0 sec, 0.004664/0 sec, 0.004634/0 sec, 0.004294/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.035902/0 sec (0.002789/0.002789 sec, 0.002433/0.002433 sec, 0.002381/0.002381 sec, 0.002769/0.002769 sec, 0.002933/0.002933 sec, 0.002323/0.002323 sec, 0.002296/0.002296 sec, 0.002295/0.002295 sec, 0.00233/0.00233 sec, 0.002307/0.002307 sec, 0.002307/0.002307 sec, 0.002292/0.002292 sec, 0.002296/0.002296 sec, 0.002241/0.002241 sec, 0.00191/0.00191 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.238974 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6724 kB.
[DBG] Virtual Memory: 96652 kB.
[DBG] Max memory usage: 6724 kB.
Synthesis time: 0.19 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.1903 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042517/0 sec (0.004214/0 sec, 0.002793/0 sec, 0.002708/0 sec, 0.002769/0 sec, 0.002791/0 sec, 0.002715/0 sec, 0.002795/0 sec, 0.002724/0 sec, 0.00275/0 sec, 0.00275/0 sec, 0.002772/0 sec, 0.002752/0 sec, 0.002755/0 sec, 0.00274/0 sec, 0.002489/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.021129/0 sec (0.001631/0.001631 sec, 0.001409/0.001409 sec, 0.001398/0.001398 sec, 0.001464/0.001464 sec, 0.001417/0.001417 sec, 0.00142/0.00142 sec, 0.001425/0.001425 sec, 0.001395/0.001395 sec, 0.001424/0.001424 sec, 0.001405/0.001405 sec, 0.001407/0.001407 sec, 0.001405/0.001405 sec, 0.00141/0.00141 sec, 0.001373/0.001373 sec, 0.001146/0.001146 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.191428 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5824 kB.
[DBG] Virtual Memory: 95992 kB.
[DBG] Max memory usage: 5900 kB.
Synthesis time: 0.16 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.262807 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096089/0 sec (0.008352/0 sec, 0.00694/0 sec, 0.00616/0 sec, 0.005395/0 sec, 0.006319/0 sec, 0.00534/0 sec, 0.005212/0 sec, 0.005266/0 sec, 0.005275/0 sec, 0.005281/0 sec, 0.005278/0 sec, 0.005265/0 sec, 0.005259/0 sec, 0.00529/0 sec, 0.0053/0 sec, 0.005206/0 sec, 0.004951/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.045537/0 sec (0.003191/0.003191 sec, 0.00277/0.00277 sec, 0.002741/0.002741 sec, 0.002751/0.002751 sec, 0.003262/0.003262 sec, 0.00262/0.00262 sec, 0.002607/0.002607 sec, 0.002589/0.002589 sec, 0.002595/0.002595 sec, 0.002618/0.002618 sec, 0.002616/0.002616 sec, 0.002601/0.002601 sec, 0.002592/0.002592 sec, 0.002596/0.002596 sec, 0.002589/0.002589 sec, 0.002523/0.002523 sec, 0.002276/0.002276 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.264469 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6352 kB.
[DBG] Virtual Memory: 95980 kB.
[DBG] Max memory usage: 7092 kB.
Synthesis time: 0.20 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.209983 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.054513/0 sec (0.004789/0 sec, 0.003473/0 sec, 0.003077/0 sec, 0.003233/0 sec, 0.003078/0 sec, 0.003091/0 sec, 0.003089/0 sec, 0.003118/0 sec, 0.003099/0 sec, 0.003088/0 sec, 0.003078/0 sec, 0.003109/0 sec, 0.003101/0 sec, 0.003125/0 sec, 0.003122/0 sec, 0.003063/0 sec, 0.00278/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.027487/0 sec (0.001885/0.001885 sec, 0.001636/0.001636 sec, 0.001614/0.001614 sec, 0.001698/0.001698 sec, 0.001615/0.001615 sec, 0.001641/0.001641 sec, 0.001608/0.001608 sec, 0.001634/0.001634 sec, 0.001615/0.001615 sec, 0.001597/0.001597 sec, 0.001589/0.001589 sec, 0.001618/0.001618 sec, 0.001609/0.001609 sec, 0.001621/0.001621 sec, 0.001618/0.001618 sec, 0.001591/0.001591 sec, 0.001298/0.001298 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.211267 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5716 kB.
[DBG] Virtual Memory: 95756 kB.
[DBG] Max memory usage: 6072 kB.
Synthesis time: 0.18 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.41358 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.224227/0 sec (0.017328/0 sec, 0.012768/0 sec, 0.011683/0 sec, 0.01271/0 sec, 0.01162/0 sec, 0.011538/0 sec, 0.011492/0 sec, 0.011567/0 sec, 0.011462/0 sec, 0.011571/0 sec, 0.011422/0 sec, 0.011532/0 sec, 0.011553/0 sec, 0.011516/0 sec, 0.011583/0 sec, 0.011459/0 sec, 0.011361/0 sec, 0.011817/0 sec, 0.008245/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.138245/0 sec (0.009108/0.009108 sec, 0.007718/0.007718 sec, 0.007467/0.007467 sec, 0.007376/0.007376 sec, 0.007398/0.007398 sec, 0.007321/0.007321 sec, 0.007317/0.007317 sec, 0.007328/0.007328 sec, 0.007341/0.007341 sec, 0.007326/0.007326 sec, 0.007286/0.007286 sec, 0.007292/0.007292 sec, 0.007314/0.007314 sec, 0.007255/0.007255 sec, 0.007318/0.007318 sec, 0.007214/0.007214 sec, 0.007226/0.007226 sec, 0.007586/0.007586 sec, 0.004054/0.004054 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.415584 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7464 kB.
[DBG] Virtual Memory: 96416 kB.
[DBG] Max memory usage: 8680 kB.
Synthesis time: 0.28 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.317795 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.147709/0 sec (0.01076/0 sec, 0.009159/0 sec, 0.008421/0 sec, 0.007778/0 sec, 0.007692/0 sec, 0.007706/0 sec, 0.007692/0 sec, 0.007688/0 sec, 0.007724/0 sec, 0.007681/0 sec, 0.007675/0 sec, 0.007677/0 sec, 0.00766/0 sec, 0.007642/0 sec, 0.00763/0 sec, 0.007597/0 sec, 0.007642/0 sec, 0.007029/0 sec, 0.004856/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.095089/0 sec (0.005773/0.005773 sec, 0.005426/0.005426 sec, 0.005757/0.005757 sec, 0.005148/0.005148 sec, 0.00514/0.00514 sec, 0.005173/0.005173 sec, 0.005156/0.005156 sec, 0.005144/0.005144 sec, 0.005127/0.005127 sec, 0.005092/0.005092 sec, 0.005083/0.005083 sec, 0.005064/0.005064 sec, 0.005068/0.005068 sec, 0.005064/0.005064 sec, 0.00505/0.00505 sec, 0.005013/0.005013 sec, 0.005082/0.005082 sec, 0.00441/0.00441 sec, 0.002319/0.002319 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.319423 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6520 kB.
[DBG] Virtual Memory: 96140 kB.
[DBG] Max memory usage: 7172 kB.
Synthesis time: 0.23 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.292233 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.118707/0 sec (0.009416/0 sec, 0.007541/0 sec, 0.00661/0 sec, 0.006893/0 sec, 0.007106/0 sec, 0.005831/0 sec, 0.005839/0 sec, 0.005827/0 sec, 0.005874/0 sec, 0.005827/0 sec, 0.005797/0 sec, 0.005817/0 sec, 0.005817/0 sec, 0.005797/0 sec, 0.005819/0 sec, 0.005844/0 sec, 0.005823/0 sec, 0.005768/0 sec, 0.005461/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.057093/0 sec (0.003736/0.003736 sec, 0.003107/0.003107 sec, 0.002936/0.002936 sec, 0.003943/0.003943 sec, 0.003461/0.003461 sec, 0.002917/0.002917 sec, 0.002903/0.002903 sec, 0.002894/0.002894 sec, 0.0029/0.0029 sec, 0.002891/0.002891 sec, 0.002872/0.002872 sec, 0.002874/0.002874 sec, 0.002881/0.002881 sec, 0.002868/0.002868 sec, 0.002866/0.002866 sec, 0.002879/0.002879 sec, 0.002863/0.002863 sec, 0.002801/0.002801 sec, 0.002501/0.002501 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.293855 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6544 kB.
[DBG] Virtual Memory: 96056 kB.
[DBG] Max memory usage: 7348 kB.
Synthesis time: 0.22 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.246252 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067281/0 sec (0.005287/0 sec, 0.00384/0 sec, 0.003485/0 sec, 0.003511/0 sec, 0.003411/0 sec, 0.003463/0 sec, 0.003414/0 sec, 0.00344/0 sec, 0.003401/0 sec, 0.003422/0 sec, 0.003438/0 sec, 0.003427/0 sec, 0.00344/0 sec, 0.003432/0 sec, 0.003447/0 sec, 0.003438/0 sec, 0.003493/0 sec, 0.003392/0 sec, 0.0031/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.033853/0 sec (0.002084/0.002084 sec, 0.001827/0.001827 sec, 0.001827/0.001827 sec, 0.001867/0.001867 sec, 0.001789/0.001789 sec, 0.00177/0.00177 sec, 0.001775/0.001775 sec, 0.001782/0.001782 sec, 0.001762/0.001762 sec, 0.00176/0.00176 sec, 0.001789/0.001789 sec, 0.001774/0.001774 sec, 0.001787/0.001787 sec, 0.001769/0.001769 sec, 0.00176/0.00176 sec, 0.001774/0.001774 sec, 0.001795/0.001795 sec, 0.001727/0.001727 sec, 0.001435/0.001435 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.247509 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5700 kB.
[DBG] Virtual Memory: 95800 kB.
[DBG] Max memory usage: 6112 kB.
Synthesis time: 0.20 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.321657 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.141327/0 sec (0.010309/0 sec, 0.008228/0 sec, 0.007504/0 sec, 0.006676/0 sec, 0.007297/0 sec, 0.006437/0 sec, 0.00636/0 sec, 0.006263/0 sec, 0.006361/0 sec, 0.006417/0 sec, 0.00637/0 sec, 0.00636/0 sec, 0.006381/0 sec, 0.00636/0 sec, 0.006355/0 sec, 0.006364/0 sec, 0.006382/0 sec, 0.006326/0 sec, 0.006316/0 sec, 0.006311/0 sec, 0.00595/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.068016/0 sec (0.004053/0.004053 sec, 0.003375/0.003375 sec, 0.003247/0.003247 sec, 0.003503/0.003503 sec, 0.003871/0.003871 sec, 0.003196/0.003196 sec, 0.003167/0.003167 sec, 0.003142/0.003142 sec, 0.003151/0.003151 sec, 0.003207/0.003207 sec, 0.003155/0.003155 sec, 0.003146/0.003146 sec, 0.003163/0.003163 sec, 0.00314/0.00314 sec, 0.003134/0.003134 sec, 0.003136/0.003136 sec, 0.003152/0.003152 sec, 0.003147/0.003147 sec, 0.003134/0.003134 sec, 0.003076/0.003076 sec, 0.002721/0.002721 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.323587 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6804 kB.
[DBG] Virtual Memory: 96132 kB.
[DBG] Max memory usage: 7768 kB.
Synthesis time: 0.23 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 42 23 1 346
Raw AIGER output size: aag 411 21 23 1 367
=====================  mvs22y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.241328 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081037/0 sec (0.005783/0 sec, 0.004189/0 sec, 0.003742/0 sec, 0.003859/0 sec, 0.003748/0 sec, 0.003733/0 sec, 0.003753/0 sec, 0.003754/0 sec, 0.003694/0 sec, 0.003745/0 sec, 0.003738/0 sec, 0.003751/0 sec, 0.003761/0 sec, 0.003739/0 sec, 0.003775/0 sec, 0.00377/0 sec, 0.003795/0 sec, 0.003783/0 sec, 0.003793/0 sec, 0.003728/0 sec, 0.003404/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.041022/0 sec (0.002252/0.002252 sec, 0.00198/0.00198 sec, 0.001978/0.001978 sec, 0.002014/0.002014 sec, 0.001974/0.001974 sec, 0.001945/0.001945 sec, 0.001946/0.001946 sec, 0.001967/0.001967 sec, 0.001946/0.001946 sec, 0.001958/0.001958 sec, 0.001939/0.001939 sec, 0.001937/0.001937 sec, 0.001964/0.001964 sec, 0.001935/0.001935 sec, 0.001968/0.001968 sec, 0.001963/0.001963 sec, 0.001963/0.001963 sec, 0.001969/0.001969 sec, 0.001948/0.001948 sec, 0.001897/0.001897 sec, 0.001579/0.001579 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.242816 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5920 kB.
[DBG] Virtual Memory: 95844 kB.
[DBG] Max memory usage: 6392 kB.
Synthesis time: 0.19 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 42 23 1 170
Raw AIGER output size: aag 235 21 23 1 191
=====================  mvs24n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.355777 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168192/0 sec (0.010993/0 sec, 0.008897/0 sec, 0.008066/0 sec, 0.007247/0 sec, 0.008269/0 sec, 0.006969/0 sec, 0.006948/0 sec, 0.006844/0 sec, 0.006963/0 sec, 0.006945/0 sec, 0.006941/0 sec, 0.006953/0 sec, 0.006955/0 sec, 0.006979/0 sec, 0.006974/0 sec, 0.007008/0 sec, 0.006977/0 sec, 0.006971/0 sec, 0.006942/0 sec, 0.006954/0 sec, 0.00699/0 sec, 0.006898/0 sec, 0.006509/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.080633/0 sec (0.004173/0.004173 sec, 0.003648/0.003648 sec, 0.003508/0.003508 sec, 0.003708/0.003708 sec, 0.004307/0.004307 sec, 0.00346/0.00346 sec, 0.003428/0.003428 sec, 0.003422/0.003422 sec, 0.003425/0.003425 sec, 0.003425/0.003425 sec, 0.00341/0.00341 sec, 0.003432/0.003432 sec, 0.003436/0.003436 sec, 0.003457/0.003457 sec, 0.003451/0.003451 sec, 0.003434/0.003434 sec, 0.003432/0.003432 sec, 0.003428/0.003428 sec, 0.003423/0.003423 sec, 0.003427/0.003427 sec, 0.003457/0.003457 sec, 0.003361/0.003361 sec, 0.002981/0.002981 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.357647 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6956 kB.
[DBG] Virtual Memory: 96224 kB.
[DBG] Max memory usage: 7988 kB.
Synthesis time: 0.25 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 449 46 25 1 378
Raw AIGER output size: aag 449 23 25 1 401
=====================  mvs24y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.263068 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096883/0 sec (0.006281/0 sec, 0.004557/0 sec, 0.004182/0 sec, 0.004103/0 sec, 0.004109/0 sec, 0.004076/0 sec, 0.00411/0 sec, 0.004099/0 sec, 0.004078/0 sec, 0.004124/0 sec, 0.004121/0 sec, 0.00409/0 sec, 0.00412/0 sec, 0.004125/0 sec, 0.004124/0 sec, 0.004143/0 sec, 0.004119/0 sec, 0.004132/0 sec, 0.004138/0 sec, 0.004129/0 sec, 0.004131/0 sec, 0.004081/0 sec, 0.003711/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.048961/0 sec (0.002425/0.002425 sec, 0.002171/0.002171 sec, 0.002164/0.002164 sec, 0.002161/0.002161 sec, 0.002152/0.002152 sec, 0.002113/0.002113 sec, 0.002141/0.002141 sec, 0.002136/0.002136 sec, 0.002121/0.002121 sec, 0.002134/0.002134 sec, 0.002154/0.002154 sec, 0.002117/0.002117 sec, 0.002127/0.002127 sec, 0.002148/0.002148 sec, 0.00212/0.00212 sec, 0.002138/0.002138 sec, 0.002134/0.002134 sec, 0.002124/0.002124 sec, 0.002125/0.002125 sec, 0.002141/0.002141 sec, 0.002132/0.002132 sec, 0.002069/0.002069 sec, 0.001714/0.001714 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.264473 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6044 kB.
[DBG] Virtual Memory: 95900 kB.
[DBG] Max memory usage: 6544 kB.
Synthesis time: 0.20 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 46 25 1 186
Raw AIGER output size: aag 257 23 25 1 209
=====================  mvs28n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.439886 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.228128/0 sec (0.012869/0 sec, 0.010234/0 sec, 0.008461/0 sec, 0.009325/0 sec, 0.009751/0 sec, 0.00815/0 sec, 0.007975/0 sec, 0.00811/0 sec, 0.008092/0 sec, 0.008086/0 sec, 0.008077/0 sec, 0.008059/0 sec, 0.008066/0 sec, 0.00808/0 sec, 0.008082/0 sec, 0.008106/0 sec, 0.008107/0 sec, 0.008102/0 sec, 0.008107/0 sec, 0.008085/0 sec, 0.008118/0 sec, 0.008108/0 sec, 0.008109/0 sec, 0.008128/0 sec, 0.00811/0 sec, 0.007988/0 sec, 0.007643/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.110286/0 sec (0.004821/0.004821 sec, 0.004428/0.004428 sec, 0.004057/0.004057 sec, 0.005021/0.005021 sec, 0.004546/0.004546 sec, 0.004029/0.004029 sec, 0.00399/0.00399 sec, 0.004001/0.004001 sec, 0.004025/0.004025 sec, 0.00401/0.00401 sec, 0.004003/0.004003 sec, 0.003984/0.003984 sec, 0.003991/0.003991 sec, 0.003992/0.003992 sec, 0.003999/0.003999 sec, 0.003989/0.003989 sec, 0.003996/0.003996 sec, 0.004011/0.004011 sec, 0.004016/0.004016 sec, 0.00399/0.00399 sec, 0.00403/0.00403 sec, 0.004012/0.004012 sec, 0.003996/0.003996 sec, 0.00399/0.00399 sec, 0.004018/0.004018 sec, 0.003879/0.003879 sec, 0.003462/0.003462 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.442192 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7348 kB.
[DBG] Virtual Memory: 96400 kB.
[DBG] Max memory usage: 8536 kB.
Synthesis time: 0.30 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 525 54 29 1 442
Raw AIGER output size: aag 525 27 29 1 469
=====================  mvs28y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.311955 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13152/0 sec (0.007338/0 sec, 0.0055/0 sec, 0.00468/0 sec, 0.004848/0 sec, 0.004744/0 sec, 0.004754/0 sec, 0.00473/0 sec, 0.004724/0 sec, 0.00477/0 sec, 0.004816/0 sec, 0.004748/0 sec, 0.004743/0 sec, 0.004767/0 sec, 0.004786/0 sec, 0.004756/0 sec, 0.004761/0 sec, 0.00477/0 sec, 0.004786/0 sec, 0.004783/0 sec, 0.004761/0 sec, 0.004779/0 sec, 0.004813/0 sec, 0.004796/0 sec, 0.00478/0 sec, 0.004792/0 sec, 0.004694/0 sec, 0.004301/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.067157/0 sec (0.002918/0.002918 sec, 0.002675/0.002675 sec, 0.002453/0.002453 sec, 0.002516/0.002516 sec, 0.002495/0.002495 sec, 0.002484/0.002484 sec, 0.002474/0.002474 sec, 0.002462/0.002462 sec, 0.002473/0.002473 sec, 0.002546/0.002546 sec, 0.002478/0.002478 sec, 0.002473/0.002473 sec, 0.002483/0.002483 sec, 0.002497/0.002497 sec, 0.002483/0.002483 sec, 0.002484/0.002484 sec, 0.002469/0.002469 sec, 0.00248/0.00248 sec, 0.002487/0.002487 sec, 0.002471/0.002471 sec, 0.002468/0.002468 sec, 0.002489/0.002489 sec, 0.002503/0.002503 sec, 0.002483/0.002483 sec, 0.002494/0.002494 sec, 0.002416/0.002416 sec, 0.002003/0.002003 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.313752 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5604 kB.
[DBG] Virtual Memory: 96000 kB.
[DBG] Max memory usage: 6800 kB.
Synthesis time: 0.23 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 301 54 29 1 218
Raw AIGER output size: aag 301 27 29 1 245
=====================  mult2.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.020264 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013334/0 sec (0.002761/0 sec, 0.002806/0 sec, 0.002666/0 sec, 0.002883/0 sec, 0.000818/0 sec, 0.000596/0 sec, 0.000417/0 sec, 0.000387/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.004636/0 sec (0.000912/0.000912 sec, 0.001097/0.001097 sec, 0.001083/0.001083 sec, 0.001225/0.001225 sec, 0.000131/0.000131 sec, 0.0001/0.0001 sec, 7.4e-05/7.4e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0.004123/0 sec (0.000849/0.000849 sec, 0.000913/0.000913 sec, 0.000703/0.000703 sec, 0.000572/0.000572 sec, 0.000404/0.000404 sec, 0.000313/0.000313 sec, 0.00017/0.00017 sec, 0.000199/0.000199 sec )
[LOG] Total clause size reduction: 107 --> 8 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8.91667 --> 0.666667 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014393/0 sec (0.003607/0 sec, 0.005326/0 sec, 0.0033/0 sec, 0.00216/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.004113/0 sec (0.001189/0.001189 sec, 0.001533/0.001533 sec, 0.000821/0.000821 sec, 0.00057/0.00057 sec )
[LOG] Total clause minimization time: 0.008539/0 sec (0.001901/0.001901 sec, 0.003323/0.003323 sec, 0.001945/0.001945 sec, 0.00137/0.00137 sec )
[LOG] Total clause size reduction: 56 --> 22 (8 --> 2, 20 --> 12, 12 --> 4, 16 --> 4 )
[LOG] Average clause size reduction: 3.11111 --> 1.22222 (2.66667 --> 0.666667, 3.33333 --> 2, 3 --> 1, 3.2 --> 0.8 )
[LOG] Overall execution time: 0.021052 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4864 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4864 kB.
Synthesis time: 0.50 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.32767 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.127529/0 sec (0.014353/0 sec, 0.009903/0 sec, 0.009198/0 sec, 0.009104/0 sec, 0.00924/0 sec, 0.009539/0 sec, 0.009133/0 sec, 0.010335/0 sec, 0.004386/0 sec, 0.004248/0 sec, 0.003927/0 sec, 0.004718/0 sec, 0.007137/0 sec, 0.008161/0 sec, 0.007896/0 sec, 0.006251/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.037429/0 sec (0.005273/0.005273 sec, 0.003876/0.003876 sec, 0.003623/0.003623 sec, 0.003556/0.003556 sec, 0.003559/0.003559 sec, 0.003642/0.003642 sec, 0.003614/0.003614 sec, 0.004238/0.004238 sec, 0.000446/0.000446 sec, 0.000791/0.000791 sec, 0.000452/0.000452 sec, 0.00086/0.00086 sec, 0.000895/0.000895 sec, 0.000879/0.000879 sec, 0.000847/0.000847 sec, 0.000878/0.000878 sec )
[LOG] Total clause minimization time: 0.064546/0 sec (0.004714/0.004714 sec, 0.003529/0.003529 sec, 0.003668/0.003668 sec, 0.003651/0.003651 sec, 0.003777/0.003777 sec, 0.003712/0.003712 sec, 0.003616/0.003616 sec, 0.004165/0.004165 sec, 0.00288/0.00288 sec, 0.002599/0.002599 sec, 0.002639/0.002639 sec, 0.003032/0.003032 sec, 0.005396/0.005396 sec, 0.006449/0.006449 sec, 0.006178/0.006178 sec, 0.004541/0.004541 sec )
[LOG] Total clause size reduction: 1087 --> 16 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 45.2917 --> 0.666667 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 868 AND gates.
[LOG] Size after ABC: 413 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.31816/1 sec (0.197443/0 sec, 0.150294/0 sec, 0.108236/0 sec, 0.21292/0 sec, 0.21097/0 sec, 0.206722/1 sec, 0.145222/0 sec, 0.086356/0 sec )
[LOG] Nr of iterations: 186 (3, 6, 11, 39, 47, 43, 25, 12 )
[LOG] Total clause computation time: 0.258779/1 sec (0.046527/0.046527 sec, 0.04869/0.04869 sec, 0.028064/0.028064 sec, 0.031232/0.031232 sec, 0.034146/0.034146 sec, 0.032883/0.032883 sec, 0.024562/0.024562 sec, 0.012675/0.012675 sec )
[LOG] Total clause minimization time: 1.0476/0 sec (0.148657/0.148657 sec, 0.100974/0.100974 sec, 0.079501/0.079501 sec, 0.180625/0.180625 sec, 0.175469/0.175469 sec, 0.172103/0.172103 sec, 0.11863/0.11863 sec, 0.071645/0.071645 sec )
[LOG] Total clause size reduction: 1424 --> 868 (16 --> 2, 40 --> 12, 80 --> 36, 304 --> 208, 368 --> 256, 336 --> 216, 192 --> 108, 88 --> 30 )
[LOG] Average clause size reduction: 7.65591 --> 4.66667 (5.33333 --> 0.666667, 6.66667 --> 2, 7.27273 --> 3.27273, 7.79487 --> 5.33333, 7.82979 --> 5.44681, 7.81395 --> 5.02326, 7.68 --> 4.32, 7.33333 --> 2.5 )
[LOG] Overall execution time: 1.32879 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6916 kB.
[DBG] Virtual Memory: 95964 kB.
[DBG] Max memory usage: 6920 kB.
Synthesis time: 1.59 sec (Real time) / 1.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.46752 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.273839/0 sec (0.022522/0 sec, 0.01654/0 sec, 0.015463/0 sec, 0.015377/0 sec, 0.014909/0 sec, 0.015392/0 sec, 0.015401/0 sec, 0.015864/0 sec, 0.015522/0 sec, 0.017157/0 sec, 0.0076/0 sec, 0.007139/0 sec, 0.007081/0 sec, 0.007879/0 sec, 0.00888/0 sec, 0.012001/0 sec, 0.012762/0 sec, 0.014078/0 sec, 0.017532/0 sec, 0.01474/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.078052/0 sec (0.008744/0.008744 sec, 0.005925/0.005925 sec, 0.005871/0.005871 sec, 0.005848/0.005848 sec, 0.005889/0.005889 sec, 0.005849/0.005849 sec, 0.005905/0.005905 sec, 0.005907/0.005907 sec, 0.006067/0.006067 sec, 0.007967/0.007967 sec, 0.001362/0.001362 sec, 0.00148/0.00148 sec, 0.001416/0.001416 sec, 0.001468/0.001468 sec, 0.001456/0.001456 sec, 0.001318/0.001318 sec, 0.001423/0.001423 sec, 0.001454/0.001454 sec, 0.00125/0.00125 sec, 0.001453/0.001453 sec )
[LOG] Total clause minimization time: 0.148328/0 sec (0.007654/0.007654 sec, 0.005914/0.005914 sec, 0.006585/0.006585 sec, 0.006524/0.006524 sec, 0.006006/0.006006 sec, 0.006521/0.006521 sec, 0.006486/0.006486 sec, 0.00695/0.00695 sec, 0.00643/0.00643 sec, 0.00615/0.00615 sec, 0.004728/0.004728 sec, 0.004405/0.004405 sec, 0.004451/0.004451 sec, 0.005198/0.005198 sec, 0.006205/0.006205 sec, 0.009474/0.009474 sec, 0.010123/0.010123 sec, 0.011396/0.011396 sec, 0.015066/0.015066 sec, 0.012062/0.012062 sec )
[LOG] Total clause size reduction: 2299 --> 20 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 76.6333 --> 0.666667 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.46871 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 7288 kB.
[DBG] Virtual Memory: 96284 kB.
[DBG] Max memory usage: 10020 kB.
Synthesis time: 3.33 sec (Real time) / 3.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.91608 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.494483/0 sec (0.034942/0 sec, 0.023168/0 sec, 0.023505/0 sec, 0.023203/0 sec, 0.024688/0 sec, 0.022778/0 sec, 0.024302/0 sec, 0.023749/0 sec, 0.024136/0 sec, 0.024678/0 sec, 0.023743/0 sec, 0.022796/0 sec, 0.010916/0 sec, 0.010062/0 sec, 0.010051/0 sec, 0.011055/0 sec, 0.012263/0 sec, 0.015893/0 sec, 0.020817/0 sec, 0.020864/0 sec, 0.021377/0 sec, 0.021872/0 sec, 0.022945/0 sec, 0.02068/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.140342/0 sec (0.016644/0.016644 sec, 0.009717/0.009717 sec, 0.008856/0.008856 sec, 0.008984/0.008984 sec, 0.009309/0.009309 sec, 0.009003/0.009003 sec, 0.009049/0.009049 sec, 0.009085/0.009085 sec, 0.008963/0.008963 sec, 0.009185/0.009185 sec, 0.009146/0.009146 sec, 0.009148/0.009148 sec, 0.002009/0.002009 sec, 0.00196/0.00196 sec, 0.001918/0.001918 sec, 0.001956/0.001956 sec, 0.001897/0.001897 sec, 0.002022/0.002022 sec, 0.001875/0.001875 sec, 0.001911/0.001911 sec, 0.001899/0.001899 sec, 0.001908/0.001908 sec, 0.001894/0.001894 sec, 0.002004/0.002004 sec )
[LOG] Total clause minimization time: 0.276086/0 sec (0.009331/0.009331 sec, 0.009074/0.009074 sec, 0.010268/0.010268 sec, 0.009851/0.009851 sec, 0.010988/0.010988 sec, 0.009391/0.009391 sec, 0.010836/0.010836 sec, 0.010238/0.010238 sec, 0.010738/0.010738 sec, 0.011043/0.011043 sec, 0.010142/0.010142 sec, 0.009191/0.009191 sec, 0.006857/0.006857 sec, 0.00641/0.00641 sec, 0.006458/0.006458 sec, 0.007402/0.007402 sec, 0.0087/0.0087 sec, 0.012181/0.012181 sec, 0.01725/0.01725 sec, 0.01728/0.01728 sec, 0.017807/0.017807 sec, 0.018273/0.018273 sec, 0.019375/0.019375 sec, 0.017002/0.017002 sec )
[LOG] Total clause size reduction: 4058 --> 24 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 112.722 --> 0.666667 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.91767 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 7056 kB.
[DBG] Virtual Memory: 96348 kB.
[DBG] Max memory usage: 10588 kB.
Synthesis time: 3.67 sec (Real time) / 4.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.76932 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.813411/0 sec (0.0429/0 sec, 0.033836/0 sec, 0.032946/0 sec, 0.033647/0 sec, 0.033734/0 sec, 0.033948/0 sec, 0.034511/0 sec, 0.033753/0 sec, 0.034247/0 sec, 0.033848/0 sec, 0.033783/0 sec, 0.033643/0 sec, 0.036517/0 sec, 0.032985/0 sec, 0.015256/0 sec, 0.014351/0 sec, 0.01406/0 sec, 0.015562/0 sec, 0.017417/0 sec, 0.021043/0 sec, 0.023927/0 sec, 0.023687/0 sec, 0.026295/0 sec, 0.030039/0 sec, 0.03154/0 sec, 0.032106/0 sec, 0.031245/0 sec, 0.032585/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.230513/0 sec (0.016828/0.016828 sec, 0.014345/0.014345 sec, 0.013204/0.013204 sec, 0.013324/0.013324 sec, 0.013099/0.013099 sec, 0.013276/0.013276 sec, 0.013286/0.013286 sec, 0.013357/0.013357 sec, 0.013295/0.013295 sec, 0.013304/0.013304 sec, 0.01339/0.01339 sec, 0.013189/0.013189 sec, 0.014913/0.014913 sec, 0.0133/0.0133 sec, 0.002834/0.002834 sec, 0.002834/0.002834 sec, 0.002685/0.002685 sec, 0.002648/0.002648 sec, 0.002796/0.002796 sec, 0.002867/0.002867 sec, 0.002729/0.002729 sec, 0.002622/0.002622 sec, 0.002623/0.002623 sec, 0.002854/0.002854 sec, 0.00264/0.00264 sec, 0.002646/0.002646 sec, 0.002827/0.002827 sec, 0.002798/0.002798 sec )
[LOG] Total clause minimization time: 0.45828/0 sec (0.013098/0.013098 sec, 0.013395/0.013395 sec, 0.013683/0.013683 sec, 0.01425/0.01425 sec, 0.014576/0.014576 sec, 0.014554/0.014554 sec, 0.015116/0.015116 sec, 0.014282/0.014282 sec, 0.014842/0.014842 sec, 0.014431/0.014431 sec, 0.014253/0.014253 sec, 0.014304/0.014304 sec, 0.015464/0.015464 sec, 0.013545/0.013545 sec, 0.009743/0.009743 sec, 0.009237/0.009237 sec, 0.009116/0.009116 sec, 0.010405/0.010405 sec, 0.012377/0.012377 sec, 0.015932/0.015932 sec, 0.018946/0.018946 sec, 0.01882/0.01882 sec, 0.021419/0.021419 sec, 0.024931/0.024931 sec, 0.026651/0.026651 sec, 0.027207/0.027207 sec, 0.026169/0.026169 sec, 0.027534/0.027534 sec )
[LOG] Total clause size reduction: 6660 --> 28 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 158.571 --> 0.666667 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.77122 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 8024 kB.
[DBG] Virtual Memory: 96728 kB.
[DBG] Max memory usage: 11372 kB.
Synthesis time: 3.36 sec (Real time) / 4.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.82 sec (Real time) / 2.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.29 sec (Real time) / 7.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.46551 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.2358/1 sec (0.058769/0 sec, 0.048151/0 sec, 0.043244/0 sec, 0.045544/0 sec, 0.045081/0 sec, 0.04532/0 sec, 0.044333/0 sec, 0.045721/0 sec, 0.045742/0 sec, 0.043045/0 sec, 0.046669/0 sec, 0.046625/0 sec, 0.044915/0 sec, 0.045185/0 sec, 0.043876/0 sec, 0.043217/0 sec, 0.019796/0 sec, 0.01863/0 sec, 0.018642/0 sec, 0.018479/0 sec, 0.019817/0 sec, 0.026713/0 sec, 0.031627/1 sec, 0.03041/0 sec, 0.03356/0 sec, 0.037462/0 sec, 0.036919/0 sec, 0.039355/0 sec, 0.041474/0 sec, 0.041095/0 sec, 0.04391/0 sec, 0.04247/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.351377/0 sec (0.023123/0.023123 sec, 0.022129/0.022129 sec, 0.017825/0.017825 sec, 0.017505/0.017505 sec, 0.01746/0.01746 sec, 0.017794/0.017794 sec, 0.017955/0.017955 sec, 0.018218/0.018218 sec, 0.017495/0.017495 sec, 0.017687/0.017687 sec, 0.01844/0.01844 sec, 0.018398/0.018398 sec, 0.017449/0.017449 sec, 0.017477/0.017477 sec, 0.017851/0.017851 sec, 0.017516/0.017516 sec, 0.003691/0.003691 sec, 0.003588/0.003588 sec, 0.003621/0.003621 sec, 0.00328/0.00328 sec, 0.003595/0.003595 sec, 0.00359/0.00359 sec, 0.003448/0.003448 sec, 0.003605/0.003605 sec, 0.003585/0.003585 sec, 0.003621/0.003621 sec, 0.003433/0.003433 sec, 0.003589/0.003589 sec, 0.003599/0.003599 sec, 0.003629/0.003629 sec, 0.003681/0.003681 sec, 0.0035/0.0035 sec )
[LOG] Total clause minimization time: 0.697653/1 sec (0.01752/0.01752 sec, 0.017766/0.017766 sec, 0.017391/0.017391 sec, 0.019981/0.019981 sec, 0.019545/0.019545 sec, 0.019463/0.019463 sec, 0.018334/0.018334 sec, 0.019459/0.019459 sec, 0.020095/0.020095 sec, 0.017293/0.017293 sec, 0.020159/0.020159 sec, 0.020079/0.020079 sec, 0.01928/0.01928 sec, 0.019535/0.019535 sec, 0.017948/0.017948 sec, 0.017604/0.017604 sec, 0.012609/0.012609 sec, 0.012099/0.012099 sec, 0.012092/0.012092 sec, 0.012297/0.012297 sec, 0.013315/0.013315 sec, 0.020225/0.020225 sec, 0.02528/0.02528 sec, 0.023902/0.023902 sec, 0.027075/0.027075 sec, 0.030945/0.030945 sec, 0.030584/0.030584 sec, 0.032863/0.032863 sec, 0.034961/0.034961 sec, 0.03457/0.03457 sec, 0.037338/0.037338 sec, 0.036046/0.036046 sec )
[LOG] Total clause size reduction: 10023 --> 32 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 208.812 --> 0.666667 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 4.46798 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 6852 kB.
[DBG] Virtual Memory: 97084 kB.
[DBG] Max memory usage: 12808 kB.
Synthesis time: 3.83 sec (Real time) / 4.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.21 sec (Real time) / 17.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 54.83 sec (Real time) / 54.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.83652 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.89563/1 sec (0.069184/0 sec, 0.058587/0 sec, 0.062691/0 sec, 0.059342/0 sec, 0.059828/0 sec, 0.058121/0 sec, 0.059761/0 sec, 0.060124/0 sec, 0.059855/0 sec, 0.060814/0 sec, 0.058763/0 sec, 0.063192/0 sec, 0.06049/0 sec, 0.060547/0 sec, 0.064989/0 sec, 0.060601/0 sec, 0.063274/0 sec, 0.060292/0 sec, 0.027034/0 sec, 0.026199/0 sec, 0.027903/0 sec, 0.029018/0 sec, 0.031646/0 sec, 0.03442/0 sec, 0.037069/0 sec, 0.037824/0 sec, 0.04467/0 sec, 0.043749/0 sec, 0.049268/0 sec, 0.051056/0 sec, 0.05349/1 sec, 0.054453/0 sec, 0.057894/0 sec, 0.065325/0 sec, 0.061135/0 sec, 0.063023/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.549954/0 sec (0.024542/0.024542 sec, 0.024536/0.024536 sec, 0.024508/0.024508 sec, 0.024906/0.024906 sec, 0.023953/0.023953 sec, 0.023892/0.023892 sec, 0.024/0.024 sec, 0.024031/0.024031 sec, 0.024038/0.024038 sec, 0.023979/0.023979 sec, 0.024105/0.024105 sec, 0.02445/0.02445 sec, 0.024994/0.024994 sec, 0.023751/0.023751 sec, 0.02504/0.02504 sec, 0.024915/0.024915 sec, 0.024675/0.024675 sec, 0.025417/0.025417 sec, 0.005709/0.005709 sec, 0.005938/0.005938 sec, 0.006158/0.006158 sec, 0.006263/0.006263 sec, 0.006054/0.006054 sec, 0.006248/0.006248 sec, 0.006054/0.006054 sec, 0.006262/0.006262 sec, 0.006272/0.006272 sec, 0.005842/0.005842 sec, 0.006153/0.006153 sec, 0.00627/0.00627 sec, 0.005963/0.005963 sec, 0.006267/0.006267 sec, 0.006216/0.006216 sec, 0.006273/0.006273 sec, 0.00624/0.00624 sec, 0.00604/0.00604 sec )
[LOG] Total clause minimization time: 1.08578/1 sec (0.022266/0.022266 sec, 0.023777/0.023777 sec, 0.028076/0.028076 sec, 0.02437/0.02437 sec, 0.02582/0.02582 sec, 0.024225/0.024225 sec, 0.025676/0.025676 sec, 0.026001/0.026001 sec, 0.025732/0.025732 sec, 0.026759/0.026759 sec, 0.02458/0.02458 sec, 0.028621/0.028621 sec, 0.025376/0.025376 sec, 0.026718/0.026718 sec, 0.029843/0.029843 sec, 0.025422/0.025422 sec, 0.028406/0.028406 sec, 0.024743/0.024743 sec, 0.016956/0.016956 sec, 0.0166/0.0166 sec, 0.018126/0.018126 sec, 0.019159/0.019159 sec, 0.022013/0.022013 sec, 0.024585/0.024585 sec, 0.027414/0.027414 sec, 0.027974/0.027974 sec, 0.034815/0.034815 sec, 0.034256/0.034256 sec, 0.039538/0.039538 sec, 0.0412/0.0412 sec, 0.043922/0.043922 sec, 0.044587/0.044587 sec, 0.048086/0.048086 sec, 0.055448/0.055448 sec, 0.051309/0.051309 sec, 0.053384/0.053384 sec )
[LOG] Total clause size reduction: 14093 --> 36 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 260.981 --> 0.666667 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 6.83947 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 8164 kB.
[DBG] Virtual Memory: 98324 kB.
[DBG] Max memory usage: 13004 kB.
Synthesis time: 5.87 sec (Real time) / 7.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 107.55 sec (Real time) / 105.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1087.05 sec (Real time) / 1086.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.62458 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.52581/2 sec (0.091708/0 sec, 0.075465/0 sec, 0.071261/0 sec, 0.074629/0 sec, 0.072751/0 sec, 0.072825/1 sec, 0.07401/0 sec, 0.074662/0 sec, 0.072499/0 sec, 0.074729/0 sec, 0.07482/0 sec, 0.075133/0 sec, 0.072543/0 sec, 0.076283/0 sec, 0.073804/0 sec, 0.071799/0 sec, 0.077486/0 sec, 0.073789/0 sec, 0.07664/0 sec, 0.070001/0 sec, 0.030934/0 sec, 0.029647/1 sec, 0.029255/0 sec, 0.031497/0 sec, 0.03267/0 sec, 0.035792/0 sec, 0.04124/0 sec, 0.041969/0 sec, 0.044959/0 sec, 0.047594/0 sec, 0.053064/0 sec, 0.060287/0 sec, 0.061767/0 sec, 0.0671/0 sec, 0.066971/0 sec, 0.072832/0 sec, 0.068775/0 sec, 0.069577/0 sec, 0.073317/0 sec, 0.069723/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.710199/1 sec (0.035642/0.035642 sec, 0.031739/0.031739 sec, 0.029746/0.029746 sec, 0.028912/0.028912 sec, 0.027777/0.027777 sec, 0.029443/0.029443 sec, 0.029191/0.029191 sec, 0.029349/0.029349 sec, 0.030055/0.030055 sec, 0.029708/0.029708 sec, 0.02983/0.02983 sec, 0.029952/0.029952 sec, 0.029894/0.029894 sec, 0.031937/0.031937 sec, 0.029424/0.029424 sec, 0.030107/0.030107 sec, 0.02896/0.02896 sec, 0.028222/0.028222 sec, 0.0308/0.0308 sec, 0.028515/0.028515 sec, 0.005702/0.005702 sec, 0.005646/0.005646 sec, 0.005629/0.005629 sec, 0.005637/0.005637 sec, 0.00562/0.00562 sec, 0.005287/0.005287 sec, 0.005697/0.005697 sec, 0.005337/0.005337 sec, 0.005629/0.005629 sec, 0.005266/0.005266 sec, 0.005687/0.005687 sec, 0.005615/0.005615 sec, 0.005628/0.005628 sec, 0.005281/0.005281 sec, 0.005703/0.005703 sec, 0.005629/0.005629 sec, 0.005636/0.005636 sec, 0.005672/0.005672 sec, 0.005624/0.005624 sec, 0.005071/0.005071 sec )
[LOG] Total clause minimization time: 1.45193/1 sec (0.029391/0.029391 sec, 0.030654/0.030654 sec, 0.028542/0.028542 sec, 0.032829/0.032829 sec, 0.032185/0.032185 sec, 0.030324/0.030324 sec, 0.031978/0.031978 sec, 0.032418/0.032418 sec, 0.029542/0.029542 sec, 0.032069/0.032069 sec, 0.03202/0.03202 sec, 0.032205/0.032205 sec, 0.029523/0.029523 sec, 0.031376/0.031376 sec, 0.031267/0.031267 sec, 0.02868/0.02868 sec, 0.035512/0.035512 sec, 0.032369/0.032369 sec, 0.032649/0.032649 sec, 0.028164/0.028164 sec, 0.019958/0.019958 sec, 0.019458/0.019458 sec, 0.019143/0.019143 sec, 0.021433/0.021433 sec, 0.022623/0.022623 sec, 0.026069/0.026069 sec, 0.03111/0.03111 sec, 0.032205/0.032205 sec, 0.034879/0.034879 sec, 0.037893/0.037893 sec, 0.042945/0.042945 sec, 0.050243/0.050243 sec, 0.051687/0.051687 sec, 0.057387/0.057387 sec, 0.056808/0.056808 sec, 0.062776/0.062776 sec, 0.058673/0.058673 sec, 0.059466/0.059466 sec, 0.063249/0.063249 sec, 0.060226/0.060226 sec )
[LOG] Total clause size reduction: 19867 --> 40 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 331.117 --> 0.666667 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 6.62826 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 7836 kB.
[DBG] Virtual Memory: 97976 kB.
[DBG] Max memory usage: 13796 kB.
Synthesis time: 5.33 sec (Real time) / 7.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 319.81 sec (Real time) / 313.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3239.01 sec (Real time) / 3236.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.78677 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.44701/2 sec (0.101472/0 sec, 0.088603/0 sec, 0.087342/0 sec, 0.088773/0 sec, 0.087813/0 sec, 0.092253/0 sec, 0.086883/0 sec, 0.091148/0 sec, 0.088436/0 sec, 0.089343/0 sec, 0.089065/0 sec, 0.09075/0 sec, 0.08712/0 sec, 0.086561/0 sec, 0.086852/0 sec, 0.088482/0 sec, 0.08973/0 sec, 0.087136/0 sec, 0.089105/0 sec, 0.090885/0 sec, 0.091437/1 sec, 0.089478/0 sec, 0.040606/0 sec, 0.038648/0 sec, 0.039108/0 sec, 0.042061/0 sec, 0.041563/0 sec, 0.051361/0 sec, 0.055552/0 sec, 0.051899/0 sec, 0.059379/0 sec, 0.064564/0 sec, 0.068023/0 sec, 0.066638/0 sec, 0.074899/0 sec, 0.074955/0 sec, 0.081616/0 sec, 0.081069/0 sec, 0.085397/1 sec, 0.090406/0 sec, 0.092255/0 sec, 0.093826/0 sec, 0.093974/0 sec, 0.09054/0 sec )
[LOG] Nr of iterations: 66 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.993127/2 sec (0.036461/0.036461 sec, 0.035637/0.035637 sec, 0.035693/0.035693 sec, 0.03529/0.03529 sec, 0.035341/0.035341 sec, 0.036022/0.036022 sec, 0.03557/0.03557 sec, 0.035488/0.035488 sec, 0.035851/0.035851 sec, 0.038232/0.038232 sec, 0.035483/0.035483 sec, 0.035927/0.035927 sec, 0.035391/0.035391 sec, 0.03591/0.03591 sec, 0.035485/0.035485 sec, 0.035333/0.035333 sec, 0.03583/0.03583 sec, 0.035589/0.035589 sec, 0.03554/0.03554 sec, 0.03602/0.03602 sec, 0.037453/0.037453 sec, 0.037319/0.037319 sec, 0.009208/0.009208 sec, 0.008973/0.008973 sec, 0.00943/0.00943 sec, 0.009443/0.009443 sec, 0.009013/0.009013 sec, 0.009532/0.009532 sec, 0.009001/0.009001 sec, 0.009449/0.009449 sec, 0.009368/0.009368 sec, 0.009015/0.009015 sec, 0.009021/0.009021 sec, 0.00939/0.00939 sec, 0.009411/0.009411 sec, 0.008964/0.008964 sec, 0.008987/0.008987 sec, 0.0094/0.0094 sec, 0.009263/0.009263 sec, 0.008958/0.008958 sec, 0.008989/0.008989 sec, 0.009404/0.009404 sec, 0.009381/0.009381 sec, 0.008662/0.008662 sec )
[LOG] Total clause minimization time: 1.99331/0 sec (0.034168/0.034168 sec, 0.037476/0.037476 sec, 0.036512/0.036512 sec, 0.038481/0.038481 sec, 0.037444/0.037444 sec, 0.041139/0.041139 sec, 0.036196/0.036196 sec, 0.04059/0.04059 sec, 0.037636/0.037636 sec, 0.035941/0.035941 sec, 0.038549/0.038549 sec, 0.03987/0.03987 sec, 0.036628/0.036628 sec, 0.035675/0.035675 sec, 0.036233/0.036233 sec, 0.038277/0.038277 sec, 0.03893/0.03893 sec, 0.036457/0.036457 sec, 0.038637/0.038637 sec, 0.039799/0.039799 sec, 0.039055/0.039055 sec, 0.037207/0.037207 sec, 0.025377/0.025377 sec, 0.024489/0.024489 sec, 0.024546/0.024546 sec, 0.027479/0.027479 sec, 0.027455/0.027455 sec, 0.036718/0.036718 sec, 0.041434/0.041434 sec, 0.037308/0.037308 sec, 0.044902/0.044902 sec, 0.050411/0.050411 sec, 0.053912/0.053912 sec, 0.052121/0.052121 sec, 0.060373/0.060373 sec, 0.060851/0.060851 sec, 0.067504/0.067504 sec, 0.066553/0.066553 sec, 0.071025/0.071025 sec, 0.076307/0.076307 sec, 0.07815/0.07815 sec, 0.079285/0.079285 sec, 0.079474/0.079474 sec, 0.076736/0.076736 sec )
[LOG] Total clause size reduction: 25140 --> 44 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 380.909 --> 0.666667 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 7.79105 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 8428 kB.
[DBG] Virtual Memory: 98420 kB.
[DBG] Max memory usage: 16200 kB.
Synthesis time: 6.03 sec (Real time) / 8.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4413.93 sec (Real time) / 4360.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20500.03 sec (Real time) / 20562.33 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 9.40991 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.69336/1 sec (0.122077/0 sec, 0.109697/0 sec, 0.112486/0 sec, 0.113297/0 sec, 0.107672/0 sec, 0.106447/0 sec, 0.110267/0 sec, 0.110729/0 sec, 0.109892/0 sec, 0.115457/0 sec, 0.109519/0 sec, 0.114272/0 sec, 0.111168/0 sec, 0.11116/0 sec, 0.107963/0 sec, 0.112716/0 sec, 0.113567/0 sec, 0.115903/0 sec, 0.110519/0 sec, 0.114243/0 sec, 0.115385/0 sec, 0.116077/0 sec, 0.11495/0 sec, 0.116181/0 sec, 0.050243/0 sec, 0.049128/0 sec, 0.052075/0 sec, 0.049636/0 sec, 0.054734/0 sec, 0.06003/0 sec, 0.061135/0 sec, 0.064537/0 sec, 0.06661/0 sec, 0.071211/0 sec, 0.077528/0 sec, 0.079933/0 sec, 0.085386/0 sec, 0.088544/0 sec, 0.091156/0 sec, 0.099455/0 sec, 0.100686/0 sec, 0.10543/0 sec, 0.106799/0 sec, 0.112285/0 sec, 0.11813/0 sec, 0.110058/0 sec, 0.119013/1 sec, 0.117978/0 sec )
[LOG] Nr of iterations: 72 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.37281/0 sec (0.044539/0.044539 sec, 0.04451/0.04451 sec, 0.045242/0.045242 sec, 0.047028/0.047028 sec, 0.043964/0.043964 sec, 0.043843/0.043843 sec, 0.044149/0.044149 sec, 0.044007/0.044007 sec, 0.045776/0.045776 sec, 0.045777/0.045777 sec, 0.045254/0.045254 sec, 0.045385/0.045385 sec, 0.044297/0.044297 sec, 0.044682/0.044682 sec, 0.044213/0.044213 sec, 0.044768/0.044768 sec, 0.045476/0.045476 sec, 0.048996/0.048996 sec, 0.044128/0.044128 sec, 0.045234/0.045234 sec, 0.047437/0.047437 sec, 0.04832/0.04832 sec, 0.046087/0.046087 sec, 0.044977/0.044977 sec, 0.010819/0.010819 sec, 0.012/0.012 sec, 0.012101/0.012101 sec, 0.011701/0.011701 sec, 0.012097/0.012097 sec, 0.012011/0.012011 sec, 0.01205/0.01205 sec, 0.011712/0.011712 sec, 0.011925/0.011925 sec, 0.012104/0.012104 sec, 0.011975/0.011975 sec, 0.011115/0.011115 sec, 0.011965/0.011965 sec, 0.012016/0.012016 sec, 0.011999/0.011999 sec, 0.011988/0.011988 sec, 0.01166/0.01166 sec, 0.01199/0.01199 sec, 0.012021/0.012021 sec, 0.011645/0.011645 sec, 0.011963/0.011963 sec, 0.011969/0.011969 sec, 0.011991/0.011991 sec, 0.0119/0.0119 sec )
[LOG] Total clause minimization time: 2.69766/1 sec (0.043714/0.043714 sec, 0.045628/0.045628 sec, 0.048233/0.048233 sec, 0.047462/0.047462 sec, 0.044893/0.044893 sec, 0.043956/0.043956 sec, 0.047522/0.047522 sec, 0.048069/0.048069 sec, 0.045187/0.045187 sec, 0.050733/0.050733 sec, 0.045218/0.045218 sec, 0.050137/0.050137 sec, 0.047807/0.047807 sec, 0.047611/0.047611 sec, 0.044694/0.044694 sec, 0.049178/0.049178 sec, 0.049046/0.049046 sec, 0.048077/0.048077 sec, 0.047296/0.047296 sec, 0.050175/0.050175 sec, 0.048907/0.048907 sec, 0.048906/0.048906 sec, 0.049818/0.049818 sec, 0.052039/0.052039 sec, 0.031782/0.031782 sec, 0.030719/0.030719 sec, 0.033635/0.033635 sec, 0.031573/0.031573 sec, 0.036318/0.036318 sec, 0.041681/0.041681 sec, 0.042742/0.042742 sec, 0.046473/0.046473 sec, 0.048351/0.048351 sec, 0.052748/0.052748 sec, 0.059219/0.059219 sec, 0.062462/0.062462 sec, 0.067081/0.067081 sec, 0.070162/0.070162 sec, 0.072799/0.072799 sec, 0.081123/0.081123 sec, 0.082682/0.082682 sec, 0.087081/0.087081 sec, 0.088448/0.088448 sec, 0.094303/0.094303 sec, 0.099812/0.099812 sec, 0.091746/0.091746 sec, 0.100684/0.100684 sec, 0.099733/0.099733 sec )
[LOG] Total clause size reduction: 33977 --> 48 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 471.903 --> 0.666667 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 9.41408 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
[DBG] Resident set: 9456 kB.
[DBG] Virtual Memory: 99352 kB.
[DBG] Max memory usage: 17964 kB.
Synthesis time: 7.05 sec (Real time) / 10.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20500.01 sec (Real time) / 20330.39 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 20500.03 sec (Real time) / 20478.41 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 10.6583 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.64058/3 sec (0.136504/0 sec, 0.122639/0 sec, 0.124525/0 sec, 0.124222/0 sec, 0.119421/0 sec, 0.1227/0 sec, 0.119333/0 sec, 0.121372/0 sec, 0.125576/0 sec, 0.1236/0 sec, 0.125049/1 sec, 0.124414/0 sec, 0.124891/0 sec, 0.124581/0 sec, 0.126102/0 sec, 0.121454/0 sec, 0.124164/0 sec, 0.127217/0 sec, 0.131587/0 sec, 0.121208/0 sec, 0.121423/0 sec, 0.129593/0 sec, 0.127868/0 sec, 0.12268/0 sec, 0.129149/0 sec, 0.131587/1 sec, 0.056373/0 sec, 0.053927/0 sec, 0.053102/0 sec, 0.056789/0 sec, 0.055495/0 sec, 0.064503/0 sec, 0.066212/0 sec, 0.068849/0 sec, 0.06782/0 sec, 0.075002/0 sec, 0.078606/0 sec, 0.083033/0 sec, 0.090504/0 sec, 0.090754/1 sec, 0.099271/0 sec, 0.101624/0 sec, 0.111001/0 sec, 0.111295/0 sec, 0.118124/0 sec, 0.115995/0 sec, 0.118911/0 sec, 0.124792/0 sec, 0.124563/0 sec, 0.133307/0 sec, 0.135867/0 sec, 0.132003/0 sec )
[LOG] Nr of iterations: 78 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.64321/1 sec (0.049845/0.049845 sec, 0.049921/0.049921 sec, 0.051336/0.051336 sec, 0.049142/0.049142 sec, 0.049015/0.049015 sec, 0.049362/0.049362 sec, 0.049019/0.049019 sec, 0.04963/0.04963 sec, 0.050322/0.050322 sec, 0.049738/0.049738 sec, 0.0498/0.0498 sec, 0.04987/0.04987 sec, 0.049638/0.049638 sec, 0.049813/0.049813 sec, 0.049582/0.049582 sec, 0.050012/0.050012 sec, 0.049561/0.049561 sec, 0.052557/0.052557 sec, 0.054301/0.054301 sec, 0.049407/0.049407 sec, 0.049257/0.049257 sec, 0.053809/0.053809 sec, 0.051965/0.051965 sec, 0.050915/0.050915 sec, 0.05227/0.05227 sec, 0.053048/0.053048 sec, 0.012947/0.012947 sec, 0.013109/0.013109 sec, 0.012172/0.012172 sec, 0.012212/0.012212 sec, 0.012185/0.012185 sec, 0.013114/0.013114 sec, 0.012138/0.012138 sec, 0.01317/0.01317 sec, 0.012515/0.012515 sec, 0.012346/0.012346 sec, 0.012359/0.012359 sec, 0.013137/0.013137 sec, 0.013127/0.013127 sec, 0.012562/0.012562 sec, 0.01259/0.01259 sec, 0.013111/0.013111 sec, 0.012655/0.012655 sec, 0.013028/0.013028 sec, 0.01301/0.01301 sec, 0.012635/0.012635 sec, 0.012651/0.012651 sec, 0.012369/0.012369 sec, 0.012355/0.012355 sec, 0.01311/0.01311 sec, 0.012481/0.012481 sec, 0.01299/0.01299 sec )
[LOG] Total clause minimization time: 3.24365/2 sec (0.048769/0.048769 sec, 0.0511/0.0511 sec, 0.051586/0.051586 sec, 0.053503/0.053503 sec, 0.049182/0.049182 sec, 0.052264/0.052264 sec, 0.049167/0.049167 sec, 0.050755/0.050755 sec, 0.054036/0.054036 sec, 0.052871/0.052871 sec, 0.05379/0.05379 sec, 0.053062/0.053062 sec, 0.053812/0.053812 sec, 0.05354/0.05354 sec, 0.055171/0.055171 sec, 0.050104/0.050104 sec, 0.053318/0.053318 sec, 0.05336/0.05336 sec, 0.055826/0.055826 sec, 0.050584/0.050584 sec, 0.050844/0.050844 sec, 0.054379/0.054379 sec, 0.054556/0.054556 sec, 0.050292/0.050292 sec, 0.055148/0.055148 sec, 0.056941/0.056941 sec, 0.035117/0.035117 sec, 0.033827/0.033827 sec, 0.034006/0.034006 sec, 0.03765/0.03765 sec, 0.036353/0.036353 sec, 0.044447/0.044447 sec, 0.047132/0.047132 sec, 0.048711/0.048711 sec, 0.048363/0.048363 sec, 0.055702/0.055702 sec, 0.059321/0.059321 sec, 0.062953/0.062953 sec, 0.070457/0.070457 sec, 0.071231/0.071231 sec, 0.07975/0.07975 sec, 0.08157/0.08157 sec, 0.091426/0.091426 sec, 0.091312/0.091312 sec, 0.098176/0.098176 sec, 0.096408/0.096408 sec, 0.099318/0.099318 sec, 0.105464/0.105464 sec, 0.105281/0.105281 sec, 0.11324/0.11324 sec, 0.116454/0.116454 sec, 0.112024/0.112024 sec )
[LOG] Total clause size reduction: 40549 --> 52 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 519.859 --> 0.666667 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 10.6625 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
[DBG] Resident set: 11676 kB.
[DBG] Virtual Memory: 101504 kB.
[DBG] Max memory usage: 19280 kB.
Synthesis time: 7.77 sec (Real time) / 11.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20500.00 sec (Real time) / 20343.45 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 20500.02 sec (Real time) / 20474.73 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 12.7867 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.41473/3 sec (0.171522/0 sec, 0.157231/0 sec, 0.151488/0 sec, 0.151563/0 sec, 0.154737/0 sec, 0.153684/0 sec, 0.153037/0 sec, 0.152233/0 sec, 0.153052/0 sec, 0.155229/1 sec, 0.152659/0 sec, 0.153959/0 sec, 0.155923/0 sec, 0.152426/0 sec, 0.152423/0 sec, 0.156279/0 sec, 0.155554/0 sec, 0.158697/0 sec, 0.153661/0 sec, 0.156829/0 sec, 0.154944/0 sec, 0.160925/1 sec, 0.161315/0 sec, 0.154427/0 sec, 0.157133/0 sec, 0.155701/0 sec, 0.161027/0 sec, 0.156958/0 sec, 0.069264/0 sec, 0.066753/0 sec, 0.066378/0 sec, 0.067175/0 sec, 0.069356/0 sec, 0.074571/0 sec, 0.077703/0 sec, 0.078624/0 sec, 0.084809/0 sec, 0.089511/0 sec, 0.091381/0 sec, 0.099462/0 sec, 0.098461/0 sec, 0.106046/0 sec, 0.113365/0 sec, 0.115721/0 sec, 0.118534/0 sec, 0.125177/0 sec, 0.132485/0 sec, 0.133275/1 sec, 0.138267/0 sec, 0.139141/0 sec, 0.142143/0 sec, 0.144349/0 sec, 0.146682/0 sec, 0.149328/0 sec, 0.157558/0 sec, 0.154594/0 sec )
[LOG] Nr of iterations: 84 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.26438/1 sec (0.063071/0.063071 sec, 0.064046/0.064046 sec, 0.062972/0.062972 sec, 0.062555/0.062555 sec, 0.064836/0.064836 sec, 0.063578/0.063578 sec, 0.06314/0.06314 sec, 0.062516/0.062516 sec, 0.063215/0.063215 sec, 0.066038/0.066038 sec, 0.063427/0.063427 sec, 0.062657/0.062657 sec, 0.066033/0.066033 sec, 0.062673/0.062673 sec, 0.062577/0.062577 sec, 0.064016/0.064016 sec, 0.062818/0.062818 sec, 0.069035/0.069035 sec, 0.063191/0.063191 sec, 0.066453/0.066453 sec, 0.063955/0.063955 sec, 0.06343/0.06343 sec, 0.070502/0.070502 sec, 0.065489/0.065489 sec, 0.065887/0.065887 sec, 0.065651/0.065651 sec, 0.069649/0.069649 sec, 0.065009/0.065009 sec, 0.016212/0.016212 sec, 0.016446/0.016446 sec, 0.016043/0.016043 sec, 0.01605/0.01605 sec, 0.016447/0.016447 sec, 0.016038/0.016038 sec, 0.016494/0.016494 sec, 0.016051/0.016051 sec, 0.016188/0.016188 sec, 0.016552/0.016552 sec, 0.016499/0.016499 sec, 0.016307/0.016307 sec, 0.016067/0.016067 sec, 0.016481/0.016481 sec, 0.016548/0.016548 sec, 0.016085/0.016085 sec, 0.016028/0.016028 sec, 0.016393/0.016393 sec, 0.016524/0.016524 sec, 0.015993/0.015993 sec, 0.016217/0.016217 sec, 0.016404/0.016404 sec, 0.01641/0.01641 sec, 0.016032/0.016032 sec, 0.01629/0.01629 sec, 0.016419/0.016419 sec, 0.016513/0.016513 sec, 0.016227/0.016227 sec )
[LOG] Total clause minimization time: 4.15448/2 sec (0.062441/0.062441 sec, 0.066597/0.066597 sec, 0.062347/0.062347 sec, 0.062711/0.062711 sec, 0.063491/0.063491 sec, 0.063337/0.063337 sec, 0.063318/0.063318 sec, 0.063353/0.063353 sec, 0.062866/0.062866 sec, 0.062618/0.062618 sec, 0.062849/0.062849 sec, 0.065078/0.065078 sec, 0.063304/0.063304 sec, 0.063154/0.063154 sec, 0.063289/0.063289 sec, 0.065762/0.065762 sec, 0.066135/0.066135 sec, 0.063063/0.063063 sec, 0.063809/0.063809 sec, 0.063761/0.063761 sec, 0.064474/0.064474 sec, 0.070911/0.070911 sec, 0.064402/0.064402 sec, 0.062549/0.062549 sec, 0.064755/0.064755 sec, 0.063504/0.063504 sec, 0.064534/0.064534 sec, 0.065389/0.065389 sec, 0.043431/0.043431 sec, 0.041949/0.041949 sec, 0.042052/0.042052 sec, 0.042817/0.042817 sec, 0.044646/0.044646 sec, 0.050262/0.050262 sec, 0.052951/0.052951 sec, 0.054275/0.054275 sec, 0.060333/0.060333 sec, 0.064666/0.064666 sec, 0.066607/0.066607 sec, 0.074858/0.074858 sec, 0.074124/0.074124 sec, 0.08129/0.08129 sec, 0.088556/0.088556 sec, 0.09132/0.09132 sec, 0.094237/0.094237 sec, 0.100505/0.100505 sec, 0.107687/0.107687 sec, 0.108998/0.108998 sec, 0.113749/0.113749 sec, 0.11445/0.11445 sec, 0.117476/0.117476 sec, 0.120025/0.120025 sec, 0.12212/0.12212 sec, 0.124605/0.124605 sec, 0.132651/0.132651 sec, 0.130037/0.130037 sec )
[LOG] Total clause size reduction: 53009 --> 56 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 631.06 --> 0.666667 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 12.792 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
[DBG] Resident set: 11108 kB.
[DBG] Virtual Memory: 100748 kB.
[DBG] Max memory usage: 21788 kB.
Synthesis time: 8.99 sec (Real time) / 13.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20500.00 sec (Real time) / 20349.50 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 20500.03 sec (Real time) / 20471.63 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 15.0477 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.53216/4 sec (0.186111/0 sec, 0.166386/0 sec, 0.164384/0 sec, 0.164989/0 sec, 0.164419/0 sec, 0.164171/0 sec, 0.164704/0 sec, 0.168413/1 sec, 0.165532/0 sec, 0.165131/0 sec, 0.165067/0 sec, 0.165059/0 sec, 0.164388/0 sec, 0.164806/0 sec, 0.16425/0 sec, 0.166489/0 sec, 0.165612/0 sec, 0.165617/0 sec, 0.166509/1 sec, 0.167539/0 sec, 0.173433/0 sec, 0.163444/0 sec, 0.164221/0 sec, 0.164589/0 sec, 0.169312/0 sec, 0.165595/0 sec, 0.167387/0 sec, 0.175274/0 sec, 0.168441/0 sec, 0.196614/0 sec, 0.071704/0 sec, 0.067869/0 sec, 0.067624/0 sec, 0.068465/0 sec, 0.073987/0 sec, 0.075742/0 sec, 0.079165/0 sec, 0.082702/0 sec, 0.082256/0 sec, 0.089161/1 sec, 0.093754/0 sec, 0.097624/0 sec, 0.104512/0 sec, 0.1098/0 sec, 0.113409/0 sec, 0.122408/0 sec, 0.12167/0 sec, 0.127413/0 sec, 0.134197/0 sec, 0.139245/0 sec, 0.143083/0 sec, 0.146344/0 sec, 0.153007/0 sec, 0.153871/0 sec, 0.158515/0 sec, 0.160448/1 sec, 0.163426/0 sec, 0.163908/0 sec, 0.166361/0 sec, 0.162605/0 sec )
[LOG] Nr of iterations: 90 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.50593/2 sec (0.068373/0.068373 sec, 0.068105/0.068105 sec, 0.067369/0.067369 sec, 0.067436/0.067436 sec, 0.067067/0.067067 sec, 0.067851/0.067851 sec, 0.067112/0.067112 sec, 0.069825/0.069825 sec, 0.06821/0.06821 sec, 0.067267/0.067267 sec, 0.068609/0.068609 sec, 0.067443/0.067443 sec, 0.067694/0.067694 sec, 0.067448/0.067448 sec, 0.067524/0.067524 sec, 0.067117/0.067117 sec, 0.067395/0.067395 sec, 0.067238/0.067238 sec, 0.067672/0.067672 sec, 0.067603/0.067603 sec, 0.066834/0.066834 sec, 0.064921/0.064921 sec, 0.066488/0.066488 sec, 0.066698/0.066698 sec, 0.071761/0.071761 sec, 0.065827/0.065827 sec, 0.069242/0.069242 sec, 0.078485/0.078485 sec, 0.06709/0.06709 sec, 0.067824/0.067824 sec, 0.015905/0.015905 sec, 0.015289/0.015289 sec, 0.014968/0.014968 sec, 0.01519/0.01519 sec, 0.016016/0.016016 sec, 0.014809/0.014809 sec, 0.016033/0.016033 sec, 0.015181/0.015181 sec, 0.014766/0.014766 sec, 0.016009/0.016009 sec, 0.01596/0.01596 sec, 0.014808/0.014808 sec, 0.015977/0.015977 sec, 0.016024/0.016024 sec, 0.016013/0.016013 sec, 0.015091/0.015091 sec, 0.014835/0.014835 sec, 0.015969/0.015969 sec, 0.016033/0.016033 sec, 0.014851/0.014851 sec, 0.014823/0.014823 sec, 0.016054/0.016054 sec, 0.016068/0.016068 sec, 0.014853/0.014853 sec, 0.015979/0.015979 sec, 0.016041/0.016041 sec, 0.01606/0.01606 sec, 0.014815/0.014815 sec, 0.016017/0.016017 sec, 0.015962/0.015962 sec )
[LOG] Total clause minimization time: 4.83973/2 sec (0.067598/0.067598 sec, 0.068414/0.068414 sec, 0.068823/0.068823 sec, 0.067567/0.067567 sec, 0.067844/0.067844 sec, 0.066828/0.066828 sec, 0.068069/0.068069 sec, 0.068952/0.068952 sec, 0.067783/0.067783 sec, 0.068121/0.068121 sec, 0.066981/0.066981 sec, 0.068121/0.068121 sec, 0.066895/0.066895 sec, 0.067905/0.067905 sec, 0.067138/0.067138 sec, 0.069888/0.069888 sec, 0.068411/0.068411 sec, 0.068597/0.068597 sec, 0.069043/0.069043 sec, 0.070123/0.070123 sec, 0.076805/0.076805 sec, 0.068732/0.068732 sec, 0.067968/0.067968 sec, 0.068036/0.068036 sec, 0.067681/0.067681 sec, 0.06985/0.06985 sec, 0.068189/0.068189 sec, 0.06682/0.06682 sec, 0.071504/0.071504 sec, 0.098878/0.098878 sec, 0.045048/0.045048 sec, 0.043262/0.043262 sec, 0.04354/0.04354 sec, 0.044142/0.044142 sec, 0.048886/0.048886 sec, 0.051808/0.051808 sec, 0.054037/0.054037 sec, 0.058382/0.058382 sec, 0.05838/0.05838 sec, 0.064024/0.064024 sec, 0.068691/0.068691 sec, 0.073613/0.073613 sec, 0.079422/0.079422 sec, 0.084647/0.084647 sec, 0.08832/0.08832 sec, 0.098177/0.098177 sec, 0.097684/0.097684 sec, 0.102318/0.102318 sec, 0.109057/0.109057 sec, 0.11521/0.11521 sec, 0.119138/0.119138 sec, 0.121125/0.121125 sec, 0.12782/0.12782 sec, 0.129845/0.129845 sec, 0.133415/0.133415 sec, 0.135247/0.135247 sec, 0.138227/0.138227 sec, 0.139949/0.139949 sec, 0.14126/0.14126 sec, 0.137496/0.137496 sec )
[LOG] Total clause size reduction: 61549 --> 60 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 683.878 --> 0.666667 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 15.0535 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
[DBG] Resident set: 10072 kB.
[DBG] Virtual Memory: 99684 kB.
[DBG] Max memory usage: 24320 kB.
Synthesis time: 10.68 sec (Real time) / 16.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20500.01 sec (Real time) / 20352.10 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 20500.01 sec (Real time) / 20468.64 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 17.2215 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.4214/5 sec (0.204282/0 sec, 0.182949/0 sec, 0.186295/0 sec, 0.182872/0 sec, 0.1843/0 sec, 0.182783/0 sec, 0.183905/0 sec, 0.183096/0 sec, 0.183146/1 sec, 0.184846/0 sec, 0.183271/0 sec, 0.184571/0 sec, 0.184469/0 sec, 0.184986/0 sec, 0.186091/0 sec, 0.185549/0 sec, 0.185763/0 sec, 0.185558/0 sec, 0.18781/1 sec, 0.187296/0 sec, 0.188486/0 sec, 0.190628/0 sec, 0.193684/0 sec, 0.184926/0 sec, 0.185556/0 sec, 0.188321/0 sec, 0.185639/0 sec, 0.185806/0 sec, 0.19412/0 sec, 0.19258/1 sec, 0.18848/0 sec, 0.18934/0 sec, 0.08029/0 sec, 0.079753/0 sec, 0.077798/0 sec, 0.07894/0 sec, 0.082315/0 sec, 0.0852/0 sec, 0.087363/0 sec, 0.092684/0 sec, 0.096322/0 sec, 0.101249/0 sec, 0.103399/0 sec, 0.10991/0 sec, 0.113392/0 sec, 0.121186/0 sec, 0.127832/0 sec, 0.134172/0 sec, 0.140681/0 sec, 0.14901/0 sec, 0.155543/1 sec, 0.161984/0 sec, 0.165641/0 sec, 0.175434/0 sec, 0.179873/0 sec, 0.179/0 sec, 0.18895/0 sec, 0.192695/0 sec, 0.188239/0 sec, 0.192555/0 sec, 0.1982/0 sec, 0.198522/1 sec, 0.199537/0 sec, 0.202341/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2.9423/1 sec (0.072971/0.072971 sec, 0.072676/0.072676 sec, 0.073472/0.073472 sec, 0.073034/0.073034 sec, 0.073098/0.073098 sec, 0.073019/0.073019 sec, 0.073811/0.073811 sec, 0.073072/0.073072 sec, 0.072899/0.072899 sec, 0.073493/0.073493 sec, 0.072145/0.072145 sec, 0.073342/0.073342 sec, 0.073962/0.073962 sec, 0.073425/0.073425 sec, 0.074863/0.074863 sec, 0.073671/0.073671 sec, 0.073813/0.073813 sec, 0.073346/0.073346 sec, 0.075429/0.075429 sec, 0.075464/0.075464 sec, 0.075651/0.075651 sec, 0.075468/0.075468 sec, 0.073362/0.073362 sec, 0.073485/0.073485 sec, 0.074083/0.074083 sec, 0.07338/0.07338 sec, 0.073188/0.073188 sec, 0.074043/0.074043 sec, 0.072916/0.072916 sec, 0.074233/0.074233 sec, 0.072324/0.072324 sec, 0.075667/0.075667 sec, 0.018213/0.018213 sec, 0.018239/0.018239 sec, 0.018056/0.018056 sec, 0.018167/0.018167 sec, 0.018227/0.018227 sec, 0.018201/0.018201 sec, 0.018235/0.018235 sec, 0.018214/0.018214 sec, 0.018253/0.018253 sec, 0.018293/0.018293 sec, 0.018247/0.018247 sec, 0.018259/0.018259 sec, 0.018227/0.018227 sec, 0.017617/0.017617 sec, 0.018183/0.018183 sec, 0.018202/0.018202 sec, 0.018207/0.018207 sec, 0.018294/0.018294 sec, 0.018364/0.018364 sec, 0.018256/0.018256 sec, 0.018318/0.018318 sec, 0.01839/0.01839 sec, 0.018353/0.018353 sec, 0.01839/0.01839 sec, 0.017508/0.017508 sec, 0.01841/0.01841 sec, 0.018412/0.018412 sec, 0.018452/0.018452 sec, 0.018389/0.018389 sec, 0.018297/0.018297 sec, 0.018295/0.018295 sec, 0.018325/0.018325 sec )
[LOG] Total clause minimization time: 5.8746/3 sec (0.069387/0.069387 sec, 0.072176/0.072176 sec, 0.076623/0.076623 sec, 0.071884/0.071884 sec, 0.073274/0.073274 sec, 0.071898/0.071898 sec, 0.07197/0.07197 sec, 0.072054/0.072054 sec, 0.072291/0.072291 sec, 0.073401/0.073401 sec, 0.073102/0.073102 sec, 0.073216/0.073216 sec, 0.072683/0.072683 sec, 0.073486/0.073486 sec, 0.073027/0.073027 sec, 0.07337/0.07337 sec, 0.07343/0.07343 sec, 0.073875/0.073875 sec, 0.073729/0.073729 sec, 0.073428/0.073428 sec, 0.074225/0.074225 sec, 0.076594/0.076594 sec, 0.081704/0.081704 sec, 0.07294/0.07294 sec, 0.072758/0.072758 sec, 0.076276/0.076276 sec, 0.074068/0.074068 sec, 0.073161/0.073161 sec, 0.082518/0.082518 sec, 0.079631/0.079631 sec, 0.077427/0.077427 sec, 0.075019/0.075019 sec, 0.049218/0.049218 sec, 0.050326/0.050326 sec, 0.048523/0.048523 sec, 0.049721/0.049721 sec, 0.053044/0.053044 sec, 0.055966/0.055966 sec, 0.058092/0.058092 sec, 0.063453/0.063453 sec, 0.067038/0.067038 sec, 0.07194/0.07194 sec, 0.0741/0.0741 sec, 0.080636/0.080636 sec, 0.084116/0.084116 sec, 0.09252/0.09252 sec, 0.098587/0.098587 sec, 0.104926/0.104926 sec, 0.111404/0.111404 sec, 0.119634/0.119634 sec, 0.125985/0.125985 sec, 0.132644/0.132644 sec, 0.136245/0.136245 sec, 0.145871/0.145871 sec, 0.150403/0.150403 sec, 0.149506/0.149506 sec, 0.160297/0.160297 sec, 0.163118/0.163118 sec, 0.158703/0.158703 sec, 0.163012/0.163012 sec, 0.168734/0.168734 sec, 0.169147/0.169147 sec, 0.170135/0.170135 sec, 0.172936/0.172936 sec )
[LOG] Total clause size reduction: 80083 --> 64 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 834.198 --> 0.666667 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 17.2283 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
[DBG] Resident set: 11804 kB.
[DBG] Virtual Memory: 101228 kB.
[DBG] Max memory usage: 26404 kB.
Synthesis time: 11.88 sec (Real time) / 18.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20500.02 sec (Real time) / 20360.16 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 20500.02 sec (Real time) / 20469.68 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.009345 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005859/0 sec (0.005859/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003041/0 sec (0.003041/0.003041 sec )
[LOG] Total clause minimization time: 5.5e-05/0 sec (5.5e-05/5.5e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.010296 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5492 kB.
[DBG] Virtual Memory: 95832 kB.
[DBG] Max memory usage: 5492 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008515 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005238/0 sec (0.005238/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002124/0 sec (0.002124/0.002124 sec )
[LOG] Total clause minimization time: 7e-05/0 sec (7e-05/7e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003579/0 sec (0.003579/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001211/0 sec (0.001211/0.001211 sec )
[LOG] Total clause minimization time: 0.00081/0 sec (0.00081/0.00081 sec )
[LOG] Total clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (5.5 --> 0 )
[LOG] Overall execution time: 0.009564 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5184 kB.
[DBG] Virtual Memory: 95588 kB.
[DBG] Max memory usage: 5340 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.021476 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015742/0 sec (0.015742/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007098/0 sec (0.007098/0.007098 sec )
[LOG] Total clause minimization time: 8.3e-05/0 sec (8.3e-05/8.3e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010917/0 sec (0.010917/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003588/0 sec (0.003588/0.003588 sec )
[LOG] Total clause minimization time: 0.002873/0 sec (0.002873/0.002873 sec )
[LOG] Total clause size reduction: 21 --> 0 (21 --> 0 )
[LOG] Average clause size reduction: 10.5 --> 0 (10.5 --> 0 )
[LOG] Overall execution time: 0.022988 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5724 kB.
[DBG] Virtual Memory: 95884 kB.
[DBG] Max memory usage: 6304 kB.
Synthesis time: 0.16 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.01953 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013572/0 sec (0.013572/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005197/0 sec (0.005197/0.005197 sec )
[LOG] Total clause minimization time: 5.5e-05/0 sec (5.5e-05/5.5e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009923/0 sec (0.009923/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003323/0 sec (0.003323/0.003323 sec )
[LOG] Total clause minimization time: 0.002144/0 sec (0.002144/0.002144 sec )
[LOG] Total clause size reduction: 21 --> 0 (21 --> 0 )
[LOG] Average clause size reduction: 10.5 --> 0 (10.5 --> 0 )
[LOG] Overall execution time: 0.021024 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5800 kB.
[DBG] Virtual Memory: 95880 kB.
[DBG] Max memory usage: 6392 kB.
Synthesis time: 0.16 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.045305 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032317/0 sec (0.032317/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.013803/0 sec (0.013803/0.013803 sec )
[LOG] Total clause minimization time: 0.000118/0 sec (0.000118/0.000118 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024821/0 sec (0.024821/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007856/0 sec (0.007856/0.007856 sec )
[LOG] Total clause minimization time: 0.00663/0 sec (0.00663/0.00663 sec )
[LOG] Total clause size reduction: 38 --> 0 (38 --> 0 )
[LOG] Average clause size reduction: 19 --> 0 (19 --> 0 )
[LOG] Overall execution time: 0.047814 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7336 kB.
[DBG] Virtual Memory: 96596 kB.
[DBG] Max memory usage: 9420 kB.
Synthesis time: 0.17 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.042994 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030774/0 sec (0.030774/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.011712/0 sec (0.011712/0.011712 sec )
[LOG] Total clause minimization time: 0.000119/0 sec (0.000119/0.000119 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022745/0 sec (0.022745/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007819/0 sec (0.007819/0.007819 sec )
[LOG] Total clause minimization time: 0.004764/0 sec (0.004764/0.004764 sec )
[LOG] Total clause size reduction: 38 --> 0 (38 --> 0 )
[LOG] Average clause size reduction: 19 --> 0 (19 --> 0 )
[LOG] Overall execution time: 0.045405 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7216 kB.
[DBG] Virtual Memory: 96596 kB.
[DBG] Max memory usage: 9440 kB.
Synthesis time: 0.17 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.102913 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074125/0 sec (0.074125/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.036855/0 sec (0.036855/0.036855 sec )
[LOG] Total clause minimization time: 0.000229/0 sec (0.000229/0.000229 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055167/0 sec (0.055167/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.016686/0 sec (0.016686/0.016686 sec )
[LOG] Total clause minimization time: 0.015543/0 sec (0.015543/0.015543 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.107805 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 11440 kB.
[DBG] Virtual Memory: 98736 kB.
[DBG] Max memory usage: 16388 kB.
Synthesis time: 0.21 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.099205 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.071152/0 sec (0.071152/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.031656/0 sec (0.031656/0.031656 sec )
[LOG] Total clause minimization time: 0.000229/0 sec (0.000229/0.000229 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051139/0 sec (0.051139/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.017473/0 sec (0.017473/0.017473 sec )
[LOG] Total clause minimization time: 0.010844/0 sec (0.010844/0.010844 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.104883 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8084 kB.
[DBG] Virtual Memory: 98732 kB.
[DBG] Max memory usage: 16488 kB.
Synthesis time: 0.21 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.258353 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1899/0 sec (0.1899/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.095729/0 sec (0.095729/0.095729 sec )
[LOG] Total clause minimization time: 0.000497/0 sec (0.000497/0.000497 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13613/0 sec (0.13613/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.048702/0 sec (0.048702/0.048702 sec )
[LOG] Total clause minimization time: 0.037896/0 sec (0.037896/0.037896 sec )
[LOG] Total clause size reduction: 136 --> 0 (136 --> 0 )
[LOG] Average clause size reduction: 68 --> 0 (68 --> 0 )
[LOG] Overall execution time: 0.26809 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 22832 kB.
[DBG] Virtual Memory: 105596 kB.
[DBG] Max memory usage: 34380 kB.
Synthesis time: 0.31 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.249508 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.180638/1 sec (0.180638/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.088493/0 sec (0.088493/0.088493 sec )
[LOG] Total clause minimization time: 0.000486/0 sec (0.000486/0.000486 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.126986/1 sec (0.126986/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.04893/1 sec (0.04893/0.04893 sec )
[LOG] Total clause minimization time: 0.02859/0 sec (0.02859/0.02859 sec )
[LOG] Total clause size reduction: 136 --> 0 (136 --> 0 )
[LOG] Average clause size reduction: 68 --> 0 (68 --> 0 )
[LOG] Overall execution time: 0.260155 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 16600 kB.
[DBG] Virtual Memory: 105596 kB.
[DBG] Max memory usage: 34228 kB.
Synthesis time: 0.31 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.008071 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004717/0 sec (0.001264/0 sec, 0.001365/0 sec, 0.002088/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000873/0 sec (3.9e-05/3.9e-05 sec, 3.3e-05/3.3e-05 sec, 0.000801/0.000801 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003875/0 sec (0.001018/0 sec, 0.001016/0 sec, 0.001841/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.001368/0 sec (0.000367/0.000367 sec, 0.000285/0.000285 sec, 0.000716/0.000716 sec )
[LOG] Total clause minimization time: 0.000489/0 sec (0/0 sec, 0/0 sec, 0.000489/0.000489 sec )
[LOG] Total clause size reduction: 6 --> 0 (0 --> 0, 0 --> 0, 6 --> 0 )
[LOG] Average clause size reduction: 1.5 --> 0 (0 --> 0, 0 --> 0, 3 --> 0 )
[LOG] Overall execution time: 0.008868 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4900 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4900 kB.
Synthesis time: 0.15 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.006624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003556/0 sec (0.000954/0 sec, 0.001215/0 sec, 0.001387/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000562/0 sec (3e-05/3e-05 sec, 3.6e-05/3.6e-05 sec, 0.000496/0.000496 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002691/0 sec (0.000688/0 sec, 0.000817/0 sec, 0.001186/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.001021/0 sec (0.000269/0.000269 sec, 0.000328/0.000328 sec, 0.000424/0.000424 sec )
[LOG] Total clause minimization time: 0.000449/0 sec (0/0 sec, 0/0 sec, 0.000449/0.000449 sec )
[LOG] Total clause size reduction: 6 --> 0 (0 --> 0, 0 --> 0, 6 --> 0 )
[LOG] Average clause size reduction: 1.5 --> 0 (0 --> 0, 0 --> 0, 3 --> 0 )
[LOG] Overall execution time: 0.007416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 4796 kB.
[DBG] Virtual Memory: 95568 kB.
[DBG] Max memory usage: 4796 kB.
Synthesis time: 0.14 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.022028 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015646/0 sec (0.003167/0 sec, 0.002596/0 sec, 0.003622/0 sec, 0.002798/0 sec, 0.003463/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002528/0 sec (4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 4.3e-05/4.3e-05 sec, 1.7e-05/1.7e-05 sec, 0.002384/0.002384 sec )
[LOG] Total clause minimization time: 4.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012568/0 sec (0.002262/0 sec, 0.002303/0 sec, 0.001509/0 sec, 0.002403/0 sec, 0.004091/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004664/0 sec (0.000642/0.000642 sec, 0.000993/0.000993 sec, 0.000544/0.000544 sec, 0.000872/0.000872 sec, 0.001613/0.001613 sec )
[LOG] Total clause minimization time: 0.001412/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001412/0.001412 sec )
[LOG] Total clause size reduction: 10 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5 --> 0 )
[LOG] Overall execution time: 0.022981 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5156 kB.
[DBG] Virtual Memory: 95620 kB.
[DBG] Max memory usage: 5284 kB.
Synthesis time: 0.15 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.016513 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010875/0 sec (0.00233/0 sec, 0.002028/0 sec, 0.002396/0 sec, 0.002323/0 sec, 0.001798/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001083/0 sec (4.4e-05/4.4e-05 sec, 3.7e-05/3.7e-05 sec, 4.1e-05/4.1e-05 sec, 1.8e-05/1.8e-05 sec, 0.000943/0.000943 sec )
[LOG] Total clause minimization time: 3.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.1e-05/3.1e-05 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009554/0 sec (0.001658/0 sec, 0.001778/0 sec, 0.00125/0 sec, 0.001701/0 sec, 0.003167/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003353/0 sec (0.000501/0.000501 sec, 0.000727/0.000727 sec, 0.000446/0.000446 sec, 0.000507/0.000507 sec, 0.001172/0.001172 sec )
[LOG] Total clause minimization time: 0.000983/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000983/0.000983 sec )
[LOG] Total clause size reduction: 10 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5 --> 0 )
[LOG] Overall execution time: 0.017486 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5080 kB.
[DBG] Virtual Memory: 95564 kB.
[DBG] Max memory usage: 5172 kB.
Synthesis time: 0.15 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.053422 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037223/0 sec (0.006588/0 sec, 0.005411/0 sec, 0.007779/0 sec, 0.003268/0 sec, 0.004151/0 sec, 0.004792/0 sec, 0.005234/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003936/0 sec (5.9e-05/5.9e-05 sec, 5e-05/5e-05 sec, 4.8e-05/4.8e-05 sec, 3.6e-05/3.6e-05 sec, 3.9e-05/3.9e-05 sec, 1.7e-05/1.7e-05 sec, 0.003687/0.003687 sec )
[LOG] Total clause minimization time: 7.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.054684 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6480 kB.
[DBG] Virtual Memory: 96228 kB.
[DBG] Max memory usage: 6480 kB.
Synthesis time: 0.17 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.03739 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026162/0 sec (0.004531/0 sec, 0.003731/0 sec, 0.005272/0 sec, 0.002877/0 sec, 0.003879/0 sec, 0.002416/0 sec, 0.003456/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002396/0 sec (4.6e-05/4.6e-05 sec, 4.2e-05/4.2e-05 sec, 3.9e-05/3.9e-05 sec, 3.7e-05/3.7e-05 sec, 3.6e-05/3.6e-05 sec, 1.9e-05/1.9e-05 sec, 0.002177/0.002177 sec )
[LOG] Total clause minimization time: 4.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.7e-05/4.7e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024492/0 sec (0.003342/0 sec, 0.003238/0 sec, 0.002408/0 sec, 0.003736/0 sec, 0.003079/0 sec, 0.0027/0 sec, 0.005989/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.009136/0 sec (0.000933/0.000933 sec, 0.001421/0.001421 sec, 0.000773/0.000773 sec, 0.001445/0.001445 sec, 0.001412/0.001412 sec, 0.00123/0.00123 sec, 0.001922/0.001922 sec )
[LOG] Total clause minimization time: 0.001839/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001839/0.001839 sec )
[LOG] Total clause size reduction: 14 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Overall execution time: 0.038588 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5496 kB.
[DBG] Virtual Memory: 95672 kB.
[DBG] Max memory usage: 5772 kB.
Synthesis time: 0.16 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.112749 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.078312/0 sec (0.012399/0 sec, 0.005904/0 sec, 0.007473/0 sec, 0.009772/0 sec, 0.010962/0 sec, 0.006537/0 sec, 0.007227/0 sec, 0.008137/0 sec, 0.009901/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007074/0 sec (7.7e-05/7.7e-05 sec, 4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 4.3e-05/4.3e-05 sec, 4.5e-05/4.5e-05 sec, 4.3e-05/4.3e-05 sec, 4.5e-05/4.5e-05 sec, 2.1e-05/2.1e-05 sec, 0.006703/0.006703 sec )
[LOG] Total clause minimization time: 7.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.5e-05/7.5e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.078978/0 sec (0.00909/0 sec, 0.008478/0 sec, 0.007164/0 sec, 0.006908/0 sec, 0.007898/0 sec, 0.009278/0 sec, 0.008034/0 sec, 0.007352/0 sec, 0.014776/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.030173/0 sec (0.002814/0.002814 sec, 0.003521/0.003521 sec, 0.003691/0.003691 sec, 0.002316/0.002316 sec, 0.001908/0.001908 sec, 0.0036/0.0036 sec, 0.003001/0.003001 sec, 0.003763/0.003763 sec, 0.005559/0.005559 sec )
[LOG] Total clause minimization time: 0.00462/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00462/0.00462 sec )
[LOG] Total clause size reduction: 18 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9 --> 0 )
[LOG] Overall execution time: 0.114608 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6756 kB.
[DBG] Virtual Memory: 96032 kB.
[DBG] Max memory usage: 7772 kB.
Synthesis time: 0.20 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.074604 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05187/0 sec (0.007038/0 sec, 0.006399/0 sec, 0.008182/0 sec, 0.004126/0 sec, 0.004816/0 sec, 0.006062/0 sec, 0.006897/0 sec, 0.003131/0 sec, 0.005219/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.003345/0 sec (5.6e-05/5.6e-05 sec, 5.1e-05/5.1e-05 sec, 5.3e-05/5.3e-05 sec, 4e-05/4e-05 sec, 4.2e-05/4.2e-05 sec, 3.4e-05/3.4e-05 sec, 3.9e-05/3.9e-05 sec, 1.8e-05/1.8e-05 sec, 0.003012/0.003012 sec )
[LOG] Total clause minimization time: 6.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.7e-05/6.7e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052465/0 sec (0.005688/0 sec, 0.006413/0 sec, 0.00435/0 sec, 0.005775/0 sec, 0.005481/0 sec, 0.004877/0 sec, 0.004911/0 sec, 0.005087/0 sec, 0.009883/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.018865/0 sec (0.001522/0.001522 sec, 0.002459/0.002459 sec, 0.002189/0.002189 sec, 0.001652/0.001652 sec, 0.0021/0.0021 sec, 0.002486/0.002486 sec, 0.001882/0.001882 sec, 0.001328/0.001328 sec, 0.003247/0.003247 sec )
[LOG] Total clause minimization time: 0.002719/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002719/0.002719 sec )
[LOG] Total clause size reduction: 18 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9 --> 0 )
[LOG] Overall execution time: 0.076029 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5960 kB.
[DBG] Virtual Memory: 95844 kB.
[DBG] Max memory usage: 6536 kB.
Synthesis time: 0.18 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.213428 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.153457/0 sec (0.019779/0 sec, 0.01089/0 sec, 0.011976/0 sec, 0.015796/0 sec, 0.017175/0 sec, 0.01018/0 sec, 0.012295/0 sec, 0.01599/0 sec, 0.016966/0 sec, 0.006715/0 sec, 0.015695/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.012269/0 sec (9.5e-05/9.5e-05 sec, 6.6e-05/6.6e-05 sec, 6.4e-05/6.4e-05 sec, 5.7e-05/5.7e-05 sec, 6e-05/6e-05 sec, 5.9e-05/5.9e-05 sec, 5.6e-05/5.6e-05 sec, 5.1e-05/5.1e-05 sec, 5.1e-05/5.1e-05 sec, 0.000492/0.000492 sec, 0.011218/0.011218 sec )
[LOG] Total clause minimization time: 0.000107/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000107/0.000107 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.151831/0 sec (0.014795/0 sec, 0.013786/0 sec, 0.011746/0 sec, 0.011094/0 sec, 0.012715/0 sec, 0.01505/0 sec, 0.012706/0 sec, 0.011732/0 sec, 0.011232/0 sec, 0.012881/0 sec, 0.024094/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.055228/0 sec (0.004411/0.004411 sec, 0.00532/0.00532 sec, 0.005851/0.005851 sec, 0.003729/0.003729 sec, 0.003022/0.003022 sec, 0.005743/0.005743 sec, 0.004621/0.004621 sec, 0.005894/0.005894 sec, 0.003618/0.003618 sec, 0.003068/0.003068 sec, 0.009951/0.009951 sec )
[LOG] Total clause minimization time: 0.004758/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004758/0.004758 sec )
[LOG] Total clause size reduction: 22 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Overall execution time: 0.216146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8168 kB.
[DBG] Virtual Memory: 96636 kB.
[DBG] Max memory usage: 9656 kB.
Synthesis time: 0.26 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.135074 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.097175/0 sec (0.012936/0 sec, 0.007029/0 sec, 0.007501/0 sec, 0.009789/0 sec, 0.011565/0 sec, 0.007195/0 sec, 0.007606/0 sec, 0.009743/0 sec, 0.011666/0 sec, 0.004167/0 sec, 0.007978/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.005063/0 sec (6.1e-05/6.1e-05 sec, 5.3e-05/5.3e-05 sec, 5.2e-05/5.2e-05 sec, 4.5e-05/4.5e-05 sec, 4.9e-05/4.9e-05 sec, 4.7e-05/4.7e-05 sec, 5e-05/5e-05 sec, 4e-05/4e-05 sec, 4.4e-05/4.4e-05 sec, 2.1e-05/2.1e-05 sec, 0.004601/0.004601 sec )
[LOG] Total clause minimization time: 7.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.8e-05/7.8e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.097755/0 sec (0.009459/0 sec, 0.008437/0 sec, 0.007517/0 sec, 0.007419/0 sec, 0.00802/0 sec, 0.00911/0 sec, 0.008777/0 sec, 0.007694/0 sec, 0.007594/0 sec, 0.008027/0 sec, 0.015701/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.036302/0 sec (0.002965/0.002965 sec, 0.003446/0.003446 sec, 0.003789/0.003789 sec, 0.002742/0.002742 sec, 0.001982/0.001982 sec, 0.003343/0.003343 sec, 0.003236/0.003236 sec, 0.003839/0.003839 sec, 0.002783/0.002783 sec, 0.00197/0.00197 sec, 0.006207/0.006207 sec )
[LOG] Total clause minimization time: 0.003676/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003676/0.003676 sec )
[LOG] Total clause size reduction: 22 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Overall execution time: 0.137024 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6988 kB.
[DBG] Virtual Memory: 96232 kB.
[DBG] Max memory usage: 7860 kB.
Synthesis time: 0.21 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.373523 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.257069/0 sec (0.025364/0 sec, 0.019249/0 sec, 0.015003/0 sec, 0.021501/0 sec, 0.026701/0 sec, 0.017304/0 sec, 0.019105/0 sec, 0.024387/0 sec, 0.021841/0 sec, 0.013906/0 sec, 0.021707/0 sec, 0.007543/0 sec, 0.023458/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01784/0 sec (0.000108/0.000108 sec, 8.9e-05/8.9e-05 sec, 8.1e-05/8.1e-05 sec, 7.5e-05/7.5e-05 sec, 7.6e-05/7.6e-05 sec, 7.4e-05/7.4e-05 sec, 7.3e-05/7.3e-05 sec, 6.6e-05/6.6e-05 sec, 6.9e-05/6.9e-05 sec, 6.9e-05/6.9e-05 sec, 3e-05/3e-05 sec, 3.9e-05/3.9e-05 sec, 0.016991/0.016991 sec )
[LOG] Total clause minimization time: 0.000152/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000152/0.000152 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.269767/0 sec (0.021659/0 sec, 0.023619/0 sec, 0.018179/0 sec, 0.017826/0 sec, 0.017811/0 sec, 0.020934/0 sec, 0.021248/0 sec, 0.017625/0 sec, 0.01679/0 sec, 0.019435/0 sec, 0.020915/0 sec, 0.018768/0 sec, 0.034958/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.099188/0 sec (0.006293/0.006293 sec, 0.008642/0.008642 sec, 0.007963/0.007963 sec, 0.008352/0.008352 sec, 0.004387/0.004387 sec, 0.006851/0.006851 sec, 0.007273/0.007273 sec, 0.008615/0.008615 sec, 0.005042/0.005042 sec, 0.004978/0.004978 sec, 0.008304/0.008304 sec, 0.007417/0.007417 sec, 0.015071/0.015071 sec )
[LOG] Total clause minimization time: 0.011039/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.011039/0.011039 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.377056 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6700 kB.
[DBG] Virtual Memory: 97376 kB.
[DBG] Max memory usage: 11916 kB.
Synthesis time: 0.35 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.228739 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.160803/0 sec (0.019419/0 sec, 0.00929/0 sec, 0.013159/0 sec, 0.016431/0 sec, 0.011956/0 sec, 0.011581/0 sec, 0.015518/0 sec, 0.014301/0 sec, 0.009165/0 sec, 0.013087/0 sec, 0.011147/0 sec, 0.004821/0 sec, 0.010928/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.007497/0 sec (9e-05/9e-05 sec, 6.4e-05/6.4e-05 sec, 5.8e-05/5.8e-05 sec, 5.8e-05/5.8e-05 sec, 5.9e-05/5.9e-05 sec, 5.7e-05/5.7e-05 sec, 5.2e-05/5.2e-05 sec, 5.6e-05/5.6e-05 sec, 5.5e-05/5.5e-05 sec, 5.2e-05/5.2e-05 sec, 5e-05/5e-05 sec, 3.1e-05/3.1e-05 sec, 0.006815/0.006815 sec )
[LOG] Total clause minimization time: 0.000101/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000101/0.000101 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166523/0 sec (0.013748/0 sec, 0.012004/0 sec, 0.010831/0 sec, 0.010959/0 sec, 0.012964/0 sec, 0.01398/0 sec, 0.011219/0 sec, 0.010328/0 sec, 0.01226/0 sec, 0.013444/0 sec, 0.01176/0 sec, 0.010999/0 sec, 0.022027/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.061181/0 sec (0.004432/0.004432 sec, 0.005236/0.005236 sec, 0.005236/0.005236 sec, 0.002765/0.002765 sec, 0.003705/0.003705 sec, 0.005301/0.005301 sec, 0.0054/0.0054 sec, 0.003328/0.003328 sec, 0.003044/0.003044 sec, 0.005316/0.005316 sec, 0.004714/0.004714 sec, 0.00547/0.00547 sec, 0.007234/0.007234 sec )
[LOG] Total clause minimization time: 0.006641/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006641/0.006641 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.231059 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7848 kB.
[DBG] Virtual Memory: 96436 kB.
[DBG] Max memory usage: 9360 kB.
Synthesis time: 0.26 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.588999 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.405456/0 sec (0.035876/0 sec, 0.025606/0 sec, 0.025762/0 sec, 0.034648/0 sec, 0.027763/0 sec, 0.024312/0 sec, 0.034442/0 sec, 0.029067/0 sec, 0.023239/0 sec, 0.033958/0 sec, 0.031918/0 sec, 0.028275/0 sec, 0.011011/0 sec, 0.009183/0 sec, 0.030396/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.022448/0 sec (0.00014/0.00014 sec, 0.000118/0.000118 sec, 0.000109/0.000109 sec, 0.0001/0.0001 sec, 0.0001/0.0001 sec, 0.0001/0.0001 sec, 9.3e-05/9.3e-05 sec, 9.4e-05/9.4e-05 sec, 9.1e-05/9.1e-05 sec, 8.6e-05/8.6e-05 sec, 9.1e-05/9.1e-05 sec, 8.8e-05/8.8e-05 sec, 5e-05/5e-05 sec, 4.6e-05/4.6e-05 sec, 0.021142/0.021142 sec )
[LOG] Total clause minimization time: 0.000202/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000202/0.000202 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.425187/0 sec (0.029797/0 sec, 0.031475/0 sec, 0.024515/0 sec, 0.022387/0 sec, 0.027087/0 sec, 0.030153/0 sec, 0.025399/0 sec, 0.023842/0 sec, 0.02672/0 sec, 0.029425/0 sec, 0.025652/0 sec, 0.024781/0 sec, 0.026632/0 sec, 0.029166/0 sec, 0.048156/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.152161/0 sec (0.008736/0.008736 sec, 0.011271/0.011271 sec, 0.011828/0.011828 sec, 0.006892/0.006892 sec, 0.007284/0.007284 sec, 0.011467/0.011467 sec, 0.011257/0.011257 sec, 0.00911/0.00911 sec, 0.00679/0.00679 sec, 0.011563/0.011563 sec, 0.010999/0.010999 sec, 0.010543/0.010543 sec, 0.00614/0.00614 sec, 0.011542/0.011542 sec, 0.016739/0.016739 sec )
[LOG] Total clause minimization time: 0.015343/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.015343/0.015343 sec )
[LOG] Total clause size reduction: 30 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Overall execution time: 0.593142 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 12592 kB.
[DBG] Virtual Memory: 98560 kB.
[DBG] Max memory usage: 15232 kB.
Synthesis time: 0.48 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.350586 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.244746/0 sec (0.024336/0 sec, 0.014645/0 sec, 0.015173/0 sec, 0.020379/0 sec, 0.021448/0 sec, 0.012387/0 sec, 0.016874/0 sec, 0.020891/0 sec, 0.018652/0 sec, 0.011486/0 sec, 0.017054/0 sec, 0.020886/0 sec, 0.009654/0 sec, 0.005814/0 sec, 0.015067/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010513/0 sec (9.3e-05/9.3e-05 sec, 0.0001/0.0001 sec, 7.6e-05/7.6e-05 sec, 6.9e-05/6.9e-05 sec, 7.3e-05/7.3e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 6.3e-05/6.3e-05 sec, 6.7e-05/6.7e-05 sec, 6.3e-05/6.3e-05 sec, 6.2e-05/6.2e-05 sec, 6.3e-05/6.3e-05 sec, 2.9e-05/2.9e-05 sec, 3.6e-05/3.6e-05 sec, 0.009582/0.009582 sec )
[LOG] Total clause minimization time: 0.000131/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000131/0.000131 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.257341/0 sec (0.019079/0 sec, 0.01794/0 sec, 0.015006/0 sec, 0.014389/0 sec, 0.016288/0 sec, 0.019019/0 sec, 0.015862/0 sec, 0.014781/0 sec, 0.014725/0 sec, 0.016581/0 sec, 0.017884/0 sec, 0.016046/0 sec, 0.01483/0 sec, 0.014849/0 sec, 0.030062/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.09086/0 sec (0.006147/0.006147 sec, 0.006742/0.006742 sec, 0.007364/0.007364 sec, 0.004963/0.004963 sec, 0.00375/0.00375 sec, 0.007179/0.007179 sec, 0.005673/0.005673 sec, 0.007402/0.007402 sec, 0.004193/0.004193 sec, 0.0042/0.0042 sec, 0.007161/0.007161 sec, 0.006061/0.006061 sec, 0.007416/0.007416 sec, 0.004169/0.004169 sec, 0.00844/0.00844 sec )
[LOG] Total clause minimization time: 0.009182/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009182/0.009182 sec )
[LOG] Total clause size reduction: 30 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Overall execution time: 0.353103 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 11164 kB.
[DBG] Virtual Memory: 98976 kB.
[DBG] Max memory usage: 11164 kB.
Synthesis time: 0.33 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.890301 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.626629/0 sec (0.045921/0 sec, 0.03918/0 sec, 0.027524/0 sec, 0.038444/0 sec, 0.049463/0 sec, 0.038549/0 sec, 0.028924/0 sec, 0.042861/0 sec, 0.052224/0 sec, 0.031128/0 sec, 0.038729/0 sec, 0.049416/0 sec, 0.03841/0 sec, 0.037805/0 sec, 0.015915/0 sec, 0.012911/0 sec, 0.039225/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.02841/0 sec (0.000181/0.000181 sec, 0.000163/0.000163 sec, 0.000154/0.000154 sec, 0.00015/0.00015 sec, 0.000147/0.000147 sec, 0.000147/0.000147 sec, 0.000144/0.000144 sec, 0.000139/0.000139 sec, 0.000143/0.000143 sec, 0.000138/0.000138 sec, 0.000139/0.000139 sec, 0.000131/0.000131 sec, 0.000135/0.000135 sec, 0.000124/0.000124 sec, 6.5e-05/6.5e-05 sec, 6.9e-05/6.9e-05 sec, 0.026241/0.026241 sec )
[LOG] Total clause minimization time: 0.000264/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000264/0.000264 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.645219/0 sec (0.039009/0 sec, 0.044246/0 sec, 0.034485/0 sec, 0.032333/0 sec, 0.032647/0 sec, 0.037973/0 sec, 0.03946/0 sec, 0.033443/0 sec, 0.03379/0 sec, 0.034255/0 sec, 0.03988/0 sec, 0.036525/0 sec, 0.033014/0 sec, 0.032283/0 sec, 0.038176/0 sec, 0.039498/0 sec, 0.064202/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.230252/0 sec (0.011164/0.011164 sec, 0.016457/0.016457 sec, 0.0126/0.0126 sec, 0.016159/0.016159 sec, 0.009336/0.009336 sec, 0.010478/0.010478 sec, 0.015571/0.015571 sec, 0.013355/0.013355 sec, 0.016056/0.016056 sec, 0.008456/0.008456 sec, 0.01438/0.01438 sec, 0.011612/0.011612 sec, 0.016155/0.016155 sec, 0.009295/0.009295 sec, 0.011021/0.011021 sec, 0.015622/0.015622 sec, 0.022535/0.022535 sec )
[LOG] Total clause minimization time: 0.02083/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02083/0.02083 sec )
[LOG] Total clause size reduction: 34 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17 --> 0 )
[LOG] Overall execution time: 0.896994 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8580 kB.
[DBG] Virtual Memory: 98740 kB.
[DBG] Max memory usage: 18848 kB.
Synthesis time: 0.64 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.525044 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.363576/1 sec (0.028669/0 sec, 0.021616/0 sec, 0.0204/0 sec, 0.027696/0 sec, 0.023682/1 sec, 0.018424/0 sec, 0.026616/0 sec, 0.029241/0 sec, 0.016166/0 sec, 0.024029/0 sec, 0.030352/0 sec, 0.019121/0 sec, 0.022812/0 sec, 0.019177/0 sec, 0.008008/0 sec, 0.007314/0 sec, 0.020253/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.014106/1 sec (0.000125/0.000125 sec, 9.7e-05/9.7e-05 sec, 9.3e-05/9.3e-05 sec, 8.5e-05/8.5e-05 sec, 0.000104/0.000104 sec, 8.4e-05/8.4e-05 sec, 7.8e-05/7.8e-05 sec, 8e-05/8e-05 sec, 8.4e-05/8.4e-05 sec, 7.6e-05/7.6e-05 sec, 7.7e-05/7.7e-05 sec, 7.6e-05/7.6e-05 sec, 7.5e-05/7.5e-05 sec, 3.5e-05/3.5e-05 sec, 3.9e-05/3.9e-05 sec, 3.7e-05/3.7e-05 sec, 0.012861/0.012861 sec )
[LOG] Total clause minimization time: 0.000165/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000165/0.000165 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.384093/1 sec (0.024151/0 sec, 0.025908/0 sec, 0.019907/0 sec, 0.018069/0 sec, 0.021654/0 sec, 0.024238/0 sec, 0.020548/1 sec, 0.020042/0 sec, 0.020993/0 sec, 0.023971/0 sec, 0.020514/0 sec, 0.019085/0 sec, 0.019737/0 sec, 0.023592/0 sec, 0.023724/0 sec, 0.019522/0 sec, 0.038438/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.138773/0 sec (0.007165/0.007165 sec, 0.009781/0.009781 sec, 0.00961/0.00961 sec, 0.005777/0.005777 sec, 0.005474/0.005474 sec, 0.009487/0.009487 sec, 0.008891/0.008891 sec, 0.008699/0.008699 sec, 0.004875/0.004875 sec, 0.009418/0.009418 sec, 0.007231/0.007231 sec, 0.009657/0.009657 sec, 0.00484/0.00484 sec, 0.007533/0.007533 sec, 0.007734/0.007734 sec, 0.009639/0.009639 sec, 0.012962/0.012962 sec )
[LOG] Total clause minimization time: 0.011421/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.011421/0.011421 sec )
[LOG] Total clause size reduction: 34 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17 --> 0 )
[LOG] Overall execution time: 0.528738 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 10308 kB.
[DBG] Virtual Memory: 97436 kB.
[DBG] Max memory usage: 13196 kB.
Synthesis time: 0.43 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.30727 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.939766/1 sec (0.058995/0 sec, 0.057569/0 sec, 0.047887/0 sec, 0.0378/0 sec, 0.038675/0 sec, 0.051159/0 sec, 0.061157/0 sec, 0.063621/0 sec, 0.046985/0 sec, 0.038644/0 sec, 0.054174/0 sec, 0.06555/0 sec, 0.060027/0 sec, 0.041483/0 sec, 0.047048/1 sec, 0.063337/0 sec, 0.037685/0 sec, 0.018498/0 sec, 0.049472/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.035429/0 sec (0.000303/0.000303 sec, 0.000219/0.000219 sec, 0.000201/0.000201 sec, 0.000199/0.000199 sec, 0.000208/0.000208 sec, 0.000192/0.000192 sec, 0.000194/0.000194 sec, 0.000191/0.000191 sec, 0.000186/0.000186 sec, 0.000192/0.000192 sec, 0.000199/0.000199 sec, 0.000192/0.000192 sec, 0.000186/0.000186 sec, 0.000187/0.000187 sec, 0.000182/0.000182 sec, 0.000196/0.000196 sec, 0.000141/0.000141 sec, 9.5e-05/9.5e-05 sec, 0.031966/0.031966 sec )
[LOG] Total clause minimization time: 0.000341/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000341/0.000341 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.944682/0 sec (0.050598/0 sec, 0.057751/0 sec, 0.053842/0 sec, 0.043499/0 sec, 0.043197/0 sec, 0.045719/0 sec, 0.043786/0 sec, 0.047857/0 sec, 0.049149/0 sec, 0.05116/0 sec, 0.043192/0 sec, 0.044304/0 sec, 0.043255/0 sec, 0.049709/0 sec, 0.051639/0 sec, 0.045659/0 sec, 0.0438/0 sec, 0.045624/0 sec, 0.090942/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.346414/0 sec (0.014717/0.014717 sec, 0.019639/0.019639 sec, 0.021529/0.021529 sec, 0.01634/0.01634 sec, 0.020408/0.020408 sec, 0.021823/0.021823 sec, 0.013344/0.013344 sec, 0.012195/0.012195 sec, 0.019446/0.019446 sec, 0.018608/0.018608 sec, 0.017725/0.017725 sec, 0.021676/0.021676 sec, 0.012875/0.012875 sec, 0.014368/0.014368 sec, 0.021084/0.021084 sec, 0.014925/0.014925 sec, 0.020292/0.020292 sec, 0.018436/0.018436 sec, 0.026984/0.026984 sec )
[LOG] Total clause minimization time: 0.027874/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.027874/0.027874 sec )
[LOG] Total clause size reduction: 38 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Overall execution time: 1.31435 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 16180 kB.
[DBG] Virtual Memory: 99924 kB.
[DBG] Max memory usage: 23804 kB.
Synthesis time: 0.85 sec (Real time) / 1.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.747498 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.523872/0 sec (0.036986/0 sec, 0.027644/0 sec, 0.026934/0 sec, 0.035764/0 sec, 0.029394/0 sec, 0.026258/0 sec, 0.036005/0 sec, 0.029655/0 sec, 0.025755/0 sec, 0.035668/0 sec, 0.031143/0 sec, 0.022996/0 sec, 0.034303/0 sec, 0.037509/0 sec, 0.030055/0 sec, 0.012058/0 sec, 0.009796/0 sec, 0.009622/0 sec, 0.026327/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.018414/0 sec (0.000153/0.000153 sec, 0.000147/0.000147 sec, 0.000119/0.000119 sec, 0.00011/0.00011 sec, 0.000109/0.000109 sec, 0.000108/0.000108 sec, 0.000104/0.000104 sec, 0.000107/0.000107 sec, 0.000106/0.000106 sec, 9.9e-05/9.9e-05 sec, 0.000106/0.000106 sec, 0.000102/0.000102 sec, 9.8e-05/9.8e-05 sec, 0.0001/0.0001 sec, 9.9e-05/9.9e-05 sec, 5.7e-05/5.7e-05 sec, 5e-05/5e-05 sec, 5.1e-05/5.1e-05 sec, 0.016589/0.016589 sec )
[LOG] Total clause minimization time: 0.000221/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000221/0.000221 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.544239/0 sec (0.030488/0 sec, 0.032927/0 sec, 0.025233/0 sec, 0.023219/0 sec, 0.027633/0 sec, 0.030563/0 sec, 0.026073/0 sec, 0.023731/0 sec, 0.027858/0 sec, 0.030198/0 sec, 0.02618/0 sec, 0.025171/0 sec, 0.027573/0 sec, 0.029285/0 sec, 0.02658/0 sec, 0.026303/0 sec, 0.026734/0 sec, 0.030315/0 sec, 0.048175/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.195934/0 sec (0.008952/0.008952 sec, 0.012292/0.012292 sec, 0.012287/0.012287 sec, 0.007117/0.007117 sec, 0.007251/0.007251 sec, 0.01183/0.01183 sec, 0.011746/0.011746 sec, 0.008195/0.008195 sec, 0.007344/0.007344 sec, 0.011903/0.011903 sec, 0.011191/0.011191 sec, 0.009778/0.009778 sec, 0.006991/0.006991 sec, 0.012089/0.012089 sec, 0.010766/0.010766 sec, 0.012196/0.012196 sec, 0.006224/0.006224 sec, 0.011807/0.011807 sec, 0.015975/0.015975 sec )
[LOG] Total clause minimization time: 0.015183/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.015183/0.015183 sec )
[LOG] Total clause size reduction: 38 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Overall execution time: 0.752029 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 12484 kB.
[DBG] Virtual Memory: 98736 kB.
[DBG] Max memory usage: 16140 kB.
Synthesis time: 0.56 sec (Real time) / 0.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.84679 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.36294/1 sec (0.074073/0 sec, 0.075104/0 sec, 0.081626/0 sec, 0.056562/0 sec, 0.046221/0 sec, 0.061324/0 sec, 0.077949/0 sec, 0.080535/0 sec, 0.076773/0 sec, 0.053835/0 sec, 0.054335/0 sec, 0.069425/0 sec, 0.082385/0 sec, 0.081237/0 sec, 0.066876/0 sec, 0.051026/0 sec, 0.053761/1 sec, 0.067621/0 sec, 0.0631/0 sec, 0.025731/0 sec, 0.063446/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.044306/0 sec (0.000349/0.000349 sec, 0.000286/0.000286 sec, 0.000275/0.000275 sec, 0.000321/0.000321 sec, 0.000267/0.000267 sec, 0.000263/0.000263 sec, 0.000269/0.000269 sec, 0.000246/0.000246 sec, 0.00024/0.00024 sec, 0.000265/0.000265 sec, 0.000232/0.000232 sec, 0.000231/0.000231 sec, 0.000233/0.000233 sec, 0.000217/0.000217 sec, 0.000218/0.000218 sec, 0.00022/0.00022 sec, 0.000215/0.000215 sec, 0.000222/0.000222 sec, 0.00021/0.00021 sec, 0.000115/0.000115 sec, 0.039412/0.039412 sec )
[LOG] Total clause minimization time: 0.000423/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000423/0.000423 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.31752/1 sec (0.064118/0 sec, 0.06636/0 sec, 0.070497/0 sec, 0.061199/0 sec, 0.055164/0 sec, 0.054858/0 sec, 0.057193/0 sec, 0.060156/0 sec, 0.061552/0 sec, 0.064818/0 sec, 0.057869/0 sec, 0.055977/0 sec, 0.058538/0 sec, 0.057706/0 sec, 0.06226/0 sec, 0.062212/0 sec, 0.067151/0 sec, 0.055269/0 sec, 0.054266/0 sec, 0.05878/1 sec, 0.111575/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.498275/0 sec (0.01907/0.01907 sec, 0.020718/0.020718 sec, 0.027089/0.027089 sec, 0.021486/0.021486 sec, 0.023462/0.023462 sec, 0.027605/0.027605 sec, 0.023007/0.023007 sec, 0.01585/0.01585 sec, 0.020086/0.020086 sec, 0.027691/0.027691 sec, 0.018636/0.018636 sec, 0.023504/0.023504 sec, 0.028309/0.028309 sec, 0.018964/0.018964 sec, 0.016509/0.016509 sec, 0.024784/0.024784 sec, 0.027546/0.027546 sec, 0.018758/0.018758 sec, 0.023645/0.023645 sec, 0.028409/0.028409 sec, 0.043147/0.043147 sec )
[LOG] Total clause minimization time: 0.02936/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02936/0.02936 sec )
[LOG] Total clause size reduction: 42 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42 --> 0 )
[LOG] Average clause size reduction: 1.90909 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Overall execution time: 1.85644 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 11472 kB.
[DBG] Virtual Memory: 101364 kB.
[DBG] Max memory usage: 29036 kB.
Synthesis time: 1.14 sec (Real time) / 2.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.03318 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.730189/1 sec (0.043499/0 sec, 0.0382/0 sec, 0.02624/0 sec, 0.036788/0 sec, 0.04727/0 sec, 0.036556/0 sec, 0.029299/0 sec, 0.043756/0 sec, 0.048012/0 sec, 0.026717/0 sec, 0.042289/0 sec, 0.048724/0 sec, 0.028019/0 sec, 0.04124/0 sec, 0.050033/1 sec, 0.029268/0 sec, 0.040494/0 sec, 0.014714/0 sec, 0.012675/0 sec, 0.012614/0 sec, 0.033782/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.023586/0 sec (0.000183/0.000183 sec, 0.000153/0.000153 sec, 0.000149/0.000149 sec, 0.000143/0.000143 sec, 0.000138/0.000138 sec, 0.000141/0.000141 sec, 0.000138/0.000138 sec, 0.000135/0.000135 sec, 0.000141/0.000141 sec, 0.000136/0.000136 sec, 0.000134/0.000134 sec, 0.000137/0.000137 sec, 0.00014/0.00014 sec, 0.000129/0.000129 sec, 0.000135/0.000135 sec, 0.00013/0.00013 sec, 0.000126/0.000126 sec, 6.9e-05/6.9e-05 sec, 6.2e-05/6.2e-05 sec, 6.8e-05/6.8e-05 sec, 0.020999/0.020999 sec )
[LOG] Total clause minimization time: 0.000258/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000258/0.000258 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.751829/1 sec (0.037038/0 sec, 0.042349/0 sec, 0.033099/0 sec, 0.031113/0 sec, 0.030829/0 sec, 0.036343/0 sec, 0.03867/0 sec, 0.032396/0 sec, 0.032837/0 sec, 0.033762/0 sec, 0.037922/0 sec, 0.031951/0 sec, 0.031088/0 sec, 0.033128/0 sec, 0.036658/0 sec, 0.033273/0 sec, 0.031463/0 sec, 0.032782/0 sec, 0.037837/0 sec, 0.034369/1 sec, 0.062922/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.27563/0 sec (0.01049/0.01049 sec, 0.016047/0.016047 sec, 0.012391/0.012391 sec, 0.015679/0.015679 sec, 0.00868/0.00868 sec, 0.010294/0.010294 sec, 0.01523/0.01523 sec, 0.013737/0.013737 sec, 0.015375/0.015375 sec, 0.008216/0.008216 sec, 0.015188/0.015188 sec, 0.010442/0.010442 sec, 0.015801/0.015801 sec, 0.008203/0.008203 sec, 0.01434/0.01434 sec, 0.010139/0.010139 sec, 0.015758/0.015758 sec, 0.008181/0.008181 sec, 0.01413/0.01413 sec, 0.010535/0.010535 sec, 0.026774/0.026774 sec )
[LOG] Total clause minimization time: 0.019937/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.019937/0.019937 sec )
[LOG] Total clause size reduction: 42 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42 --> 0 )
[LOG] Average clause size reduction: 1.90909 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Overall execution time: 1.03846 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 15208 kB.
[DBG] Virtual Memory: 99820 kB.
[DBG] Max memory usage: 18652 kB.
Synthesis time: 0.71 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.50302 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.88225/1 sec (0.089918/0 sec, 0.090966/0 sec, 0.095338/0 sec, 0.098823/0 sec, 0.081482/0 sec, 0.063341/0 sec, 0.061271/0 sec, 0.061654/0 sec, 0.075941/0 sec, 0.098778/1 sec, 0.098111/0 sec, 0.099472/0 sec, 0.07844/0 sec, 0.063737/0 sec, 0.062184/0 sec, 0.073655/0 sec, 0.092274/0 sec, 0.096614/0 sec, 0.100147/0 sec, 0.094519/0 sec, 0.086281/0 sec, 0.043959/0 sec, 0.075349/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.051871/0 sec (0.00039/0.00039 sec, 0.000337/0.000337 sec, 0.000332/0.000332 sec, 0.000307/0.000307 sec, 0.000309/0.000309 sec, 0.000306/0.000306 sec, 0.000361/0.000361 sec, 0.000291/0.000291 sec, 0.000283/0.000283 sec, 0.000303/0.000303 sec, 0.000295/0.000295 sec, 0.000289/0.000289 sec, 0.000273/0.000273 sec, 0.000292/0.000292 sec, 0.000266/0.000266 sec, 0.000322/0.000322 sec, 0.000258/0.000258 sec, 0.000243/0.000243 sec, 0.000256/0.000256 sec, 0.00025/0.00025 sec, 0.000246/0.000246 sec, 0.000128/0.000128 sec, 0.045534/0.045534 sec )
[LOG] Total clause minimization time: 0.000501/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000501/0.000501 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 2.51198 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 32912 kB.
[DBG] Virtual Memory: 112420 kB.
[DBG] Max memory usage: 34036 kB.
Synthesis time: 1.63 sec (Real time) / 2.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.39616 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.00344/1 sec (0.052449/0 sec, 0.051919/0 sec, 0.039084/0 sec, 0.033951/0 sec, 0.044553/0 sec, 0.057083/0 sec, 0.052635/0 sec, 0.033844/0 sec, 0.048868/0 sec, 0.057063/0 sec, 0.046279/0 sec, 0.033553/0 sec, 0.052632/0 sec, 0.060466/0 sec, 0.040692/0 sec, 0.048337/0 sec, 0.058136/0 sec, 0.047825/0 sec, 0.047421/0 sec, 0.021106/0 sec, 0.016427/1 sec, 0.016384/0 sec, 0.042738/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.029246/0 sec (0.000204/0.000204 sec, 0.000187/0.000187 sec, 0.000182/0.000182 sec, 0.000185/0.000185 sec, 0.000182/0.000182 sec, 0.000175/0.000175 sec, 0.000176/0.000176 sec, 0.000177/0.000177 sec, 0.00018/0.00018 sec, 0.000175/0.000175 sec, 0.000176/0.000176 sec, 0.00017/0.00017 sec, 0.000173/0.000173 sec, 0.000177/0.000177 sec, 0.000171/0.000171 sec, 0.000175/0.000175 sec, 0.000166/0.000166 sec, 0.000164/0.000164 sec, 0.000167/0.000167 sec, 8.7e-05/8.7e-05 sec, 7.9e-05/7.9e-05 sec, 8.2e-05/8.2e-05 sec, 0.025636/0.025636 sec )
[LOG] Total clause minimization time: 0.000302/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000302/0.000302 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.01187/0 sec (0.045672/0 sec, 0.052234/0 sec, 0.046366/0 sec, 0.039945/0 sec, 0.039778/0 sec, 0.038628/0 sec, 0.044086/0 sec, 0.046703/0 sec, 0.039529/0 sec, 0.039038/0 sec, 0.038701/0 sec, 0.042811/0 sec, 0.046386/0 sec, 0.039142/0 sec, 0.038848/0 sec, 0.040819/0 sec, 0.04494/0 sec, 0.045395/0 sec, 0.039951/0 sec, 0.039677/0 sec, 0.043592/0 sec, 0.045093/0 sec, 0.074536/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.366926/0 sec (0.013211/0.013211 sec, 0.018492/0.018492 sec, 0.016344/0.016344 sec, 0.01801/0.01801 sec, 0.019418/0.019418 sec, 0.011217/0.011217 sec, 0.011911/0.011911 sec, 0.018912/0.018912 sec, 0.013449/0.013449 sec, 0.019449/0.019449 sec, 0.010556/0.010556 sec, 0.013251/0.013251 sec, 0.018785/0.018785 sec, 0.014093/0.014093 sec, 0.019458/0.019458 sec, 0.010544/0.010544 sec, 0.01689/0.01689 sec, 0.015221/0.015221 sec, 0.018421/0.018421 sec, 0.012057/0.012057 sec, 0.013106/0.013106 sec, 0.01901/0.01901 sec, 0.025121/0.025121 sec )
[LOG] Total clause minimization time: 0.023683/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.023683/0.023683 sec )
[LOG] Total clause size reduction: 46 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Overall execution time: 1.40192 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 15688 kB.
[DBG] Virtual Memory: 99900 kB.
[DBG] Max memory usage: 21768 kB.
Synthesis time: 0.90 sec (Real time) / 1.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.30946 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Done: false, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.33967/1 sec (0.097344/0 sec, 0.092979/0 sec, 0.094242/0 sec, 0.100336/0 sec, 0.102232/0 sec, 0.08827/0 sec, 0.079293/0 sec, 0.08205/0 sec, 0.081872/0 sec, 0.089114/1 sec, 0.090795/0 sec, 0.094732/0 sec, 0.093936/0 sec, 0.096281/0 sec, 0.091245/0 sec, 0.081169/0 sec, 0.084104/0 sec, 0.083165/0 sec, 0.09277/0 sec, 0.093125/0 sec, 0.092754/0 sec, 0.096596/0 sec, 0.093453/0 sec, 0.079649/0 sec, 0.168169/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.878746/0 sec (0.030178/0.030178 sec, 0.030727/0.030727 sec, 0.033354/0.033354 sec, 0.039588/0.039588 sec, 0.042187/0.042187 sec, 0.029609/0.029609 sec, 0.029099/0.029099 sec, 0.032917/0.032917 sec, 0.037204/0.037204 sec, 0.042418/0.042418 sec, 0.031899/0.031899 sec, 0.026059/0.026059 sec, 0.036746/0.036746 sec, 0.042171/0.042171 sec, 0.029154/0.029154 sec, 0.029008/0.029008 sec, 0.034296/0.034296 sec, 0.038961/0.038961 sec, 0.040625/0.040625 sec, 0.025944/0.025944 sec, 0.032373/0.032373 sec, 0.042112/0.042112 sec, 0.030186/0.030186 sec, 0.028771/0.028771 sec, 0.06316/0.06316 sec )
[LOG] Total clause minimization time: 0.056322/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.056322/0.056322 sec )
[LOG] Total clause size reduction: 50 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50 --> 0 )
[LOG] Average clause size reduction: 1.92308 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25 --> 0 )
[LOG] Overall execution time: 3.32051 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 27800 kB.
[DBG] Virtual Memory: 105084 kB.
[DBG] Max memory usage: 41084 kB.
Synthesis time: 1.76 sec (Real time) / 3.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.84834 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.374/0 sec (0.063339/0 sec, 0.061431/0 sec, 0.06003/0 sec, 0.044415/0 sec, 0.044106/0 sec, 0.057173/0 sec, 0.06769/0 sec, 0.06957/0 sec, 0.051893/0 sec, 0.04393/0 sec, 0.061223/0 sec, 0.070313/0 sec, 0.068094/0 sec, 0.045157/0 sec, 0.056162/0 sec, 0.072777/0 sec, 0.068144/0 sec, 0.044654/0 sec, 0.053659/0 sec, 0.071308/0 sec, 0.073508/0 sec, 0.034134/0 sec, 0.020701/0 sec, 0.020903/0 sec, 0.04969/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.033312/0 sec (0.00029/0.00029 sec, 0.000236/0.000236 sec, 0.00023/0.00023 sec, 0.000229/0.000229 sec, 0.00026/0.00026 sec, 0.000216/0.000216 sec, 0.000212/0.000212 sec, 0.000211/0.000211 sec, 0.000212/0.000212 sec, 0.000206/0.000206 sec, 0.000204/0.000204 sec, 0.000203/0.000203 sec, 0.000209/0.000209 sec, 0.000212/0.000212 sec, 0.000211/0.000211 sec, 0.000209/0.000209 sec, 0.000201/0.000201 sec, 0.000209/0.000209 sec, 0.000207/0.000207 sec, 0.000203/0.000203 sec, 0.000196/0.000196 sec, 0.000111/0.000111 sec, 9.5e-05/9.5e-05 sec, 0.000108/0.000108 sec, 0.028432/0.028432 sec )
[LOG] Total clause minimization time: 0.000364/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000364/0.000364 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.32845/1 sec (0.055194/0 sec, 0.057965/0 sec, 0.057884/0 sec, 0.049816/0 sec, 0.047289/0 sec, 0.049263/0 sec, 0.048422/0 sec, 0.051996/0 sec, 0.053905/0 sec, 0.05563/0 sec, 0.046182/0 sec, 0.049467/0 sec, 0.049426/0 sec, 0.053007/0 sec, 0.054409/0 sec, 0.049405/0 sec, 0.047789/1 sec, 0.047687/0 sec, 0.053999/0 sec, 0.054526/0 sec, 0.048402/0 sec, 0.048059/0 sec, 0.049109/0 sec, 0.052894/0 sec, 0.096726/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.49372/1 sec (0.01591/0.01591 sec, 0.018527/0.018527 sec, 0.023456/0.023456 sec, 0.018023/0.018023 sec, 0.021987/0.021987 sec, 0.024036/0.024036 sec, 0.014947/0.014947 sec, 0.013416/0.013416 sec, 0.021512/0.021512 sec, 0.020087/0.020087 sec, 0.01828/0.01828 sec, 0.02405/0.02405 sec, 0.014176/0.014176 sec, 0.015614/0.015614 sec, 0.023246/0.023246 sec, 0.014979/0.014979 sec, 0.022312/0.022312 sec, 0.017398/0.017398 sec, 0.015588/0.015588 sec, 0.023293/0.023293 sec, 0.01481/0.01481 sec, 0.022287/0.022287 sec, 0.019808/0.019808 sec, 0.013758/0.013758 sec, 0.04222/0.04222 sec )
[LOG] Total clause minimization time: 0.021413/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.021413/0.021413 sec )
[LOG] Total clause size reduction: 50 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50 --> 0 )
[LOG] Average clause size reduction: 1.92308 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25 --> 0 )
[LOG] Overall execution time: 1.85535 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 16352 kB.
[DBG] Virtual Memory: 101928 kB.
[DBG] Max memory usage: 25628 kB.
Synthesis time: 1.14 sec (Real time) / 2.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.7857 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 58 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 64 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.03548/1 sec (0.069886/0 sec, 0.077234/0 sec, 0.098065/0 sec, 0.114795/0 sec, 0.096289/1 sec, 0.070975/0 sec, 0.082418/0 sec, 0.085499/0 sec, 0.08975/0 sec, 0.068261/0 sec, 0.096008/0 sec, 0.086297/0 sec )
[LOG] Nr of iterations: 67 (10, 14, 3, 2, 7, 2, 8, 11, 2, 1, 6, 1 )
[LOG] Total clause computation time: 0.420895/0 sec (0.026718/0.026718 sec, 0.035195/0.035195 sec, 0.045127/0.045127 sec, 0.048889/0.048889 sec, 0.047182/0.047182 sec, 0.034794/0.034794 sec, 0.038333/0.038333 sec, 0.034305/0.034305 sec, 0.037055/0.037055 sec, 2.8e-05/2.8e-05 sec, 0.037185/0.037185 sec, 0.036084/0.036084 sec )
[LOG] Total clause minimization time: 0.571291/1 sec (0.036169/0.036169 sec, 0.037631/0.037631 sec, 0.048748/0.048748 sec, 0.061626/0.061626 sec, 0.044666/0.044666 sec, 0.031569/0.031569 sec, 0.041352/0.041352 sec, 0.048765/0.048765 sec, 0.050503/0.050503 sec, 0.066008/0.066008 sec, 0.056263/0.056263 sec, 0.047991/0.047991 sec )
[LOG] Total clause size reduction: 3974 --> 106 (1242 --> 17, 1612 --> 25, 220 --> 4, 108 --> 0, 642 --> 11, 102 --> 1, 13 --> 13, 19 --> 19, 4 --> 4, 0 --> 0, 11 --> 11, 1 --> 1 )
[LOG] Average clause size reduction: 59.3134 --> 1.58209 (124.2 --> 1.7, 115.143 --> 1.78571, 73.3333 --> 1.33333, 54 --> 0, 91.7143 --> 1.57143, 51 --> 0.5, 1.625 --> 1.625, 1.72727 --> 1.72727, 2 --> 2, 0 --> 0, 1.83333 --> 1.83333, 1 --> 1 )
[LOG] Final circuit size: 58 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.75093/2 sec (0.548759/1 sec, 0.462456/0 sec, 0.309825/0 sec, 0.094679/0 sec, 0.179412/0 sec, 0.155801/1 sec )
[LOG] Nr of iterations: 46 (9, 12, 8, 2, 8, 7 )
[LOG] Total clause computation time: 0.236641/0 sec (0.092885/0.092885 sec, 0.07269/0.07269 sec, 0.037172/0.037172 sec, 0.007117/0.007117 sec, 0.015359/0.015359 sec, 0.011418/0.011418 sec )
[LOG] Total clause minimization time: 1.49681/2 sec (0.449907/0.449907 sec, 0.387877/0.387877 sec, 0.268772/0.268772 sec, 0.08566/0.08566 sec, 0.162107/0.162107 sec, 0.142485/0.142485 sec )
[LOG] Total clause size reduction: 1000 --> 82 (200 --> 13, 275 --> 24, 175 --> 20, 25 --> 0, 175 --> 15, 150 --> 10 )
[LOG] Average clause size reduction: 21.7391 --> 1.78261 (22.2222 --> 1.44444, 22.9167 --> 2, 21.875 --> 2.5, 12.5 --> 0, 21.875 --> 1.875, 21.4286 --> 1.42857 )
[LOG] Overall execution time: 1.7874 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 7956 kB.
[DBG] Virtual Memory: 95768 kB.
[DBG] Max memory usage: 8856 kB.
Synthesis time: 1.46 sec (Real time) / 2.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 223 5 21 1 192
=====================  genbuf2c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 9.28174 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 228 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 228 new AND gates.
[LOG] Size before ABC: 267 AND gates.
[LOG] Size after ABC: 227 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.22972/3 sec (0.160561/0 sec, 0.171617/0 sec, 0.1798/0 sec, 0.158674/0 sec, 0.176068/0 sec, 0.240183/0 sec, 0.266242/1 sec, 0.230566/0 sec, 0.253103/0 sec, 0.623942/0 sec, 0.437004/1 sec, 0.476891/0 sec, 1.22617/0 sec, 0.628899/1 sec )
[LOG] Nr of iterations: 153 (22, 23, 6, 6, 5, 17, 3, 21, 22, 4, 4, 4, 15, 1 )
[LOG] Total clause computation time: 1.14591/1 sec (0.071726/0.071726 sec, 0.067687/0.067687 sec, 0.06442/0.06442 sec, 0.065514/0.065514 sec, 0.088215/0.088215 sec, 0.110965/0.110965 sec, 0.128468/0.128468 sec, 0.074058/0.074058 sec, 0.100064/0.100064 sec, 0.098248/0.098248 sec, 0.067185/0.067185 sec, 0.055493/0.055493 sec, 0.086939/0.086939 sec, 0.066925/0.066925 sec )
[LOG] Total clause minimization time: 3.98896/2 sec (0.076259/0.076259 sec, 0.095813/0.095813 sec, 0.107665/0.107665 sec, 0.085348/0.085348 sec, 0.079959/0.079959 sec, 0.120563/0.120563 sec, 0.129189/0.129189 sec, 0.150722/0.150722 sec, 0.147874/0.147874 sec, 0.52128/0.52128 sec, 0.365349/0.365349 sec, 0.417051/0.417051 sec, 1.13427/1.13427 sec, 0.557617/0.557617 sec )
[LOG] Total clause size reduction: 11717 --> 372 (3717 --> 66, 3586 --> 67, 725 --> 9, 670 --> 8, 524 --> 5, 2064 --> 39, 248 --> 3, 66 --> 61, 67 --> 64, 6 --> 6, 5 --> 5, 5 --> 5, 33 --> 33, 1 --> 1 )
[LOG] Average clause size reduction: 76.5817 --> 2.43137 (168.955 --> 3, 155.913 --> 2.91304, 120.833 --> 1.5, 111.667 --> 1.33333, 104.8 --> 1, 121.412 --> 2.29412, 82.6667 --> 1, 3.14286 --> 2.90476, 3.04545 --> 2.90909, 1.5 --> 1.5, 1.25 --> 1.25, 1.25 --> 1.25, 2.2 --> 2.2, 1 --> 1 )
[LOG] Overall execution time: 9.28396 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
[DBG] Resident set: 17188 kB.
[DBG] Virtual Memory: 97808 kB.
[DBG] Max memory usage: 25296 kB.
Synthesis time: 6.70 sec (Real time) / 9.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 433 6 24 1 397
=====================  genbuf3c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 28.0048 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 228 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 228 new AND gates.
[LOG] Size before ABC: 279 AND gates.
[LOG] Size after ABC: 227 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.8417/11 sec (0.308301/0 sec, 0.271559/0 sec, 0.231787/0 sec, 0.228736/0 sec, 0.217979/0 sec, 0.298604/1 sec, 1.45905/0 sec, 0.522536/1 sec, 0.198355/0 sec, 2.1324/1 sec, 1.90254/1 sec, 1.07975/0 sec, 2.10086/1 sec, 1.92496/1 sec, 3.00732/2 sec, 2.83152/1 sec, 0.7711/1 sec, 2.35435/1 sec )
[LOG] Nr of iterations: 170 (15, 20, 7, 6, 5, 10, 7, 23, 2, 13, 14, 5, 5, 4, 7, 4, 22, 1 )
[LOG] Total clause computation time: 2.74638/0 sec (0.150314/0.150314 sec, 0.116095/0.116095 sec, 0.095055/0.095055 sec, 0.092653/0.092653 sec, 0.091181/0.091181 sec, 0.15595/0.15595 sec, 0.220747/0.220747 sec, 0.242357/0.242357 sec, 0.099763/0.099763 sec, 0.204267/0.204267 sec, 0.18851/0.18851 sec, 0.154516/0.154516 sec, 0.104375/0.104375 sec, 0.118795/0.118795 sec, 0.230475/0.230475 sec, 0.148828/0.148828 sec, 0.216469/0.216469 sec, 0.116031/0.116031 sec )
[LOG] Total clause minimization time: 18.9028/11 sec (0.136108/0.136108 sec, 0.142678/0.142678 sec, 0.124536/0.124536 sec, 0.124581/0.124581 sec, 0.114588/0.114588 sec, 0.129604/0.129604 sec, 1.22533/1.22533 sec, 0.265873/0.265873 sec, 0.086173/0.086173 sec, 1.91942/1.91942 sec, 1.70599/1.70599 sec, 0.917807/0.917807 sec, 1.98916/1.98916 sec, 1.79895/1.79895 sec, 2.76924/2.76924 sec, 2.67529/2.67529 sec, 0.546186/0.546186 sec, 2.23128/2.23128 sec )
[LOG] Total clause size reduction: 15121 --> 423 (3024 --> 48, 3838 --> 71, 1074 --> 12, 815 --> 9, 660 --> 6, 1323 --> 29, 876 --> 18, 3190 --> 54, 140 --> 1, 42 --> 42, 41 --> 36, 7 --> 7, 9 --> 9, 6 --> 6, 15 --> 14, 6 --> 6, 54 --> 54, 1 --> 1 )
[LOG] Average clause size reduction: 88.9471 --> 2.48824 (201.6 --> 3.2, 191.9 --> 3.55, 153.429 --> 1.71429, 135.833 --> 1.5, 132 --> 1.2, 132.3 --> 2.9, 125.143 --> 2.57143, 138.696 --> 2.34783, 70 --> 0.5, 3.23077 --> 3.23077, 2.92857 --> 2.57143, 1.4 --> 1.4, 1.8 --> 1.8, 1.5 --> 1.5, 2.14286 --> 2, 1.5 --> 1.5, 2.45455 --> 2.45455, 1 --> 1 )
[LOG] Overall execution time: 28.0082 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
[DBG] Resident set: 28756 kB.
[DBG] Virtual Memory: 103780 kB.
[DBG] Max memory usage: 34892 kB.
Synthesis time: 17.08 sec (Real time) / 27.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.99 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 472 7 27 1 430
=====================  genbuf4c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 187.101 sec CPU time.
[LOG] Relation determinization time: 106 sec real time.
[LOG] Final circuit size: 310 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 310 new AND gates.
[LOG] Size before ABC: 372 AND gates.
[LOG] Size after ABC: 310 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 162.808/82 sec (1.06833/1 sec, 0.818458/0 sec, 0.573905/0 sec, 0.495536/1 sec, 0.492245/0 sec, 0.515941/0 sec, 0.782479/1 sec, 0.877864/0 sec, 0.925872/1 sec, 0.446236/0 sec, 19.8769/10 sec, 10.865/5 sec, 9.93626/5 sec, 15.4705/8 sec, 20.1128/10 sec, 9.29611/5 sec, 21.8652/11 sec, 18.4434/9 sec, 3.65537/2 sec, 26.2896/13 sec )
[LOG] Nr of iterations: 203 (21, 27, 7, 5, 4, 6, 10, 7, 19, 4, 19, 24, 6, 4, 2, 5, 9, 5, 17, 2 )
[LOG] Total clause computation time: 7.26095/3 sec (0.647739/0.647739 sec, 0.324906/0.324906 sec, 0.376499/0.376499 sec, 0.226556/0.226556 sec, 0.206519/0.206519 sec, 0.234964/0.234964 sec, 0.3685/0.3685 sec, 0.438944/0.438944 sec, 0.451967/0.451967 sec, 0.2201/0.2201 sec, 1.52083/1.52083 sec, 0.400587/0.400587 sec, 0.232854/0.232854 sec, 0.163395/0.163395 sec, 0.182037/0.182037 sec, 0.202899/0.202899 sec, 0.21447/0.21447 sec, 0.185768/0.185768 sec, 0.358243/0.358243 sec, 0.303176/0.303176 sec )
[LOG] Total clause minimization time: 155.159/78 sec (0.382519/0.382519 sec, 0.469672/0.469672 sec, 0.175401/0.175401 sec, 0.24709/0.24709 sec, 0.263781/0.263781 sec, 0.258199/0.258199 sec, 0.390846/0.390846 sec, 0.415982/0.415982 sec, 0.449588/0.449588 sec, 0.203728/0.203728 sec, 18.339/18.339 sec, 10.4481/10.4481 sec, 9.68976/9.68976 sec, 15.2935/15.2935 sec, 19.9166/19.9166 sec, 9.07943/9.07943 sec, 21.6368/21.6368 sec, 18.2439/18.2439 sec, 3.28218/3.28218 sec, 25.9729/25.9729 sec )
[LOG] Total clause size reduction: 21439 --> 516 (5260 --> 68, 6422 --> 104, 1278 --> 11, 804 --> 6, 561 --> 6, 940 --> 7, 1503 --> 20, 996 --> 14, 2952 --> 41, 477 --> 4, 62 --> 62, 89 --> 79, 11 --> 11, 6 --> 6, 3 --> 3, 7 --> 7, 20 --> 19, 9 --> 9, 37 --> 37, 2 --> 2 )
[LOG] Average clause size reduction: 105.611 --> 2.54187 (250.476 --> 3.2381, 237.852 --> 3.85185, 182.571 --> 1.57143, 160.8 --> 1.2, 140.25 --> 1.5, 156.667 --> 1.16667, 150.3 --> 2, 142.286 --> 2, 155.368 --> 2.15789, 119.25 --> 1, 3.26316 --> 3.26316, 3.70833 --> 3.29167, 1.83333 --> 1.83333, 1.5 --> 1.5, 1.5 --> 1.5, 1.4 --> 1.4, 2.22222 --> 2.11111, 1.8 --> 1.8, 2.17647 --> 2.17647, 1 --> 1 )
[LOG] Overall execution time: 187.106 sec CPU time.
[LOG] Overall execution time: 106 sec real time.
[DBG] Resident set: 87708 kB.
[DBG] Virtual Memory: 120212 kB.
[DBG] Max memory usage: 102576 kB.
Synthesis time: 105.77 sec (Real time) / 186.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.12 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 600 8 30 1 552
=====================  genbuf5c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 823.543 sec CPU time.
[LOG] Relation determinization time: 460 sec real time.
[LOG] Final circuit size: 611 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 611 new AND gates.
[LOG] Size before ABC: 779 AND gates.
[LOG] Size after ABC: 611 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 728.894/364 sec (1.03104/0 sec, 1.05283/1 sec, 1.03162/0 sec, 0.835291/1 sec, 0.881426/0 sec, 0.726122/1 sec, 1.04873/0 sec, 16.6382/8 sec, 24.1926/12 sec, 50.119/26 sec, 54.1763/27 sec, 41.1781/20 sec, 43.4681/21 sec, 35.3808/18 sec, 36.1297/18 sec, 56.3061/28 sec, 49.5628/25 sec, 53.4904/27 sec, 40.6731/20 sec, 40.7941/21 sec, 38.3657/19 sec, 47.9922/24 sec, 43.1967/21 sec, 50.6234/26 sec )
[LOG] Nr of iterations: 454 (3, 4, 26, 7, 8, 10, 6, 45, 42, 67, 19, 10, 2, 3, 18, 6, 7, 6, 5, 38, 38, 59, 16, 9 )
[LOG] Total clause computation time: 14.8735/7 sec (0.511972/0.511972 sec, 0.459226/0.459226 sec, 0.555282/0.555282 sec, 0.468013/0.468013 sec, 0.493873/0.493873 sec, 0.266814/0.266814 sec, 0.473302/0.473302 sec, 0.528655/0.528655 sec, 0.507111/0.507111 sec, 2.62615/2.62615 sec, 0.832207/0.832207 sec, 0.921553/0.921553 sec, 0.446571/0.446571 sec, 0.58227/0.58227 sec, 0.348251/0.348251 sec, 0.379702/0.379702 sec, 0.413751/0.413751 sec, 0.411775/0.411775 sec, 0.329012/0.329012 sec, 1.18686/1.18686 sec, 0.748591/0.748591 sec, 0.63446/0.63446 sec, 0.41668/0.41668 sec, 0.331417/0.331417 sec )
[LOG] Total clause minimization time: 713.287/356 sec (0.468274/0.468274 sec, 0.563452/0.563452 sec, 0.443608/0.443608 sec, 0.335814/0.335814 sec, 0.356081/0.356081 sec, 0.427696/0.427696 sec, 0.54347/0.54347 sec, 16.0689/16.0689 sec, 23.641/23.641 sec, 47.4392/47.4392 sec, 53.3035/53.3035 sec, 40.2184/40.2184 sec, 42.9999/42.9999 sec, 34.7777/34.7777 sec, 35.7588/35.7588 sec, 55.9053/55.9053 sec, 49.1278/49.1278 sec, 53.0578/53.0578 sec, 40.3227/40.3227 sec, 39.5815/39.5815 sec, 37.5912/37.5912 sec, 47.3261/47.3261 sec, 42.7578/42.7578 sec, 50.2707/50.2707 sec )
[LOG] Total clause size reduction: 48930 --> 1561 (656 --> 2, 933 --> 3, 6675 --> 74, 1512 --> 13, 1729 --> 15, 2016 --> 15, 1130 --> 7, 8932 --> 187, 7831 --> 168, 11946 --> 361, 3240 --> 48, 1611 --> 21, 2 --> 2, 3 --> 3, 39 --> 38, 13 --> 13, 15 --> 15, 7 --> 7, 7 --> 7, 139 --> 133, 147 --> 142, 289 --> 229, 37 --> 37, 21 --> 21 )
[LOG] Average clause size reduction: 107.775 --> 3.43833 (218.667 --> 0.666667, 233.25 --> 0.75, 256.731 --> 2.84615, 216 --> 1.85714, 216.125 --> 1.875, 201.6 --> 1.5, 188.333 --> 1.16667, 198.489 --> 4.15556, 186.452 --> 4, 178.299 --> 5.38806, 170.526 --> 2.52632, 161.1 --> 2.1, 1 --> 1, 1 --> 1, 2.16667 --> 2.11111, 2.16667 --> 2.16667, 2.14286 --> 2.14286, 1.16667 --> 1.16667, 1.4 --> 1.4, 3.65789 --> 3.5, 3.86842 --> 3.73684, 4.89831 --> 3.88136, 2.3125 --> 2.3125, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 823.551 sec CPU time.
[LOG] Overall execution time: 460 sec real time.
[DBG] Resident set: 97972 kB.
[DBG] Virtual Memory: 169932 kB.
[DBG] Max memory usage: 168264 kB.
Synthesis time: 459.68 sec (Real time) / 821.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.81 sec (Real time) / 4.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 949 9 33 1 895
=====================  genbuf6c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1098.85 sec CPU time.
[LOG] Relation determinization time: 613 sec real time.
[LOG] Final circuit size: 838 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 838 new AND gates.
[LOG] Size before ABC: 1043 AND gates.
[LOG] Size after ABC: 837 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 972.805/487 sec (1.45131/1 sec, 1.58665/0 sec, 1.59191/1 sec, 1.52682/1 sec, 5.90168/3 sec, 1.41284/1 sec, 1.65437/0 sec, 1.60752/1 sec, 40.3517/20 sec, 32.6872/17 sec, 54.3008/27 sec, 48.2307/24 sec, 43.2239/22 sec, 54.061/27 sec, 81.0666/41 sec, 55.0626/27 sec, 43.4712/22 sec, 53.3495/27 sec, 73.6501/37 sec, 47.6842/23 sec, 54.3457/28 sec, 43.272/21 sec, 45.7683/23 sec, 63.655/32 sec, 57.6946/29 sec, 64.1965/32 sec )
[LOG] Nr of iterations: 595 (5, 2, 39, 13, 13, 4, 12, 14, 43, 38, 65, 66, 8, 4, 1, 32, 10, 9, 3, 6, 12, 40, 36, 52, 61, 7 )
[LOG] Total clause computation time: 68.7558/37 sec (0.677952/0.677952 sec, 0.780307/0.780307 sec, 0.856307/0.856307 sec, 0.89222/0.89222 sec, 0.584251/0.584251 sec, 0.719546/0.719546 sec, 0.856789/0.856789 sec, 0.788437/0.788437 sec, 0.844467/0.844467 sec, 0.805725/0.805725 sec, 1.68098/1.68098 sec, 2.00904/2.00904 sec, 3.69962/3.69962 sec, 0.979843/0.979843 sec, 36.3152/36.3152 sec, 0.726213/0.726213 sec, 0.679468/0.679468 sec, 0.814187/0.814187 sec, 0.673913/0.673913 sec, 0.694353/0.694353 sec, 0.845787/0.845787 sec, 2.74685/2.74685 sec, 2.15388/2.15388 sec, 0.789436/0.789436 sec, 3.12213/3.12213 sec, 3.01882/3.01882 sec )
[LOG] Total clause minimization time: 902.942/450 sec (0.706449/0.706449 sec, 0.767115/0.767115 sec, 0.690947/0.690947 sec, 0.591953/0.591953 sec, 5.2745/5.2745 sec, 0.651341/0.651341 sec, 0.754517/0.754517 sec, 0.775288/0.775288 sec, 39.457/39.457 sec, 31.8239/31.8239 sec, 52.5444/52.5444 sec, 46.1461/46.1461 sec, 39.4702/39.4702 sec, 53.053/53.053 sec, 44.7247/44.7247 sec, 54.2916/54.2916 sec, 42.763/42.763 sec, 52.5073/52.5073 sec, 72.9487/72.9487 sec, 46.9625/46.9625 sec, 53.4708/53.4708 sec, 40.4877/40.4877 sec, 43.5782/43.5782 sec, 62.8236/62.8236 sec, 54.5272/54.5272 sec, 61.1494/61.1494 sec )
[LOG] Total clause size reduction: 71836 --> 2081 (1484 --> 4, 350 --> 1, 11134 --> 125, 3396 --> 36, 3228 --> 21, 801 --> 4, 2893 --> 24, 3276 --> 18, 9702 --> 177, 8029 --> 161, 12544 --> 274, 12675 --> 331, 1358 --> 20, 4 --> 4, 1 --> 1, 87 --> 85, 20 --> 20, 12 --> 12, 4 --> 4, 7 --> 7, 15 --> 15, 156 --> 150, 152 --> 136, 194 --> 172, 294 --> 259, 20 --> 20 )
[LOG] Average clause size reduction: 120.733 --> 3.49748 (296.8 --> 0.8, 175 --> 0.5, 285.487 --> 3.20513, 261.231 --> 2.76923, 248.308 --> 1.61538, 200.25 --> 1, 241.083 --> 2, 234 --> 1.28571, 225.628 --> 4.11628, 211.289 --> 4.23684, 192.985 --> 4.21538, 192.045 --> 5.01515, 169.75 --> 2.5, 1 --> 1, 1 --> 1, 2.71875 --> 2.65625, 2 --> 2, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.16667 --> 1.16667, 1.25 --> 1.25, 3.9 --> 3.75, 4.22222 --> 3.77778, 3.73077 --> 3.30769, 4.81967 --> 4.2459, 2.85714 --> 2.85714 )
[LOG] Overall execution time: 1098.86 sec CPU time.
[LOG] Overall execution time: 613 sec real time.
[DBG] Resident set: 160180 kB.
[DBG] Virtual Memory: 216660 kB.
[DBG] Max memory usage: 234660 kB.
Synthesis time: 612.94 sec (Real time) / 1094.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.53 sec (Real time) / 8.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1218 10 35 1 1161
=====================  genbuf7c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1477.79 sec CPU time.
[LOG] Relation determinization time: 825 sec real time.
[LOG] Final circuit size: 752 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 752 new AND gates.
[LOG] Size before ABC: 967 AND gates.
[LOG] Size after ABC: 750 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1308.39/655 sec (1.77377/1 sec, 2.02822/1 sec, 3.4104/2 sec, 2.1149/1 sec, 33.5666/16 sec, 1.74602/1 sec, 12.1201/6 sec, 41.5187/21 sec, 36.4954/18 sec, 2.00069/1 sec, 32.964/17 sec, 28.3556/14 sec, 35.1015/18 sec, 95.2058/47 sec, 51.4929/26 sec, 93.9536/47 sec, 56.5498/28 sec, 50.6526/26 sec, 81.9386/41 sec, 71.9877/36 sec, 54.5356/27 sec, 46.1975/23 sec, 48.6891/24 sec, 110.714/56 sec, 50.132/25 sec, 67.9668/34 sec, 65.071/32 sec, 130.102/66 sec )
[LOG] Nr of iterations: 537 (2, 2, 22, 10, 5, 9, 11, 16, 27, 7, 22, 82, 62, 14, 1, 1, 18, 9, 4, 7, 9, 13, 24, 5, 19, 65, 58, 13 )
[LOG] Total clause computation time: 170.647/87 sec (0.856481/0.856481 sec, 0.976433/0.976433 sec, 1.05295/1.05295 sec, 1.01504/1.01504 sec, 0.836079/0.836079 sec, 0.723775/0.723775 sec, 0.690118/0.690118 sec, 0.659622/0.659622 sec, 1.32945/1.32945 sec, 0.757533/0.757533 sec, 1.2507/1.2507 sec, 2.75414/2.75414 sec, 3.23592/3.23592 sec, 31.223/31.223 sec, 8.03521/8.03521 sec, 39.1813/39.1813 sec, 0.714925/0.714925 sec, 1.933/1.933 sec, 0.771096/0.771096 sec, 0.875759/0.875759 sec, 1.56957/1.56957 sec, 0.57533/0.57533 sec, 3.4561/3.4561 sec, 0.616567/0.616567 sec, 3.13178/3.13178 sec, 8.96142/8.96142 sec, 4.44471/4.44471 sec, 49.0187/49.0187 sec )
[LOG] Total clause minimization time: 1136.37/565 sec (0.835158/0.835158 sec, 1.00108/1.00108 sec, 2.30426/2.30426 sec, 1.04712/1.04712 sec, 32.6782/32.6782 sec, 0.967132/0.967132 sec, 11.3767/11.3767 sec, 40.8053/40.8053 sec, 35.1075/35.1075 sec, 1.18923/1.18923 sec, 31.6564/31.6564 sec, 25.52/25.52 sec, 31.7905/31.7905 sec, 63.9204/63.9204 sec, 43.4232/43.4232 sec, 54.7391/54.7391 sec, 55.7952/55.7952 sec, 48.6851/48.6851 sec, 81.1343/81.1343 sec, 71.0779/71.0779 sec, 52.9319/52.9319 sec, 45.5871/45.5871 sec, 45.194/45.194 sec, 110.064/110.064 sec, 46.9619/46.9619 sec, 58.9548/58.9548 sec, 60.5779/60.5779 sec, 81.047/81.047 sec )
[LOG] Total clause size reduction: 68972 --> 1850 (413 --> 1, 388 --> 1, 6741 --> 51, 2799 --> 13, 1188 --> 5, 2240 --> 13, 2670 --> 16, 3795 --> 20, 7982 --> 107, 1392 --> 12, 6216 --> 64, 16929 --> 417, 12688 --> 296, 2691 --> 37, 1 --> 1, 1 --> 1, 38 --> 36, 13 --> 13, 5 --> 5, 10 --> 10, 13 --> 13, 16 --> 16, 88 --> 86, 9 --> 9, 53 --> 53, 287 --> 261, 269 --> 256, 37 --> 37 )
[LOG] Average clause size reduction: 128.439 --> 3.44507 (206.5 --> 0.5, 194 --> 0.5, 306.409 --> 2.31818, 279.9 --> 1.3, 237.6 --> 1, 248.889 --> 1.44444, 242.727 --> 1.45455, 237.188 --> 1.25, 295.63 --> 3.96296, 198.857 --> 1.71429, 282.545 --> 2.90909, 206.451 --> 5.08537, 204.645 --> 4.77419, 192.214 --> 2.64286, 1 --> 1, 1 --> 1, 2.11111 --> 2, 1.44444 --> 1.44444, 1.25 --> 1.25, 1.42857 --> 1.42857, 1.44444 --> 1.44444, 1.23077 --> 1.23077, 3.66667 --> 3.58333, 1.8 --> 1.8, 2.78947 --> 2.78947, 4.41538 --> 4.01538, 4.63793 --> 4.41379, 2.84615 --> 2.84615 )
[LOG] Overall execution time: 1477.8 sec CPU time.
[LOG] Overall execution time: 825 sec real time.
[DBG] Resident set: 120092 kB.
[DBG] Virtual Memory: 174692 kB.
[DBG] Max memory usage: 257932 kB.
Synthesis time: 824.24 sec (Real time) / 1471.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.59 sec (Real time) / 7.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1173 11 37 1 1113
=====================  genbuf8c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1012.64 sec CPU time.
[LOG] Relation determinization time: 1014 sec real time.
[LOG] Final circuit size: 803 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 803 new AND gates.
[LOG] Size before ABC: 965 AND gates.
[LOG] Size after ABC: 802 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1006.96/1008 sec (1.65083/2 sec, 1.81685/1 sec, 4.91927/5 sec, 1.61545/2 sec, 1.73667/2 sec, 17.9851/18 sec, 12.6168/12 sec, 27.8887/28 sec, 24.3528/25 sec, 13.5901/13 sec, 47.4065/48 sec, 13.3146/13 sec, 23.066/23 sec, 26.4837/27 sec, 41.7894/42 sec, 78.9339/79 sec, 60.0798/60 sec, 38.1104/38 sec, 47.2002/47 sec, 35.5319/36 sec, 89.8009/90 sec, 30.802/31 sec, 39.2721/39 sec, 33.7254/34 sec, 37.0885/37 sec, 59.0773/59 sec, 31.2659/31 sec, 50.3825/51 sec, 57.6916/57 sec, 57.7683/58 sec )
[LOG] Nr of iterations: 582 (2, 4, 27, 6, 8, 9, 7, 13, 47, 21, 39, 11, 51, 36, 31, 1, 2, 26, 5, 5, 8, 6, 12, 43, 18, 34, 9, 40, 32, 29 )
[LOG] Total clause computation time: 112.594/108 sec (0.657019/0.657019 sec, 0.765556/0.765556 sec, 0.839028/0.839028 sec, 0.669604/0.669604 sec, 0.676968/0.676968 sec, 0.659858/0.659858 sec, 0.634569/0.634569 sec, 0.924746/0.924746 sec, 1.20824/1.20824 sec, 0.793009/0.793009 sec, 1.28987/1.28987 sec, 0.755474/0.755474 sec, 2.58844/2.58844 sec, 3.19691/3.19691 sec, 2.14581/2.14581 sec, 22.7866/22.7866 sec, 40.7572/40.7572 sec, 0.834662/0.834662 sec, 0.788102/0.788102 sec, 0.686202/0.686202 sec, 0.675825/0.675825 sec, 1.05099/1.05099 sec, 0.826152/0.826152 sec, 2.39326/2.39326 sec, 0.703663/0.703663 sec, 16.0762/16.0762 sec, 0.49795/0.49795 sec, 2.09081/2.09081 sec, 2.32482/2.32482 sec, 2.29676/2.29676 sec )
[LOG] Total clause minimization time: 892.768/898 sec (0.935508/0.935508 sec, 0.990933/0.990933 sec, 4.01594/4.01594 sec, 0.884096/0.884096 sec, 0.997819/0.997819 sec, 17.263/17.263 sec, 11.9193/11.9193 sec, 26.8997/26.8997 sec, 23.0754/23.0754 sec, 12.7309/12.7309 sec, 46.0457/46.0457 sec, 12.4946/12.4946 sec, 20.3986/20.3986 sec, 23.2098/23.2098 sec, 39.5661/39.5661 sec, 56.1094/56.1094 sec, 19.2859/19.2859 sec, 37.2361/37.2361 sec, 46.3753/46.3753 sec, 34.8079/34.8079 sec, 89.0877/89.0877 sec, 29.7143/29.7143 sec, 38.4061/38.4061 sec, 31.287/31.287 sec, 36.3451/36.3451 sec, 42.9577/42.9577 sec, 30.7295/30.7295 sec, 48.2455/48.2455 sec, 55.3228/55.3228 sec, 55.43/55.43 sec )
[LOG] Total clause size reduction: 82318 --> 1759 (463 --> 1, 1302 --> 7, 9542 --> 85, 1775 --> 6, 2471 --> 15, 2680 --> 9, 1878 --> 17, 3684 --> 23, 13156 --> 216, 5440 --> 37, 9842 --> 153, 2470 --> 12, 11700 --> 233, 8155 --> 123, 6960 --> 73, 1 --> 1, 2 --> 2, 85 --> 79, 6 --> 6, 6 --> 6, 9 --> 9, 17 --> 17, 23 --> 23, 184 --> 172, 23 --> 23, 119 --> 118, 10 --> 10, 149 --> 130, 98 --> 85, 68 --> 68 )
[LOG] Average clause size reduction: 141.44 --> 3.02234 (231.5 --> 0.5, 325.5 --> 1.75, 353.407 --> 3.14815, 295.833 --> 1, 308.875 --> 1.875, 297.778 --> 1, 268.286 --> 2.42857, 283.385 --> 1.76923, 279.915 --> 4.59574, 259.048 --> 1.7619, 252.359 --> 3.92308, 224.545 --> 1.09091, 229.412 --> 4.56863, 226.528 --> 3.41667, 224.516 --> 2.35484, 1 --> 1, 1 --> 1, 3.26923 --> 3.03846, 1.2 --> 1.2, 1.2 --> 1.2, 1.125 --> 1.125, 2.83333 --> 2.83333, 1.91667 --> 1.91667, 4.27907 --> 4, 1.27778 --> 1.27778, 3.5 --> 3.47059, 1.11111 --> 1.11111, 3.725 --> 3.25, 3.0625 --> 2.65625, 2.34483 --> 2.34483 )
[LOG] Overall execution time: 1012.66 sec CPU time.
[LOG] Overall execution time: 1014 sec real time.
[DBG] Resident set: 25840 kB.
[DBG] Virtual Memory: 112728 kB.
[DBG] Max memory usage: 89152 kB.
Synthesis time: 1014.13 sec (Real time) / 1003.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.23 sec (Real time) / 5.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1275 12 40 1 1209
=====================  genbuf9c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2038.18 sec CPU time.
[LOG] Relation determinization time: 1136 sec real time.
[LOG] Final circuit size: 1039 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1039 new AND gates.
[LOG] Size before ABC: 1269 AND gates.
[LOG] Size after ABC: 1038 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1807.45/904 sec (2.01288/1 sec, 1.97417/1 sec, 3.16814/2 sec, 8.84017/4 sec, 10.1025/5 sec, 14.9887/8 sec, 9.42469/4 sec, 18.8443/9 sec, 37.7068/19 sec, 15.5636/8 sec, 46.6921/23 sec, 12.4692/6 sec, 33.9114/17 sec, 87.7588/44 sec, 73.1799/37 sec, 70.7788/35 sec, 74.5887/38 sec, 61.9688/31 sec, 103.548/52 sec, 81.8319/41 sec, 67.2589/33 sec, 53.8858/27 sec, 68.042/34 sec, 78.517/40 sec, 77.1558/38 sec, 92.035/46 sec, 82.1126/41 sec, 89.1293/45 sec, 70.4323/35 sec, 75.6255/38 sec, 62.8607/32 sec, 86.6831/43 sec, 50.0843/25 sec, 84.2698/42 sec )
[LOG] Nr of iterations: 757 (3, 2, 37, 8, 7, 6, 8, 19, 57, 13, 48, 24, 5, 85, 43, 30, 15, 2, 1, 21, 6, 6, 5, 6, 18, 56, 11, 45, 20, 4, 67, 36, 29, 14 )
[LOG] Total clause computation time: 132.191/65 sec (0.913852/0.913852 sec, 1.00443/1.00443 sec, 1.33328/1.33328 sec, 1.54633/1.54633 sec, 1.13035/1.13035 sec, 1.07179/1.07179 sec, 0.971816/0.971816 sec, 1.1224/1.1224 sec, 1.71259/1.71259 sec, 0.900104/0.900104 sec, 1.26538/1.26538 sec, 0.69541/0.69541 sec, 0.598387/0.598387 sec, 8.93761/8.93761 sec, 3.96569/3.96569 sec, 2.04309/2.04309 sec, 2.15023/2.15023 sec, 1.72766/1.72766 sec, 41.2216/41.2216 sec, 3.01236/3.01236 sec, 1.89701/1.89701 sec, 2.34119/2.34119 sec, 0.832197/0.832197 sec, 1.82057/1.82057 sec, 1.01827/1.01827 sec, 30.3438/30.3438 sec, 0.603952/0.603952 sec, 4.58088/4.58088 sec, 1.60603/1.60603 sec, 1.82621/1.82621 sec, 3.18096/3.18096 sec, 0.984686/0.984686 sec, 2.43321/2.43321 sec, 1.3981/1.3981 sec )
[LOG] Total clause minimization time: 1673.24/839 sec (1.00263/1.00263 sec, 0.908553/0.908553 sec, 1.76783/1.76783 sec, 7.22832/7.22832 sec, 8.90656/8.90656 sec, 13.8525/13.8525 sec, 8.38814/8.38814 sec, 17.6556/17.6556 sec, 35.91/35.91 sec, 14.5913/14.5913 sec, 45.347/45.347 sec, 11.7026/11.7026 sec, 33.2448/33.2448 sec, 78.721/78.721 sec, 69.1301/69.1301 sec, 68.6536/68.6536 sec, 72.3622/72.3622 sec, 60.2005/60.2005 sec, 62.2873/62.2873 sec, 78.7769/78.7769 sec, 65.3217/65.3217 sec, 51.5041/51.5041 sec, 67.1695/67.1695 sec, 76.6563/76.6563 sec, 76.0952/76.0952 sec, 61.6388/61.6388 sec, 81.4672/81.4672 sec, 84.4967/84.4967 sec, 68.7834/68.7834 sec, 73.7597/73.7597 sec, 59.6227/59.6227 sec, 85.651/85.651 sec, 47.6057/47.6057 sec, 82.8305/82.8305 sec )
[LOG] Total clause size reduction: 120704 --> 2503 (1052 --> 2, 493 --> 1, 15336 --> 117, 2856 --> 9, 2412 --> 7, 1860 --> 6, 2506 --> 9, 6120 --> 30, 18424 --> 226, 3780 --> 16, 14805 --> 215, 6509 --> 30, 1092 --> 6, 21084 --> 527, 10500 --> 164, 7221 --> 77, 3472 --> 30, 2 --> 2, 1 --> 1, 52 --> 52, 7 --> 7, 7 --> 7, 6 --> 6, 7 --> 7, 30 --> 28, 226 --> 197, 14 --> 14, 190 --> 176, 24 --> 24, 6 --> 5, 381 --> 287, 122 --> 111, 77 --> 77, 30 --> 30 )
[LOG] Average clause size reduction: 159.45 --> 3.30647 (350.667 --> 0.666667, 246.5 --> 0.5, 414.486 --> 3.16216, 357 --> 1.125, 344.571 --> 1, 310 --> 1, 313.25 --> 1.125, 322.105 --> 1.57895, 323.228 --> 3.96491, 290.769 --> 1.23077, 308.438 --> 4.47917, 271.208 --> 1.25, 218.4 --> 1.2, 248.047 --> 6.2, 244.186 --> 3.81395, 240.7 --> 2.56667, 231.467 --> 2, 1 --> 1, 1 --> 1, 2.47619 --> 2.47619, 1.16667 --> 1.16667, 1.16667 --> 1.16667, 1.2 --> 1.2, 1.16667 --> 1.16667, 1.66667 --> 1.55556, 4.03571 --> 3.51786, 1.27273 --> 1.27273, 4.22222 --> 3.91111, 1.2 --> 1.2, 1.5 --> 1.25, 5.68657 --> 4.28358, 3.38889 --> 3.08333, 2.65517 --> 2.65517, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 2038.2 sec CPU time.
[LOG] Overall execution time: 1136 sec real time.
[DBG] Resident set: 147400 kB.
[DBG] Virtual Memory: 236704 kB.
[DBG] Max memory usage: 228984 kB.
Synthesis time: 1135.30 sec (Real time) / 2029.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.59 sec (Real time) / 14.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1574 13 43 1 1502
=====================  genbuf10c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2598.77 sec CPU time.
[LOG] Relation determinization time: 1450 sec real time.
[LOG] Final circuit size: 1350 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1350 new AND gates.
[LOG] Size before ABC: 1648 AND gates.
[LOG] Size after ABC: 1348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2303.98/1155 sec (2.48096/1 sec, 2.32734/1 sec, 3.2216/2 sec, 2.34095/1 sec, 2.79498/2 sec, 32.3889/16 sec, 2.67333/1 sec, 2.43581/1 sec, 28.5919/15 sec, 3.38004/1 sec, 39.8733/20 sec, 34.4019/18 sec, 33.4293/16 sec, 33.8556/17 sec, 74.4456/38 sec, 53.1277/26 sec, 57.731/29 sec, 90.3105/45 sec, 87.5153/46 sec, 100.891/50 sec, 97.0141/49 sec, 68.6115/34 sec, 158.031/79 sec, 74.7277/37 sec, 101.069/51 sec, 58.4441/29 sec, 101.912/51 sec, 99.5893/50 sec, 126.23/63 sec, 71.3984/36 sec, 119.093/60 sec, 71.9632/36 sec, 101.989/51 sec, 136.421/68 sec, 133.152/67 sec, 96.1186/48 sec )
[LOG] Nr of iterations: 906 (2, 2, 33, 9, 10, 6, 13, 7, 70, 19, 71, 6, 12, 8, 104, 72, 24, 14, 1, 1, 32, 8, 8, 5, 11, 5, 68, 16, 65, 5, 10, 7, 79, 67, 23, 13 )
[LOG] Total clause computation time: 194.573/100 sec (1.15293/1.15293 sec, 1.18668/1.18668 sec, 1.27617/1.27617 sec, 1.20565/1.20565 sec, 1.65594/1.65594 sec, 1.19529/1.19529 sec, 1.44404/1.44404 sec, 1.01039/1.01039 sec, 1.91411/1.91411 sec, 2.04109/2.04109 sec, 2.79066/2.79066 sec, 1.11922/1.11922 sec, 1.14266/1.14266 sec, 1.16912/1.16912 sec, 5.3228/5.3228 sec, 13.6297/13.6297 sec, 4.43591/4.43591 sec, 6.26226/6.26226 sec, 33.6948/33.6948 sec, 24.4702/24.4702 sec, 2.25835/2.25835 sec, 2.46028/2.46028 sec, 2.57449/2.57449 sec, 1.51943/1.51943 sec, 2.19888/2.19888 sec, 1.27175/1.27175 sec, 5.10683/5.10683 sec, 2.29144/2.29144 sec, 39.264/39.264 sec, 2.95504/2.95504 sec, 2.47454/2.47454 sec, 0.966267/0.966267 sec, 4.62564/4.62564 sec, 6.22562/6.22562 sec, 3.46974/3.46974 sec, 6.79082/6.79082 sec )
[LOG] Total clause minimization time: 2106.76/1054 sec (1.21612/1.21612 sec, 1.06567/1.06567 sec, 1.86422/1.86422 sec, 1.05668/1.05668 sec, 1.05929/1.05929 sec, 31.1148/31.1148 sec, 1.14852/1.14852 sec, 1.34672/1.34672 sec, 26.582/26.582 sec, 1.25435/1.25435 sec, 36.9685/36.9685 sec, 33.1956/33.1956 sec, 32.1962/32.1962 sec, 32.5976/32.5976 sec, 68.992/68.992 sec, 39.3742/39.3742 sec, 53.1928/53.1928 sec, 83.9499/83.9499 sec, 53.7841/53.7841 sec, 76.3728/76.3728 sec, 94.7023/94.7023 sec, 66.1017/66.1017 sec, 155.407/155.407 sec, 73.1597/73.1597 sec, 98.8196/98.8196 sec, 57.1236/57.1236 sec, 96.7383/96.7383 sec, 97.2463/97.2463 sec, 86.9025/86.9025 sec, 68.3962/68.3962 sec, 116.568/116.568 sec, 70.9475/70.9475 sec, 97.2826/97.2826 sec, 130.127/130.127 sec, 129.627/129.627 sec, 89.2764/89.2764 sec )
[LOG] Total clause size reduction: 156280 --> 3307 (561 --> 1, 524 --> 1, 14560 --> 98, 3520 --> 10, 3834 --> 19, 2035 --> 7, 4824 --> 19, 2250 --> 8, 28221 --> 293, 6606 --> 39, 24640 --> 274, 1670 --> 8, 3630 --> 13, 2310 --> 11, 27295 --> 597, 18744 --> 436, 6049 --> 62, 3406 --> 31, 1 --> 1, 1 --> 1, 98 --> 97, 10 --> 10, 12 --> 12, 7 --> 7, 16 --> 16, 6 --> 6, 279 --> 251, 27 --> 26, 236 --> 231, 8 --> 8, 11 --> 11, 11 --> 11, 389 --> 296, 396 --> 304, 62 --> 61, 31 --> 31 )
[LOG] Average clause size reduction: 172.494 --> 3.65011 (280.5 --> 0.5, 262 --> 0.5, 441.212 --> 2.9697, 391.111 --> 1.11111, 383.4 --> 1.9, 339.167 --> 1.16667, 371.077 --> 1.46154, 321.429 --> 1.14286, 403.157 --> 4.18571, 347.684 --> 2.05263, 347.042 --> 3.85915, 278.333 --> 1.33333, 302.5 --> 1.08333, 288.75 --> 1.375, 262.452 --> 5.74038, 260.333 --> 6.05556, 252.042 --> 2.58333, 243.286 --> 2.21429, 1 --> 1, 1 --> 1, 3.0625 --> 3.03125, 1.25 --> 1.25, 1.5 --> 1.5, 1.4 --> 1.4, 1.45455 --> 1.45455, 1.2 --> 1.2, 4.10294 --> 3.69118, 1.6875 --> 1.625, 3.63077 --> 3.55385, 1.6 --> 1.6, 1.1 --> 1.1, 1.57143 --> 1.57143, 4.92405 --> 3.74684, 5.91045 --> 4.53731, 2.69565 --> 2.65217, 2.38462 --> 2.38462 )
[LOG] Overall execution time: 2598.78 sec CPU time.
[LOG] Overall execution time: 1450 sec real time.
[DBG] Resident set: 303592 kB.
[DBG] Virtual Memory: 358164 kB.
[DBG] Max memory usage: 356796 kB.
Synthesis time: 1449.91 sec (Real time) / 2582.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.90 sec (Real time) / 15.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1919 14 45 1 1844
=====================  genbuf11c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1279.25 sec CPU time.
[LOG] Relation determinization time: 1281 sec real time.
[LOG] Final circuit size: 727 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 727 new AND gates.
[LOG] Size before ABC: 877 AND gates.
[LOG] Size after ABC: 726 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1275.98/1278 sec (13.4968/14 sec, 2.3797/2 sec, 1.27732/1 sec, 1.68761/2 sec, 14.5043/15 sec, 10.2651/10 sec, 11.648/11 sec, 14.1779/15 sec, 13.5198/13 sec, 11.9204/12 sec, 11.7115/12 sec, 12.8957/13 sec, 12.7355/13 sec, 13.6598/13 sec, 13.1859/13 sec, 15.0596/16 sec, 13.5099/13 sec, 53.4288/54 sec, 53.2697/53 sec, 23.9412/24 sec, 41.1493/41 sec, 39.5343/40 sec, 42.4307/42 sec, 35.4077/36 sec, 42.0466/42 sec, 46.4848/46 sec, 53.9201/54 sec, 52.969/53 sec, 45.2934/46 sec, 63.1987/63 sec, 44.8845/45 sec, 73.2986/73 sec, 49.0994/49 sec, 56.7302/57 sec, 55.6248/56 sec, 41.3091/41 sec, 110.695/111 sec, 63.6334/64 sec )
[LOG] Nr of iterations: 615 (11, 4, 2, 33, 21, 7, 12, 22, 8, 14, 17, 9, 5, 18, 24, 16, 68, 26, 19, 7, 3, 1, 27, 14, 6, 11, 20, 6, 12, 13, 8, 4, 17, 21, 15, 53, 23, 18 )
[LOG] Total clause computation time: 136.065/136 sec (12.633/12.633 sec, 1.51586/1.51586 sec, 0.602803/0.602803 sec, 0.724489/0.724489 sec, 0.841717/0.841717 sec, 0.725856/0.725856 sec, 0.703708/0.703708 sec, 0.824616/0.824616 sec, 0.736358/0.736358 sec, 0.741695/0.741695 sec, 0.729933/0.729933 sec, 0.67981/0.67981 sec, 0.755124/0.755124 sec, 0.732741/0.732741 sec, 0.685452/0.685452 sec, 0.770364/0.770364 sec, 0.838868/0.838868 sec, 4.43759/4.43759 sec, 4.4591/4.4591 sec, 5.32262/5.32262 sec, 27.5921/27.5921 sec, 1.37215/1.37215 sec, 1.437/1.437 sec, 2.5395/2.5395 sec, 1.27428/1.27428 sec, 1.55349/1.55349 sec, 1.19194/1.19194 sec, 1.21487/1.21487 sec, 1.18549/1.18549 sec, 1.21828/1.21828 sec, 1.17324/1.17324 sec, 1.0633/1.0633 sec, 0.708048/0.708048 sec, 1.09435/1.09435 sec, 0.514106/0.514106 sec, 1.35579/1.35579 sec, 26.6208/26.6208 sec, 23.4948/23.4948 sec )
[LOG] Total clause minimization time: 1138.4/1140 sec (0.817053/0.817053 sec, 0.816797/0.816797 sec, 0.629519/0.629519 sec, 0.913169/0.913169 sec, 13.6135/13.6135 sec, 9.49138/9.49138 sec, 10.8954/10.8954 sec, 13.3016/13.3016 sec, 12.7337/12.7337 sec, 11.1275/11.1275 sec, 10.9321/10.9321 sec, 12.1674/12.1674 sec, 11.9321/11.9321 sec, 12.8762/12.8762 sec, 12.4488/12.4488 sec, 14.2375/14.2375 sec, 12.6109/12.6109 sec, 48.9352/48.9352 sec, 48.7555/48.7555 sec, 18.5895/18.5895 sec, 13.5294/13.5294 sec, 38.1348/38.1348 sec, 40.9631/40.9631 sec, 32.8392/32.8392 sec, 40.7443/40.7443 sec, 44.9028/44.9028 sec, 52.6985/52.6985 sec, 51.7263/51.7263 sec, 44.0791/44.0791 sec, 61.9523/61.9523 sec, 43.6831/43.6831 sec, 72.2078/72.2078 sec, 48.3614/48.3614 sec, 55.6062/55.6062 sec, 55.0816/55.0816 sec, 39.9178/39.9178 sec, 84.0426/84.0426 sec, 40.1079/40.1079 sec )
[LOG] Total clause size reduction: 116968 --> 1512 (5340 --> 16, 1599 --> 3, 602 --> 2, 17984 --> 126, 10860 --> 101, 2526 --> 7, 4510 --> 16, 8316 --> 44, 2667 --> 13, 4888 --> 26, 5776 --> 37, 2784 --> 14, 1296 --> 13, 5236 --> 31, 6762 --> 44, 4275 --> 29, 18961 --> 209, 6950 --> 96, 4986 --> 62, 7 --> 7, 3 --> 3, 2 --> 2, 90 --> 76, 41 --> 38, 7 --> 7, 16 --> 16, 38 --> 38, 9 --> 9, 20 --> 20, 19 --> 19, 14 --> 14, 13 --> 13, 31 --> 30, 34 --> 34, 29 --> 29, 134 --> 134, 81 --> 72, 62 --> 62 )
[LOG] Average clause size reduction: 190.192 --> 2.45854 (485.455 --> 1.45455, 399.75 --> 0.75, 301 --> 1, 544.97 --> 3.81818, 517.143 --> 4.80952, 360.857 --> 1, 375.833 --> 1.33333, 378 --> 2, 333.375 --> 1.625, 349.143 --> 1.85714, 339.765 --> 2.17647, 309.333 --> 1.55556, 259.2 --> 2.6, 290.889 --> 1.72222, 281.75 --> 1.83333, 267.188 --> 1.8125, 278.838 --> 3.07353, 267.308 --> 3.69231, 262.421 --> 3.26316, 1 --> 1, 1 --> 1, 2 --> 2, 3.33333 --> 2.81481, 2.92857 --> 2.71429, 1.16667 --> 1.16667, 1.45455 --> 1.45455, 1.9 --> 1.9, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.46154 --> 1.46154, 1.75 --> 1.75, 3.25 --> 3.25, 1.82353 --> 1.76471, 1.61905 --> 1.61905, 1.93333 --> 1.93333, 2.5283 --> 2.5283, 3.52174 --> 3.13043, 3.44444 --> 3.44444 )
[LOG] Overall execution time: 1279.27 sec CPU time.
[LOG] Overall execution time: 1281 sec real time.
[DBG] Resident set: 32768 kB.
[DBG] Virtual Memory: 120560 kB.
[DBG] Max memory usage: 84220 kB.
Synthesis time: 1280.92 sec (Real time) / 1271.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.26 sec (Real time) / 5.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1338 15 47 1 1258
=====================  genbuf12c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2484.17 sec CPU time.
[LOG] Relation determinization time: 1384 sec real time.
[LOG] Final circuit size: 794 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 794 new AND gates.
[LOG] Size before ABC: 964 AND gates.
[LOG] Size after ABC: 794 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2202.33/1103 sec (3.91781/2 sec, 3.12476/1 sec, 1.98916/1 sec, 2.87014/2 sec, 30.9788/15 sec, 8.7722/5 sec, 11.3265/5 sec, 9.77407/5 sec, 14.1484/7 sec, 18.1002/10 sec, 19.3396/9 sec, 10.8249/6 sec, 9.80582/5 sec, 9.64598/4 sec, 27.7987/14 sec, 11.7074/6 sec, 8.55696/4 sec, 26.4795/14 sec, 107.334/53 sec, 68.6788/35 sec, 91.15/46 sec, 107.95/54 sec, 73.1659/36 sec, 74.1108/37 sec, 75.6218/38 sec, 71.0314/36 sec, 71.9509/36 sec, 98.1022/49 sec, 111.939/56 sec, 97.9848/49 sec, 67.8248/34 sec, 74.3727/37 sec, 94.6663/48 sec, 88.3439/44 sec, 97.1582/48 sec, 79.6476/40 sec, 97.0363/49 sec, 88.2868/44 sec, 104.368/52 sec, 132.442/67 sec )
[LOG] Nr of iterations: 649 (8, 7, 3, 34, 28, 8, 9, 15, 9, 9, 9, 6, 12, 21, 14, 19, 59, 42, 21, 22, 6, 6, 2, 30, 11, 7, 8, 14, 8, 6, 8, 5, 11, 19, 11, 18, 47, 40, 16, 21 )
[LOG] Total clause computation time: 316.63/163 sec (2.20949/2.20949 sec, 1.72665/1.72665 sec, 0.617374/0.617374 sec, 1.10605/1.10605 sec, 1.23272/1.23272 sec, 1.33748/1.33748 sec, 1.23349/1.23349 sec, 1.24954/1.24954 sec, 1.35828/1.35828 sec, 1.32255/1.32255 sec, 1.29899/1.29899 sec, 1.31779/1.31779 sec, 1.2888/1.2888 sec, 1.30671/1.30671 sec, 1.32971/1.32971 sec, 1.09811/1.09811 sec, 1.89554/1.89554 sec, 0.680942/0.680942 sec, 34.5205/34.5205 sec, 6.8585/6.8585 sec, 68.358/68.358 sec, 80.8816/80.8816 sec, 1.61116/1.61116 sec, 3.8562/3.8562 sec, 31.3459/31.3459 sec, 1.61155/1.61155 sec, 1.92874/1.92874 sec, 0.962791/0.962791 sec, 1.11008/1.11008 sec, 5.63265/5.63265 sec, 1.56657/1.56657 sec, 0.764199/0.764199 sec, 0.836234/0.836234 sec, 1.94598/1.94598 sec, 0.80894/0.80894 sec, 1.13863/1.13863 sec, 2.29684/2.29684 sec, 2.01141/2.01141 sec, 6.61281/6.61281 sec, 36.3604/36.3604 sec )
[LOG] Total clause minimization time: 1883.17/937 sec (1.6001/1.6001 sec, 1.32502/1.32502 sec, 1.30313/1.30313 sec, 1.68571/1.68571 sec, 29.6661/29.6661 sec, 7.36046/7.36046 sec, 10.018/10.018 sec, 8.44886/8.44886 sec, 12.7157/12.7157 sec, 16.7013/16.7013 sec, 17.9651/17.9651 sec, 9.43111/9.43111 sec, 8.44138/8.44138 sec, 8.26084/8.26084 sec, 26.3918/26.3918 sec, 10.5297/10.5297 sec, 6.57147/6.57147 sec, 25.7105/25.7105 sec, 72.7253/72.7253 sec, 61.7323/61.7323 sec, 22.7467/22.7467 sec, 27.0233/27.0233 sec, 71.5115/71.5115 sec, 70.2034/70.2034 sec, 44.23/44.23 sec, 69.3756/69.3756 sec, 69.9783/69.9783 sec, 97.0937/97.0937 sec, 110.785/110.785 sec, 92.3081/92.3081 sec, 66.2139/66.2139 sec, 73.5646/73.5646 sec, 93.7852/93.7852 sec, 86.3506/86.3506 sec, 96.3045/96.3045 sec, 78.4625/78.4625 sec, 94.6862/94.6862 sec, 86.2269/86.2269 sec, 97.7068/97.7068 sec, 96.032/96.032 sec )
[LOG] Total clause size reduction: 131310 --> 1675 (3934 --> 8, 3366 --> 8, 1272 --> 2, 19635 --> 109, 15660 --> 117, 3143 --> 10, 3488 --> 11, 5922 --> 18, 3256 --> 14, 3216 --> 30, 3104 --> 13, 1880 --> 9, 3861 --> 21, 6960 --> 36, 4472 --> 36, 5562 --> 27, 17806 --> 225, 12136 --> 115, 5820 --> 97, 6090 --> 76, 6 --> 6, 8 --> 8, 2 --> 2, 90 --> 83, 27 --> 26, 10 --> 10, 11 --> 11, 18 --> 18, 14 --> 14, 14 --> 13, 13 --> 13, 9 --> 9, 21 --> 21, 29 --> 29, 22 --> 22, 27 --> 27, 156 --> 147, 107 --> 107, 67 --> 51, 76 --> 76 )
[LOG] Average clause size reduction: 202.327 --> 2.58089 (491.75 --> 1, 480.857 --> 1.14286, 424 --> 0.666667, 577.5 --> 3.20588, 559.286 --> 4.17857, 392.875 --> 1.25, 387.556 --> 1.22222, 394.8 --> 1.2, 361.778 --> 1.55556, 357.333 --> 3.33333, 344.889 --> 1.44444, 313.333 --> 1.5, 321.75 --> 1.75, 331.429 --> 1.71429, 319.429 --> 2.57143, 292.737 --> 1.42105, 301.797 --> 3.81356, 288.952 --> 2.7381, 277.143 --> 4.61905, 276.818 --> 3.45455, 1 --> 1, 1.33333 --> 1.33333, 1 --> 1, 3 --> 2.76667, 2.45455 --> 2.36364, 1.42857 --> 1.42857, 1.375 --> 1.375, 1.28571 --> 1.28571, 1.75 --> 1.75, 2.33333 --> 2.16667, 1.625 --> 1.625, 1.8 --> 1.8, 1.90909 --> 1.90909, 1.52632 --> 1.52632, 2 --> 2, 1.5 --> 1.5, 3.31915 --> 3.12766, 2.675 --> 2.675, 4.1875 --> 3.1875, 3.61905 --> 3.61905 )
[LOG] Overall execution time: 2484.19 sec CPU time.
[LOG] Overall execution time: 1384 sec real time.
[DBG] Resident set: 31888 kB.
[DBG] Virtual Memory: 117456 kB.
[DBG] Max memory usage: 149068 kB.
Synthesis time: 1384.05 sec (Real time) / 2474.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.73 sec (Real time) / 8.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1440 16 49 1 1355
=====================  genbuf13c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1342.11 sec CPU time.
[LOG] Relation determinization time: 1344 sec real time.
[LOG] Final circuit size: 1023 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1023 new AND gates.
[LOG] Size before ABC: 1231 AND gates.
[LOG] Size after ABC: 1022 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1338.39/1340 sec (2.60089/3 sec, 2.64899/2 sec, 1.19887/2 sec, 1.90897/2 sec, 15.928/16 sec, 11.0728/11 sec, 9.51332/9 sec, 10.6124/11 sec, 10.8521/11 sec, 10.5354/10 sec, 10.7867/11 sec, 10.6731/11 sec, 10.7138/10 sec, 12.0753/13 sec, 12.9898/13 sec, 15.0676/15 sec, 10.6988/10 sec, 14.7607/15 sec, 16.6784/17 sec, 57.0944/57 sec, 54.9272/55 sec, 57.4134/58 sec, 68.3269/68 sec, 27.4334/28 sec, 49.6394/49 sec, 46.2615/47 sec, 30.5977/30 sec, 54.505/55 sec, 31.198/31 sec, 29.1374/29 sec, 23.3766/24 sec, 59.5173/59 sec, 53.4737/54 sec, 62.0294/62 sec, 55.8111/56 sec, 47.1334/47 sec, 66.4263/66 sec, 58.0803/58 sec, 69.0801/70 sec, 52.8078/52 sec, 32.3523/33 sec, 60.4539/60 sec )
[LOG] Nr of iterations: 801 (10, 4, 2, 47, 25, 9, 7, 10, 7, 7, 12, 8, 10, 14, 13, 21, 100, 40, 53, 19, 20, 7, 3, 1, 25, 18, 8, 6, 9, 6, 6, 11, 7, 9, 12, 11, 20, 77, 39, 52, 18, 18 )
[LOG] Total clause computation time: 189.914/187 sec (1.61423/1.61423 sec, 1.76103/1.76103 sec, 0.463767/0.463767 sec, 0.854723/0.854723 sec, 0.753737/0.753737 sec, 0.785576/0.785576 sec, 0.634234/0.634234 sec, 0.732513/0.732513 sec, 0.717725/0.717725 sec, 0.756733/0.756733 sec, 0.784656/0.784656 sec, 0.727966/0.727966 sec, 0.771055/0.771055 sec, 0.774046/0.774046 sec, 0.689004/0.689004 sec, 0.728314/0.728314 sec, 1.29238/1.29238 sec, 0.639883/0.639883 sec, 0.522139/0.522139 sec, 20.6339/20.6339 sec, 3.42787/3.42787 sec, 31.9799/31.9799 sec, 35.9403/35.9403 sec, 0.837487/0.837487 sec, 14.4661/14.4661 sec, 21.0209/21.0209 sec, 1.45872/1.45872 sec, 0.759792/0.759792 sec, 1.41935/1.41935 sec, 1.37223/1.37223 sec, 0.595997/0.595997 sec, 0.976542/0.976542 sec, 0.920728/0.920728 sec, 1.05451/1.05451 sec, 1.02185/1.02185 sec, 1.1127/1.1127 sec, 1.40217/1.40217 sec, 1.68157/1.68157 sec, 0.73207/0.73207 sec, 0.875169/0.875169 sec, 5.35019/5.35019 sec, 24.87/24.87 sec )
[LOG] Total clause minimization time: 1146.59/1151 sec (0.935852/0.935852 sec, 0.835771/0.835771 sec, 0.68571/0.68571 sec, 0.997611/0.997611 sec, 15.1183/15.1183 sec, 10.2335/10.2335 sec, 8.82577/8.82577 sec, 9.82491/9.82491 sec, 10.0803/10.0803 sec, 9.72346/9.72346 sec, 9.94737/9.94737 sec, 9.88974/9.88974 sec, 9.88822/9.88822 sec, 11.2447/11.2447 sec, 12.2444/12.2444 sec, 14.2814/14.2814 sec, 9.33477/9.33477 sec, 14.0614/14.0614 sec, 16.0941/16.0941 sec, 36.3975/36.3975 sec, 51.4351/51.4351 sec, 25.4007/25.4007 sec, 32.355/32.355 sec, 26.565/26.565 sec, 35.1387/35.1387 sec, 25.2073/25.2073 sec, 29.107/29.107 sec, 53.714/53.714 sec, 29.7466/29.7466 sec, 27.7337/27.7337 sec, 22.7488/22.7488 sec, 58.5087/58.5087 sec, 52.5209/52.5209 sec, 60.943/60.943 sec, 54.7567/54.7567 sec, 45.9888/45.9888 sec, 64.9912/64.9912 sec, 56.3549/56.3549 sec, 68.3142/68.3142 sec, 51.8969/51.8969 sec, 26.968/26.968 sec, 35.5492/35.5492 sec )
[LOG] Total clause size reduction: 168901 --> 2289 (5409 --> 14, 1827 --> 4, 681 --> 1, 29210 --> 193, 14904 --> 88, 3832 --> 10, 2802 --> 9, 4077 --> 11, 2628 --> 8, 2598 --> 11, 4719 --> 15, 2835 --> 16, 3411 --> 16, 4771 --> 32, 4212 --> 30, 6760 --> 32, 33264 --> 462, 12480 --> 101, 16172 --> 153, 5508 --> 76, 5795 --> 62, 8 --> 8, 4 --> 4, 1 --> 1, 65 --> 62, 51 --> 46, 10 --> 10, 9 --> 9, 11 --> 11, 8 --> 8, 11 --> 11, 15 --> 15, 16 --> 16, 16 --> 16, 25 --> 25, 23 --> 23, 32 --> 32, 316 --> 283, 101 --> 101, 153 --> 148, 76 --> 61, 55 --> 55 )
[LOG] Average clause size reduction: 210.863 --> 2.85768 (540.9 --> 1.4, 456.75 --> 1, 340.5 --> 0.5, 621.489 --> 4.10638, 596.16 --> 3.52, 425.778 --> 1.11111, 400.286 --> 1.28571, 407.7 --> 1.1, 375.429 --> 1.14286, 371.143 --> 1.57143, 393.25 --> 1.25, 354.375 --> 2, 341.1 --> 1.6, 340.786 --> 2.28571, 324 --> 2.30769, 321.905 --> 1.52381, 332.64 --> 4.62, 312 --> 2.525, 305.132 --> 2.88679, 289.895 --> 4, 289.75 --> 3.1, 1.14286 --> 1.14286, 1.33333 --> 1.33333, 1 --> 1, 2.6 --> 2.48, 2.83333 --> 2.55556, 1.25 --> 1.25, 1.5 --> 1.5, 1.22222 --> 1.22222, 1.33333 --> 1.33333, 1.83333 --> 1.83333, 1.36364 --> 1.36364, 2.28571 --> 2.28571, 1.77778 --> 1.77778, 2.08333 --> 2.08333, 2.09091 --> 2.09091, 1.6 --> 1.6, 4.1039 --> 3.67532, 2.58974 --> 2.58974, 2.94231 --> 2.84615, 4.22222 --> 3.38889, 3.05556 --> 3.05556 )
[LOG] Overall execution time: 1342.13 sec CPU time.
[LOG] Overall execution time: 1344 sec real time.
[DBG] Resident set: 36228 kB.
[DBG] Virtual Memory: 123760 kB.
[DBG] Max memory usage: 105312 kB.
Synthesis time: 1344.21 sec (Real time) / 1330.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.43 sec (Real time) / 16.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1713 17 51 1 1625
=====================  genbuf14c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1571.49 sec CPU time.
[LOG] Relation determinization time: 1573 sec real time.
[LOG] Final circuit size: 1085 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1085 new AND gates.
[LOG] Size before ABC: 1277 AND gates.
[LOG] Size after ABC: 1084 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1566.98/1569 sec (33.8753/34 sec, 2.44044/2 sec, 1.54859/2 sec, 18.2247/18 sec, 24.9074/25 sec, 10.1664/10 sec, 11.4671/12 sec, 11.3492/11 sec, 10.7069/11 sec, 13.679/14 sec, 13.4204/13 sec, 12.0358/12 sec, 14.8159/15 sec, 17.5242/18 sec, 15.8567/15 sec, 14.1673/15 sec, 15.5036/15 sec, 17.5063/18 sec, 18.6778/18 sec, 18.5797/19 sec, 30.7713/31 sec, 44.0045/44 sec, 61.6641/62 sec, 54.2183/54 sec, 40.4706/41 sec, 53.6786/53 sec, 37.5343/38 sec, 30.7955/31 sec, 46.8295/47 sec, 62.2384/62 sec, 65.0759/65 sec, 57.4018/58 sec, 34.9443/34 sec, 57.7683/58 sec, 51.5232/52 sec, 34.6224/35 sec, 56.5612/56 sec, 68.6517/69 sec, 80.9966/81 sec, 51.5839/52 sec, 97.5202/97 sec, 33.4885/34 sec, 51.4655/51 sec, 66.7153/67 sec )
[LOG] Nr of iterations: 845 (12, 7, 2, 43, 34, 8, 12, 9, 12, 12, 6, 16, 7, 21, 15, 10, 82, 41, 54, 7, 31, 19, 9, 3, 1, 41, 21, 7, 11, 8, 11, 10, 5, 15, 6, 19, 12, 9, 63, 29, 52, 6, 29, 18 )
[LOG] Total clause computation time: 183.7/188 sec (1.22919/1.22919 sec, 1.17792/1.17792 sec, 0.554939/0.554939 sec, 0.772436/0.772436 sec, 1.16697/1.16697 sec, 0.756234/0.756234 sec, 0.834857/0.834857 sec, 0.829315/0.829315 sec, 0.76671/0.76671 sec, 0.922959/0.922959 sec, 0.778584/0.778584 sec, 0.82853/0.82853 sec, 0.76141/0.76141 sec, 1.26144/1.26144 sec, 1.14687/1.14687 sec, 0.781985/0.781985 sec, 1.85024/1.85024 sec, 0.734564/0.734564 sec, 0.635441/0.635441 sec, 0.653532/0.653532 sec, 2.60749/2.60749 sec, 7.76093/7.76093 sec, 25.9181/25.9181 sec, 22.2082/22.2082 sec, 10.9764/10.9764 sec, 19.2367/19.2367 sec, 3.5281/3.5281 sec, 1.10353/1.10353 sec, 2.02015/2.02015 sec, 1.46257/1.46257 sec, 1.1523/1.1523 sec, 0.767299/0.767299 sec, 1.47754/1.47754 sec, 1.05547/1.05547 sec, 1.46803/1.46803 sec, 1.40054/1.40054 sec, 7.21177/7.21177 sec, 1.85987/1.85987 sec, 13.7235/13.7235 sec, 1.04517/1.04517 sec, 0.746699/0.746699 sec, 0.719454/0.719454 sec, 1.63312/1.63312 sec, 34.1727/34.1727 sec )
[LOG] Total clause minimization time: 1381.03/1380 sec (32.5861/32.5861 sec, 1.20177/1.20177 sec, 0.935981/0.935981 sec, 17.387/17.387 sec, 23.6821/23.6821 sec, 9.34889/9.34889 sec, 10.5701/10.5701 sec, 10.4555/10.4555 sec, 9.88291/9.88291 sec, 12.6942/12.6942 sec, 12.5801/12.5801 sec, 11.1422/11.1422 sec, 13.99/13.99 sec, 16.1953/16.1953 sec, 14.6456/14.6456 sec, 13.32/13.32 sec, 13.5749/13.5749 sec, 16.7011/16.7011 sec, 17.9721/17.9721 sec, 17.8618/17.8618 sec, 28.0906/28.0906 sec, 36.172/36.172 sec, 35.7085/35.7085 sec, 31.9747/31.9747 sec, 29.4598/29.4598 sec, 34.3993/34.3993 sec, 33.9684/33.9684 sec, 29.6561/29.6561 sec, 44.7736/44.7736 sec, 60.7399/60.7399 sec, 63.8874/63.8874 sec, 56.5987/56.5987 sec, 33.4318/33.4318 sec, 56.6759/56.6759 sec, 50.02/50.02 sec, 33.1845/33.1845 sec, 49.3133/49.3133 sec, 66.7558/66.7558 sec, 67.2261/67.2261 sec, 50.5016/50.5016 sec, 96.7348/96.7348 sec, 32.7336/32.7336 sec, 49.792/49.792 sec, 32.5038/32.5038 sec )
[LOG] Total clause size reduction: 192031 --> 2356 (6996 --> 21, 3810 --> 13, 722 --> 1, 28392 --> 155, 21747 --> 116, 3570 --> 8, 5478 --> 14, 3872 --> 10, 5148 --> 15, 4994 --> 24, 2195 --> 9, 6405 --> 23, 2454 --> 11, 8120 --> 38, 5320 --> 34, 3294 --> 16, 29484 --> 428, 13920 --> 103, 17755 --> 156, 1950 --> 15, 9600 --> 123, 5742 --> 58, 13 --> 13, 4 --> 4, 1 --> 1, 148 --> 134, 48 --> 47, 8 --> 8, 14 --> 14, 10 --> 10, 15 --> 15, 20 --> 20, 9 --> 8, 23 --> 23, 11 --> 11, 29 --> 28, 21 --> 21, 16 --> 16, 283 --> 233, 55 --> 55, 147 --> 138, 15 --> 15, 115 --> 93, 58 --> 58 )
[LOG] Average clause size reduction: 227.256 --> 2.78817 (583 --> 1.75, 544.286 --> 1.85714, 361 --> 0.5, 660.279 --> 3.60465, 639.618 --> 3.41176, 446.25 --> 1, 456.5 --> 1.16667, 430.222 --> 1.11111, 429 --> 1.25, 416.167 --> 2, 365.833 --> 1.5, 400.312 --> 1.4375, 350.571 --> 1.57143, 386.667 --> 1.80952, 354.667 --> 2.26667, 329.4 --> 1.6, 359.561 --> 5.21951, 339.512 --> 2.5122, 328.796 --> 2.88889, 278.571 --> 2.14286, 309.677 --> 3.96774, 302.211 --> 3.05263, 1.44444 --> 1.44444, 1.33333 --> 1.33333, 1 --> 1, 3.60976 --> 3.26829, 2.28571 --> 2.2381, 1.14286 --> 1.14286, 1.27273 --> 1.27273, 1.25 --> 1.25, 1.36364 --> 1.36364, 2 --> 2, 1.8 --> 1.6, 1.53333 --> 1.53333, 1.83333 --> 1.83333, 1.52632 --> 1.47368, 1.75 --> 1.75, 1.77778 --> 1.77778, 4.49206 --> 3.69841, 1.89655 --> 1.89655, 2.82692 --> 2.65385, 2.5 --> 2.5, 3.96552 --> 3.2069, 3.22222 --> 3.22222 )
[LOG] Overall execution time: 1571.52 sec CPU time.
[LOG] Overall execution time: 1573 sec real time.
[DBG] Resident set: 14140 kB.
[DBG] Virtual Memory: 101116 kB.
[DBG] Max memory usage: 131128 kB.
Synthesis time: 1573.51 sec (Real time) / 1556.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.06 sec (Real time) / 17.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1816 18 53 1 1724
=====================  genbuf15c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1670.39 sec CPU time.
[LOG] Relation determinization time: 1673 sec real time.
[LOG] Final circuit size: 1537 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1537 new AND gates.
[LOG] Size before ABC: 1856 AND gates.
[LOG] Size after ABC: 1536 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1665.37/1666 sec (20.3883/20 sec, 3.32994/3 sec, 1.47135/2 sec, 2.2774/2 sec, 21.1932/21 sec, 9.40385/10 sec, 10.0561/10 sec, 11.2181/11 sec, 9.63377/10 sec, 10.815/11 sec, 10.6074/10 sec, 11.1809/11 sec, 11.4417/12 sec, 12.3001/12 sec, 12.312/13 sec, 14.2197/14 sec, 14.7103/14 sec, 14.4812/14 sec, 16.6549/17 sec, 25.2779/25 sec, 27.7555/28 sec, 34.6413/34 sec, 58.13/59 sec, 65.3349/65 sec, 81.591/82 sec, 43.6114/44 sec, 35.9568/36 sec, 48.5514/48 sec, 60.5259/61 sec, 39.9747/40 sec, 64.3232/64 sec, 54.123/54 sec, 40.3817/41 sec, 56.5445/56 sec, 63.1603/64 sec, 56.2109/56 sec, 48.69/49 sec, 52.45/52 sec, 55.2125/55 sec, 66.7385/67 sec, 53.4397/54 sec, 54.8226/55 sec, 49.3171/49 sec, 54.4768/54 sec, 60.2616/61 sec, 96.1705/96 sec )
[LOG] Nr of iterations: 1052 (9, 5, 2, 34, 26, 13, 8, 12, 15, 20, 13, 9, 18, 14, 11, 14, 70, 46, 56, 25, 15, 108, 18, 6, 4, 1, 28, 23, 12, 7, 11, 13, 14, 12, 7, 17, 12, 9, 12, 64, 39, 49, 22, 12, 100, 17 )
[LOG] Total clause computation time: 326.889/329 sec (19.0434/19.0434 sec, 2.30319/2.30319 sec, 0.470039/0.470039 sec, 0.958497/0.958497 sec, 0.80398/0.80398 sec, 0.90019/0.90019 sec, 0.914777/0.914777 sec, 0.73628/0.73628 sec, 0.972997/0.972997 sec, 0.899589/0.899589 sec, 0.770726/0.770726 sec, 0.76712/0.76712 sec, 0.795766/0.795766 sec, 0.777584/0.777584 sec, 0.807247/0.807247 sec, 0.754215/0.754215 sec, 1.56803/1.56803 sec, 0.676153/0.676153 sec, 0.874962/0.874962 sec, 0.607488/0.607488 sec, 0.797161/0.797161 sec, 3.05398/3.05398 sec, 25.571/25.571 sec, 33.1502/33.1502 sec, 37.2286/37.2286 sec, 14.6771/14.6771 sec, 3.36691/3.36691 sec, 24.1001/24.1001 sec, 1.43383/1.43383 sec, 1.83648/1.83648 sec, 1.40723/1.40723 sec, 1.74968/1.74968 sec, 1.27471/1.27471 sec, 2.58897/2.58897 sec, 1.57303/1.57303 sec, 1.01009/1.01009 sec, 1.29992/1.29992 sec, 1.24025/1.24025 sec, 17.6553/17.6553 sec, 22.9807/22.9807 sec, 0.981205/0.981205 sec, 1.66135/1.66135 sec, 0.843371/0.843371 sec, 6.58685/6.58685 sec, 24.0911/24.0911 sec, 58.3272/58.3272 sec )
[LOG] Total clause minimization time: 1335.99/1333 sec (1.283/1.283 sec, 0.962578/0.962578 sec, 0.940403/0.940403 sec, 1.25925/1.25925 sec, 20.3211/20.3211 sec, 8.43836/8.43836 sec, 9.07576/9.07576 sec, 10.4154/10.4154 sec, 8.6005/8.6005 sec, 9.84781/9.84781 sec, 9.77033/9.77033 sec, 10.3486/10.3486 sec, 10.5787/10.5787 sec, 11.4627/11.4627 sec, 11.4381/11.4381 sec, 13.3989/13.3989 sec, 13.0629/13.0629 sec, 13.734/13.734 sec, 15.7032/15.7032 sec, 24.6/24.6 sec, 26.8889/26.8889 sec, 31.4853/31.4853 sec, 32.4826/32.4826 sec, 32.1463/32.1463 sec, 44.3254/44.3254 sec, 28.8986/28.8986 sec, 32.5491/32.5491 sec, 24.4116/24.4116 sec, 59.0545/59.0545 sec, 38.1015/38.1015 sec, 62.8781/62.8781 sec, 52.3352/52.3352 sec, 39.0689/39.0689 sec, 53.9181/53.9181 sec, 61.55/61.55 sec, 55.1625/55.1625 sec, 47.3508/47.3508 sec, 51.1728/51.1728 sec, 37.5193/37.5193 sec, 43.7057/43.7057 sec, 52.4185/52.4185 sec, 53.1206/53.1206 sec, 48.4351/48.4351 sec, 47.8526/47.8526 sec, 36.1131/36.1131 sec, 37.8036/37.8036 sec )
[LOG] Total clause size reduction: 234291 --> 3452 (5440 --> 13, 2752 --> 5, 772 --> 1, 23892 --> 136, 17550 --> 96, 6492 --> 15, 3689 --> 10, 5654 --> 14, 6986 --> 18, 9215 --> 56, 5640 --> 22, 3664 --> 17, 7463 --> 30, 5525 --> 23, 4080 --> 24, 5135 --> 28, 27117 --> 381, 16965 --> 131, 20020 --> 158, 8376 --> 42, 4760 --> 49, 35845 --> 607, 5678 --> 60, 7 --> 7, 5 --> 5, 1 --> 1, 90 --> 90, 71 --> 70, 15 --> 15, 10 --> 10, 14 --> 14, 16 --> 16, 21 --> 21, 22 --> 22, 12 --> 12, 30 --> 30, 19 --> 19, 18 --> 18, 23 --> 23, 330 --> 300, 93 --> 93, 126 --> 125, 34 --> 34, 32 --> 30, 532 --> 501, 60 --> 60 )
[LOG] Average clause size reduction: 222.71 --> 3.28137 (604.444 --> 1.44444, 550.4 --> 1, 386 --> 0.5, 702.706 --> 4, 675 --> 3.69231, 499.385 --> 1.15385, 461.125 --> 1.25, 471.167 --> 1.16667, 465.733 --> 1.2, 460.75 --> 2.8, 433.846 --> 1.69231, 407.111 --> 1.88889, 414.611 --> 1.66667, 394.643 --> 1.64286, 370.909 --> 2.18182, 366.786 --> 2, 387.386 --> 5.44286, 368.804 --> 2.84783, 357.5 --> 2.82143, 335.04 --> 1.68, 317.333 --> 3.26667, 331.898 --> 5.62037, 315.444 --> 3.33333, 1.16667 --> 1.16667, 1.25 --> 1.25, 1 --> 1, 3.21429 --> 3.21429, 3.08696 --> 3.04348, 1.25 --> 1.25, 1.42857 --> 1.42857, 1.27273 --> 1.27273, 1.23077 --> 1.23077, 1.5 --> 1.5, 1.83333 --> 1.83333, 1.71429 --> 1.71429, 1.76471 --> 1.76471, 1.58333 --> 1.58333, 2 --> 2, 1.91667 --> 1.91667, 5.15625 --> 4.6875, 2.38462 --> 2.38462, 2.57143 --> 2.55102, 1.54545 --> 1.54545, 2.66667 --> 2.5, 5.32 --> 5.01, 3.52941 --> 3.52941 )
[LOG] Overall execution time: 1670.41 sec CPU time.
[LOG] Overall execution time: 1673 sec real time.
[DBG] Resident set: 36252 kB.
[DBG] Virtual Memory: 123144 kB.
[DBG] Max memory usage: 99324 kB.
Synthesis time: 1672.59 sec (Real time) / 1652.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.15 sec (Real time) / 40.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2318 19 55 1 2222
=====================  genbuf16c3y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1685.18 sec CPU time.
[LOG] Relation determinization time: 1687 sec real time.
[LOG] Final circuit size: 1509 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1509 new AND gates.
[LOG] Size before ABC: 1851 AND gates.
[LOG] Size after ABC: 1508 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1679.49/1677 sec (35.3128/35 sec, 38.15/38 sec, 1.28896/2 sec, 18.5898/18 sec, 21.9531/22 sec, 12.8317/13 sec, 12.1408/12 sec, 10.3199/10 sec, 9.656/10 sec, 10.7881/11 sec, 11.8878/12 sec, 11.8718/12 sec, 11.0757/11 sec, 12.67/13 sec, 20.7987/20 sec, 12.7394/13 sec, 13.0142/13 sec, 20.8906/21 sec, 27.2958/27 sec, 20.8208/21 sec, 18.1479/18 sec, 20.6699/20 sec, 17.8605/18 sec, 38.0952/38 sec, 63.9778/64 sec, 40.8001/40 sec, 53.7974/54 sec, 73.0504/73 sec, 32.0312/32 sec, 38.4803/38 sec, 80.6191/81 sec, 50.2486/50 sec, 40.4156/40 sec, 46.7368/47 sec, 45.3019/46 sec, 52.7785/52 sec, 52.7734/53 sec, 40.1121/40 sec, 40.013/40 sec, 41.0475/41 sec, 94.5446/94 sec, 74.7809/75 sec, 47.1111/47 sec, 47.9509/48 sec, 44.0196/44 sec, 40.7471/41 sec, 53.7323/54 sec, 55.5463/55 sec )
[LOG] Nr of iterations: 1059 (11, 6, 2, 45, 28, 9, 5, 8, 10, 12, 6, 9, 15, 20, 13, 14, 44, 8, 53, 10, 22, 11, 43, 153, 9, 5, 1, 40, 20, 7, 4, 7, 9, 11, 5, 7, 13, 18, 10, 12, 38, 7, 51, 9, 17, 9, 42, 151 )
[LOG] Total clause computation time: 122.61/120 sec (0.779448/0.779448 sec, 1.60639/1.60639 sec, 0.547334/0.547334 sec, 1.10164/1.10164 sec, 0.977291/0.977291 sec, 0.858725/0.858725 sec, 0.938518/0.938518 sec, 0.997087/0.997087 sec, 0.892327/0.892327 sec, 0.911266/0.911266 sec, 1.0666/1.0666 sec, 1.05584/1.05584 sec, 1.07309/1.07309 sec, 0.968857/0.968857 sec, 0.830502/0.830502 sec, 0.92/0.92 sec, 1.75189/1.75189 sec, 0.771741/0.771741 sec, 0.797188/0.797188 sec, 0.738775/0.738775 sec, 0.845652/0.845652 sec, 0.749394/0.749394 sec, 2.76347/2.76347 sec, 1.65293/1.65293 sec, 16.9033/16.9033 sec, 1.99303/1.99303 sec, 13.1937/13.1937 sec, 15.1441/15.1441 sec, 4.61603/4.61603 sec, 1.71773/1.71773 sec, 1.62742/1.62742 sec, 1.60573/1.60573 sec, 1.5254/1.5254 sec, 1.59302/1.59302 sec, 1.49706/1.49706 sec, 0.935804/0.935804 sec, 2.01334/2.01334 sec, 2.14183/2.14183 sec, 1.30315/1.30315 sec, 1.15979/1.15979 sec, 17.5471/17.5471 sec, 1.31017/1.31017 sec, 1.52943/1.52943 sec, 1.35547/1.35547 sec, 1.48655/1.48655 sec, 1.41709/1.41709 sec, 1.81373/1.81373 sec, 1.58403/1.58403 sec )
[LOG] Total clause minimization time: 1553.97/1554 sec (34.463/34.463 sec, 36.4703/36.4703 sec, 0.672176/0.672176 sec, 17.4097/17.4097 sec, 20.8987/20.8987 sec, 11.8988/11.8988 sec, 11.1387/11.1387 sec, 9.24908/9.24908 sec, 8.6891/8.6891 sec, 9.80804/9.80804 sec, 10.7536/10.7536 sec, 10.7511/10.7511 sec, 9.93484/9.93484 sec, 11.6242/11.6242 sec, 19.8926/19.8926 sec, 11.7423/11.7423 sec, 11.179/11.179 sec, 20.0433/20.0433 sec, 26.4172/26.4172 sec, 20.0116/20.0116 sec, 17.2337/17.2337 sec, 19.8432/19.8432 sec, 15.0091/15.0091 sec, 36.3321/36.3321 sec, 47.0297/47.0297 sec, 38.7633/38.7633 sec, 40.5616/40.5616 sec, 57.8557/57.8557 sec, 27.3709/27.3709 sec, 36.7187/36.7187 sec, 78.9491/78.9491 sec, 48.5991/48.5991 sec, 38.8466/38.8466 sec, 45.0995/45.0995 sec, 43.762/43.762 sec, 51.7989/51.7989 sec, 50.7154/50.7154 sec, 37.9248/37.9248 sec, 38.6669/38.6669 sec, 39.842/39.842 sec, 76.9479/76.9479 sec, 73.4269/73.4269 sec, 45.5358/45.5358 sec, 46.5515/46.5515 sec, 42.4888/42.4888 sec, 39.2862/39.2862 sec, 51.869/51.869 sec, 53.8978/53.8978 sec )
[LOG] Total clause size reduction: 253017 --> 3251 (7270 --> 11, 3630 --> 6, 825 --> 1, 33924 --> 161, 20358 --> 97, 4696 --> 12, 2344 --> 5, 3997 --> 9, 5085 --> 12, 5841 --> 20, 2620 --> 9, 4176 --> 18, 6930 --> 30, 9139 --> 33, 5580 --> 38, 5772 --> 42, 19006 --> 220, 2975 --> 14, 21372 --> 153, 3564 --> 32, 8211 --> 53, 3690 --> 22, 15288 --> 186, 55176 --> 580, 9 --> 9, 6 --> 6, 1 --> 1, 135 --> 132, 47 --> 46, 8 --> 8, 5 --> 5, 9 --> 9, 12 --> 12, 20 --> 20, 9 --> 9, 10 --> 10, 24 --> 24, 29 --> 29, 20 --> 20, 33 --> 33, 174 --> 147, 14 --> 14, 144 --> 136, 32 --> 32, 32 --> 32, 18 --> 18, 186 --> 164, 571 --> 571 )
[LOG] Average clause size reduction: 238.921 --> 3.06988 (660.909 --> 1, 605 --> 1, 412.5 --> 0.5, 753.867 --> 3.57778, 727.071 --> 3.46429, 521.778 --> 1.33333, 468.8 --> 1, 499.625 --> 1.125, 508.5 --> 1.2, 486.75 --> 1.66667, 436.667 --> 1.5, 464 --> 2, 462 --> 2, 456.95 --> 1.65, 429.231 --> 2.92308, 412.286 --> 3, 431.955 --> 5, 371.875 --> 1.75, 403.245 --> 2.88679, 356.4 --> 3.2, 373.227 --> 2.40909, 335.455 --> 2, 355.535 --> 4.32558, 360.627 --> 3.79085, 1 --> 1, 1.2 --> 1.2, 1 --> 1, 3.375 --> 3.3, 2.35 --> 2.3, 1.14286 --> 1.14286, 1.25 --> 1.25, 1.28571 --> 1.28571, 1.33333 --> 1.33333, 1.81818 --> 1.81818, 1.8 --> 1.8, 1.42857 --> 1.42857, 1.84615 --> 1.84615, 1.61111 --> 1.61111, 2 --> 2, 2.75 --> 2.75, 4.57895 --> 3.86842, 2 --> 2, 2.82353 --> 2.66667, 3.55556 --> 3.55556, 1.88235 --> 1.88235, 2 --> 2, 4.42857 --> 3.90476, 3.78146 --> 3.78146 )
[LOG] Overall execution time: 1685.21 sec CPU time.
[LOG] Overall execution time: 1687 sec real time.
[DBG] Resident set: 43716 kB.
[DBG] Virtual Memory: 129916 kB.
[DBG] Max memory usage: 85568 kB.
Synthesis time: 1687.38 sec (Real time) / 1666.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.11 sec (Real time) / 30.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2343 20 58 1 2242
=====================  genbuf1b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.7098 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 87 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 87 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 85 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.918534/0 sec (0.064023/0 sec, 0.061934/0 sec, 0.084069/0 sec, 0.095802/0 sec, 0.095306/0 sec, 0.070707/0 sec, 0.066842/0 sec, 0.062235/0 sec, 0.091385/0 sec, 0.061195/0 sec, 0.084933/0 sec, 0.080103/0 sec )
[LOG] Nr of iterations: 77 (17, 9, 3, 2, 10, 4, 11, 7, 2, 1, 9, 2 )
[LOG] Total clause computation time: 0.367846/0 sec (0.023607/0.023607 sec, 0.029727/0.029727 sec, 0.036648/0.036648 sec, 0.03889/0.03889 sec, 0.041475/0.041475 sec, 0.034389/0.034389 sec, 0.027025/0.027025 sec, 0.025322/0.025322 sec, 0.041587/0.041587 sec, 2.6e-05/2.6e-05 sec, 0.03519/0.03519 sec, 0.03396/0.03396 sec )
[LOG] Total clause minimization time: 0.509403/0 sec (0.033489/0.033489 sec, 0.028057/0.028057 sec, 0.043461/0.043461 sec, 0.052189/0.052189 sec, 0.04952/0.04952 sec, 0.031739/0.031739 sec, 0.037267/0.037267 sec, 0.034898/0.034898 sec, 0.047875/0.047875 sec, 0.059135/0.059135 sec, 0.047631/0.047631 sec, 0.044142/0.044142 sec )
[LOG] Total clause size reduction: 4868 --> 134 (2176 --> 36, 1024 --> 17, 222 --> 4, 109 --> 0, 972 --> 19, 309 --> 4, 18 --> 17, 13 --> 12, 4 --> 4, 0 --> 0, 19 --> 19, 2 --> 2 )
[LOG] Average clause size reduction: 63.2208 --> 1.74026 (128 --> 2.11765, 113.778 --> 1.88889, 74 --> 1.33333, 54.5 --> 0, 97.2 --> 1.9, 77.25 --> 1, 1.63636 --> 1.54545, 1.85714 --> 1.71429, 2 --> 2, 0 --> 0, 2.11111 --> 2.11111, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 142 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.68071/1 sec (0.546449/0 sec, 0.267765/0 sec, 0.395591/1 sec, 0.084144/0 sec, 0.241239/0 sec, 0.145525/0 sec )
[LOG] Nr of iterations: 61 (10, 7, 16, 2, 18, 8 )
[LOG] Total clause computation time: 0.240448/0 sec (0.083286/0.083286 sec, 0.071719/0.071719 sec, 0.045016/0.045016 sec, 0.0031/0.0031 sec, 0.021524/0.021524 sec, 0.015803/0.015803 sec )
[LOG] Total clause minimization time: 1.42454/1 sec (0.457898/0.457898 sec, 0.194447/0.194447 sec, 0.347073/0.347073 sec, 0.07929/0.07929 sec, 0.21798/0.21798 sec, 0.127848/0.127848 sec )
[LOG] Total clause size reduction: 1485 --> 141 (243 --> 17, 162 --> 9, 405 --> 53, 27 --> 0, 459 --> 51, 189 --> 11 )
[LOG] Average clause size reduction: 24.3443 --> 2.31148 (24.3 --> 1.7, 23.1429 --> 1.28571, 25.3125 --> 3.3125, 13.5 --> 0, 25.5 --> 2.83333, 23.625 --> 1.375 )
[LOG] Overall execution time: 1.71149 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7996 kB.
[DBG] Virtual Memory: 96140 kB.
[DBG] Max memory usage: 8476 kB.
Synthesis time: 1.41 sec (Real time) / 2.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 260 5 23 1 228
=====================  genbuf2b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.57787 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 161 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 161 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 160 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.78822/0 sec (0.09407/0 sec, 0.095729/0 sec, 0.117689/0 sec, 0.114203/0 sec, 0.118211/0 sec, 0.140485/0 sec, 0.099957/0 sec, 0.149379/0 sec, 0.137179/0 sec, 0.137188/0 sec, 0.156335/0 sec, 0.151654/0 sec, 0.142712/0 sec, 0.133433/0 sec )
[LOG] Nr of iterations: 119 (17, 17, 4, 8, 6, 12, 4, 13, 12, 3, 6, 5, 11, 1 )
[LOG] Total clause computation time: 0.713079/0 sec (0.042766/0.042766 sec, 0.038526/0.038526 sec, 0.057518/0.057518 sec, 0.043924/0.043924 sec, 0.053795/0.053795 sec, 0.062263/0.062263 sec, 0.045108/0.045108 sec, 0.055225/0.055225 sec, 0.050478/0.050478 sec, 0.050286/0.050286 sec, 0.055143/0.055143 sec, 0.044719/0.044719 sec, 0.055924/0.055924 sec, 0.057404/0.057404 sec )
[LOG] Total clause minimization time: 1.00994/0 sec (0.042146/0.042146 sec, 0.050749/0.050749 sec, 0.054586/0.054586 sec, 0.064569/0.064569 sec, 0.058674/0.058674 sec, 0.072078/0.072078 sec, 0.049105/0.049105 sec, 0.090633/0.090633 sec, 0.083668/0.083668 sec, 0.084152/0.084152 sec, 0.098344/0.098344 sec, 0.104113/0.104113 sec, 0.083777/0.083777 sec, 0.073349/0.073349 sec )
[LOG] Total clause size reduction: 9280 --> 258 (2768 --> 48, 2640 --> 50, 432 --> 5, 924 --> 13, 645 --> 6, 1397 --> 25, 366 --> 6, 32 --> 29, 29 --> 29, 5 --> 5, 10 --> 10, 6 --> 6, 25 --> 25, 1 --> 1 )
[LOG] Average clause size reduction: 77.9832 --> 2.16807 (162.824 --> 2.82353, 155.294 --> 2.94118, 108 --> 1.25, 115.5 --> 1.625, 107.5 --> 1, 116.417 --> 2.08333, 91.5 --> 1.5, 2.46154 --> 2.23077, 2.41667 --> 2.41667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.2 --> 1.2, 2.27273 --> 2.27273, 1 --> 1 )
[LOG] Overall execution time: 4.57987 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 14032 kB.
[DBG] Virtual Memory: 96652 kB.
[DBG] Max memory usage: 15116 kB.
Synthesis time: 3.68 sec (Real time) / 4.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 373 6 26 1 335
=====================  genbuf3b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 17.3989 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 261 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 261 new AND gates.
[LOG] Size before ABC: 302 AND gates.
[LOG] Size after ABC: 259 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.7397/6 sec (0.151701/0 sec, 0.152707/0 sec, 0.158235/0 sec, 0.149792/0 sec, 0.183848/0 sec, 0.202044/0 sec, 3.44171/2 sec, 0.263112/0 sec, 0.15669/0 sec, 0.764863/1 sec, 0.849348/0 sec, 1.16972/1 sec, 1.07498/0 sec, 0.898029/1 sec, 1.13758/0 sec, 0.728032/1 sec, 0.256765/0 sec, 1.00053/0 sec )
[LOG] Nr of iterations: 177 (21, 24, 6, 7, 8, 9, 4, 15, 3, 18, 20, 5, 6, 6, 7, 3, 14, 1 )
[LOG] Total clause computation time: 1.70361/0 sec (0.058688/0.058688 sec, 0.057732/0.057732 sec, 0.072756/0.072756 sec, 0.054015/0.054015 sec, 0.056638/0.056638 sec, 0.089694/0.089694 sec, 0.158788/0.158788 sec, 0.137687/0.137687 sec, 0.07486/0.07486 sec, 0.140581/0.140581 sec, 0.123679/0.123679 sec, 0.083677/0.083677 sec, 0.078102/0.078102 sec, 0.07811/0.07811 sec, 0.119547/0.119547 sec, 0.125303/0.125303 sec, 0.113069/0.113069 sec, 0.080686/0.080686 sec )
[LOG] Total clause minimization time: 10.9128/6 sec (0.079255/0.079255 sec, 0.086241/0.086241 sec, 0.077443/0.077443 sec, 0.087678/0.087678 sec, 0.118922/0.118922 sec, 0.103781/0.103781 sec, 3.2744/3.2744 sec, 0.116142/0.116142 sec, 0.073563/0.073563 sec, 0.618606/0.618606 sec, 0.720522/0.720522 sec, 1.08164/1.08164 sec, 0.992495/0.992495 sec, 0.815576/0.815576 sec, 1.0135/1.0135 sec, 0.598393/0.598393 sec, 0.138949/0.138949 sec, 0.915724/0.915724 sec )
[LOG] Total clause size reduction: 16019 --> 438 (4280 --> 71, 4738 --> 81, 890 --> 8, 972 --> 9, 1064 --> 16, 1160 --> 24, 432 --> 5, 2002 --> 31, 276 --> 3, 59 --> 50, 65 --> 59, 8 --> 8, 9 --> 9, 12 --> 12, 15 --> 15, 5 --> 5, 31 --> 31, 1 --> 1 )
[LOG] Average clause size reduction: 90.5028 --> 2.47458 (203.81 --> 3.38095, 197.417 --> 3.375, 148.333 --> 1.33333, 138.857 --> 1.28571, 133 --> 2, 128.889 --> 2.66667, 108 --> 1.25, 133.467 --> 2.06667, 92 --> 1, 3.27778 --> 2.77778, 3.25 --> 2.95, 1.6 --> 1.6, 1.5 --> 1.5, 2 --> 2, 2.14286 --> 2.14286, 1.66667 --> 1.66667, 2.21429 --> 2.21429, 1 --> 1 )
[LOG] Overall execution time: 17.4012 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
[DBG] Resident set: 20992 kB.
[DBG] Virtual Memory: 105620 kB.
[DBG] Max memory usage: 34228 kB.
Synthesis time: 11.03 sec (Real time) / 17.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 513 7 30 1 469
=====================  genbuf4b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 13.9435 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 224 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 224 new AND gates.
[LOG] Size before ABC: 316 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.67116/4 sec (0.087171/0 sec, 0.082009/0 sec, 0.129023/0 sec, 0.11257/0 sec, 0.131316/0 sec, 0.128916/0 sec, 0.262625/0 sec, 0.270156/0 sec, 0.273701/0 sec, 0.280798/0 sec, 0.903466/0 sec, 0.799017/0 sec, 0.744275/1 sec, 0.905528/0 sec, 1.2667/1 sec, 0.838446/0 sec, 0.989623/1 sec, 0.293639/0 sec, 0.709199/0 sec, 0.462978/1 sec )
[LOG] Nr of iterations: 226 (2, 2, 16, 7, 7, 9, 26, 21, 24, 13, 1, 1, 13, 5, 5, 5, 25, 16, 18, 10 )
[LOG] Total clause computation time: 1.75011/0 sec (0.032405/0.032405 sec, 0.038954/0.038954 sec, 0.05521/0.05521 sec, 0.047586/0.047586 sec, 0.053784/0.053784 sec, 0.047649/0.047649 sec, 0.111907/0.111907 sec, 0.114254/0.114254 sec, 0.100332/0.100332 sec, 0.122298/0.122298 sec, 0.108169/0.108169 sec, 0.103605/0.103605 sec, 0.112742/0.112742 sec, 0.100346/0.100346 sec, 0.093222/0.093222 sec, 0.079359/0.079359 sec, 0.128281/0.128281 sec, 0.127279/0.127279 sec, 0.087314/0.087314 sec, 0.085415/0.085415 sec )
[LOG] Total clause minimization time: 7.77208/3 sec (0.041318/0.041318 sec, 0.034062/0.034062 sec, 0.065319/0.065319 sec, 0.056754/0.056754 sec, 0.069245/0.069245 sec, 0.072781/0.072781 sec, 0.141006/0.141006 sec, 0.145866/0.145866 sec, 0.162359/0.162359 sec, 0.148014/0.148014 sec, 0.789672/0.789672 sec, 0.690624/0.690624 sec, 0.626219/0.626219 sec, 0.800302/0.800302 sec, 1.16863/1.16863 sec, 0.754191/0.754191 sec, 0.855655/0.855655 sec, 0.161049/0.161049 sec, 0.616509/0.616509 sec, 0.372504/0.372504 sec )
[LOG] Total clause size reduction: 21097 --> 558 (286 --> 1, 273 --> 1, 3345 --> 40, 1272 --> 8, 1188 --> 10, 1504 --> 18, 4250 --> 99, 3240 --> 77, 3611 --> 65, 1872 --> 22, 1 --> 1, 1 --> 1, 30 --> 30, 6 --> 6, 6 --> 6, 6 --> 6, 99 --> 73, 49 --> 38, 42 --> 40, 16 --> 16 )
[LOG] Average clause size reduction: 93.3496 --> 2.46903 (143 --> 0.5, 136.5 --> 0.5, 209.062 --> 2.5, 181.714 --> 1.14286, 169.714 --> 1.42857, 167.111 --> 2, 163.462 --> 3.80769, 154.286 --> 3.66667, 150.458 --> 2.70833, 144 --> 1.69231, 1 --> 1, 1 --> 1, 2.30769 --> 2.30769, 1.2 --> 1.2, 1.2 --> 1.2, 1.2 --> 1.2, 3.96 --> 2.92, 3.0625 --> 2.375, 2.33333 --> 2.22222, 1.6 --> 1.6 )
[LOG] Overall execution time: 13.9459 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
[DBG] Resident set: 16924 kB.
[DBG] Virtual Memory: 99748 kB.
[DBG] Max memory usage: 25596 kB.
Synthesis time: 9.10 sec (Real time) / 13.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 518 8 33 1 469
=====================  genbuf5b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 56.8403 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 581 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 581 new AND gates.
[LOG] Size before ABC: 719 AND gates.
[LOG] Size after ABC: 580 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.5781/24 sec (0.116375/0 sec, 0.115142/0 sec, 0.170161/0 sec, 0.161547/0 sec, 0.160235/0 sec, 0.188997/0 sec, 0.174575/0 sec, 0.417332/1 sec, 0.403761/0 sec, 2.28386/1 sec, 3.07481/1 sec, 5.23993/3 sec, 2.64482/2 sec, 2.28793/1 sec, 2.40578/1 sec, 2.64431/1 sec, 2.63263/2 sec, 5.8042/2 sec, 3.86554/2 sec, 1.73354/1 sec, 2.16735/1 sec, 1.88977/1 sec, 1.28404/1 sec, 5.71145/3 sec )
[LOG] Nr of iterations: 434 (5, 2, 16, 9, 9, 6, 4, 35, 29, 84, 33, 8, 4, 1, 15, 6, 7, 4, 3, 34, 24, 66, 23, 7 )
[LOG] Total clause computation time: 4.61349/2 sec (0.044764/0.044764 sec, 0.055826/0.055826 sec, 0.07555/0.07555 sec, 0.067402/0.067402 sec, 0.068528/0.068528 sec, 0.064252/0.064252 sec, 0.071045/0.071045 sec, 0.169697/0.169697 sec, 0.14693/0.14693 sec, 0.326878/0.326878 sec, 0.216493/0.216493 sec, 0.605836/0.605836 sec, 0.196716/0.196716 sec, 0.213224/0.213224 sec, 0.156105/0.156105 sec, 0.130458/0.130458 sec, 0.147286/0.147286 sec, 0.254344/0.254344 sec, 0.156216/0.156216 sec, 0.233133/0.233133 sec, 0.61346/0.61346 sec, 0.201604/0.201604 sec, 0.218881/0.218881 sec, 0.17886/0.17886 sec )
[LOG] Total clause minimization time: 42.6955/21 sec (0.053326/0.053326 sec, 0.049079/0.049079 sec, 0.083324/0.083324 sec, 0.079478/0.079478 sec, 0.080592/0.080592 sec, 0.113859/0.113859 sec, 0.092652/0.092652 sec, 0.234236/0.234236 sec, 0.243286/0.243286 sec, 1.9356/1.9356 sec, 2.84014/2.84014 sec, 4.61825/4.61825 sec, 2.43969/2.43969 sec, 2.0674/2.0674 sec, 2.24142/2.24142 sec, 2.50626/2.50626 sec, 2.47774/2.47774 sec, 5.54227/5.54227 sec, 3.70189/3.70189 sec, 1.49098/1.49098 sec, 1.54521/1.54521 sec, 1.67651/1.67651 sec, 1.05683/1.05683 sec, 5.52547/5.52547 sec )
[LOG] Total clause size reduction: 45120 --> 1531 (1320 --> 4, 313 --> 1, 3930 --> 40, 1976 --> 15, 1872 --> 12, 1095 --> 12, 627 --> 4, 6834 --> 145, 5404 --> 117, 14359 --> 487, 5504 --> 98, 1197 --> 12, 4 --> 4, 1 --> 1, 40 --> 37, 9 --> 9, 9 --> 9, 8 --> 8, 4 --> 4, 145 --> 104, 85 --> 80, 315 --> 259, 57 --> 57, 12 --> 12 )
[LOG] Average clause size reduction: 103.963 --> 3.52765 (264 --> 0.8, 156.5 --> 0.5, 245.625 --> 2.5, 219.556 --> 1.66667, 208 --> 1.33333, 182.5 --> 2, 156.75 --> 1, 195.257 --> 4.14286, 186.345 --> 4.03448, 170.94 --> 5.79762, 166.788 --> 2.9697, 149.625 --> 1.5, 1 --> 1, 1 --> 1, 2.66667 --> 2.46667, 1.5 --> 1.5, 1.28571 --> 1.28571, 2 --> 2, 1.33333 --> 1.33333, 4.26471 --> 3.05882, 3.54167 --> 3.33333, 4.77273 --> 3.92424, 2.47826 --> 2.47826, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 56.8432 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
[DBG] Resident set: 32152 kB.
[DBG] Virtual Memory: 108220 kB.
[DBG] Max memory usage: 44248 kB.
Synthesis time: 33.06 sec (Real time) / 56.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.71 sec (Real time) / 3.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 920 9 37 1 863
=====================  genbuf6b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 133.589 sec CPU time.
[LOG] Relation determinization time: 76 sec real time.
[LOG] Final circuit size: 745 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 745 new AND gates.
[LOG] Size before ABC: 950 AND gates.
[LOG] Size after ABC: 744 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 115.367/58 sec (0.181845/0 sec, 0.191755/0 sec, 0.232613/0 sec, 0.210109/0 sec, 0.226596/0 sec, 0.247116/1 sec, 0.216835/0 sec, 0.226356/0 sec, 0.52406/0 sec, 0.488155/0 sec, 2.5606/2 sec, 4.83145/2 sec, 13.9435/7 sec, 10.1834/5 sec, 8.36621/4 sec, 4.64196/3 sec, 8.23819/4 sec, 7.90798/4 sec, 6.42257/3 sec, 4.32779/2 sec, 7.12656/4 sec, 9.25882/4 sec, 7.98269/4 sec, 3.6575/2 sec, 5.3868/3 sec, 7.78518/4 sec )
[LOG] Nr of iterations: 534 (4, 2, 17, 7, 5, 9, 6, 6, 37, 30, 55, 96, 12, 3, 1, 16, 5, 4, 7, 5, 5, 34, 27, 52, 82, 7 )
[LOG] Total clause computation time: 11.247/3 sec (0.070629/0.070629 sec, 0.090783/0.090783 sec, 0.109935/0.109935 sec, 0.084837/0.084837 sec, 0.086706/0.086706 sec, 0.104447/0.104447 sec, 0.073943/0.073943 sec, 0.084099/0.084099 sec, 0.205371/0.205371 sec, 0.191424/0.191424 sec, 0.301545/0.301545 sec, 0.352059/0.352059 sec, 0.551041/0.551041 sec, 0.406979/0.406979 sec, 0.57752/0.57752 sec, 0.306603/0.306603 sec, 0.529281/0.529281 sec, 0.351709/0.351709 sec, 0.43592/0.43592 sec, 0.299813/0.299813 sec, 0.479289/0.479289 sec, 1.33486/1.33486 sec, 1.84131/1.84131 sec, 0.480926/0.480926 sec, 0.300765/0.300765 sec, 1.59525/1.59525 sec )
[LOG] Total clause minimization time: 103.719/55 sec (0.086392/0.086392 sec, 0.086763/0.086763 sec, 0.107114/0.107114 sec, 0.110128/0.110128 sec, 0.124916/0.124916 sec, 0.127193/0.127193 sec, 0.127808/0.127808 sec, 0.127004/0.127004 sec, 0.300836/0.300836 sec, 0.278391/0.278391 sec, 2.23599/2.23599 sec, 4.45009/4.45009 sec, 13.3709/13.3709 sec, 9.76508/9.76508 sec, 7.77834/7.77834 sec, 4.32368/4.32368 sec, 7.69817/7.69817 sec, 7.54565/7.54565 sec, 5.97564/5.97564 sec, 4.01731/4.01731 sec, 6.63665/6.63665 sec, 7.91058/7.91058 sec, 6.12693/6.12693 sec, 3.15931/3.15931 sec, 5.06851/5.06851 sec, 6.17935/6.17935 sec )
[LOG] Total clause size reduction: 60584 --> 1902 (1125 --> 3, 354 --> 1, 4560 --> 36, 1650 --> 15, 1048 --> 5, 2160 --> 15, 1175 --> 6, 1185 --> 7, 9252 --> 157, 7221 --> 105, 10152 --> 236, 17765 --> 488, 2046 --> 28, 3 --> 3, 1 --> 1, 36 --> 36, 9 --> 9, 5 --> 5, 11 --> 11, 6 --> 6, 7 --> 7, 139 --> 120, 86 --> 81, 214 --> 183, 358 --> 322, 16 --> 16 )
[LOG] Average clause size reduction: 113.453 --> 3.5618 (281.25 --> 0.75, 177 --> 0.5, 268.235 --> 2.11765, 235.714 --> 2.14286, 209.6 --> 1, 240 --> 1.66667, 195.833 --> 1, 197.5 --> 1.16667, 250.054 --> 4.24324, 240.7 --> 3.5, 184.582 --> 4.29091, 185.052 --> 5.08333, 170.5 --> 2.33333, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1.8 --> 1.8, 1.25 --> 1.25, 1.57143 --> 1.57143, 1.2 --> 1.2, 1.4 --> 1.4, 4.08824 --> 3.52941, 3.18519 --> 3, 4.11538 --> 3.51923, 4.36585 --> 3.92683, 2.28571 --> 2.28571 )
[LOG] Overall execution time: 133.593 sec CPU time.
[LOG] Overall execution time: 76 sec real time.
[DBG] Resident set: 28460 kB.
[DBG] Virtual Memory: 103152 kB.
[DBG] Max memory usage: 53012 kB.
Synthesis time: 75.94 sec (Real time) / 132.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.08 sec (Real time) / 4.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1129 10 40 1 1067
=====================  genbuf7b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 180.287 sec CPU time.
[LOG] Relation determinization time: 102 sec real time.
[LOG] Final circuit size: 885 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 885 new AND gates.
[LOG] Size before ABC: 1112 AND gates.
[LOG] Size after ABC: 883 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 157.199/78 sec (0.164251/0 sec, 0.162932/0 sec, 0.26138/0 sec, 0.205164/1 sec, 0.208549/0 sec, 0.211554/0 sec, 0.221953/0 sec, 0.228436/0 sec, 0.448781/0 sec, 0.336225/0 sec, 0.4077/1 sec, 3.52575/1 sec, 6.99319/4 sec, 15.1188/7 sec, 11.0969/5 sec, 8.93377/5 sec, 10.2706/5 sec, 7.90721/4 sec, 6.72105/3 sec, 13.2652/7 sec, 6.81742/3 sec, 5.37444/3 sec, 8.84497/4 sec, 10.3517/6 sec, 11.8109/6 sec, 16.082/8 sec, 7.13615/3 sec, 4.09248/2 sec )
[LOG] Nr of iterations: 590 (2, 2, 26, 6, 5, 7, 9, 9, 32, 10, 26, 91, 87, 11, 1, 1, 24, 5, 4, 6, 6, 8, 30, 8, 25, 64, 79, 6 )
[LOG] Total clause computation time: 13.453/7 sec (0.058362/0.058362 sec, 0.082096/0.082096 sec, 0.097368/0.097368 sec, 0.089157/0.089157 sec, 0.083484/0.083484 sec, 0.089144/0.089144 sec, 0.079989/0.079989 sec, 0.082984/0.082984 sec, 0.190601/0.190601 sec, 0.11201/0.11201 sec, 0.161612/0.161612 sec, 0.329263/0.329263 sec, 0.756745/0.756745 sec, 1.16288/1.16288 sec, 0.500026/0.500026 sec, 0.469449/0.469449 sec, 0.689633/0.689633 sec, 0.371659/0.371659 sec, 0.731525/0.731525 sec, 0.364128/0.364128 sec, 0.572334/0.572334 sec, 0.254098/0.254098 sec, 1.02903/1.02903 sec, 0.800172/0.800172 sec, 1.27994/1.27994 sec, 1.53491/1.53491 sec, 0.640286/0.640286 sec, 0.840096/0.840096 sec )
[LOG] Total clause minimization time: 143.318/71 sec (0.081712/0.081712 sec, 0.066973/0.066973 sec, 0.148239/0.148239 sec, 0.101261/0.101261 sec, 0.110474/0.110474 sec, 0.107482/0.107482 sec, 0.126981/0.126981 sec, 0.130155/0.130155 sec, 0.240772/0.240772 sec, 0.208148/0.208148 sec, 0.228846/0.228846 sec, 3.16906/3.16906 sec, 6.20607/6.20607 sec, 13.9331/13.9331 sec, 10.5855/10.5855 sec, 8.45381/8.45381 sec, 9.56829/9.56829 sec, 7.52464/7.52464 sec, 5.97879/5.97879 sec, 12.8902/12.8902 sec, 6.23411/6.23411 sec, 5.10912/5.10912 sec, 7.80269/7.80269 sec, 9.54023/9.54023 sec, 10.5186/10.5186 sec, 14.5311/14.5311 sec, 6.4791/6.4791 sec, 3.24206/3.24206 sec )
[LOG] Total clause size reduction: 73819 --> 2430 (416 --> 1, 391 --> 1, 7825 --> 65, 1525 --> 8, 1164 --> 6, 1656 --> 7, 2192 --> 11, 1992 --> 10, 9145 --> 127, 1989 --> 17, 7175 --> 76, 18090 --> 614, 17200 --> 520, 1990 --> 27, 1 --> 1, 1 --> 1, 60 --> 57, 8 --> 8, 6 --> 6, 7 --> 7, 7 --> 7, 10 --> 10, 115 --> 81, 12 --> 12, 76 --> 61, 315 --> 283, 437 --> 392, 14 --> 14 )
[LOG] Average clause size reduction: 125.117 --> 4.11864 (208 --> 0.5, 195.5 --> 0.5, 300.962 --> 2.5, 254.167 --> 1.33333, 232.8 --> 1.2, 236.571 --> 1, 243.556 --> 1.22222, 221.333 --> 1.11111, 285.781 --> 3.96875, 198.9 --> 1.7, 275.962 --> 2.92308, 198.791 --> 6.74725, 197.701 --> 5.97701, 180.909 --> 2.45455, 1 --> 1, 1 --> 1, 2.5 --> 2.375, 1.6 --> 1.6, 1.5 --> 1.5, 1.16667 --> 1.16667, 1.16667 --> 1.16667, 1.25 --> 1.25, 3.83333 --> 2.7, 1.5 --> 1.5, 3.04 --> 2.44, 4.92188 --> 4.42188, 5.53165 --> 4.96203, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 180.29 sec CPU time.
[LOG] Overall execution time: 102 sec real time.
[DBG] Resident set: 41440 kB.
[DBG] Virtual Memory: 118032 kB.
[DBG] Max memory usage: 73148 kB.
Synthesis time: 101.74 sec (Real time) / 179.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.32 sec (Real time) / 4.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1309 11 43 1 1243
=====================  genbuf8b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 229.835 sec CPU time.
[LOG] Relation determinization time: 130 sec real time.
[LOG] Final circuit size: 809 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 809 new AND gates.
[LOG] Size before ABC: 982 AND gates.
[LOG] Size after ABC: 808 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 201.466/101 sec (0.205637/0 sec, 0.213215/0 sec, 0.266724/0 sec, 0.331872/0 sec, 0.310589/0 sec, 0.310677/1 sec, 0.254648/0 sec, 0.276558/0 sec, 3.45092/2 sec, 0.355975/0 sec, 0.776626/0 sec, 0.46284/0 sec, 2.19604/1 sec, 2.44336/2 sec, 2.13728/1 sec, 13.1256/7 sec, 12.4149/6 sec, 10.675/5 sec, 12.6211/6 sec, 9.82576/5 sec, 19.1712/10 sec, 11.2748/6 sec, 16.1396/8 sec, 12.003/6 sec, 16.3917/8 sec, 11.6942/6 sec, 13.5213/7 sec, 11.4944/5 sec, 8.94205/5 sec, 8.17898/4 sec )
[LOG] Nr of iterations: 623 (5, 2, 23, 17, 9, 11, 8, 8, 33, 7, 36, 18, 75, 63, 27, 4, 1, 20, 5, 6, 10, 6, 5, 32, 5, 35, 12, 59, 58, 23 )
[LOG] Total clause computation time: 12.2314/8 sec (0.074411/0.074411 sec, 0.107492/0.107492 sec, 0.124388/0.124388 sec, 0.150062/0.150062 sec, 0.120885/0.120885 sec, 0.121833/0.121833 sec, 0.092975/0.092975 sec, 0.098458/0.098458 sec, 0.296117/0.296117 sec, 0.121658/0.121658 sec, 0.336395/0.336395 sec, 0.163098/0.163098 sec, 0.386731/0.386731 sec, 0.394989/0.394989 sec, 0.389111/0.389111 sec, 0.353788/0.353788 sec, 3.44512/3.44512 sec, 0.383629/0.383629 sec, 0.258316/0.258316 sec, 0.21166/0.21166 sec, 0.225409/0.225409 sec, 0.180618/0.180618 sec, 0.206892/0.206892 sec, 1.4454/1.4454 sec, 0.188998/0.188998 sec, 1.25476/1.25476 sec, 0.198111/0.198111 sec, 0.322562/0.322562 sec, 0.274709/0.274709 sec, 0.302806/0.302806 sec )
[LOG] Total clause minimization time: 188.685/93 sec (0.10094/0.10094 sec, 0.088202/0.088202 sec, 0.122933/0.122933 sec, 0.162755/0.162755 sec, 0.17113/0.17113 sec, 0.17014/0.17014 sec, 0.143276/0.143276 sec, 0.158995/0.158995 sec, 3.13268/3.13268 sec, 0.213852/0.213852 sec, 0.417035/0.417035 sec, 0.2776/0.2776 sec, 1.77898/1.77898 sec, 2.0173/2.0173 sec, 1.72018/1.72018 sec, 12.7585/12.7585 sec, 8.95635/8.95635 sec, 10.2772/10.2772 sec, 12.35/12.35 sec, 9.60138/9.60138 sec, 18.9325/18.9325 sec, 11.081/11.081 sec, 15.9199/15.9199 sec, 10.5424/10.5424 sec, 16.19/16.19 sec, 10.424/10.424 sec, 13.3099/13.3099 sec, 11.1542/11.1542 sec, 8.65011/8.65011 sec, 7.8621/7.8621 sec )
[LOG] Total clause size reduction: 83958 --> 2032 (1832 --> 4, 429 --> 1, 7502 --> 49, 5296 --> 54, 2560 --> 23, 3050 --> 12, 2044 --> 13, 1946 --> 14, 8768 --> 151, 1542 --> 10, 9310 --> 137, 4063 --> 34, 15910 --> 407, 13268 --> 242, 5538 --> 64, 4 --> 4, 1 --> 1, 39 --> 39, 6 --> 6, 8 --> 8, 12 --> 12, 8 --> 8, 7 --> 7, 151 --> 123, 7 --> 7, 137 --> 119, 16 --> 16, 245 --> 220, 209 --> 197, 50 --> 50 )
[LOG] Average clause size reduction: 134.764 --> 3.26164 (366.4 --> 0.8, 214.5 --> 0.5, 326.174 --> 2.13043, 311.529 --> 3.17647, 284.444 --> 2.55556, 277.273 --> 1.09091, 255.5 --> 1.625, 243.25 --> 1.75, 265.697 --> 4.57576, 220.286 --> 1.42857, 258.611 --> 3.80556, 225.722 --> 1.88889, 212.133 --> 5.42667, 210.603 --> 3.84127, 205.111 --> 2.37037, 1 --> 1, 1 --> 1, 1.95 --> 1.95, 1.2 --> 1.2, 1.33333 --> 1.33333, 1.2 --> 1.2, 1.33333 --> 1.33333, 1.4 --> 1.4, 4.71875 --> 3.84375, 1.4 --> 1.4, 3.91429 --> 3.4, 1.33333 --> 1.33333, 4.15254 --> 3.72881, 3.60345 --> 3.39655, 2.17391 --> 2.17391 )
[LOG] Overall execution time: 229.839 sec CPU time.
[LOG] Overall execution time: 130 sec real time.
[DBG] Resident set: 37892 kB.
[DBG] Virtual Memory: 103940 kB.
[DBG] Max memory usage: 90004 kB.
Synthesis time: 129.17 sec (Real time) / 228.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.10 sec (Real time) / 5.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1276 12 46 1 1204
=====================  genbuf9b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 731.714 sec CPU time.
[LOG] Relation determinization time: 409 sec real time.
[LOG] Final circuit size: 1072 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1072 new AND gates.
[LOG] Size before ABC: 1374 AND gates.
[LOG] Size after ABC: 1072 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 646.816/324 sec (0.304598/1 sec, 0.351739/0 sec, 0.380262/0 sec, 0.383193/0 sec, 0.368276/0 sec, 0.327606/1 sec, 0.368754/0 sec, 0.382918/0 sec, 9.6463/5 sec, 0.473663/0 sec, 10.6992/5 sec, 0.649658/1 sec, 1.75286/1 sec, 27.3143/13 sec, 34.662/18 sec, 37.0597/18 sec, 44.6829/22 sec, 38.9016/19 sec, 27.9211/14 sec, 24.1764/12 sec, 18.4398/10 sec, 29.3355/14 sec, 34.2822/17 sec, 27.2748/14 sec, 28.3435/14 sec, 27.3179/14 sec, 32.9621/16 sec, 30.2857/16 sec, 31.0633/15 sec, 26.7796/14 sec, 28.4754/14 sec, 22.8966/11 sec, 25.2124/13 sec, 23.3403/12 sec )
[LOG] Nr of iterations: 897 (3, 4, 26, 15, 11, 6, 15, 16, 46, 13, 52, 19, 10, 100, 72, 62, 22, 2, 3, 20, 12, 4, 4, 10, 11, 44, 11, 48, 17, 5, 74, 64, 55, 21 )
[LOG] Total clause computation time: 32.0656/15 sec (0.100323/0.100323 sec, 0.204087/0.204087 sec, 0.171138/0.171138 sec, 0.162016/0.162016 sec, 0.139848/0.139848 sec, 0.140214/0.140214 sec, 0.144656/0.144656 sec, 0.14699/0.14699 sec, 0.397118/0.397118 sec, 0.162625/0.162625 sec, 0.331451/0.331451 sec, 0.205394/0.205394 sec, 0.194228/0.194228 sec, 1.47327/1.47327 sec, 0.789487/0.789487 sec, 0.929091/0.929091 sec, 0.83228/0.83228 sec, 0.83969/0.83969 sec, 12.3365/12.3365 sec, 0.446325/0.446325 sec, 0.399105/0.399105 sec, 0.320865/0.320865 sec, 0.338193/0.338193 sec, 0.522162/0.522162 sec, 0.341371/0.341371 sec, 3.61597/3.61597 sec, 0.640805/0.640805 sec, 1.8862/1.8862 sec, 0.508247/0.508247 sec, 0.663266/0.663266 sec, 1.47171/1.47171 sec, 0.424518/0.424518 sec, 0.311275/0.311275 sec, 0.475145/0.475145 sec )
[LOG] Total clause minimization time: 613.873/309 sec (0.165645/0.165645 sec, 0.124822/0.124822 sec, 0.183563/0.183563 sec, 0.196372/0.196372 sec, 0.203592/0.203592 sec, 0.16278/0.16278 sec, 0.198708/0.198708 sec, 0.209921/0.209921 sec, 9.21867/9.21867 sec, 0.283761/0.283761 sec, 10.3341/10.3341 sec, 0.41163/0.41163 sec, 1.53016/1.53016 sec, 25.794/25.794 sec, 33.8248/33.8248 sec, 36.0847/36.0847 sec, 43.8119/43.8119 sec, 38.0439/38.0439 sec, 15.5674/15.5674 sec, 23.711/23.711 sec, 18.0222/18.0222 sec, 28.9973/28.9973 sec, 33.9267/33.9267 sec, 26.7346/26.7346 sec, 27.9838/27.9838 sec, 23.6812/23.6812 sec, 32.3032/32.3032 sec, 28.379/28.379 sec, 30.5366/30.5366 sec, 26.0991/26.0991 sec, 26.9755/26.9755 sec, 22.447/22.447 sec, 24.8789/24.8789 sec, 22.8468/22.8468 sec )
[LOG] Total clause size reduction: 131896 --> 3094 (1026 --> 2, 1440 --> 3, 9675 --> 78, 5194 --> 37, 3580 --> 38, 1725 --> 8, 4802 --> 23, 4920 --> 23, 13950 --> 227, 3552 --> 15, 15402 --> 255, 4932 --> 28, 2376 --> 17, 22869 --> 637, 16330 --> 302, 13969 --> 170, 4788 --> 47, 2 --> 2, 3 --> 3, 51 --> 50, 18 --> 18, 5 --> 5, 6 --> 6, 12 --> 12, 13 --> 13, 214 --> 166, 13 --> 13, 218 --> 181, 25 --> 24, 6 --> 6, 355 --> 299, 242 --> 203, 136 --> 136, 47 --> 47 )
[LOG] Average clause size reduction: 147.041 --> 3.44928 (342 --> 0.666667, 360 --> 0.75, 372.115 --> 3, 346.267 --> 2.46667, 325.455 --> 3.45455, 287.5 --> 1.33333, 320.133 --> 1.53333, 307.5 --> 1.4375, 303.261 --> 4.93478, 273.231 --> 1.15385, 296.192 --> 4.90385, 259.579 --> 1.47368, 237.6 --> 1.7, 228.69 --> 6.37, 226.806 --> 4.19444, 225.306 --> 2.74194, 217.636 --> 2.13636, 1 --> 1, 1 --> 1, 2.55 --> 2.5, 1.5 --> 1.5, 1.25 --> 1.25, 1.5 --> 1.5, 1.2 --> 1.2, 1.18182 --> 1.18182, 4.86364 --> 3.77273, 1.18182 --> 1.18182, 4.54167 --> 3.77083, 1.47059 --> 1.41176, 1.2 --> 1.2, 4.7973 --> 4.04054, 3.78125 --> 3.17188, 2.47273 --> 2.47273, 2.2381 --> 2.2381 )
[LOG] Overall execution time: 731.719 sec CPU time.
[LOG] Overall execution time: 409 sec real time.
[DBG] Resident set: 79620 kB.
[DBG] Virtual Memory: 131164 kB.
[DBG] Max memory usage: 102428 kB.
Synthesis time: 408.60 sec (Real time) / 729.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.46 sec (Real time) / 6.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1595 13 50 1 1515
=====================  genbuf10b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 331.254 sec CPU time.
[LOG] Relation determinization time: 187 sec real time.
[LOG] Final circuit size: 605 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 605 new AND gates.
[LOG] Size before ABC: 752 AND gates.
[LOG] Size after ABC: 605 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 290.405/146 sec (0.421639/0 sec, 0.358436/0 sec, 0.2915/1 sec, 0.726351/0 sec, 0.595615/0 sec, 0.417388/0 sec, 0.431662/1 sec, 1.488/0 sec, 0.485317/1 sec, 0.517076/0 sec, 0.522837/0 sec, 0.520323/0 sec, 0.52649/1 sec, 2.38128/1 sec, 1.33863/1 sec, 0.881212/0 sec, 22.72/11 sec, 18.9336/10 sec, 14.8961/8 sec, 18.5412/9 sec, 15.2635/8 sec, 10.7455/5 sec, 15.1181/7 sec, 7.56347/4 sec, 13.0781/7 sec, 15.8072/8 sec, 14.7983/7 sec, 16.6978/8 sec, 21.5397/11 sec, 9.59097/5 sec, 20.5487/10 sec, 12.0083/6 sec, 10.4402/6 sec, 2.12257/1 sec, 10.4726/5 sec, 7.61531/4 sec )
[LOG] Nr of iterations: 593 (10, 3, 3, 33, 29, 9, 9, 12, 12, 16, 19, 18, 12, 16, 13, 47, 22, 58, 4, 2, 2, 13, 16, 7, 8, 11, 10, 12, 17, 15, 11, 13, 12, 40, 15, 44 )
[LOG] Total clause computation time: 34.1245/22 sec (0.184292/0.184292 sec, 0.16993/0.16993 sec, 0.107439/0.107439 sec, 0.287065/0.287065 sec, 0.191507/0.191507 sec, 0.194483/0.194483 sec, 0.210309/0.210309 sec, 0.235771/0.235771 sec, 0.223661/0.223661 sec, 0.18185/0.18185 sec, 0.208552/0.208552 sec, 0.212725/0.212725 sec, 0.190674/0.190674 sec, 0.212351/0.212351 sec, 0.183945/0.183945 sec, 0.388844/0.388844 sec, 1.51474/1.51474 sec, 0.851291/0.851291 sec, 14.4266/14.4266 sec, 7.23285/7.23285 sec, 0.316686/0.316686 sec, 0.919791/0.919791 sec, 0.695712/0.695712 sec, 0.185418/0.185418 sec, 0.181797/0.181797 sec, 0.30169/0.30169 sec, 0.214069/0.214069 sec, 0.182823/0.182823 sec, 0.188284/0.188284 sec, 0.162415/0.162415 sec, 0.191954/0.191954 sec, 0.194246/0.194246 sec, 0.200692/0.200692 sec, 0.475136/0.475136 sec, 1.22637/1.22637 sec, 1.07853/1.07853 sec )
[LOG] Total clause minimization time: 255.454/124 sec (0.19585/0.19585 sec, 0.164264/0.164264 sec, 0.160367/0.160367 sec, 0.410771/0.410771 sec, 0.375452/0.375452 sec, 0.196986/0.196986 sec, 0.195355/0.195355 sec, 1.22555/1.22555 sec, 0.234688/0.234688 sec, 0.308367/0.308367 sec, 0.286545/0.286545 sec, 0.279592/0.279592 sec, 0.308402/0.308402 sec, 2.14052/2.14052 sec, 1.12708/1.12708 sec, 0.458386/0.458386 sec, 21.1736/21.1736 sec, 18.0448/18.0448 sec, 0.452555/0.452555 sec, 11.2923/11.2923 sec, 14.9309/14.9309 sec, 9.80868/9.80868 sec, 14.4047/14.4047 sec, 7.36172/7.36172 sec, 12.8803/12.8803 sec, 15.4891/15.4891 sec, 14.5676/14.5676 sec, 16.4984/16.4984 sec, 21.3344/21.3344 sec, 9.41157/9.41157 sec, 20.3405/20.3405 sec, 11.7975/11.7975 sec, 10.2231/10.2231 sec, 1.62701/1.62701 sec, 9.22929/9.22929 sec, 6.51756/6.51756 sec )
[LOG] Total clause size reduction: 105575 --> 1483 (4392 --> 16, 974 --> 2, 1100 --> 2, 16192 --> 138, 13944 --> 122, 2864 --> 11, 2784 --> 12, 3685 --> 17, 3663 --> 16, 4635 --> 44, 5346 --> 39, 4845 --> 35, 2992 --> 22, 4035 --> 41, 3264 --> 22, 11408 --> 133, 5103 --> 82, 13794 --> 182, 4 --> 4, 2 --> 2, 2 --> 2, 34 --> 33, 44 --> 43, 8 --> 8, 12 --> 12, 17 --> 17, 13 --> 13, 20 --> 20, 33 --> 33, 27 --> 27, 22 --> 22, 33 --> 33, 22 --> 22, 99 --> 99, 47 --> 41, 116 --> 116 )
[LOG] Average clause size reduction: 178.035 --> 2.50084 (439.2 --> 1.6, 324.667 --> 0.666667, 366.667 --> 0.666667, 490.667 --> 4.18182, 480.828 --> 4.2069, 318.222 --> 1.22222, 309.333 --> 1.33333, 307.083 --> 1.41667, 305.25 --> 1.33333, 289.688 --> 2.75, 281.368 --> 2.05263, 269.167 --> 1.94444, 249.333 --> 1.83333, 252.188 --> 2.5625, 251.077 --> 1.69231, 242.723 --> 2.82979, 231.955 --> 3.72727, 237.828 --> 3.13793, 1 --> 1, 1 --> 1, 1 --> 1, 2.61538 --> 2.53846, 2.75 --> 2.6875, 1.14286 --> 1.14286, 1.5 --> 1.5, 1.54545 --> 1.54545, 1.3 --> 1.3, 1.66667 --> 1.66667, 1.94118 --> 1.94118, 1.8 --> 1.8, 2 --> 2, 2.53846 --> 2.53846, 1.83333 --> 1.83333, 2.475 --> 2.475, 3.13333 --> 2.73333, 2.63636 --> 2.63636 )
[LOG] Overall execution time: 331.26 sec CPU time.
[LOG] Overall execution time: 187 sec real time.
[DBG] Resident set: 23672 kB.
[DBG] Virtual Memory: 114796 kB.
[DBG] Max memory usage: 56880 kB.
Synthesis time: 186.14 sec (Real time) / 329.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.71 sec (Real time) / 6.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1165 14 53 1 1080
=====================  genbuf11b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 555.798 sec CPU time.
[LOG] Relation determinization time: 311 sec real time.
[LOG] Final circuit size: 661 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 661 new AND gates.
[LOG] Size before ABC: 818 AND gates.
[LOG] Size after ABC: 661 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 489.841/245 sec (0.477031/1 sec, 0.456749/0 sec, 0.376786/0 sec, 0.947525/1 sec, 0.828207/0 sec, 0.471668/0 sec, 0.53774/0 sec, 0.506154/0 sec, 0.513145/0 sec, 0.563769/0 sec, 0.538508/1 sec, 0.564847/0 sec, 0.64448/0 sec, 0.678577/1 sec, 0.569731/0 sec, 13.0333/6 sec, 2.78513/2 sec, 44.5547/22 sec, 29.8952/15 sec, 20.0918/10 sec, 1.92656/1 sec, 30.6934/16 sec, 17.3455/8 sec, 20.7292/11 sec, 20.1849/10 sec, 22.9316/11 sec, 24.6713/13 sec, 18.2849/9 sec, 23.0278/11 sec, 19.7151/10 sec, 28.7024/15 sec, 27.0859/13 sec, 23.872/12 sec, 25.2543/13 sec, 23.8766/12 sec, 3.63981/1 sec, 22.736/12 sec, 16.1292/8 sec )
[LOG] Nr of iterations: 574 (8, 3, 4, 28, 38, 7, 9, 10, 10, 15, 14, 9, 14, 9, 12, 19, 58, 31, 25, 6, 2, 3, 16, 26, 5, 6, 9, 8, 11, 13, 7, 13, 7, 9, 18, 56, 19, 17 )
[LOG] Total clause computation time: 38.3438/18 sec (0.215373/0.215373 sec, 0.214473/0.214473 sec, 0.129795/0.129795 sec, 0.338342/0.338342 sec, 0.251664/0.251664 sec, 0.223535/0.223535 sec, 0.254694/0.254694 sec, 0.20947/0.20947 sec, 0.218644/0.218644 sec, 0.234993/0.234993 sec, 0.229249/0.229249 sec, 0.23954/0.23954 sec, 0.206555/0.206555 sec, 0.245923/0.245923 sec, 0.197839/0.197839 sec, 0.250749/0.250749 sec, 0.377746/0.377746 sec, 1.63882/1.63882 sec, 1.54955/1.54955 sec, 19.487/19.487 sec, 1.54991/1.54991 sec, 0.558301/0.558301 sec, 2.04321/2.04321 sec, 1.56117/1.56117 sec, 0.293466/0.293466 sec, 0.27414/0.27414 sec, 0.213091/0.213091 sec, 0.221949/0.221949 sec, 0.21716/0.21716 sec, 0.319482/0.319482 sec, 0.363226/0.363226 sec, 0.221703/0.221703 sec, 0.293512/0.293512 sec, 0.290142/0.290142 sec, 0.259341/0.259341 sec, 0.407843/0.407843 sec, 1.41411/1.41411 sec, 1.12809/1.12809 sec )
[LOG] Total clause minimization time: 450.507/227 sec (0.21566/0.21566 sec, 0.214711/0.214711 sec, 0.22021/0.22021 sec, 0.578865/0.578865 sec, 0.54408/0.54408 sec, 0.219199/0.219199 sec, 0.253881/0.253881 sec, 0.267185/0.267185 sec, 0.265035/0.265035 sec, 0.298281/0.298281 sec, 0.278912/0.278912 sec, 0.295499/0.295499 sec, 0.407577/0.407577 sec, 0.402346/0.402346 sec, 0.341957/0.341957 sec, 12.7502/12.7502 sec, 2.36874/2.36874 sec, 42.8764/42.8764 sec, 28.3062/28.3062 sec, 0.583395/0.583395 sec, 0.359028/0.359028 sec, 30.1173/30.1173 sec, 15.2814/15.2814 sec, 19.1474/19.1474 sec, 19.8726/19.8726 sec, 22.6385/22.6385 sec, 24.4378/24.4378 sec, 18.0448/18.0448 sec, 22.7922/22.7922 sec, 19.3739/19.3739 sec, 28.3166/28.3166 sec, 26.8442/26.8442 sec, 23.5592/23.5592 sec, 24.9419/24.9419 sec, 23.5983/23.5983 sec, 3.20881/3.20881 sec, 21.3021/21.3021 sec, 14.9821/14.9821 sec )
[LOG] Total clause size reduction: 107849 --> 1499 (3654 --> 8, 1042 --> 2, 1770 --> 3, 14688 --> 114, 19832 --> 153, 2304 --> 10, 2992 --> 16, 3249 --> 15, 3141 --> 12, 4690 --> 34, 4199 --> 27, 2568 --> 16, 3887 --> 21, 2288 --> 21, 3003 --> 32, 5148 --> 34, 14934 --> 157, 7710 --> 132, 6144 --> 103, 6 --> 6, 2 --> 2, 3 --> 3, 45 --> 39, 84 --> 77, 7 --> 7, 10 --> 10, 15 --> 15, 10 --> 10, 21 --> 21, 27 --> 27, 12 --> 12, 21 --> 21, 13 --> 13, 20 --> 20, 34 --> 34, 148 --> 148, 68 --> 64, 60 --> 60 )
[LOG] Average clause size reduction: 187.89 --> 2.6115 (456.75 --> 1, 347.333 --> 0.666667, 442.5 --> 0.75, 524.571 --> 4.07143, 521.895 --> 4.02632, 329.143 --> 1.42857, 332.444 --> 1.77778, 324.9 --> 1.5, 314.1 --> 1.2, 312.667 --> 2.26667, 299.929 --> 1.92857, 285.333 --> 1.77778, 277.643 --> 1.5, 254.222 --> 2.33333, 250.25 --> 2.66667, 270.947 --> 1.78947, 257.483 --> 2.7069, 248.71 --> 4.25806, 245.76 --> 4.12, 1 --> 1, 1 --> 1, 1 --> 1, 2.8125 --> 2.4375, 3.23077 --> 2.96154, 1.4 --> 1.4, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.25 --> 1.25, 1.90909 --> 1.90909, 2.07692 --> 2.07692, 1.71429 --> 1.71429, 1.61538 --> 1.61538, 1.85714 --> 1.85714, 2.22222 --> 2.22222, 1.88889 --> 1.88889, 2.64286 --> 2.64286, 3.57895 --> 3.36842, 3.52941 --> 3.52941 )
[LOG] Overall execution time: 555.806 sec CPU time.
[LOG] Overall execution time: 311 sec real time.
[DBG] Resident set: 12560 kB.
[DBG] Virtual Memory: 101268 kB.
[DBG] Max memory usage: 94860 kB.
Synthesis time: 311.06 sec (Real time) / 552.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.70 sec (Real time) / 7.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1261 15 56 1 1171
=====================  genbuf12b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 871.897 sec CPU time.
[LOG] Relation determinization time: 487 sec real time.
[LOG] Final circuit size: 846 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 846 new AND gates.
[LOG] Size before ABC: 1068 AND gates.
[LOG] Size after ABC: 846 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 770.338/386 sec (0.532385/1 sec, 0.517019/0 sec, 0.430719/0 sec, 0.739386/0 sec, 0.718412/1 sec, 0.529552/0 sec, 2.67363/1 sec, 6.5888/4 sec, 3.48032/2 sec, 2.20146/1 sec, 0.661836/0 sec, 0.698374/0 sec, 0.608637/1 sec, 0.695613/0 sec, 3.07999/2 sec, 0.738689/0 sec, 3.62182/2 sec, 13.1735/6 sec, 66.4469/34 sec, 31.1399/15 sec, 32.9932/17 sec, 27.9428/14 sec, 27.0718/13 sec, 28.8636/15 sec, 32.841/16 sec, 23.8432/12 sec, 35.753/18 sec, 27.1377/14 sec, 44.6392/22 sec, 30.8229/16 sec, 34.7329/17 sec, 27.1545/14 sec, 31.5957/15 sec, 35.9949/18 sec, 39.431/20 sec, 37.2277/19 sec, 9.47999/4 sec, 33.3219/17 sec, 33.6086/17 sec, 36.6055/18 sec )
[LOG] Nr of iterations: 702 (10, 7, 3, 34, 24, 8, 10, 12, 8, 7, 8, 19, 9, 10, 12, 20, 82, 34, 38, 26, 6, 6, 2, 19, 14, 7, 8, 11, 6, 6, 7, 17, 8, 9, 11, 19, 79, 30, 32, 24 )
[LOG] Total clause computation time: 98.0811/52 sec (0.239534/0.239534 sec, 0.242505/0.242505 sec, 0.186562/0.186562 sec, 0.281772/0.281772 sec, 0.278699/0.278699 sec, 0.199932/0.199932 sec, 0.212464/0.212464 sec, 0.238976/0.238976 sec, 0.308057/0.308057 sec, 0.281568/0.281568 sec, 0.28154/0.28154 sec, 0.307475/0.307475 sec, 0.251279/0.251279 sec, 0.246489/0.246489 sec, 0.239457/0.239457 sec, 0.265088/0.265088 sec, 0.49284/0.49284 sec, 0.293942/0.293942 sec, 19.3474/19.3474 sec, 1.87499/1.87499 sec, 14.1457/14.1457 sec, 27.3579/27.3579 sec, 1.11543/1.11543 sec, 1.11425/1.11425 sec, 1.30016/1.30016 sec, 0.336034/0.336034 sec, 0.274227/0.274227 sec, 0.300886/0.300886 sec, 0.401933/0.401933 sec, 0.552722/0.552722 sec, 0.28277/0.28277 sec, 0.587277/0.587277 sec, 0.330489/0.330489 sec, 0.503239/0.503239 sec, 0.343401/0.343401 sec, 0.33327/0.33327 sec, 1.15787/1.15787 sec, 0.240752/0.240752 sec, 11.4545/11.4545 sec, 9.87769/9.87769 sec )
[LOG] Total clause minimization time: 671.097/332 sec (0.242124/0.242124 sec, 0.24364/0.24364 sec, 0.213767/0.213767 sec, 0.423123/0.423123 sec, 0.404946/0.404946 sec, 0.2981/0.2981 sec, 2.42842/2.42842 sec, 6.31694/6.31694 sec, 3.1394/3.1394 sec, 1.88697/1.88697 sec, 0.347494/0.347494 sec, 0.356596/0.356596 sec, 0.324037/0.324037 sec, 0.415906/0.415906 sec, 2.80676/2.80676 sec, 0.438816/0.438816 sec, 3.08326/3.08326 sec, 12.8385/12.8385 sec, 47.0526/47.0526 sec, 29.2224/29.2224 sec, 18.8259/18.8259 sec, 0.562883/0.562883 sec, 25.9359/25.9359 sec, 27.7272/27.7272 sec, 31.5192/31.5192 sec, 23.4868/23.4868 sec, 35.4578/35.4578 sec, 26.8157/26.8157 sec, 44.2167/44.2167 sec, 30.2497/30.2497 sec, 34.4296/34.4296 sec, 26.5453/26.5453 sec, 31.2445/31.2445 sec, 35.4707/35.4707 sec, 39.0667/39.0667 sec, 36.8727/36.8727 sec, 8.29306/8.29306 sec, 33.0582/33.0582 sec, 22.1294/22.1294 sec, 26.7049/26.7049 sec )
[LOG] Total clause size reduction: 130821 --> 1936 (5022 --> 13, 3342 --> 6, 1264 --> 2, 19272 --> 150, 13248 --> 94, 2877 --> 10, 3600 --> 13, 4257 --> 15, 2695 --> 13, 2226 --> 11, 2513 --> 13, 6246 --> 32, 2680 --> 13, 2817 --> 16, 3300 --> 22, 5643 --> 35, 23085 --> 289, 9108 --> 80, 10027 --> 188, 6750 --> 92, 6 --> 6, 6 --> 6, 2 --> 2, 57 --> 54, 36 --> 34, 10 --> 10, 11 --> 11, 15 --> 15, 10 --> 10, 11 --> 11, 13 --> 13, 28 --> 28, 13 --> 13, 16 --> 16, 22 --> 22, 35 --> 35, 277 --> 272, 65 --> 65, 142 --> 132, 74 --> 74 )
[LOG] Average clause size reduction: 186.355 --> 2.75783 (502.2 --> 1.3, 477.429 --> 0.857143, 421.333 --> 0.666667, 566.824 --> 4.41176, 552 --> 3.91667, 359.625 --> 1.25, 360 --> 1.3, 354.75 --> 1.25, 336.875 --> 1.625, 318 --> 1.57143, 314.125 --> 1.625, 328.737 --> 1.68421, 297.778 --> 1.44444, 281.7 --> 1.6, 275 --> 1.83333, 282.15 --> 1.75, 281.524 --> 3.52439, 267.882 --> 2.35294, 263.868 --> 4.94737, 259.615 --> 3.53846, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 2.84211, 2.57143 --> 2.42857, 1.42857 --> 1.42857, 1.375 --> 1.375, 1.36364 --> 1.36364, 1.66667 --> 1.66667, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.64706 --> 1.64706, 1.625 --> 1.625, 1.77778 --> 1.77778, 2 --> 2, 1.84211 --> 1.84211, 3.50633 --> 3.44304, 2.16667 --> 2.16667, 4.4375 --> 4.125, 3.08333 --> 3.08333 )
[LOG] Overall execution time: 871.905 sec CPU time.
[LOG] Overall execution time: 487 sec real time.
[DBG] Resident set: 18636 kB.
[DBG] Virtual Memory: 107080 kB.
[DBG] Max memory usage: 89920 kB.
Synthesis time: 487.05 sec (Real time) / 868.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.06 sec (Real time) / 10.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1488 16 59 1 1393
=====================  genbuf13b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1225.46 sec CPU time.
[LOG] Relation determinization time: 684 sec real time.
[LOG] Final circuit size: 895 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 895 new AND gates.
[LOG] Size before ABC: 1106 AND gates.
[LOG] Size after ABC: 895 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1084.86/543 sec (0.658688/0 sec, 0.663492/1 sec, 0.507851/0 sec, 7.55202/4 sec, 1.00593/0 sec, 0.584912/1 sec, 2.56402/1 sec, 4.49749/2 sec, 19.155/10 sec, 2.22379/1 sec, 0.791414/0 sec, 0.815481/1 sec, 0.786749/0 sec, 0.840488/0 sec, 0.886619/1 sec, 0.868723/0 sec, 4.97296/3 sec, 11.9909/6 sec, 10.4115/5 sec, 61.5705/31 sec, 55.3562/28 sec, 89.4116/45 sec, 55.1428/27 sec, 41.4728/21 sec, 34.4253/17 sec, 38.0885/19 sec, 43.1388/22 sec, 39.3891/20 sec, 42.9164/21 sec, 37.747/19 sec, 41.6049/21 sec, 37.3921/19 sec, 41.6959/20 sec, 34.8346/18 sec, 46.6099/23 sec, 45.7026/23 sec, 49.9201/25 sec, 17.5107/9 sec, 38.0865/19 sec, 42.5309/21 sec, 44.765/23 sec, 33.773/16 sec )
[LOG] Nr of iterations: 806 (8, 5, 4, 26, 29, 6, 15, 13, 13, 12, 16, 13, 15, 15, 17, 19, 90, 35, 42, 31, 26, 6, 4, 3, 21, 18, 5, 11, 11, 12, 10, 13, 12, 13, 13, 14, 18, 66, 32, 40, 17, 17 )
[LOG] Total clause computation time: 107.691/56 sec (0.300533/0.300533 sec, 0.314505/0.314505 sec, 0.203682/0.203682 sec, 0.35271/0.35271 sec, 0.378319/0.378319 sec, 0.2573/0.2573 sec, 0.301342/0.301342 sec, 0.295769/0.295769 sec, 0.334724/0.334724 sec, 0.319261/0.319261 sec, 0.340581/0.340581 sec, 0.392013/0.392013 sec, 0.337289/0.337289 sec, 0.342475/0.342475 sec, 0.354406/0.354406 sec, 0.380974/0.380974 sec, 0.797756/0.797756 sec, 0.573608/0.573608 sec, 0.342181/0.342181 sec, 5.19896/5.19896 sec, 11.8481/11.8481 sec, 46.9078/46.9078 sec, 17.9609/17.9609 sec, 1.21438/1.21438 sec, 2.43527/2.43527 sec, 2.63154/2.63154 sec, 0.38501/0.38501 sec, 0.251983/0.251983 sec, 0.378872/0.378872 sec, 0.380823/0.380823 sec, 0.40908/0.40908 sec, 0.281394/0.281394 sec, 0.307516/0.307516 sec, 0.295037/0.295037 sec, 0.722075/0.722075 sec, 0.533292/0.533292 sec, 0.384398/0.384398 sec, 1.48975/1.48975 sec, 0.278389/0.278389 sec, 0.325436/0.325436 sec, 2.73278/2.73278 sec, 3.41878/3.41878 sec )
[LOG] Total clause minimization time: 975.761/486 sec (0.298881/0.298881 sec, 0.312322/0.312322 sec, 0.270055/0.270055 sec, 7.16115/7.16115 sec, 0.58735/0.58735 sec, 0.290493/0.290493 sec, 2.22411/2.22411 sec, 4.16501/4.16501 sec, 18.7821/18.7821 sec, 1.86659/1.86659 sec, 0.41197/0.41197 sec, 0.383619/0.383619 sec, 0.409566/0.409566 sec, 0.457669/0.457669 sec, 0.49149/0.49149 sec, 0.446317/0.446317 sec, 4.12009/4.12009 sec, 11.3724/11.3724 sec, 10.0226/10.0226 sec, 56.321/56.321 sec, 43.4574/43.4574 sec, 42.4793/42.4793 sec, 37.1547/37.1547 sec, 40.2353/40.2353 sec, 31.9647/31.9647 sec, 35.4321/35.4321 sec, 42.7307/42.7307 sec, 39.1136/39.1136 sec, 42.5134/42.5134 sec, 37.3419/37.3419 sec, 41.172/41.172 sec, 37.0863/37.0863 sec, 41.3642/41.3642 sec, 34.5152/34.5152 sec, 45.8634/45.8634 sec, 45.1449/45.1449 sec, 49.5111/49.5111 sec, 15.9888/15.9888 sec, 37.7821/37.7821 sec, 42.1791/42.1791 sec, 42.007/42.007 sec, 30.3293/30.3293 sec )
[LOG] Total clause size reduction: 161102 --> 2201 (4144 --> 10, 2364 --> 5, 2016 --> 3, 15550 --> 98, 17192 --> 129, 2185 --> 6, 5964 --> 25, 5076 --> 18, 5052 --> 16, 4257 --> 18, 5625 --> 32, 4356 --> 23, 5054 --> 27, 4886 --> 34, 5392 --> 37, 5652 --> 30, 27768 --> 406, 10166 --> 83, 11890 --> 103, 8550 --> 139, 7100 --> 109, 7 --> 7, 5 --> 5, 3 --> 3, 63 --> 57, 45 --> 44, 6 --> 6, 17 --> 17, 15 --> 15, 16 --> 16, 14 --> 14, 18 --> 18, 23 --> 23, 21 --> 21, 28 --> 28, 27 --> 27, 30 --> 30, 247 --> 246, 72 --> 72, 98 --> 98, 58 --> 53, 50 --> 50 )
[LOG] Average clause size reduction: 199.878 --> 2.73077 (518 --> 1.25, 472.8 --> 1, 504 --> 0.75, 598.077 --> 3.76923, 592.828 --> 4.44828, 364.167 --> 1, 397.6 --> 1.66667, 390.462 --> 1.38462, 388.615 --> 1.23077, 354.75 --> 1.5, 351.562 --> 2, 335.077 --> 1.76923, 336.933 --> 1.8, 325.733 --> 2.26667, 317.176 --> 2.17647, 297.474 --> 1.57895, 308.533 --> 4.51111, 290.457 --> 2.37143, 283.095 --> 2.45238, 275.806 --> 4.48387, 273.077 --> 4.19231, 1.16667 --> 1.16667, 1.25 --> 1.25, 1 --> 1, 3 --> 2.71429, 2.5 --> 2.44444, 1.2 --> 1.2, 1.54545 --> 1.54545, 1.36364 --> 1.36364, 1.33333 --> 1.33333, 1.4 --> 1.4, 1.38462 --> 1.38462, 1.91667 --> 1.91667, 1.61538 --> 1.61538, 2.15385 --> 2.15385, 1.92857 --> 1.92857, 1.66667 --> 1.66667, 3.74242 --> 3.72727, 2.25 --> 2.25, 2.45 --> 2.45, 3.41176 --> 3.11765, 2.94118 --> 2.94118 )
[LOG] Overall execution time: 1225.47 sec CPU time.
[LOG] Overall execution time: 684 sec real time.
[DBG] Resident set: 17988 kB.
[DBG] Virtual Memory: 106064 kB.
[DBG] Max memory usage: 113036 kB.
Synthesis time: 683.49 sec (Real time) / 1221.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.43 sec (Real time) / 13.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1577 17 62 1 1477
=====================  genbuf14b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1550.6 sec CPU time.
[LOG] Relation determinization time: 865 sec real time.
[LOG] Final circuit size: 1025 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1025 new AND gates.
[LOG] Size before ABC: 1272 AND gates.
[LOG] Size after ABC: 1025 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1373.92/688 sec (1.22287/0 sec, 1.136/1 sec, 0.849626/0 sec, 1.31149/1 sec, 10.4599/5 sec, 2.19714/1 sec, 14.7552/8 sec, 4.73124/2 sec, 11.5236/6 sec, 3.62341/2 sec, 1.1039/0 sec, 1.1598/1 sec, 1.09715/0 sec, 1.23108/1 sec, 1.2946/1 sec, 1.20806/0 sec, 9.47677/5 sec, 20.6567/10 sec, 21.8855/11 sec, 24.9177/13 sec, 36.7969/18 sec, 78.3793/40 sec, 65.5706/33 sec, 75.566/38 sec, 60.2726/30 sec, 57.4107/28 sec, 40.4556/21 sec, 46.7799/23 sec, 52.5847/26 sec, 59.7615/30 sec, 50.5127/26 sec, 50.9337/25 sec, 47.3269/24 sec, 47.5838/24 sec, 45.7767/22 sec, 49.7126/25 sec, 58.4824/30 sec, 50.9303/25 sec, 23.6441/12 sec, 53.3159/27 sec, 48.2752/24 sec, 60.9801/30 sec, 42.7505/22 sec, 34.2735/17 sec )
[LOG] Nr of iterations: 941 (9, 9, 5, 24, 37, 9, 10, 11, 13, 13, 14, 12, 17, 23, 23, 13, 73, 34, 52, 25, 64, 20, 7, 5, 4, 21, 27, 6, 9, 10, 12, 11, 9, 11, 15, 18, 18, 10, 72, 31, 50, 22, 49, 14 )
[LOG] Total clause computation time: 114.503/61 sec (0.569746/0.569746 sec, 0.540486/0.540486 sec, 0.370711/0.370711 sec, 0.60496/0.60496 sec, 0.639406/0.639406 sec, 0.469692/0.469692 sec, 0.490632/0.490632 sec, 0.441379/0.441379 sec, 0.480671/0.480671 sec, 0.547451/0.547451 sec, 0.486718/0.486718 sec, 0.495152/0.495152 sec, 0.52004/0.52004 sec, 0.537563/0.537563 sec, 0.564617/0.564617 sec, 0.472166/0.472166 sec, 0.835052/0.835052 sec, 0.480935/0.480935 sec, 0.475056/0.475056 sec, 0.44749/0.44749 sec, 1.32728/1.32728 sec, 22.819/22.819 sec, 14.246/14.246 sec, 37.5025/37.5025 sec, 1.7467/1.7467 sec, 11.8526/11.8526 sec, 2.26619/2.26619 sec, 0.346296/0.346296 sec, 0.354831/0.354831 sec, 0.344123/0.344123 sec, 0.539421/0.539421 sec, 0.41764/0.41764 sec, 0.409438/0.409438 sec, 0.475137/0.475137 sec, 0.400741/0.400741 sec, 0.508391/0.508391 sec, 0.572065/0.572065 sec, 0.517211/0.517211 sec, 2.24096/2.24096 sec, 0.324226/0.324226 sec, 0.325087/0.325087 sec, 0.368302/0.368302 sec, 0.813132/0.813132 sec, 3.31606/3.31606 sec )
[LOG] Total clause minimization time: 1257.43/626 sec (0.578159/0.578159 sec, 0.547691/0.547691 sec, 0.434881/0.434881 sec, 0.655013/0.655013 sec, 9.76557/9.76557 sec, 1.67856/1.67856 sec, 14.2148/14.2148 sec, 4.24176/4.24176 sec, 10.9932/10.9932 sec, 3.02419/3.02419 sec, 0.566382/0.566382 sec, 0.613225/0.613225 sec, 0.52508/0.52508 sec, 0.643045/0.643045 sec, 0.676168/0.676168 sec, 0.686644/0.686644 sec, 8.57594/8.57594 sec, 20.1176/20.1176 sec, 21.346/21.346 sec, 24.4108/24.4108 sec, 35.4036/35.4036 sec, 55.5001/55.5001 sec, 51.2914/51.2914 sec, 38.0298/38.0298 sec, 58.4882/58.4882 sec, 45.5231/45.5231 sec, 38.1542/38.1542 sec, 46.3982/46.3982 sec, 52.195/52.195 sec, 59.3854/59.3854 sec, 49.9408/49.9408 sec, 50.4796/50.4796 sec, 46.8837/46.8837 sec, 47.0765/47.0765 sec, 45.3398/45.3398 sec, 49.1662/49.1662 sec, 57.8744/57.8744 sec, 50.3772/50.3772 sec, 21.3613/21.3613 sec, 52.9558/52.9558 sec, 47.9103/47.9103 sec, 60.5778/60.5778 sec, 41.8982/41.8982 sec, 30.9236/30.9236 sec )
[LOG] Total clause size reduction: 193774 --> 2459 (5008 --> 11, 5000 --> 19, 2848 --> 4, 15180 --> 76, 23472 --> 187, 3704 --> 18, 4068 --> 12, 4390 --> 15, 5124 --> 16, 4956 --> 24, 5213 --> 36, 4279 --> 16, 6192 --> 26, 8250 --> 68, 7986 --> 45, 4092 --> 32, 24408 --> 301, 10758 --> 79, 15963 --> 137, 7296 --> 46, 18837 --> 219, 5662 --> 79, 8 --> 8, 7 --> 7, 4 --> 4, 62 --> 57, 94 --> 84, 9 --> 8, 12 --> 12, 15 --> 14, 16 --> 16, 18 --> 18, 18 --> 18, 16 --> 16, 22 --> 22, 35 --> 34, 28 --> 28, 21 --> 20, 301 --> 232, 67 --> 67, 131 --> 130, 36 --> 35, 124 --> 119, 44 --> 44 )
[LOG] Average clause size reduction: 205.923 --> 2.61318 (556.444 --> 1.22222, 555.556 --> 2.11111, 569.6 --> 0.8, 632.5 --> 3.16667, 634.378 --> 5.05405, 411.556 --> 2, 406.8 --> 1.2, 399.091 --> 1.36364, 394.154 --> 1.23077, 381.231 --> 1.84615, 372.357 --> 2.57143, 356.583 --> 1.33333, 364.235 --> 1.52941, 358.696 --> 2.95652, 347.217 --> 1.95652, 314.769 --> 2.46154, 334.356 --> 4.12329, 316.412 --> 2.32353, 306.981 --> 2.63462, 291.84 --> 1.84, 294.328 --> 3.42188, 283.1 --> 3.95, 1.14286 --> 1.14286, 1.4 --> 1.4, 1 --> 1, 2.95238 --> 2.71429, 3.48148 --> 3.11111, 1.5 --> 1.33333, 1.33333 --> 1.33333, 1.5 --> 1.4, 1.33333 --> 1.33333, 1.63636 --> 1.63636, 2 --> 2, 1.45455 --> 1.45455, 1.46667 --> 1.46667, 1.94444 --> 1.88889, 1.55556 --> 1.55556, 2.1 --> 2, 4.18056 --> 3.22222, 2.16129 --> 2.16129, 2.62 --> 2.6, 1.63636 --> 1.59091, 2.53061 --> 2.42857, 3.14286 --> 3.14286 )
[LOG] Overall execution time: 1550.62 sec CPU time.
[LOG] Overall execution time: 865 sec real time.
[DBG] Resident set: 17432 kB.
[DBG] Virtual Memory: 104696 kB.
[DBG] Max memory usage: 129924 kB.
Synthesis time: 864.25 sec (Real time) / 1544.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.54 sec (Real time) / 13.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1747 18 65 1 1642
=====================  genbuf15b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2202.09 sec CPU time.
[LOG] Relation determinization time: 1227 sec real time.
[LOG] Final circuit size: 1579 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1579 new AND gates.
[LOG] Size before ABC: 2005 AND gates.
[LOG] Size after ABC: 1579 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1951.96/977 sec (1.0581/1 sec, 1.00988/0 sec, 0.799992/0 sec, 15.3075/8 sec, 12.7507/7 sec, 4.03047/2 sec, 6.48919/3 sec, 3.98901/2 sec, 9.56252/5 sec, 8.66054/4 sec, 1.04975/0 sec, 1.01026/1 sec, 1.13087/1 sec, 1.14074/0 sec, 1.18964/1 sec, 1.24858/0 sec, 12.8377/7 sec, 6.20621/3 sec, 7.98855/4 sec, 12.1277/6 sec, 12.4006/6 sec, 46.4516/23 sec, 108.631/55 sec, 92.6421/47 sec, 105.52/52 sec, 64.9215/32 sec, 79.2964/40 sec, 84.8215/42 sec, 60.2071/30 sec, 78.3692/39 sec, 96.5597/49 sec, 66.6099/33 sec, 54.1475/27 sec, 62.7209/32 sec, 48.7999/24 sec, 93.9976/47 sec, 71.4732/36 sec, 70.037/35 sec, 66.0993/33 sec, 41.6524/21 sec, 67.9621/34 sec, 69.006/34 sec, 75.7841/38 sec, 71.1304/36 sec, 67.2459/34 sec, 85.8813/43 sec )
[LOG] Nr of iterations: 1181 (9, 4, 3, 28, 35, 9, 8, 9, 17, 14, 12, 7, 16, 11, 17, 14, 94, 34, 35, 13, 12, 224, 33, 8, 3, 2, 10, 22, 8, 6, 8, 16, 11, 11, 6, 14, 9, 14, 13, 84, 33, 32, 11, 11, 161, 30 )
[LOG] Total clause computation time: 248.717/121 sec (0.49607/0.49607 sec, 0.483915/0.483915 sec, 0.354579/0.354579 sec, 0.441533/0.441533 sec, 0.458136/0.458136 sec, 0.387652/0.387652 sec, 0.408678/0.408678 sec, 0.387722/0.387722 sec, 0.47777/0.47777 sec, 0.483067/0.483067 sec, 0.524425/0.524425 sec, 0.470647/0.470647 sec, 0.543691/0.543691 sec, 0.506361/0.506361 sec, 0.540402/0.540402 sec, 0.56406/0.56406 sec, 0.764961/0.764961 sec, 0.722489/0.722489 sec, 0.59964/0.59964 sec, 0.647658/0.647658 sec, 0.568055/0.568055 sec, 2.40608/2.40608 sec, 45.5483/45.5483 sec, 38.355/38.355 sec, 40.3199/40.3199 sec, 3.88536/3.88536 sec, 38.0921/38.0921 sec, 4.74598/4.74598 sec, 0.829158/0.829158 sec, 0.768997/0.768997 sec, 0.713959/0.713959 sec, 0.846496/0.846496 sec, 1.24216/1.24216 sec, 0.57513/0.57513 sec, 1.09761/1.09761 sec, 0.754761/0.754761 sec, 0.953566/0.953566 sec, 0.654237/0.654237 sec, 1.07756/1.07756 sec, 3.31758/3.31758 sec, 0.789197/0.789197 sec, 0.75886/0.75886 sec, 0.643345/0.643345 sec, 0.708392/0.708392 sec, 7.61415/7.61415 sec, 41.1872/41.1872 sec )
[LOG] Total clause minimization time: 1701.11/856 sec (0.486999/0.486999 sec, 0.479218/0.479218 sec, 0.399394/0.399394 sec, 14.8156/14.8156 sec, 12.2394/12.2394 sec, 3.59718/3.59718 sec, 6.03224/6.03224 sec, 3.55285/3.55285 sec, 9.03175/9.03175 sec, 8.12691/8.12691 sec, 0.475824/0.475824 sec, 0.493336/0.493336 sec, 0.539085/0.539085 sec, 0.58606/0.58606 sec, 0.599507/0.599507 sec, 0.633165/0.633165 sec, 12.0039/12.0039 sec, 5.4253/5.4253 sec, 7.32911/7.32911 sec, 11.427/11.427 sec, 11.7768/11.7768 sec, 43.9276/43.9276 sec, 63.0097/63.0097 sec, 54.2514/54.2514 sec, 65.1627/65.1627 sec, 61.0038/61.0038 sec, 41.171/41.171 sec, 80.0384/80.0384 sec, 59.3444/59.3444 sec, 77.5681/77.5681 sec, 95.8123/95.8123 sec, 65.7288/65.7288 sec, 52.8715/52.8715 sec, 62.112/62.112 sec, 47.6695/47.6695 sec, 93.2085/93.2085 sec, 70.4861/70.4861 sec, 69.3483/69.3483 sec, 64.9875/64.9875 sec, 38.2888/38.2888 sec, 67.1363/67.1363 sec, 68.2117/68.2117 sec, 75.1074/75.1074 sec, 70.3887/70.3887 sec, 59.5707/59.5707 sec, 44.6582/44.6582 sec )
[LOG] Total clause size reduction: 249536 --> 4765 (5280 --> 15, 1977 --> 4, 1504 --> 2, 18846 --> 117, 23460 --> 124, 3912 --> 10, 3346 --> 9, 3800 --> 10, 7408 --> 24, 5707 --> 46, 4697 --> 21, 2490 --> 12, 6045 --> 40, 3910 --> 22, 6064 --> 37, 4771 --> 25, 33945 --> 506, 11649 --> 75, 11560 --> 95, 3924 --> 26, 3619 --> 19, 69799 --> 1704, 9984 --> 109, 15 --> 15, 4 --> 4, 2 --> 2, 24 --> 24, 55 --> 54, 10 --> 10, 7 --> 7, 10 --> 10, 24 --> 24, 21 --> 21, 21 --> 21, 12 --> 12, 19 --> 19, 18 --> 18, 29 --> 29, 25 --> 25, 386 --> 361, 75 --> 75, 69 --> 69, 22 --> 22, 19 --> 19, 879 --> 779, 93 --> 93 )
[LOG] Average clause size reduction: 211.292 --> 4.03472 (586.667 --> 1.66667, 494.25 --> 1, 501.333 --> 0.666667, 673.071 --> 4.17857, 670.286 --> 3.54286, 434.667 --> 1.11111, 418.25 --> 1.125, 422.222 --> 1.11111, 435.765 --> 1.41176, 407.643 --> 3.28571, 391.417 --> 1.75, 355.714 --> 1.71429, 377.812 --> 2.5, 355.455 --> 2, 356.706 --> 2.17647, 340.786 --> 1.78571, 361.117 --> 5.38298, 342.618 --> 2.20588, 330.286 --> 2.71429, 301.846 --> 2, 301.583 --> 1.58333, 311.603 --> 7.60714, 302.545 --> 3.30303, 1.875 --> 1.875, 1.33333 --> 1.33333, 1 --> 1, 2.4 --> 2.4, 2.5 --> 2.45455, 1.25 --> 1.25, 1.16667 --> 1.16667, 1.25 --> 1.25, 1.5 --> 1.5, 1.90909 --> 1.90909, 1.90909 --> 1.90909, 2 --> 2, 1.35714 --> 1.35714, 2 --> 2, 2.07143 --> 2.07143, 1.92308 --> 1.92308, 4.59524 --> 4.29762, 2.27273 --> 2.27273, 2.15625 --> 2.15625, 2 --> 2, 1.72727 --> 1.72727, 5.45963 --> 4.83851, 3.1 --> 3.1 )
[LOG] Overall execution time: 2202.1 sec CPU time.
[LOG] Overall execution time: 1227 sec real time.
[DBG] Resident set: 26552 kB.
[DBG] Virtual Memory: 113892 kB.
[DBG] Max memory usage: 110688 kB.
Synthesis time: 1226.99 sec (Real time) / 2194.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 45.24 sec (Real time) / 45.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 2341 19 68 1 2231
=====================  genbuf16b4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1983.47 sec CPU time.
[LOG] Relation determinization time: 1105 sec real time.
[LOG] Final circuit size: 1139 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1139 new AND gates.
[LOG] Size before ABC: 1421 AND gates.
[LOG] Size after ABC: 1138 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1757.99/880 sec (1.52682/1 sec, 1.51764/1 sec, 1.10594/0 sec, 16.8025/9 sec, 1.52937/1 sec, 3.01393/1 sec, 10.4038/5 sec, 37.238/19 sec, 12.5873/6 sec, 5.85754/3 sec, 1.33516/1 sec, 1.64942/1 sec, 1.36191/0 sec, 1.33872/1 sec, 1.4326/1 sec, 4.47988/2 sec, 12.6653/6 sec, 1.40712/1 sec, 5.29697/3 sec, 1.67388/1 sec, 13.2565/6 sec, 24.8478/13 sec, 24.936/12 sec, 28.1262/14 sec, 74.0306/37 sec, 79.8724/40 sec, 54.8581/27 sec, 69.7358/35 sec, 78.1563/39 sec, 65.2276/33 sec, 71.1291/35 sec, 67.4924/34 sec, 62.5549/31 sec, 54.6097/28 sec, 63.4277/32 sec, 67.0022/33 sec, 48.172/24 sec, 57.6837/29 sec, 67.2259/34 sec, 68.2604/34 sec, 56.4434/28 sec, 59.06/30 sec, 64.1172/32 sec, 71.9929/36 sec, 68.1403/34 sec, 81.4427/41 sec, 53.9578/27 sec, 38.0079/19 sec )
[LOG] Nr of iterations: 922 (8, 4, 3, 26, 24, 8, 9, 8, 15, 9, 14, 14, 12, 13, 9, 13, 55, 9, 37, 15, 14, 11, 91, 72, 7, 3, 2, 19, 11, 7, 8, 7, 12, 8, 13, 13, 10, 10, 8, 10, 51, 7, 34, 13, 11, 10, 86, 69 )
[LOG] Total clause computation time: 98.8613/52 sec (0.718245/0.718245 sec, 0.730066/0.730066 sec, 0.481222/0.481222 sec, 0.700361/0.700361 sec, 0.607296/0.607296 sec, 0.5712/0.5712 sec, 0.596837/0.596837 sec, 0.59698/0.59698 sec, 0.654591/0.654591 sec, 0.740295/0.740295 sec, 0.607205/0.607205 sec, 0.830761/0.830761 sec, 0.746193/0.746193 sec, 0.674092/0.674092 sec, 0.743773/0.743773 sec, 0.68572/0.68572 sec, 0.958096/0.958096 sec, 0.528219/0.528219 sec, 0.658307/0.658307 sec, 0.621216/0.621216 sec, 0.756005/0.756005 sec, 0.395119/0.395119 sec, 1.29856/1.29856 sec, 1.58683/1.58683 sec, 1.93564/1.93564 sec, 2.16993/2.16993 sec, 1.69856/1.69856 sec, 3.35447/3.35447 sec, 34.1274/34.1274 sec, 0.337418/0.337418 sec, 0.314724/0.314724 sec, 0.499412/0.499412 sec, 0.640047/0.640047 sec, 0.427711/0.427711 sec, 0.702995/0.702995 sec, 0.529513/0.529513 sec, 0.426628/0.426628 sec, 0.971295/0.971295 sec, 0.615668/0.615668 sec, 0.551136/0.551136 sec, 26.1305/26.1305 sec, 0.642017/0.642017 sec, 0.519402/0.519402 sec, 0.754041/0.754041 sec, 0.472274/0.472274 sec, 0.288015/0.288015 sec, 1.43803/1.43803 sec, 1.82727/1.82727 sec )
[LOG] Total clause minimization time: 1656.64/827 sec (0.716748/0.716748 sec, 0.728972/0.728972 sec, 0.566983/0.566983 sec, 16.0401/16.0401 sec, 0.858798/0.858798 sec, 2.38719/2.38719 sec, 9.74702/9.74702 sec, 36.5811/36.5811 sec, 11.8707/11.8707 sec, 5.05606/5.05606 sec, 0.670402/0.670402 sec, 0.756458/0.756458 sec, 0.554206/0.554206 sec, 0.605489/0.605489 sec, 0.631889/0.631889 sec, 3.73617/3.73617 sec, 11.6356/11.6356 sec, 0.815776/0.815776 sec, 4.56963/4.56963 sec, 0.992602/0.992602 sec, 12.4347/12.4347 sec, 24.3873/24.3873 sec, 23.5505/23.5505 sec, 26.4486/26.4486 sec, 72.0565/72.0565 sec, 77.6658/77.6658 sec, 53.1241/53.1241 sec, 66.3424/66.3424 sec, 43.9907/43.9907 sec, 64.8543/64.8543 sec, 70.7771/70.7771 sec, 66.9557/66.9557 sec, 61.8779/61.8779 sec, 54.1445/54.1445 sec, 62.6861/62.6861 sec, 66.4358/66.4358 sec, 47.7083/47.7083 sec, 56.6749/56.6749 sec, 66.573/66.573 sec, 67.6715/67.6715 sec, 30.2651/30.2651 sec, 58.3822/58.3822 sec, 63.5575/63.5575 sec, 71.2007/71.2007 sec, 67.6307/67.6307 sec, 81.1186/81.1186 sec, 52.4676/52.4676 sec, 36.1322/36.1322 sec )
[LOG] Total clause size reduction: 200269 --> 2580 (4858 --> 7, 2106 --> 3, 1584 --> 2, 18400 --> 98, 16744 --> 98, 3605 --> 9, 4032 --> 11, 3437 --> 12, 6846 --> 26, 3720 --> 11, 6019 --> 22, 5863 --> 23, 4939 --> 18, 5244 --> 33, 3400 --> 17, 4956 --> 31, 21114 --> 230, 3032 --> 20, 13572 --> 86, 4956 --> 31, 4563 --> 36, 3540 --> 25, 29430 --> 434, 23146 --> 193, 7 --> 7, 3 --> 3, 2 --> 2, 59 --> 55, 27 --> 25, 9 --> 9, 11 --> 11, 12 --> 12, 18 --> 18, 11 --> 11, 22 --> 22, 23 --> 23, 14 --> 14, 19 --> 19, 17 --> 17, 21 --> 21, 190 --> 171, 16 --> 16, 76 --> 76, 26 --> 26, 25 --> 25, 25 --> 25, 370 --> 336, 160 --> 160 )
[LOG] Average clause size reduction: 217.211 --> 2.79826 (607.25 --> 0.875, 526.5 --> 0.75, 528 --> 0.666667, 707.692 --> 3.76923, 697.667 --> 4.08333, 450.625 --> 1.125, 448 --> 1.22222, 429.625 --> 1.5, 456.4 --> 1.73333, 413.333 --> 1.22222, 429.929 --> 1.57143, 418.786 --> 1.64286, 411.583 --> 1.5, 403.385 --> 2.53846, 377.778 --> 1.88889, 381.231 --> 2.38462, 383.891 --> 4.18182, 336.889 --> 2.22222, 366.811 --> 2.32432, 330.4 --> 2.06667, 325.929 --> 2.57143, 321.818 --> 2.27273, 323.407 --> 4.76923, 321.472 --> 2.68056, 1 --> 1, 1 --> 1, 1 --> 1, 3.10526 --> 2.89474, 2.45455 --> 2.27273, 1.28571 --> 1.28571, 1.375 --> 1.375, 1.71429 --> 1.71429, 1.5 --> 1.5, 1.375 --> 1.375, 1.69231 --> 1.69231, 1.76923 --> 1.76923, 1.4 --> 1.4, 1.9 --> 1.9, 2.125 --> 2.125, 2.1 --> 2.1, 3.72549 --> 3.35294, 2.28571 --> 2.28571, 2.23529 --> 2.23529, 2 --> 2, 2.27273 --> 2.27273, 2.5 --> 2.5, 4.30233 --> 3.90698, 2.31884 --> 2.31884 )
[LOG] Overall execution time: 1983.48 sec CPU time.
[LOG] Overall execution time: 1105 sec real time.
[DBG] Resident set: 44000 kB.
[DBG] Virtual Memory: 136032 kB.
[DBG] Max memory usage: 119252 kB.
Synthesis time: 1105.21 sec (Real time) / 1975.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.38 sec (Real time) / 11.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1940 20 71 1 1826
=====================  genbuf1f4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.8315 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 96 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.85541/0 sec (0.064772/0 sec, 0.053402/0 sec, 0.079319/0 sec, 0.084847/0 sec, 0.083212/0 sec, 0.067387/0 sec, 0.071567/0 sec, 0.064387/0 sec, 0.085507/0 sec, 0.052279/0 sec, 0.070651/0 sec, 0.07808/0 sec )
[LOG] Nr of iterations: 69 (11, 10, 4, 2, 9, 2, 9, 9, 3, 1, 8, 1 )
[LOG] Total clause computation time: 0.352186/0 sec (0.02234/0.02234 sec, 0.02317/0.02317 sec, 0.03767/0.03767 sec, 0.035681/0.035681 sec, 0.039686/0.039686 sec, 0.031199/0.031199 sec, 0.031845/0.031845 sec, 0.022448/0.022448 sec, 0.040398/0.040398 sec, 2.7e-05/2.7e-05 sec, 0.027437/0.027437 sec, 0.040285/0.040285 sec )
[LOG] Total clause minimization time: 0.465003/0 sec (0.03593/0.03593 sec, 0.026404/0.026404 sec, 0.037912/0.037912 sec, 0.045383/0.045383 sec, 0.039535/0.039535 sec, 0.032256/0.032256 sec, 0.037323/0.037323 sec, 0.039939/0.039939 sec, 0.043216/0.043216 sec, 0.050064/0.050064 sec, 0.041125/0.041125 sec, 0.035916/0.035916 sec )
[LOG] Total clause size reduction: 4012 --> 104 (1330 --> 17, 1125 --> 16, 357 --> 6, 117 --> 0, 928 --> 14, 103 --> 1, 15 --> 14, 16 --> 15, 6 --> 6, 0 --> 0, 14 --> 14, 1 --> 1 )
[LOG] Average clause size reduction: 58.1449 --> 1.50725 (120.909 --> 1.54545, 112.5 --> 1.6, 89.25 --> 1.5, 58.5 --> 0, 103.111 --> 1.55556, 51.5 --> 0.5, 1.66667 --> 1.55556, 1.77778 --> 1.66667, 2 --> 2, 0 --> 0, 1.75 --> 1.75, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 146 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.80263/1 sec (0.630706/0 sec, 0.415532/0 sec, 0.262649/1 sec, 0.087149/0 sec, 0.325032/0 sec, 0.081567/0 sec )
[LOG] Nr of iterations: 65 (14, 9, 15, 2, 20, 5 )
[LOG] Total clause computation time: 0.251873/0 sec (0.095229/0.095229 sec, 0.071623/0.071623 sec, 0.040445/0.040445 sec, 0.00896/0.00896 sec, 0.023542/0.023542 sec, 0.012074/0.012074 sec )
[LOG] Total clause minimization time: 1.53455/1 sec (0.530296/0.530296 sec, 0.340484/0.340484 sec, 0.220329/0.220329 sec, 0.07631/0.07631 sec, 0.299504/0.299504 sec, 0.067629/0.067629 sec )
[LOG] Total clause size reduction: 1593 --> 145 (351 --> 30, 216 --> 12, 378 --> 49, 27 --> 0, 513 --> 47, 108 --> 7 )
[LOG] Average clause size reduction: 24.5077 --> 2.23077 (25.0714 --> 2.14286, 24 --> 1.33333, 25.2 --> 3.26667, 13.5 --> 0, 25.65 --> 2.35, 21.6 --> 1.4 )
[LOG] Overall execution time: 1.83317 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8364 kB.
[DBG] Virtual Memory: 96220 kB.
[DBG] Max memory usage: 8656 kB.
Synthesis time: 1.57 sec (Real time) / 2.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 231 5 23 1 200
=====================  genbuf2f4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.17982 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 172 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 172 new AND gates.
[LOG] Size before ABC: 211 AND gates.
[LOG] Size after ABC: 171 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.00199/2 sec (0.101702/1 sec, 0.111932/0 sec, 0.131547/0 sec, 0.108654/0 sec, 0.140297/0 sec, 0.183541/0 sec, 0.101603/0 sec, 0.148316/0 sec, 0.155376/0 sec, 0.144009/0 sec, 0.163455/0 sec, 0.176717/0 sec, 0.165495/1 sec, 0.169345/0 sec )
[LOG] Nr of iterations: 139 (17, 22, 5, 4, 7, 21, 2, 12, 17, 4, 3, 4, 20, 1 )
[LOG] Total clause computation time: 0.779379/0 sec (0.043237/0.043237 sec, 0.041762/0.041762 sec, 0.051492/0.051492 sec, 0.044697/0.044697 sec, 0.068582/0.068582 sec, 0.08857/0.08857 sec, 0.048536/0.048536 sec, 0.055339/0.055339 sec, 0.060012/0.060012 sec, 0.049191/0.049191 sec, 0.052689/0.052689 sec, 0.058274/0.058274 sec, 0.054917/0.054917 sec, 0.062081/0.062081 sec )
[LOG] Total clause minimization time: 1.15233/2 sec (0.048826/0.048826 sec, 0.063704/0.063704 sec, 0.074116/0.074116 sec, 0.058059/0.058059 sec, 0.065512/0.065512 sec, 0.087961/0.087961 sec, 0.04692/0.04692 sec, 0.08913/0.08913 sec, 0.091813/0.091813 sec, 0.091771/0.091771 sec, 0.107757/0.107757 sec, 0.115419/0.115419 sec, 0.107022/0.107022 sec, 0.104324/0.104324 sec )
[LOG] Total clause size reduction: 10527 --> 338 (2672 --> 55, 3339 --> 65, 568 --> 6, 393 --> 4, 768 --> 11, 2520 --> 52, 121 --> 1, 33 --> 32, 45 --> 44, 6 --> 6, 4 --> 4, 5 --> 5, 52 --> 52, 1 --> 1 )
[LOG] Average clause size reduction: 75.7338 --> 2.43165 (157.176 --> 3.23529, 151.773 --> 2.95455, 113.6 --> 1.2, 98.25 --> 1, 109.714 --> 1.57143, 120 --> 2.47619, 60.5 --> 0.5, 2.75 --> 2.66667, 2.64706 --> 2.58824, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.25 --> 1.25, 2.6 --> 2.6, 1 --> 1 )
[LOG] Overall execution time: 6.18172 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 14304 kB.
[DBG] Virtual Memory: 96788 kB.
[DBG] Max memory usage: 15256 kB.
Synthesis time: 5.18 sec (Real time) / 6.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 378 6 26 1 340
=====================  genbuf3f4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 19.4938 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 347 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 347 new AND gates.
[LOG] Size before ABC: 408 AND gates.
[LOG] Size after ABC: 345 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.2003/7 sec (0.214008/0 sec, 0.243474/1 sec, 0.225705/0 sec, 0.19886/0 sec, 0.223127/0 sec, 0.218388/0 sec, 2.24003/1 sec, 0.399757/0 sec, 0.180346/0 sec, 0.987727/0 sec, 1.19227/1 sec, 1.08148/0 sec, 1.12593/1 sec, 1.3446/1 sec, 1.95792/1 sec, 1.03981/0 sec, 0.347191/0 sec, 0.979651/1 sec )
[LOG] Nr of iterations: 224 (26, 32, 7, 7, 7, 6, 5, 31, 2, 17, 28, 6, 5, 6, 5, 4, 29, 1 )
[LOG] Total clause computation time: 2.43396/3 sec (0.0785/0.0785 sec, 0.077558/0.077558 sec, 0.115582/0.115582 sec, 0.069674/0.069674 sec, 0.0825/0.0825 sec, 0.100048/0.100048 sec, 0.207413/0.207413 sec, 0.185823/0.185823 sec, 0.085962/0.085962 sec, 0.209982/0.209982 sec, 0.146524/0.146524 sec, 0.151546/0.151546 sec, 0.120954/0.120954 sec, 0.123066/0.123066 sec, 0.220985/0.220985 sec, 0.175202/0.175202 sec, 0.155608/0.155608 sec, 0.12703/0.12703 sec )
[LOG] Total clause minimization time: 11.622/4 sec (0.120322/0.120322 sec, 0.155647/0.155647 sec, 0.100864/0.100864 sec, 0.119827/0.119827 sec, 0.130999/0.130999 sec, 0.108526/0.108526 sec, 2.02285/2.02285 sec, 0.202255/0.202255 sec, 0.084746/0.084746 sec, 0.771312/0.771312 sec, 1.03969/1.03969 sec, 0.924688/0.924688 sec, 0.999748/0.999748 sec, 1.21642/1.21642 sec, 1.73181/1.73181 sec, 0.859445/0.859445 sec, 0.185067/0.185067 sec, 0.847812/0.847812 sec )
[LOG] Total clause size reduction: 20265 --> 713 (5150 --> 112, 6138 --> 130, 1050 --> 10, 1008 --> 11, 906 --> 11, 720 --> 11, 572 --> 9, 4260 --> 108, 137 --> 1, 63 --> 58, 110 --> 101, 10 --> 10, 8 --> 8, 11 --> 11, 11 --> 11, 9 --> 9, 101 --> 101, 1 --> 1 )
[LOG] Average clause size reduction: 90.4688 --> 3.18304 (198.077 --> 4.30769, 191.812 --> 4.0625, 150 --> 1.42857, 144 --> 1.57143, 129.429 --> 1.57143, 120 --> 1.83333, 114.4 --> 1.8, 137.419 --> 3.48387, 68.5 --> 0.5, 3.70588 --> 3.41176, 3.92857 --> 3.60714, 1.66667 --> 1.66667, 1.6 --> 1.6, 1.83333 --> 1.83333, 2.2 --> 2.2, 2.25 --> 2.25, 3.48276 --> 3.48276, 1 --> 1 )
[LOG] Overall execution time: 19.4964 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
[DBG] Resident set: 20616 kB.
[DBG] Virtual Memory: 98592 kB.
[DBG] Max memory usage: 29000 kB.
Synthesis time: 12.39 sec (Real time) / 19.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.75 sec (Real time) / 1.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 591 7 30 1 547
=====================  genbuf4f4y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 229.031 sec CPU time.
[LOG] Relation determinization time: 129 sec real time.
[LOG] Final circuit size: 697 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 697 new AND gates.
[LOG] Size before ABC: 818 AND gates.
[LOG] Size after ABC: 695 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 200.241/100 sec (0.210427/0 sec, 0.190199/0 sec, 0.429625/0 sec, 0.319012/0 sec, 0.369491/1 sec, 0.406568/0 sec, 5.5903/3 sec, 6.51394/3 sec, 2.94664/1 sec, 1.64769/1 sec, 21.0679/11 sec, 23.5315/12 sec, 21.6573/11 sec, 19.948/10 sec, 15.6824/7 sec, 21.1943/11 sec, 13.6179/7 sec, 14.8962/7 sec, 13.016/7 sec, 17.006/8 sec )
[LOG] Nr of iterations: 401 (2, 2, 26, 16, 19, 16, 34, 39, 26, 29, 1, 1, 23, 15, 18, 12, 33, 36, 25, 28 )
[LOG] Total clause computation time: 11.9124/6 sec (0.077442/0.077442 sec, 0.10231/0.10231 sec, 0.210476/0.210476 sec, 0.118676/0.118676 sec, 0.153553/0.153553 sec, 0.126345/0.126345 sec, 0.968602/0.968602 sec, 0.275628/0.275628 sec, 0.341881/0.341881 sec, 0.371976/0.371976 sec, 0.402889/0.402889 sec, 3.48405/3.48405 sec, 0.749156/0.749156 sec, 0.260756/0.260756 sec, 0.233036/0.233036 sec, 0.204078/0.204078 sec, 0.905904/0.905904 sec, 2.45202/2.45202 sec, 0.218184/0.218184 sec, 0.255493/0.255493 sec )
[LOG] Total clause minimization time: 188.018/94 sec (0.108726/0.108726 sec, 0.07287/0.07287 sec, 0.202849/0.202849 sec, 0.18407/0.18407 sec, 0.199145/0.199145 sec, 0.263593/0.263593 sec, 4.60253/4.60253 sec, 6.21659/6.21659 sec, 2.58204/2.58204 sec, 1.25353/1.25353 sec, 20.6541/20.6541 sec, 20.0374/20.0374 sec, 20.8961/20.8961 sec, 19.6757/19.6757 sec, 15.4374/15.4374 sec, 20.979/20.979 sec, 12.6987/12.6987 sec, 12.4307/12.4307 sec, 12.7854/12.7854 sec, 16.7373/16.7373 sec )
[LOG] Total clause size reduction: 36327 --> 1475 (276 --> 1, 263 --> 1, 5475 --> 108, 3135 --> 57, 3708 --> 45, 2805 --> 50, 5577 --> 162, 6118 --> 203, 3900 --> 80, 4340 --> 72, 1 --> 1, 1 --> 1, 95 --> 89, 57 --> 55, 45 --> 43, 32 --> 30, 162 --> 145, 185 --> 182, 80 --> 78, 72 --> 72 )
[LOG] Average clause size reduction: 90.591 --> 3.6783 (138 --> 0.5, 131.5 --> 0.5, 210.577 --> 4.15385, 195.938 --> 3.5625, 195.158 --> 2.36842, 175.312 --> 3.125, 164.029 --> 4.76471, 156.872 --> 5.20513, 150 --> 3.07692, 149.655 --> 2.48276, 1 --> 1, 1 --> 1, 4.13043 --> 3.86957, 3.8 --> 3.66667, 2.5 --> 2.38889, 2.66667 --> 2.5, 4.90909 --> 4.39394, 5.13889 --> 5.05556, 3.2 --> 3.12, 2.57143 --> 2.57143 )
[LOG] Overall execution time: 229.035 sec CPU time.
[LOG] Overall execution time: 129 sec real time.
[DBG] Resident set: 43616 kB.
[DBG] Virtual Memory: 112040 kB.
[DBG] Max memory usage: 71336 kB.
Synthesis time: 129.01 sec (Real time) / 227.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.23 sec (Real time) / 13.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 981 8 33 1 932
=====================  genbuf5f5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1718.62 sec CPU time.
[LOG] Relation determinization time: 958 sec real time.
[LOG] Final circuit size: 1224 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1224 new AND gates.
[LOG] Size before ABC: 1531 AND gates.
[LOG] Size after ABC: 1223 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1523.79/763 sec (0.711951/0 sec, 0.536882/0 sec, 2.04196/2 sec, 0.890926/0 sec, 0.999922/0 sec, 0.962777/1 sec, 9.06856/4 sec, 39.5689/20 sec, 69.339/35 sec, 72.4758/36 sec, 99.3481/50 sec, 139.282/70 sec, 93.8452/47 sec, 120.381/60 sec, 81.4591/41 sec, 80.3214/40 sec, 78.9988/40 sec, 111.963/56 sec, 77.3393/39 sec, 105.208/52 sec, 78.2073/39 sec, 74.7678/38 sec, 69.8632/35 sec, 116.212/58 sec )
[LOG] Nr of iterations: 775 (5, 2, 44, 22, 15, 18, 15, 43, 65, 132, 35, 18, 4, 1, 38, 15, 14, 16, 13, 41, 62, 108, 34, 15 )
[LOG] Total clause computation time: 105.259/53 sec (0.19281/0.19281 sec, 0.338563/0.338563 sec, 0.561095/0.561095 sec, 0.39064/0.39064 sec, 0.359927/0.359927 sec, 0.458969/0.458969 sec, 0.323812/0.323812 sec, 2.11686/2.11686 sec, 1.31475/1.31475 sec, 4.94611/4.94611 sec, 0.965823/0.965823 sec, 2.85078/2.85078 sec, 2.20035/2.20035 sec, 46.9019/46.9019 sec, 2.03722/2.03722 sec, 1.40861/1.40861 sec, 1.31458/1.31458 sec, 1.60357/1.60357 sec, 2.1354/2.1354 sec, 23.3319/23.3319 sec, 4.54192/4.54192 sec, 2.20962/2.20962 sec, 0.921516/0.921516 sec, 1.83201/1.83201 sec )
[LOG] Total clause minimization time: 1417.68/709 sec (0.473424/0.473424 sec, 0.171044/0.171044 sec, 1.44542/1.44542 sec, 0.468755/0.468755 sec, 0.609542/0.609542 sec, 0.472052/0.472052 sec, 8.71321/8.71321 sec, 37.4085/37.4085 sec, 67.972/67.972 sec, 67.4519/67.4519 sec, 98.3339/98.3339 sec, 136.386/136.386 sec, 91.6227/91.6227 sec, 73.4558/73.4558 sec, 79.3906/79.3906 sec, 78.8889/78.8889 sec, 77.661/77.661 sec, 110.335/110.335 sec, 75.1732/75.1732 sec, 81.8419/81.8419 sec, 73.6286/73.6286 sec, 72.5032/72.5032 sec, 68.9136/68.9136 sec, 114.356/114.356 sec )
[LOG] Total clause size reduction: 80915 --> 3421 (1280 --> 4, 303 --> 1, 11137 --> 200, 5145 --> 88, 3262 --> 35, 3723 --> 52, 2940 --> 35, 8064 --> 244, 11776 --> 380, 22794 --> 860, 5882 --> 102, 2924 --> 42, 4 --> 4, 1 --> 1, 157 --> 134, 43 --> 43, 35 --> 34, 46 --> 41, 30 --> 28, 234 --> 209, 360 --> 328, 639 --> 420, 102 --> 102, 34 --> 34 )
[LOG] Average clause size reduction: 104.406 --> 4.41419 (256 --> 0.8, 151.5 --> 0.5, 253.114 --> 4.54545, 233.864 --> 4, 217.467 --> 2.33333, 206.833 --> 2.88889, 196 --> 2.33333, 187.535 --> 5.67442, 181.169 --> 5.84615, 172.682 --> 6.51515, 168.057 --> 2.91429, 162.444 --> 2.33333, 1 --> 1, 1 --> 1, 4.13158 --> 3.52632, 2.86667 --> 2.86667, 2.5 --> 2.42857, 2.875 --> 2.5625, 2.30769 --> 2.15385, 5.70732 --> 5.09756, 5.80645 --> 5.29032, 5.91667 --> 3.88889, 3 --> 3, 2.26667 --> 2.26667 )
[LOG] Overall execution time: 1718.63 sec CPU time.
[LOG] Overall execution time: 958 sec real time.
[DBG] Resident set: 105464 kB.
[DBG] Virtual Memory: 177448 kB.
[DBG] Max memory usage: 205744 kB.
Synthesis time: 957.58 sec (Real time) / 1712.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 41.21 sec (Real time) / 41.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1553 9 37 1 1496
=====================  genbuf6f6y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2745.55 sec CPU time.
[LOG] Relation determinization time: 1530 sec real time.
[LOG] Final circuit size: 1843 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1843 new AND gates.
[LOG] Size before ABC: 2388 AND gates.
[LOG] Size after ABC: 1842 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2435.03/1218 sec (2.11779/1 sec, 1.85214/1 sec, 9.26835/4 sec, 60.5562/31 sec, 71.0818/35 sec, 49.9916/25 sec, 54.5413/28 sec, 55.6926/27 sec, 55.8951/28 sec, 85.3041/43 sec, 141.591/71 sec, 121.917/61 sec, 134.574/67 sec, 78.5383/39 sec, 134.143/67 sec, 155.859/78 sec, 155.313/78 sec, 98.9982/50 sec, 99.0961/49 sec, 147.543/74 sec, 159.153/80 sec, 62.6682/31 sec, 157.102/79 sec, 145.573/72 sec, 120.316/61 sec, 76.3384/38 sec )
[LOG] Nr of iterations: 1091 (6, 2, 54, 11, 27, 28, 15, 23, 72, 55, 64, 208, 14, 4, 1, 43, 10, 19, 22, 12, 12, 71, 53, 61, 192, 12 )
[LOG] Total clause computation time: 260.086/136 sec (0.624015/0.624015 sec, 1.13175/1.13175 sec, 2.13377/2.13377 sec, 1.44277/1.44277 sec, 1.24972/1.24972 sec, 0.958405/0.958405 sec, 0.732088/0.732088 sec, 0.840261/0.840261 sec, 7.62516/7.62516 sec, 3.44236/3.44236 sec, 8.55091/8.55091 sec, 8.29351/8.29351 sec, 42.3008/42.3008 sec, 19.3424/19.3424 sec, 41.4755/41.4755 sec, 6.94092/6.94092 sec, 23.7691/23.7691 sec, 2.78005/2.78005 sec, 3.65832/3.65832 sec, 4.26698/4.26698 sec, 2.33297/2.33297 sec, 9.44228/9.44228 sec, 45.0755/45.0755 sec, 7.03147/7.03147 sec, 8.67661/8.67661 sec, 5.96828/5.96828 sec )
[LOG] Total clause minimization time: 2172.94/1081 sec (1.39842/1.39842 sec, 0.658779/0.658779 sec, 7.05652/7.05652 sec, 59.0452/59.0452 sec, 69.7535/69.7535 sec, 48.9533/48.9533 sec, 53.7367/53.7367 sec, 54.7744/54.7744 sec, 48.1647/48.1647 sec, 81.7696/81.7696 sec, 132.93/132.93 sec, 113.391/113.391 sec, 92.1798/92.1798 sec, 59.1505/59.1505 sec, 92.6243/92.6243 sec, 148.859/148.859 sec, 131.497/131.497 sec, 96.1697/96.1697 sec, 95.3867/95.3867 sec, 143.23/143.23 sec, 156.774/156.774 sec, 53.1602/53.1602 sec, 111.96/111.96 sec, 138.465/138.465 sec, 111.526/111.526 sec, 70.3236/70.3236 sec )
[LOG] Total clause size reduction: 120333 --> 5301 (1810 --> 6, 341 --> 1, 14840 --> 254, 2710 --> 21, 6734 --> 107, 6669 --> 92, 3276 --> 40, 4950 --> 87, 14342 --> 451, 10476 --> 343, 11529 --> 274, 37674 --> 1353, 2353 --> 36, 4 --> 4, 1 --> 1, 171 --> 156, 21 --> 19, 58 --> 58, 63 --> 59, 28 --> 27, 24 --> 23, 451 --> 424, 332 --> 322, 255 --> 230, 1189 --> 881, 32 --> 32 )
[LOG] Average clause size reduction: 110.296 --> 4.85885 (301.667 --> 1, 170.5 --> 0.5, 274.815 --> 4.7037, 246.364 --> 1.90909, 249.407 --> 3.96296, 238.179 --> 3.28571, 218.4 --> 2.66667, 215.217 --> 3.78261, 199.194 --> 6.26389, 190.473 --> 6.23636, 180.141 --> 4.28125, 181.125 --> 6.50481, 168.071 --> 2.57143, 1 --> 1, 1 --> 1, 3.97674 --> 3.62791, 2.1 --> 1.9, 3.05263 --> 3.05263, 2.86364 --> 2.68182, 2.33333 --> 2.25, 2 --> 1.91667, 6.35211 --> 5.97183, 6.26415 --> 6.07547, 4.18033 --> 3.77049, 6.19271 --> 4.58854, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 2745.56 sec CPU time.
[LOG] Overall execution time: 1530 sec real time.
[DBG] Resident set: 322876 kB.
[DBG] Virtual Memory: 371156 kB.
[DBG] Max memory usage: 473900 kB.
Synthesis time: 1529.37 sec (Real time) / 2724.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 83.38 sec (Real time) / 83.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2214 10 40 1 2152
=====================  genbuf7f7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2258.74 sec CPU time.
[LOG] Relation determinization time: 2262 sec real time.
[LOG] Final circuit size: 2430 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 2430 new AND gates.
[LOG] Size before ABC: 3215 AND gates.
[LOG] Size after ABC: 2429 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2252.53/2255 sec (1.5685/1 sec, 1.67207/2 sec, 15.7995/16 sec, 27.5466/27 sec, 19.7172/20 sec, 14.3146/14 sec, 20.4869/21 sec, 40.5832/41 sec, 41.9021/41 sec, 38.5351/39 sec, 36.7754/37 sec, 72.3418/72 sec, 75.6926/76 sec, 178.506/179 sec, 95.2466/96 sec, 96.6004/96 sec, 121.107/122 sec, 119.374/119 sec, 108.013/108 sec, 130.67/131 sec, 138.046/138 sec, 236.503/237 sec, 95.4297/95 sec, 138.521/139 sec, 100.832/101 sec, 109.671/110 sec, 69.417/69 sec, 107.659/108 sec )
[LOG] Nr of iterations: 1493 (2, 5, 54, 49, 16, 17, 30, 43, 64, 25, 47, 184, 271, 16, 1, 3, 53, 46, 13, 14, 26, 19, 48, 21, 43, 145, 232, 6 )
[LOG] Total clause computation time: 463.171/462 sec (0.614863/0.614863 sec, 1.01142/1.01142 sec, 2.51207/2.51207 sec, 1.97083/1.97083 sec, 1.41884/1.41884 sec, 1.03685/1.03685 sec, 0.891897/0.891897 sec, 0.888146/0.888146 sec, 5.12071/5.12071 sec, 1.3176/1.3176 sec, 5.29827/5.29827 sec, 9.59094/9.59094 sec, 7.76287/7.76287 sec, 10.8505/10.8505 sec, 34.066/34.066 sec, 38.6301/38.6301 sec, 5.90339/5.90339 sec, 28.187/28.187 sec, 4.54438/4.54438 sec, 51.7964/51.7964 sec, 35.4383/35.4383 sec, 28.6725/28.6725 sec, 31.8587/31.8587 sec, 35.7086/35.7086 sec, 32.9299/32.9299 sec, 28.9485/28.9485 sec, 9.31566/9.31566 sec, 46.8857/46.8857 sec )
[LOG] Total clause minimization time: 1787.25/1791 sec (0.8957/0.8957 sec, 0.597221/0.597221 sec, 13.2088/13.2088 sec, 25.5046/25.5046 sec, 18.2299/18.2299 sec, 13.209/13.209 sec, 19.5223/19.5223 sec, 39.6197/39.6197 sec, 36.6904/36.6904 sec, 37.1423/37.1423 sec, 31.3942/31.3942 sec, 62.5665/62.5665 sec, 67.704/67.704 sec, 167.568/167.568 sec, 61.1387/61.1387 sec, 57.9289/57.9289 sec, 115.145/115.145 sec, 91.1324/91.1324 sec, 103.425/103.425 sec, 78.8288/78.8288 sec, 102.56/102.56 sec, 207.786/207.786 sec, 63.5133/63.5133 sec, 102.763/102.763 sec, 67.8474/67.8474 sec, 80.6142/80.6142 sec, 59.9825/59.9825 sec, 60.7315/60.7315 sec )
[LOG] Total clause size reduction: 187048 --> 7961 (402 --> 1, 1508 --> 9, 16324 --> 222, 14448 --> 157, 4320 --> 48, 4384 --> 55, 7598 --> 95, 10458 --> 155, 14553 --> 461, 5328 --> 73, 9844 --> 355, 36966 --> 1343, 54270 --> 1898, 3000 --> 45, 1 --> 1, 3 --> 3, 222 --> 198, 143 --> 140, 35 --> 35, 34 --> 31, 74 --> 73, 45 --> 45, 289 --> 265, 55 --> 53, 319 --> 312, 915 --> 748, 1495 --> 1125, 15 --> 15 )
[LOG] Average clause size reduction: 125.283 --> 5.33222 (201 --> 0.5, 301.6 --> 1.8, 302.296 --> 4.11111, 294.857 --> 3.20408, 270 --> 3, 257.882 --> 3.23529, 253.267 --> 3.16667, 243.209 --> 3.60465, 227.391 --> 7.20312, 213.12 --> 2.92, 209.447 --> 7.55319, 200.902 --> 7.29891, 200.258 --> 7.00369, 187.5 --> 2.8125, 1 --> 1, 1 --> 1, 4.18868 --> 3.73585, 3.1087 --> 3.04348, 2.69231 --> 2.69231, 2.42857 --> 2.21429, 2.84615 --> 2.80769, 2.36842 --> 2.36842, 6.02083 --> 5.52083, 2.61905 --> 2.52381, 7.4186 --> 7.25581, 6.31034 --> 5.15862, 6.44397 --> 4.84914, 2.5 --> 2.5 )
[LOG] Overall execution time: 2258.77 sec CPU time.
[LOG] Overall execution time: 2262 sec real time.
[DBG] Resident set: 43180 kB.
[DBG] Virtual Memory: 130004 kB.
[DBG] Max memory usage: 126924 kB.
Synthesis time: 2261.84 sec (Real time) / 2221.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 138.64 sec (Real time) / 138.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2841 11 43 1 2774
=====================  genbuf8f8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1135.72 sec CPU time.
[LOG] Relation determinization time: 1137 sec real time.
[LOG] Final circuit size: 2249 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 2249 new AND gates.
[LOG] Size before ABC: 2973 AND gates.
[LOG] Size after ABC: 2247 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1121.42/1123 sec (3.84719/4 sec, 4.56893/5 sec, 36.8785/36 sec, 39.5942/40 sec, 88.7967/89 sec, 47.4745/48 sec, 56.7274/56 sec, 47.1409/48 sec, 95.5776/95 sec, 69.9649/70 sec, 131.797/132 sec, 60.6337/61 sec, 116.452/116 sec, 94.3703/95 sec, 227.597/228 sec )
[LOG] Nr of iterations: 556 (3, 3, 44, 22, 20, 13, 13, 24, 51, 29, 62, 19, 115, 102, 36 )
[LOG] Total clause computation time: 113.133/124 sec (1.49146/1.49146 sec, 2.58459/2.58459 sec, 9.57092/9.57092 sec, 3.57458/3.57458 sec, 3.6055/3.6055 sec, 2.48996/2.48996 sec, 2.37795/2.37795 sec, 1.83577/1.83577 sec, 16.4704/16.4704 sec, 4.77827/4.77827 sec, 15.5867/15.5867 sec, 2.74609/2.74609 sec, 20.908/20.908 sec, 14.5255/14.5255 sec, 10.587/10.587 sec )
[LOG] Total clause minimization time: 1005.94/997 sec (2.23408/2.23408 sec, 1.85726/1.85726 sec, 27.1638/27.1638 sec, 35.882/35.882 sec, 85.0534/85.0534 sec, 44.8536/44.8536 sec, 54.2166/54.2166 sec, 45.1648/45.1648 sec, 78.9433/78.9433 sec, 65.0364/65.0364 sec, 116.042/116.042 sec, 57.7455/57.7455 sec, 95.3023/95.3023 sec, 79.6062/79.6062 sec, 216.839/216.839 sec )
[LOG] Total clause size reduction: 135828 --> 2783 (896 --> 3, 838 --> 7, 14620 --> 220, 6951 --> 65, 6099 --> 52, 3684 --> 30, 3540 --> 43, 6486 --> 66, 13000 --> 434, 6916 --> 100, 14579 --> 462, 4140 --> 47, 24738 --> 644, 21816 --> 488, 7525 --> 122 )
[LOG] Average clause size reduction: 244.295 --> 5.0054 (298.667 --> 1, 279.333 --> 2.33333, 332.273 --> 5, 315.955 --> 2.95455, 304.95 --> 2.6, 283.385 --> 2.30769, 272.308 --> 3.30769, 270.25 --> 2.75, 254.902 --> 8.5098, 238.483 --> 3.44828, 235.145 --> 7.45161, 217.895 --> 2.47368, 215.113 --> 5.6, 213.882 --> 4.78431, 209.028 --> 3.38889 )
[LOG] Overall execution time: 1135.77 sec CPU time.
[LOG] Overall execution time: 1137 sec real time.
[DBG] Resident set: 78564 kB.
[DBG] Virtual Memory: 161112 kB.
[DBG] Max memory usage: 150892 kB.
Synthesis time: 1137.27 sec (Real time) / 1115.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.68 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 281.06 sec (Real time) / 280.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2705 12 47 1 2633
=====================  genbuf9f9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7694.92 sec CPU time.
[LOG] Relation determinization time: 7703 sec real time.
[LOG] Final circuit size: 4809 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 4809 new AND gates.
[LOG] Size before ABC: 6461 AND gates.
[LOG] Size after ABC: 4809 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7653.43/7662 sec (14.5316/15 sec, 17.2775/17 sec, 88.7917/89 sec, 124.001/124 sec, 135.629/136 sec, 129.946/130 sec, 171.241/172 sec, 202.442/202 sec, 295.604/296 sec, 290.378/291 sec, 322.927/323 sec, 198.023/198 sec, 252.225/253 sec, 2218.69/2221 sec, 1615.38/1617 sec, 731.89/733 sec, 844.456/845 sec )
[LOG] Nr of iterations: 1001 (3, 5, 72, 28, 27, 23, 37, 38, 93, 42, 98, 42, 36, 295, 86, 56, 20 )
[LOG] Total clause computation time: 1290.28/1297 sec (4.38516/4.38516 sec, 8.70631/8.70631 sec, 31.2913/31.2913 sec, 18.8745/18.8745 sec, 14.0661/14.0661 sec, 14.1788/14.1788 sec, 13.0178/13.0178 sec, 30.1258/30.1258 sec, 102.027/102.027 sec, 10.5451/10.5451 sec, 61.3369/61.3369 sec, 9.21448/9.21448 sec, 6.89703/6.89703 sec, 850.188/850.188 sec, 49.1332/49.1332 sec, 25.5164/25.5164 sec, 40.7723/40.7723 sec )
[LOG] Total clause minimization time: 6357.23/6362 sec (9.8627/9.8627 sec, 8.32682/8.32682 sec, 57.163/57.163 sec, 104.848/104.848 sec, 121.292/121.292 sec, 115.505/115.505 sec, 157.935/157.935 sec, 172.024/172.024 sec, 193.214/193.214 sec, 279.53/279.53 sec, 261.225/261.225 sec, 188.521/188.521 sec, 245.048/245.048 sec, 1367.56/1367.56 sec, 1565.79/1565.79 sec, 706.005/706.005 sec, 803.39/803.39 sec )
[LOG] Total clause size reduction: 275553 --> 6244 (1008 --> 2, 1884 --> 9, 27548 --> 439, 10071 --> 90, 9386 --> 81, 7920 --> 57, 12492 --> 126, 11951 --> 158, 27692 --> 991, 11808 --> 129, 27160 --> 995, 10947 --> 144, 9030 --> 101, 69384 --> 2255, 19975 --> 402, 12870 --> 218, 4427 --> 47 )
[LOG] Average clause size reduction: 275.278 --> 6.23776 (336 --> 0.666667, 376.8 --> 1.8, 382.611 --> 6.09722, 359.679 --> 3.21429, 347.63 --> 3, 344.348 --> 2.47826, 337.622 --> 3.40541, 314.5 --> 4.15789, 297.763 --> 10.6559, 281.143 --> 3.07143, 277.143 --> 10.1531, 260.643 --> 3.42857, 250.833 --> 2.80556, 235.2 --> 7.64407, 232.267 --> 4.67442, 229.821 --> 3.89286, 221.35 --> 2.35 )
[LOG] Overall execution time: 7695.02 sec CPU time.
[LOG] Overall execution time: 7703 sec real time.
[DBG] Resident set: 28904 kB.
[DBG] Virtual Memory: 119764 kB.
[DBG] Max memory usage: 664224 kB.
Synthesis time: 7703.09 sec (Real time) / 7427.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.64 sec (Real time) / 2.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 981.61 sec (Real time) / 979.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 5323 13 51 1 5242
=====================  genbuf10f10y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 20499.79 sec (Real time) / 20067.44 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 38.7154 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 937 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 937 new AND gates.
[LOG] Size before ABC: 1227 AND gates.
[LOG] Size after ABC: 937 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.6847/16 sec (0.076705/0 sec, 0.099277/0 sec, 0.094779/0 sec, 0.103616/0 sec, 0.186398/0 sec, 0.129022/0 sec, 1.36325/1 sec, 2.23927/1 sec, 2.84882/2 sec, 1.40904/0 sec, 3.46384/2 sec, 3.55395/2 sec, 6.00225/3 sec, 4.12709/2 sec, 3.26686/1 sec, 2.72059/2 sec )
[LOG] Nr of iterations: 468 (6, 6, 4, 7, 13, 8, 149, 50, 3, 4, 3, 4, 10, 7, 148, 46 )
[LOG] Total clause computation time: 10.6663/5 sec (0.033654/0.033654 sec, 0.045152/0.045152 sec, 0.049843/0.049843 sec, 0.046822/0.046822 sec, 0.089549/0.089549 sec, 0.055813/0.055813 sec, 0.211595/0.211595 sec, 0.392153/0.392153 sec, 1.13149/1.13149 sec, 1.19614/1.19614 sec, 1.50033/1.50033 sec, 1.44293/1.44293 sec, 1.28237/1.28237 sec, 1.94388/1.94388 sec, 0.515469/0.515469 sec, 0.72907/0.72907 sec )
[LOG] Total clause minimization time: 20.8895/11 sec (0.032746/0.032746 sec, 0.047924/0.047924 sec, 0.038853/0.038853 sec, 0.050486/0.050486 sec, 0.090067/0.090067 sec, 0.066546/0.066546 sec, 1.1355/1.1355 sec, 1.83198/1.83198 sec, 1.71138/1.71138 sec, 0.206604/0.206604 sec, 1.95807/1.95807 sec, 2.10542/2.10542 sec, 4.71398/4.71398 sec, 2.17752/2.17752 sec, 2.73873/2.73873 sec, 1.98373/1.98373 sec )
[LOG] Total clause size reduction: 32751 --> 2388 (915 --> 16, 905 --> 12, 522 --> 5, 924 --> 16, 1608 --> 32, 875 --> 20, 19684 --> 932, 6125 --> 218, 6 --> 6, 8 --> 8, 5 --> 5, 7 --> 7, 23 --> 21, 20 --> 20, 932 --> 878, 192 --> 192 )
[LOG] Average clause size reduction: 69.9808 --> 5.10256 (152.5 --> 2.66667, 150.833 --> 2, 130.5 --> 1.25, 132 --> 2.28571, 123.692 --> 2.46154, 109.375 --> 2.5, 132.107 --> 6.25503, 122.5 --> 4.36, 2 --> 2, 2 --> 2, 1.66667 --> 1.66667, 1.75 --> 1.75, 2.3 --> 2.1, 2.85714 --> 2.85714, 6.2973 --> 5.93243, 4.17391 --> 4.17391 )
[LOG] Overall execution time: 38.7182 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
[DBG] Resident set: 17284 kB.
[DBG] Virtual Memory: 97860 kB.
[DBG] Max memory usage: 35888 kB.
Synthesis time: 22.92 sec (Real time) / 38.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.07 sec (Real time) / 3.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1157 7 28 1 1114
=====================  amba3c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 368.407 sec CPU time.
[LOG] Relation determinization time: 207 sec real time.
[LOG] Final circuit size: 1818 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1818 new AND gates.
[LOG] Size before ABC: 2293 AND gates.
[LOG] Size after ABC: 1818 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 323.975/162 sec (0.179565/0 sec, 0.274179/0 sec, 0.166268/0 sec, 0.3225/1 sec, 0.230906/0 sec, 0.641807/0 sec, 0.778357/0 sec, 12.0927/7 sec, 25.2081/12 sec, 14.2366/7 sec, 28.6687/14 sec, 32.2033/16 sec, 23.8567/12 sec, 39.7987/20 sec, 23.0199/12 sec, 26.3689/13 sec, 18.116/9 sec, 44.0134/22 sec, 23.5381/12 sec, 10.2601/5 sec )
[LOG] Nr of iterations: 1036 (4, 6, 7, 74, 5, 101, 53, 140, 117, 35, 3, 4, 5, 65, 3, 97, 38, 131, 115, 33 )
[LOG] Total clause computation time: 88.6964/45 sec (0.082895/0.082895 sec, 0.140719/0.140719 sec, 0.078149/0.078149 sec, 0.09695/0.09695 sec, 0.100844/0.100844 sec, 0.205473/0.205473 sec, 0.247341/0.247341 sec, 0.872864/0.872864 sec, 4.62651/4.62651 sec, 2.28254/2.28254 sec, 5.54542/5.54542 sec, 18.7364/18.7364 sec, 5.01661/5.01661 sec, 24.0484/24.0484 sec, 5.93123/5.93123 sec, 1.61787/1.61787 sec, 4.6176/4.6176 sec, 0.722617/0.722617 sec, 10.3807/10.3807 sec, 3.34537/3.34537 sec )
[LOG] Total clause minimization time: 234.872/117 sec (0.077233/0.077233 sec, 0.121676/0.121676 sec, 0.07539/0.07539 sec, 0.209414/0.209414 sec, 0.116148/0.116148 sec, 0.413029/0.413029 sec, 0.509186/0.509186 sec, 11.18/11.18 sec, 20.5385/20.5385 sec, 11.9237/11.9237 sec, 23.1103/23.1103 sec, 13.4549/13.4549 sec, 18.8253/18.8253 sec, 15.7299/15.7299 sec, 17.077/17.077 sec, 24.7287/24.7287 sec, 13.4817/13.4817 sec, 43.2686/43.2686 sec, 13.1313/13.1313 sec, 6.89952/6.89952 sec )
[LOG] Total clause size reduction: 107171 --> 4702 (741 --> 6, 1225 --> 13, 1212 --> 14, 19418 --> 419, 764 --> 9, 25500 --> 386, 12220 --> 254, 21267 --> 651, 17632 --> 681, 4896 --> 161, 6 --> 6, 7 --> 7, 10 --> 10, 338 --> 300, 6 --> 6, 364 --> 320, 159 --> 153, 585 --> 551, 670 --> 604, 151 --> 151 )
[LOG] Average clause size reduction: 103.447 --> 4.53861 (185.25 --> 1.5, 204.167 --> 2.16667, 173.143 --> 2, 262.405 --> 5.66216, 152.8 --> 1.8, 252.475 --> 3.82178, 230.566 --> 4.79245, 151.907 --> 4.65, 150.701 --> 5.82051, 139.886 --> 4.6, 2 --> 2, 1.75 --> 1.75, 2 --> 2, 5.2 --> 4.61538, 2 --> 2, 3.75258 --> 3.29897, 4.18421 --> 4.02632, 4.46565 --> 4.20611, 5.82609 --> 5.25217, 4.57576 --> 4.57576 )
[LOG] Overall execution time: 368.41 sec CPU time.
[LOG] Overall execution time: 207 sec real time.
[DBG] Resident set: 82536 kB.
[DBG] Virtual Memory: 120856 kB.
[DBG] Max memory usage: 100720 kB.
Synthesis time: 206.61 sec (Real time) / 367.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.72 sec (Real time) / 7.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2108 9 34 1 2055
=====================  amba4c7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5245.28 sec CPU time.
[LOG] Relation determinization time: 2922 sec real time.
[LOG] Final circuit size: 13980 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 13980 new AND gates.
[LOG] Size before ABC: 21381 AND gates.
[LOG] Size after ABC: 13980 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 4653.52/2329 sec (0.343152/1 sec, 0.705139/0 sec, 0.350112/0 sec, 0.506994/0 sec, 0.448489/1 sec, 14.6427/7 sec, 0.581783/0 sec, 118.448/60 sec, 447.257/223 sec, 418.476/210 sec, 334.647/167 sec, 214.9/108 sec, 251.425/126 sec, 394.887/197 sec, 134.897/68 sec, 295.158/147 sec, 293.559/147 sec, 299.114/150 sec, 289.244/145 sec, 514.494/257 sec, 232.186/117 sec, 397.255/198 sec )
[LOG] Nr of iterations: 6233 (6, 11, 13, 11, 8, 22, 33, 766, 1047, 1017, 246, 5, 7, 10, 7, 7, 17, 28, 760, 1004, 967, 241 )
[LOG] Total clause computation time: 2052.24/1039 sec (0.172954/0.172954 sec, 0.349183/0.349183 sec, 0.152552/0.152552 sec, 0.300931/0.300931 sec, 0.198202/0.198202 sec, 3.86498/3.86498 sec, 0.22245/0.22245 sec, 4.24507/4.24507 sec, 6.4648/6.4648 sec, 131.953/131.953 sec, 227.006/227.006 sec, 160.728/160.728 sec, 218.003/218.003 sec, 301.972/301.972 sec, 82.9781/82.9781 sec, 221.553/221.553 sec, 208.434/208.434 sec, 171.073/171.073 sec, 17.6686/17.6686 sec, 8.47315/8.47315 sec, 12.5045/12.5045 sec, 273.922/273.922 sec )
[LOG] Total clause minimization time: 2597.37/1289 sec (0.139473/0.139473 sec, 0.336369/0.336369 sec, 0.177763/0.177763 sec, 0.186335/0.186335 sec, 0.230562/0.230562 sec, 10.7553/10.7553 sec, 0.331556/0.331556 sec, 114.056/114.056 sec, 440.186/440.186 sec, 285.707/285.707 sec, 107.248/107.248 sec, 54.1101/54.1101 sec, 33.3679/33.3679 sec, 92.8592/92.8592 sec, 51.8648/51.8648 sec, 73.5502/73.5502 sec, 85.0648/85.0648 sec, 127.973/127.973 sec, 271.216/271.216 sec, 505.666/505.666 sec, 219.215/219.215 sec, 123.128/123.128 sec )
[LOG] Total clause size reduction: 557237 --> 46105 (1470 --> 10, 2890 --> 37, 2760 --> 32, 2760 --> 22, 1491 --> 19, 4242 --> 55, 5984 --> 125, 134640 --> 5856, 172590 --> 8166, 166624 --> 8863, 38220 --> 1705, 10 --> 10, 17 --> 17, 22 --> 22, 10 --> 10, 19 --> 19, 37 --> 30, 102 --> 102, 5790 --> 5158, 7683 --> 6570, 8216 --> 7617, 1660 --> 1660 )
[LOG] Average clause size reduction: 89.4011 --> 7.39692 (245 --> 1.66667, 262.727 --> 3.36364, 212.308 --> 2.46154, 250.909 --> 2, 186.375 --> 2.375, 192.818 --> 2.5, 181.333 --> 3.78788, 175.77 --> 7.64491, 164.842 --> 7.79943, 163.839 --> 8.71485, 155.366 --> 6.93089, 2 --> 2, 2.42857 --> 2.42857, 2.2 --> 2.2, 1.42857 --> 1.42857, 2.71429 --> 2.71429, 2.17647 --> 1.76471, 3.64286 --> 3.64286, 7.61842 --> 6.78684, 7.65239 --> 6.54382, 8.49638 --> 7.87694, 6.88797 --> 6.88797 )
[LOG] Overall execution time: 5245.29 sec CPU time.
[LOG] Overall execution time: 2922 sec real time.
[DBG] Resident set: 87656 kB.
[DBG] Virtual Memory: 129336 kB.
[DBG] Max memory usage: 260208 kB.
Synthesis time: 2921.60 sec (Real time) / 5221.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.54 sec (Real time) / 8.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 721.46 sec (Real time) / 719.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 14319 11 38 1 14259
=====================  amba5c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2880.97 sec CPU time.
[LOG] Relation determinization time: 1607 sec real time.
[LOG] Final circuit size: 9738 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 9738 new AND gates.
[LOG] Size before ABC: 12412 AND gates.
[LOG] Size after ABC: 9738 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 2551.01/1277 sec (6.82314/4 sec, 19.5503/10 sec, 115.04/57 sec, 28.7743/15 sec, 127.904/64 sec, 188.407/94 sec, 108.778/54 sec, 46.0749/23 sec, 85.9667/43 sec, 4.06431/3 sec, 86.2634/43 sec, 86.3324/43 sec, 3.07908/1 sec, 100.714/51 sec, 120.351/60 sec, 114.084/57 sec, 100.371/50 sec, 97.6316/49 sec, 224.001/112 sec, 92.3154/46 sec, 123.958/62 sec, 109.2/55 sec, 141.565/71 sec, 131.011/66 sec, 180.153/90 sec, 108.595/54 sec )
[LOG] Nr of iterations: 5045 (576, 218, 1085, 8, 241, 198, 215, 64, 91, 15, 16, 9, 3, 216, 192, 1066, 7, 236, 196, 210, 59, 87, 13, 15, 7, 2 )
[LOG] Total clause computation time: 686.836/347 sec (0.431987/0.431987 sec, 1.8446/1.8446 sec, 13.9035/13.9035 sec, 26.6521/26.6521 sec, 3.28329/3.28329 sec, 3.14764/3.14764 sec, 3.09658/3.09658 sec, 4.80391/4.80391 sec, 20.0293/20.0293 sec, 1.94072/1.94072 sec, 2.0514/2.0514 sec, 46.8399/46.8399 sec, 1.46227/1.46227 sec, 43.4637/43.4637 sec, 44.0863/44.0863 sec, 12.987/12.987 sec, 52.589/52.589 sec, 4.458/4.458 sec, 3.39728/3.39728 sec, 3.16134/3.16134 sec, 60.6587/60.6587 sec, 21.3497/21.3497 sec, 83.8431/83.8431 sec, 63.1866/63.1866 sec, 113.498/113.498 sec, 50.6701/50.6701 sec )
[LOG] Total clause minimization time: 1860.27/929 sec (6.2985/6.2985 sec, 17.6047/17.6047 sec, 100.726/100.726 sec, 2.00966/2.00966 sec, 124.374/124.374 sec, 185.017/185.017 sec, 105.414/105.414 sec, 41.0935/41.0935 sec, 65.7086/65.7086 sec, 1.97021/1.97021 sec, 84.0605/84.0605 sec, 39.3452/39.3452 sec, 1.46756/1.46756 sec, 57.1225/57.1225 sec, 76.1536/76.1536 sec, 100.607/100.607 sec, 47.7429/47.7429 sec, 93.0572/93.0572 sec, 220.498/220.498 sec, 89.0514/89.0514 sec, 63.2314/63.2314 sec, 87.7517/87.7517 sec, 57.6787/57.6787 sec, 67.7823/67.7823 sec, 66.6173/66.6173 sec, 57.8892/57.8892 sec )
[LOG] Total clause size reduction: 978970 --> 32550 (220225 --> 6169, 80290 --> 1015, 389156 --> 9726, 2303 --> 9, 83520 --> 891, 66389 --> 793, 69764 --> 862, 18270 --> 353, 26010 --> 490, 2800 --> 30, 2940 --> 39, 1560 --> 15, 372 --> 4, 1770 --> 1356, 798 --> 644, 9464 --> 7111, 9 --> 9, 863 --> 754, 784 --> 701, 825 --> 736, 318 --> 307, 459 --> 457, 26 --> 26, 39 --> 37, 12 --> 12, 4 --> 4 )
[LOG] Average clause size reduction: 194.048 --> 6.45193 (382.335 --> 10.7101, 368.303 --> 4.65596, 358.669 --> 8.96406, 287.875 --> 1.125, 346.556 --> 3.6971, 335.298 --> 4.00505, 324.484 --> 4.0093, 285.469 --> 5.51562, 285.824 --> 5.38462, 186.667 --> 2, 183.75 --> 2.4375, 173.333 --> 1.66667, 124 --> 1.33333, 8.19444 --> 6.27778, 4.15625 --> 3.35417, 8.87805 --> 6.67073, 1.28571 --> 1.28571, 3.65678 --> 3.19492, 4 --> 3.57653, 3.92857 --> 3.50476, 5.38983 --> 5.20339, 5.27586 --> 5.25287, 2 --> 2, 2.6 --> 2.46667, 1.71429 --> 1.71429, 2 --> 2 )
[LOG] Overall execution time: 2880.98 sec CPU time.
[LOG] Overall execution time: 1607 sec real time.
[DBG] Resident set: 119516 kB.
[DBG] Virtual Memory: 178076 kB.
[DBG] Max memory usage: 222428 kB.
Synthesis time: 1606.89 sec (Real time) / 2871.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.06 sec (Real time) / 7.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 146.36 sec (Real time) / 145.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 10152 13 43 1 10083
=====================  amba6c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4001.41 sec CPU time.
[LOG] Relation determinization time: 2233 sec real time.
[LOG] Final circuit size: 13405 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 13405 new AND gates.
[LOG] Size before ABC: 17657 AND gates.
[LOG] Size after ABC: 13405 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 3541.94/1772 sec (9.18322/4 sec, 16.3908/8 sec, 317.561/159 sec, 49.6308/25 sec, 155.99/78 sec, 199.357/99 sec, 117.357/59 sec, 224.609/113 sec, 67.347/33 sec, 107.646/54 sec, 6.56335/4 sec, 6.69999/3 sec, 131.449/66 sec, 3.7361/2 sec, 90.6179/45 sec, 105.63/53 sec, 139.608/70 sec, 86.181/43 sec, 370.847/186 sec, 479.886/240 sec, 75.8445/38 sec, 121.672/61 sec, 120.577/60 sec, 70.8894/35 sec, 176.199/89 sec, 90.312/45 sec, 92.6382/46 sec, 107.514/54 sec )
[LOG] Nr of iterations: 7210 (745, 271, 1959, 11, 258, 212, 215, 193, 60, 47, 12, 14, 9, 3, 512, 204, 1502, 10, 255, 210, 212, 182, 55, 28, 11, 12, 6, 2 )
[LOG] Total clause computation time: 762.057/378 sec (0.569329/0.569329 sec, 2.35237/2.35237 sec, 11.169/11.169 sec, 46.5137/46.5137 sec, 5.12689/5.12689 sec, 4.20042/4.20042 sec, 6.04387/6.04387 sec, 4.59673/4.59673 sec, 7.15395/7.15395 sec, 42.9896/42.9896 sec, 3.11251/3.11251 sec, 3.14999/3.14999 sec, 129.407/129.407 sec, 1.69886/1.69886 sec, 24.1251/24.1251 sec, 8.05707/8.05707 sec, 16.0694/16.0694 sec, 51.0286/51.0286 sec, 4.742/4.742 sec, 4.40071/4.40071 sec, 4.25926/4.25926 sec, 44.5781/44.5781 sec, 56.1688/56.1688 sec, 18.3814/18.3814 sec, 128.788/128.788 sec, 16.328/16.328 sec, 52.772/52.772 sec, 64.2745/64.2745 sec )
[LOG] Total clause minimization time: 2772.79/1391 sec (8.49501/8.49501 sec, 13.9043/13.9043 sec, 305.354/305.354 sec, 2.93285/2.93285 sec, 150.436/150.436 sec, 194.771/194.771 sec, 110.901/110.901 sec, 219.58/219.58 sec, 59.911/59.911 sec, 64.3648/64.3648 sec, 3.24738/3.24738 sec, 3.32405/3.32405 sec, 1.81865/1.81865 sec, 1.80509/1.80509 sec, 66.1477/66.1477 sec, 97.4008/97.4008 sec, 122.474/122.474 sec, 35.099/35.099 sec, 365.945/365.945 sec, 475.355/475.355 sec, 71.462/71.462 sec, 76.9866/76.9866 sec, 64.3317/64.3317 sec, 52.4378/52.4378 sec, 47.3598/47.3598 sec, 73.9319/73.9319 sec, 39.8175/39.8175 sec, 43.1935/43.1935 sec )
[LOG] Total clause size reduction: 1644247 --> 49831 (324384 --> 8117, 114210 --> 1299, 802780 --> 19041, 3770 --> 10, 102543 --> 974, 81868 --> 789, 80678 --> 857, 70272 --> 756, 19116 --> 312, 14858 --> 242, 2354 --> 22, 2730 --> 28, 1680 --> 18, 400 --> 4, 4858 --> 3756, 800 --> 652, 13211 --> 9611, 10 --> 10, 959 --> 819, 782 --> 706, 841 --> 749, 684 --> 612, 278 --> 266, 119 --> 119, 22 --> 22, 24 --> 24, 12 --> 12, 4 --> 4 )
[LOG] Average clause size reduction: 228.051 --> 6.91137 (435.415 --> 10.8953, 421.439 --> 4.79336, 409.791 --> 9.71975, 342.727 --> 0.909091, 397.453 --> 3.77519, 386.17 --> 3.7217, 375.247 --> 3.98605, 364.104 --> 3.9171, 318.6 --> 5.2, 316.128 --> 5.14894, 196.167 --> 1.83333, 195 --> 2, 186.667 --> 2, 133.333 --> 1.33333, 9.48828 --> 7.33594, 3.92157 --> 3.19608, 8.79561 --> 6.3988, 1 --> 1, 3.76078 --> 3.21176, 3.72381 --> 3.3619, 3.96698 --> 3.53302, 3.75824 --> 3.36264, 5.05455 --> 4.83636, 4.25 --> 4.25, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 4001.41 sec CPU time.
[LOG] Overall execution time: 2233 sec real time.
[DBG] Resident set: 156648 kB.
[DBG] Virtual Memory: 189520 kB.
[DBG] Max memory usage: 312424 kB.
Synthesis time: 2232.50 sec (Real time) / 3988.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.79 sec (Real time) / 7.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 352.82 sec (Real time) / 351.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 13876 15 47 1 13800
=====================  amba7c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5092.83 sec CPU time.
[LOG] Relation determinization time: 2843 sec real time.
[LOG] Final circuit size: 34821 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 34821 new AND gates.
[LOG] Size before ABC: 46719 AND gates.
[LOG] Size after ABC: 34821 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 4506.46/2254 sec (16.0615/8 sec, 38.7354/19 sec, 248.544/124 sec, 91.4009/46 sec, 280.832/141 sec, 874.519/437 sec, 1266.23/634 sec, 484.737/243 sec, 769.75/385 sec, 51.5621/26 sec, 365.31/183 sec, 4.79936/2 sec, 4.69188/2 sec, 4.63757/2 sec, 4.64928/2 sec )
[LOG] Nr of iterations: 5457 (955, 263, 2781, 14, 286, 252, 229, 284, 207, 54, 82, 18, 15, 13, 4 )
[LOG] Total clause computation time: 389.284/194 sec (0.861115/0.861115 sec, 3.46743/3.46743 sec, 18.9526/18.9526 sec, 88.8069/88.8069 sec, 7.08406/7.08406 sec, 6.0877/6.0877 sec, 6.26586/6.26586 sec, 6.84518/6.84518 sec, 6.32224/6.32224 sec, 8.55502/8.55502 sec, 227.714/227.714 sec, 2.12174/2.12174 sec, 2.07204/2.07204 sec, 2.07755/2.07755 sec, 2.05057/2.05057 sec )
[LOG] Total clause minimization time: 4109.44/2059 sec (15.0326/15.0326 sec, 35.0749/35.0749 sec, 228.204/228.204 sec, 2.31456/2.31456 sec, 273.084/273.084 sec, 867.768/867.768 sec, 1259.31/1259.31 sec, 477.104/477.104 sec, 762.756/762.756 sec, 42.6133/42.6133 sec, 137.103/137.103 sec, 2.30571/2.30571 sec, 2.27304/2.27304 sec, 2.22583/2.22583 sec, 2.27173/2.27173 sec )
[LOG] Total clause size reduction: 2505679 --> 46384 (471276 --> 11040, 126022 --> 1138, 1295480 --> 28530, 5603 --> 14, 129675 --> 1054, 111444 --> 1015, 98724 --> 874, 119426 --> 1137, 84666 --> 769, 19239 --> 290, 33210 --> 426, 4097 --> 38, 3304 --> 30, 2832 --> 24, 681 --> 5 )
[LOG] Average clause size reduction: 459.168 --> 8.49991 (493.483 --> 11.5602, 479.171 --> 4.327, 465.832 --> 10.2589, 400.214 --> 1, 453.409 --> 3.68531, 442.238 --> 4.02778, 431.109 --> 3.81659, 420.514 --> 4.00352, 409.014 --> 3.71498, 356.278 --> 5.37037, 405 --> 5.19512, 227.611 --> 2.11111, 220.267 --> 2, 217.846 --> 1.84615, 170.25 --> 1.25 )
[LOG] Overall execution time: 5092.84 sec CPU time.
[LOG] Overall execution time: 2843 sec real time.
[DBG] Resident set: 220012 kB.
[DBG] Virtual Memory: 295480 kB.
[DBG] Max memory usage: 626680 kB.
Synthesis time: 2842.30 sec (Real time) / 5089.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.32 sec (Real time) / 10.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4463.90 sec (Real time) / 4452.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 35354 17 52 1 35270
=====================  amba8c7y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 20500.03 sec (Real time) / 20349.90 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 12567.9 sec CPU time.
[LOG] Relation determinization time: 6843 sec real time.
[LOG] Final circuit size: 73041 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 73041 new AND gates.
[LOG] Size before ABC: 100198 AND gates.
[LOG] Size after ABC: 73040 AND gates.
[LOG] Time for optimizing with ABC: 49 seconds.
[LOG] Total time for all control signals: 11463.7/5738 sec (20.6605/11 sec, 43.0652/21 sec, 450.223/226 sec, 220.217/110 sec, 585.262/293 sec, 858.659/430 sec, 1373.85/687 sec, 1484.6/743 sec, 1536.98/770 sec, 1665.07/833 sec, 1640.5/821 sec, 219.56/110 sec, 390.554/196 sec, 11.2632/5 sec, 216.043/109 sec, 313.415/156 sec, 422.19/211 sec, 11.5473/6 sec )
[LOG] Nr of iterations: 10362 (886, 296, 6685, 17, 393, 332, 307, 279, 272, 299, 258, 183, 93, 18, 14, 11, 16, 3 )
[LOG] Total clause computation time: 1314.28/663 sec (1.22103/1.22103 sec, 5.20784/5.20784 sec, 45.8693/45.8693 sec, 213.422/213.422 sec, 16.9875/16.9875 sec, 15.8349/15.8349 sec, 16.4933/16.4933 sec, 15.7697/15.7697 sec, 16.969/16.969 sec, 17.4565/17.4565 sec, 17.321/17.321 sec, 75.9219/75.9219 sec, 153.526/153.526 sec, 4.9555/4.9555 sec, 209.92/209.92 sec, 201.278/201.278 sec, 280.775/280.775 sec, 5.35576/5.35576 sec )
[LOG] Total clause minimization time: 10127.6/5065 sec (19.2236/19.2236 sec, 37.6091/37.6091 sec, 401.003/401.003 sec, 6.19417/6.19417 sec, 566.511/566.511 sec, 841.162/841.162 sec, 1355.73/1355.73 sec, 1467.29/1467.29 sec, 1518.41/1518.41 sec, 1645.87/1645.87 sec, 1621.58/1621.58 sec, 142.408/142.408 sec, 235.978/235.978 sec, 5.5788/5.5788 sec, 5.39416/5.39416 sec, 111.426/111.426 sec, 140.688/140.688 sec, 5.48828/5.48828 sec )
[LOG] Total clause size reduction: 6134322 --> 99776 (562860 --> 10657, 183785 --> 1396, 4037136 --> 77785, 8976 --> 16, 232456 --> 1483, 192642 --> 1266, 174726 --> 1133, 155680 --> 1086, 148779 --> 1042, 160324 --> 1142, 135439 --> 1007, 83174 --> 1113, 41952 --> 526, 5032 --> 38, 3744 --> 31, 2830 --> 20, 4245 --> 31, 542 --> 4 )
[LOG] Average clause size reduction: 592.002 --> 9.62903 (635.282 --> 12.0282, 620.895 --> 4.71622, 603.91 --> 11.6358, 528 --> 0.941176, 591.491 --> 3.77354, 580.247 --> 3.81325, 569.14 --> 3.69055, 557.993 --> 3.89247, 546.982 --> 3.83088, 536.201 --> 3.8194, 524.957 --> 3.9031, 454.503 --> 6.08197, 451.097 --> 5.65591, 279.556 --> 2.11111, 267.429 --> 2.21429, 257.273 --> 1.81818, 265.312 --> 1.9375, 180.667 --> 1.33333 )
[LOG] Overall execution time: 12567.9 sec CPU time.
[LOG] Overall execution time: 6843 sec real time.
[DBG] Resident set: 334032 kB.
[DBG] Virtual Memory: 383500 kB.
[DBG] Max memory usage: 1010604 kB.
Synthesis time: 6842.55 sec (Real time) / 12514.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.18 sec (Real time) / 16.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20500.07 sec (Real time) / 20453.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 73723 21 61 1 73624
=====================  amba10c5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 14802.5 sec CPU time.
[LOG] Relation determinization time: 7823 sec real time.
[LOG] Final circuit size: 100045 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 100045 new AND gates.
[LOG] Size before ABC: 140517 AND gates.
[LOG] Size after ABC: 100045 AND gates.
[LOG] Time for optimizing with ABC: 97 seconds.
[LOG] Total time for all control signals: 13973.3/6992 sec (389.831/195 sec, 50.8279/26 sec, 849.249/425 sec, 147.327/73 sec, 1045.23/523 sec, 948.324/474 sec, 894.886/448 sec, 1411.76/706 sec, 1761.45/882 sec, 1270.12/636 sec, 1526.54/764 sec, 1345.87/674 sec, 560.249/280 sec, 635.529/319 sec, 17.8751/9 sec, 368.758/184 sec, 279.452/139 sec, 452.055/226 sec, 18.0122/9 sec )
[LOG] Nr of iterations: 13588 (1176, 341, 9025, 18, 322, 307, 302, 350, 260, 358, 321, 338, 258, 122, 25, 32, 16, 13, 4 )
[LOG] Total clause computation time: 1743.46/872 sec (2.03506/2.03506 sec, 4.55596/4.55596 sec, 106.605/106.605 sec, 136.866/136.866 sec, 23.2698/23.2698 sec, 20.835/20.835 sec, 18.8696/18.8696 sec, 21.0841/21.0841 sec, 23.3507/23.3507 sec, 22.6744/22.6744 sec, 24.1501/24.1501 sec, 25.0062/25.0062 sec, 82.0826/82.0826 sec, 264.438/264.438 sec, 7.99749/7.99749 sec, 358.952/358.952 sec, 270.294/270.294 sec, 321.851/321.851 sec, 8.54844/8.54844 sec )
[LOG] Total clause minimization time: 12196.6/6109 sec (387.264/387.264 sec, 45.9456/45.9456 sec, 736.312/736.312 sec, 9.61844/9.61844 sec, 1019.91/1019.91 sec, 925.46/925.46 sec, 873.902/873.902 sec, 1388.38/1388.38 sec, 1736.15/1736.15 sec, 1245.1/1245.1 sec, 1500.04/1500.04 sec, 1318.45/1318.45 sec, 476.146/476.146 sec, 369.63/369.63 sec, 9.01087/9.01087 sec, 8.90931/8.90931 sec, 8.32012/8.32012 sec, 129.381/129.381 sec, 8.65445/8.65445 sec )
[LOG] Total clause size reduction: 8673712 --> 140064 (806050 --> 15056, 228820 --> 1578, 5883648 --> 110956, 10302 --> 17, 205761 --> 1214, 192780 --> 1183, 186319 --> 1219, 212192 --> 1392, 154623 --> 991, 209202 --> 1344, 184000 --> 1312, 190068 --> 1322, 125159 --> 1603, 58806 --> 696, 7536 --> 49, 9455 --> 68, 4515 --> 32, 3612 --> 25, 864 --> 7 )
[LOG] Average clause size reduction: 638.336 --> 10.3079 (685.417 --> 12.8027, 671.026 --> 4.62757, 651.928 --> 12.2943, 572.333 --> 0.944444, 639.009 --> 3.77019, 627.948 --> 3.85342, 616.95 --> 4.03642, 606.263 --> 3.97714, 594.704 --> 3.81154, 584.363 --> 3.75419, 573.209 --> 4.08723, 562.331 --> 3.91124, 485.112 --> 6.21318, 482.016 --> 5.70492, 301.44 --> 1.96, 295.469 --> 2.125, 282.188 --> 2, 277.846 --> 1.92308, 216 --> 1.75 )
[LOG] Overall execution time: 14802.5 sec CPU time.
[LOG] Overall execution time: 7823 sec real time.
[DBG] Resident set: 631532 kB.
[DBG] Virtual Memory: 715164 kB.
[DBG] Max memory usage: 1274076 kB.
Synthesis time: 7822.56 sec (Real time) / 14762.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.19 sec (Real time) / 18.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20500.09 sec (Real time) / 20454.48 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 100782 23 65 1 100675
=====================  amba2b9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 97.0199 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 1416 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1416 new AND gates.
[LOG] Size before ABC: 1892 AND gates.
[LOG] Size after ABC: 1415 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 82.2493/41 sec (0.095243/0 sec, 0.122816/0 sec, 0.12652/0 sec, 0.11408/0 sec, 0.232098/0 sec, 0.168217/0 sec, 6.07693/3 sec, 9.0411/5 sec, 7.6995/4 sec, 5.01727/2 sec, 10.5919/6 sec, 10.2327/5 sec, 7.97797/4 sec, 12.6826/6 sec, 4.74808/3 sec, 7.32233/3 sec )
[LOG] Nr of iterations: 671 (7, 8, 4, 6, 11, 14, 234, 66, 5, 4, 3, 4, 1, 12, 229, 63 )
[LOG] Total clause computation time: 24.9755/12 sec (0.040584/0.040584 sec, 0.054053/0.054053 sec, 0.071339/0.071339 sec, 0.048003/0.048003 sec, 0.115126/0.115126 sec, 0.069657/0.069657 sec, 0.81885/0.81885 sec, 0.869156/0.869156 sec, 3.10227/3.10227 sec, 3.77963/3.77963 sec, 5.68384/5.68384 sec, 2.39122/2.39122 sec, 1.0251/1.0251 sec, 4.35157/4.35157 sec, 1.04349/1.04349 sec, 1.51157/1.51157 sec )
[LOG] Total clause minimization time: 57.1031/29 sec (0.042849/0.042849 sec, 0.060792/0.060792 sec, 0.048374/0.048374 sec, 0.058837/0.058837 sec, 0.108489/0.108489 sec, 0.090334/0.090334 sec, 5.23577/5.23577 sec, 8.1502/8.1502 sec, 4.58891/4.58891 sec, 1.23017/1.23017 sec, 4.90068/4.90068 sec, 7.83404/7.83404 sec, 6.94578/6.94578 sec, 8.32315/8.32315 sec, 3.68521/3.68521 sec, 5.79953/5.79953 sec )
[LOG] Total clause size reduction: 48359 --> 3784 (1188 --> 12, 1372 --> 18, 561 --> 4, 815 --> 12, 1430 --> 20, 2002 --> 42, 30989 --> 1522, 8125 --> 359, 10 --> 10, 7 --> 7, 4 --> 4, 7 --> 7, 2 --> 1, 36 --> 36, 1473 --> 1392, 338 --> 338 )
[LOG] Average clause size reduction: 72.07 --> 5.63934 (169.714 --> 1.71429, 171.5 --> 2.25, 140.25 --> 1, 135.833 --> 2, 130 --> 1.81818, 143 --> 3, 132.432 --> 6.50427, 123.106 --> 5.43939, 2 --> 2, 1.75 --> 1.75, 1.33333 --> 1.33333, 1.75 --> 1.75, 2 --> 1, 3 --> 3, 6.43231 --> 6.0786, 5.36508 --> 5.36508 )
[LOG] Overall execution time: 97.0221 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
[DBG] Resident set: 35900 kB.
[DBG] Virtual Memory: 108580 kB.
[DBG] Max memory usage: 56160 kB.
Synthesis time: 55.94 sec (Real time) / 96.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.60 sec (Real time) / 3.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1650 7 31 1 1605
=====================  amba3b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 471.23 sec CPU time.
[LOG] Relation determinization time: 264 sec real time.
[LOG] Final circuit size: 2629 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 2629 new AND gates.
[LOG] Size before ABC: 3571 AND gates.
[LOG] Size after ABC: 2629 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 415.411/206 sec (0.152821/0 sec, 0.191183/0 sec, 0.158132/0 sec, 0.456096/0 sec, 0.212817/0 sec, 4.26511/2 sec, 8.335/4 sec, 29.8912/15 sec, 38.9675/19 sec, 29.6158/15 sec, 29.7383/15 sec, 24.8741/12 sec, 27.8431/14 sec, 25.7076/13 sec, 40.1307/20 sec, 28.8388/14 sec, 48.3115/25 sec, 30.1348/15 sec, 36.4728/18 sec, 11.1134/5 sec )
[LOG] Nr of iterations: 1483 (7, 6, 9, 62, 9, 213, 70, 176, 138, 68, 5, 5, 6, 52, 7, 206, 69, 174, 136, 65 )
[LOG] Total clause computation time: 105.696/54 sec (0.064013/0.064013 sec, 0.085905/0.085905 sec, 0.070327/0.070327 sec, 0.112101/0.112101 sec, 0.091304/0.091304 sec, 0.407673/0.407673 sec, 0.487589/0.487589 sec, 0.834331/0.834331 sec, 7.74043/7.74043 sec, 5.18548/5.18548 sec, 6.26608/6.26608 sec, 6.90082/6.90082 sec, 5.69802/5.69802 sec, 7.56877/7.56877 sec, 16.9389/16.9389 sec, 1.90964/1.90964 sec, 23.5772/23.5772 sec, 1.26016/1.26016 sec, 15.4349/15.4349 sec, 5.06204/5.06204 sec )
[LOG] Total clause minimization time: 309.215/152 sec (0.07127/0.07127 sec, 0.094701/0.094701 sec, 0.076949/0.076949 sec, 0.329185/0.329185 sec, 0.108641/0.108641 sec, 3.82359/3.82359 sec, 7.81941/7.81941 sec, 28.999/28.999 sec, 31.1739/31.1739 sec, 24.3868/24.3868 sec, 23.4575/23.4575 sec, 17.9596/17.9596 sec, 22.1297/22.1297 sec, 18.1181/18.1181 sec, 23.1784/23.1784 sec, 26.8942/26.8942 sec, 24.7123/24.7123 sec, 28.8469/28.8469 sec, 21.0048/21.0048 sec, 6.03018/6.03018 sec )
[LOG] Total clause size reduction: 125625 --> 7280 (1458 --> 13, 1205 --> 10, 1544 --> 20, 14030 --> 353, 1424 --> 17, 36252 --> 1007, 10971 --> 353, 25900 --> 804, 20139 --> 823, 9045 --> 459, 10 --> 10, 10 --> 10, 13 --> 13, 262 --> 242, 14 --> 14, 953 --> 834, 353 --> 342, 795 --> 719, 811 --> 801, 436 --> 436 )
[LOG] Average clause size reduction: 84.71 --> 4.90897 (208.286 --> 1.85714, 200.833 --> 1.66667, 171.556 --> 2.22222, 226.29 --> 5.69355, 158.222 --> 1.88889, 170.197 --> 4.7277, 156.729 --> 5.04286, 147.159 --> 4.56818, 145.935 --> 5.96377, 133.015 --> 6.75, 2 --> 2, 2 --> 2, 2.16667 --> 2.16667, 5.03846 --> 4.65385, 2 --> 2, 4.62621 --> 4.04854, 5.11594 --> 4.95652, 4.56897 --> 4.13218, 5.96324 --> 5.88971, 6.70769 --> 6.70769 )
[LOG] Overall execution time: 471.235 sec CPU time.
[LOG] Overall execution time: 264 sec real time.
[DBG] Resident set: 37144 kB.
[DBG] Virtual Memory: 105408 kB.
[DBG] Max memory usage: 86108 kB.
Synthesis time: 263.77 sec (Real time) / 469.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.28 sec (Real time) / 1.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.18 sec (Real time) / 24.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2915 9 36 1 2860
=====================  amba4b9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5618.25 sec CPU time.
[LOG] Relation determinization time: 3130 sec real time.
[LOG] Final circuit size: 28286 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 28286 new AND gates.
[LOG] Size before ABC: 44419 AND gates.
[LOG] Size after ABC: 28286 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 4984.51/2495 sec (0.987017/1 sec, 1.88834/1 sec, 0.650891/0 sec, 1.92915/1 sec, 0.776213/0 sec, 36.8887/19 sec, 1.10638/0 sec, 306.509/154 sec, 744.2/372 sec, 746.12/374 sec, 3143.45/1573 sec )
[LOG] Nr of iterations: 4929 (4, 6, 6, 9, 8, 40, 27, 1088, 1786, 1586, 369 )
[LOG] Total clause computation time: 1541.09/764 sec (0.553971/0.553971 sec, 0.973998/0.973998 sec, 0.337191/0.337191 sec, 1.22564/1.22564 sec, 0.347463/0.347463 sec, 1.11041/1.11041 sec, 0.472802/0.472802 sec, 5.55593/5.55593 sec, 13.0853/13.0853 sec, 88.8159/88.8159 sec, 1428.61/1428.61 sec )
[LOG] Total clause minimization time: 3437.74/1730 sec (0.380398/0.380398 sec, 0.880414/0.880414 sec, 0.280326/0.280326 sec, 0.669319/0.669319 sec, 0.394286/0.394286 sec, 35.7341/35.7341 sec, 0.589001/0.589001 sec, 300.517/300.517 sec, 729.675/729.675 sec, 654.863/654.863 sec, 1713.76/1713.76 sec )
[LOG] Total clause size reduction: 845734 --> 44265 (915 --> 6, 1500 --> 14, 1170 --> 10, 2296 --> 15, 1638 --> 17, 10764 --> 121, 4966 --> 104, 195660 --> 9267, 301665 --> 15726, 266280 --> 16165, 58880 --> 2820 )
[LOG] Average clause size reduction: 171.583 --> 8.98052 (228.75 --> 1.5, 250 --> 2.33333, 195 --> 1.66667, 255.111 --> 1.66667, 204.75 --> 2.125, 269.1 --> 3.025, 183.926 --> 3.85185, 179.835 --> 8.51746, 168.905 --> 8.80515, 167.894 --> 10.1923, 159.566 --> 7.64228 )
[LOG] Overall execution time: 5618.27 sec CPU time.
[LOG] Overall execution time: 3130 sec real time.
[DBG] Resident set: 254128 kB.
[DBG] Virtual Memory: 282308 kB.
[DBG] Max memory usage: 547860 kB.
Synthesis time: 3129.64 sec (Real time) / 5599.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.47 sec (Real time) / 9.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2523.01 sec (Real time) / 2516.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 28636 11 42 1 28572
=====================  amba5b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3322.61 sec CPU time.
[LOG] Relation determinization time: 1860 sec real time.
[LOG] Final circuit size: 36961 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 36961 new AND gates.
[LOG] Size before ABC: 52789 AND gates.
[LOG] Size after ABC: 36960 AND gates.
[LOG] Time for optimizing with ABC: 18 seconds.
[LOG] Total time for all control signals: 2930.7/1466 sec (35.8878/18 sec, 123.365/62 sec, 249.636/125 sec, 43.6999/22 sec, 199.573/99 sec, 1224.67/613 sec, 489.66/245 sec, 133.873/67 sec, 194.083/97 sec, 5.06298/2 sec, 129.48/65 sec, 96.9299/49 sec, 4.77642/2 sec )
[LOG] Nr of iterations: 5078 (2468, 232, 1502, 12, 201, 248, 191, 81, 97, 18, 10, 13, 5 )
[LOG] Total clause computation time: 396.432/197 sec (2.75756/2.75756 sec, 6.46951/6.46951 sec, 34.5125/34.5125 sec, 40.6998/40.6998 sec, 5.93313/5.93313 sec, 6.19313/6.19313 sec, 5.66099/5.66099 sec, 16.6253/16.6253 sec, 52.5599/52.5599 sec, 2.16866/2.16866 sec, 126.608/126.608 sec, 94.1031/94.1031 sec, 2.13971/2.13971 sec )
[LOG] Total clause minimization time: 2527.67/1267 sec (32.84/32.84 sec, 116.553/116.553 sec, 213.78/213.78 sec, 2.684/2.684 sec, 193.048/193.048 sec, 1217.82/1217.82 sec, 483.369/483.369 sec, 116.798/116.798 sec, 140.992/140.992 sec, 2.51508/2.51508 sec, 2.52487/2.52487 sec, 2.46239/2.46239 sec, 2.28445/2.28445 sec )
[LOG] Total clause size reduction: 1865014 --> 52531 (952262 --> 33054, 86163 --> 1062, 543362 --> 14653, 3652 --> 15, 70200 --> 849, 83980 --> 1058, 62510 --> 774, 23440 --> 438, 31488 --> 542, 3281 --> 33, 1692 --> 20, 2268 --> 25, 716 --> 8 )
[LOG] Average clause size reduction: 367.273 --> 10.3448 (385.844 --> 13.393, 371.392 --> 4.57759, 361.759 --> 9.75566, 304.333 --> 1.25, 349.254 --> 4.22388, 338.629 --> 4.26613, 327.277 --> 4.05236, 289.383 --> 5.40741, 324.619 --> 5.58763, 182.278 --> 1.83333, 169.2 --> 2, 174.462 --> 1.92308, 143.2 --> 1.6 )
[LOG] Overall execution time: 3322.62 sec CPU time.
[LOG] Overall execution time: 1860 sec real time.
[DBG] Resident set: 112476 kB.
[DBG] Virtual Memory: 160780 kB.
[DBG] Max memory usage: 507496 kB.
Synthesis time: 1859.33 sec (Real time) / 3320.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.18 sec (Real time) / 9.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1682.93 sec (Real time) / 1678.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 37377 13 47 1 37305
=====================  amba6b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6111.38 sec CPU time.
[LOG] Relation determinization time: 3434 sec real time.
[LOG] Final circuit size: 71507 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 71507 new AND gates.
[LOG] Size before ABC: 106132 AND gates.
[LOG] Size after ABC: 71507 AND gates.
[LOG] Time for optimizing with ABC: 59 seconds.
[LOG] Total time for all control signals: 5362.55/2683 sec (62.3098/31 sec, 215.244/108 sec, 811.353/406 sec, 104.525/52 sec, 537.011/269 sec, 959.323/480 sec, 569.527/285 sec, 1243.55/623 sec, 186.869/93 sec, 442.001/222 sec, 10.393/5 sec, 10.243/5 sec, 200.285/100 sec, 9.91243/4 sec )
[LOG] Nr of iterations: 8866 (4260, 240, 3172, 12, 254, 248, 253, 244, 51, 97, 11, 12, 7, 5 )
[LOG] Total clause computation time: 728.8/354 sec (3.05604/3.05604 sec, 16.7821/16.7821 sec, 52.9316/52.9316 sec, 98.2078/98.2078 sec, 19.7052/19.7052 sec, 12.0411/12.0411 sec, 12.6493/12.6493 sec, 12.7411/12.7411 sec, 91.7631/91.7631 sec, 200.121/200.121 sec, 4.77124/4.77124 sec, 4.73178/4.73178 sec, 194.686/194.686 sec, 4.61313/4.61313 sec )
[LOG] Total clause minimization time: 4617.12/2320 sec (58.7271/58.7271 sec, 197.772/197.772 sec, 753.512/753.512 sec, 5.64286/5.64286 sec, 516.027/516.027 sec, 946.004/946.004 sec, 555.54/555.54 sec, 1229.45/1229.45 sec, 94.3078/94.3078 sec, 240.884/240.884 sec, 4.90044/4.90044 sec, 4.8249/4.8249 sec, 4.91518/4.91518 sec, 4.61392/4.61392 sec )
[LOG] Total clause size reduction: 3709454 --> 105841 (1861183 --> 63893, 101336 --> 1101, 1303281 --> 35792, 4158 --> 11, 101200 --> 1052, 96083 --> 1034, 95256 --> 1064, 89181 --> 1012, 16250 --> 268, 35136 --> 552, 2100 --> 19, 2266 --> 23, 1236 --> 12, 788 --> 8 )
[LOG] Average clause size reduction: 418.391 --> 11.9379 (436.897 --> 14.9984, 422.233 --> 4.5875, 410.87 --> 11.2837, 346.5 --> 0.916667, 398.425 --> 4.14173, 387.431 --> 4.16935, 376.506 --> 4.20553, 365.496 --> 4.14754, 318.627 --> 5.2549, 362.227 --> 5.69072, 190.909 --> 1.72727, 188.833 --> 1.91667, 176.571 --> 1.71429, 157.6 --> 1.6 )
[LOG] Overall execution time: 6111.39 sec CPU time.
[LOG] Overall execution time: 3434 sec real time.
[DBG] Resident set: 122496 kB.
[DBG] Virtual Memory: 162032 kB.
[DBG] Max memory usage: 782880 kB.
Synthesis time: 3433.70 sec (Real time) / 6114.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.68 sec (Real time) / 12.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7579.92 sec (Real time) / 7560.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 71979 15 52 1 71898
=====================  amba7b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 17448.6 sec CPU time.
[LOG] Relation determinization time: 8922 sec real time.
[LOG] Final circuit size: 150940 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 150940 new AND gates.
[LOG] Size before ABC: 223351 AND gates.
[LOG] Size after ABC: 150940 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 17066/8541 sec (167.243/83 sec, 613.638/307 sec, 2664.02/1333 sec, 204.384/103 sec, 1183.52/592 sec, 1716.33/859 sec, 3202.84/1603 sec, 2298.44/1151 sec, 3365.51/1684 sec, 457.084/228 sec, 1074.68/538 sec, 29.4288/15 sec, 28.2639/14 sec, 31.0759/16 sec, 29.5526/15 sec )
[LOG] Nr of iterations: 16305 (8594, 224, 6130, 14, 264, 218, 219, 229, 215, 41, 101, 13, 13, 25, 5 )
[LOG] Total clause computation time: 1515.96/776 sec (7.16526/7.16526 sec, 59.8595/59.8595 sec, 172.83/172.83 sec, 185.2/185.2 sec, 53.9778/53.9778 sec, 51.8658/51.8658 sec, 41.3899/41.3899 sec, 54.036/54.036 sec, 40.5566/40.5566 sec, 252.878/252.878 sec, 540.201/540.201 sec, 14.133/14.133 sec, 12.9798/12.9798 sec, 14.4708/14.4708 sec, 14.4138/14.4138 sec )
[LOG] Total clause minimization time: 15509/7754 sec (158.615/158.615 sec, 552.362/552.362 sec, 2473.99/2473.99 sec, 17.7788/17.7788 sec, 1127.19/1127.19 sec, 1662.27/1662.27 sec, 3159.19/3159.19 sec, 2242.07/2242.07 sec, 3322.62/3322.62 sec, 202.816/202.816 sec, 532.641/532.641 sec, 14.0472/14.0472 sec, 14.0932/14.0932 sec, 15.3476/15.3476 sec, 13.956/13.956 sec )
[LOG] Total clause size reduction: 7666817 --> 223027 (4193384 --> 138444, 105925 --> 932, 2819340 --> 78046, 5525 --> 15, 118087 --> 1037, 95046 --> 870, 93086 --> 894, 94848 --> 918, 79180 --> 959, 13480 --> 185, 36900 --> 621, 2724 --> 25, 2664 --> 24, 5328 --> 50, 1300 --> 7 )
[LOG] Average clause size reduction: 470.213 --> 13.6784 (487.943 --> 16.1094, 472.879 --> 4.16071, 459.925 --> 12.7318, 394.643 --> 1.07143, 447.299 --> 3.92803, 435.991 --> 3.99083, 425.05 --> 4.08219, 414.183 --> 4.00873, 368.279 --> 4.46047, 328.78 --> 4.5122, 365.347 --> 6.14851, 209.538 --> 1.92308, 204.923 --> 1.84615, 213.12 --> 2, 260 --> 1.4 )
[LOG] Overall execution time: 17448.6 sec CPU time.
[LOG] Overall execution time: 8922 sec real time.
[DBG] Resident set: 275060 kB.
[DBG] Virtual Memory: 318832 kB.
[DBG] Max memory usage: 870404 kB.
Synthesis time: 8922.12 sec (Real time) / 17295.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.41 sec (Real time) / 23.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20500.08 sec (Real time) / 20452.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 151467 17 57 1 151378
=====================  amba9b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 20500.05 sec (Real time) / 20266.12 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 10251.75 sec (Real time) / 20264.19 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 54.1013 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 1168 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1168 new AND gates.
[LOG] Size before ABC: 1442 AND gates.
[LOG] Size after ABC: 1168 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.5952/23 sec (0.091643/0 sec, 0.112026/0 sec, 0.118891/0 sec, 0.106656/0 sec, 0.17173/0 sec, 0.147769/0 sec, 1.32222/1 sec, 3.36279/2 sec, 4.2903/2 sec, 1.83494/1 sec, 5.35095/3 sec, 6.04076/3 sec, 6.8556/3 sec, 6.59473/3 sec, 4.69674/3 sec, 3.49747/2 sec )
[LOG] Nr of iterations: 566 (6, 5, 4, 5, 15, 10, 177, 77, 5, 3, 3, 4, 6, 7, 167, 72 )
[LOG] Total clause computation time: 15.4781/7 sec (0.04193/0.04193 sec, 0.043819/0.043819 sec, 0.062214/0.062214 sec, 0.043314/0.043314 sec, 0.069528/0.069528 sec, 0.063787/0.063787 sec, 0.191059/0.191059 sec, 0.368712/0.368712 sec, 1.62/1.62 sec, 1.5151/1.5151 sec, 1.90858/1.90858 sec, 1.97273/1.97273 sec, 2.0338/2.0338 sec, 3.36876/3.36876 sec, 0.831574/0.831574 sec, 1.34319/1.34319 sec )
[LOG] Total clause minimization time: 28.9612/16 sec (0.038346/0.038346 sec, 0.061378/0.061378 sec, 0.049062/0.049062 sec, 0.056391/0.056391 sec, 0.094468/0.094468 sec, 0.076232/0.076232 sec, 1.11228/1.11228 sec, 2.97463/2.97463 sec, 2.66315/2.66315 sec, 0.313377/0.313377 sec, 3.43587/3.43587 sec, 4.06151/4.06151 sec, 4.81327/4.81327 sec, 3.21925/3.21925 sec, 3.8505/3.8505 sec, 2.14152/2.14152 sec )
[LOG] Total clause size reduction: 49241 --> 2847 (950 --> 10, 752 --> 10, 537 --> 4, 640 --> 7, 2352 --> 45, 1179 --> 26, 29392 --> 1054, 12084 --> 365, 10 --> 10, 5 --> 5, 4 --> 4, 7 --> 7, 12 --> 11, 19 --> 19, 968 --> 940, 330 --> 330 )
[LOG] Average clause size reduction: 86.9982 --> 5.03004 (158.333 --> 1.66667, 150.4 --> 2, 134.25 --> 1, 128 --> 1.4, 156.8 --> 3, 117.9 --> 2.6, 166.056 --> 5.9548, 156.935 --> 4.74026, 2 --> 2, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.75 --> 1.75, 2 --> 1.83333, 2.71429 --> 2.71429, 5.79641 --> 5.62874, 4.58333 --> 4.58333 )
[LOG] Overall execution time: 54.1036 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
[DBG] Resident set: 29296 kB.
[DBG] Virtual Memory: 99860 kB.
[DBG] Max memory usage: 39296 kB.
Synthesis time: 31.83 sec (Real time) / 53.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.13 sec (Real time) / 5.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1395 7 31 1 1349
=====================  amba3f9y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2877.96 sec CPU time.
[LOG] Relation determinization time: 1603 sec real time.
[LOG] Final circuit size: 6926 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 6926 new AND gates.
[LOG] Size before ABC: 9903 AND gates.
[LOG] Size after ABC: 6925 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2553.03/1278 sec (0.526402/0 sec, 0.617757/1 sec, 0.385102/0 sec, 0.458378/0 sec, 0.410298/0 sec, 35.2138/18 sec, 53.4396/27 sec, 165.942/83 sec, 172.822/86 sec, 163.586/82 sec, 193.753/97 sec, 207.317/104 sec, 180.09/90 sec, 209.749/105 sec, 259.26/130 sec, 178.533/89 sec, 154.181/77 sec, 211.319/106 sec, 184.228/92 sec, 181.198/91 sec )
[LOG] Nr of iterations: 3243 (4, 4, 14, 42, 9, 366, 90, 400, 568, 158, 3, 3, 11, 26, 5, 343, 84, 399, 565, 149 )
[LOG] Total clause computation time: 978.598/488 sec (0.218171/0.218171 sec, 0.275235/0.275235 sec, 0.191644/0.191644 sec, 0.20747/0.20747 sec, 0.192268/0.192268 sec, 2.44201/2.44201 sec, 1.89705/1.89705 sec, 4.10821/4.10821 sec, 32.6974/32.6974 sec, 74.1059/74.1059 sec, 101.863/101.863 sec, 127.31/127.31 sec, 102.399/102.399 sec, 102.993/102.993 sec, 146.643/146.643 sec, 10.3314/10.3314 sec, 83.8042/83.8042 sec, 30.9393/30.9393 sec, 73.5033/73.5033 sec, 82.4758/82.4758 sec )
[LOG] Total clause minimization time: 1572.67/789 sec (0.275813/0.275813 sec, 0.323118/0.323118 sec, 0.172906/0.172906 sec, 0.228657/0.228657 sec, 0.197086/0.197086 sec, 32.6882/32.6882 sec, 51.4851/51.4851 sec, 161.627/161.627 sec, 139.758/139.758 sec, 89.3344/89.3344 sec, 91.8573/91.8573 sec, 79.9754/79.9754 sec, 77.6546/77.6546 sec, 106.716/106.716 sec, 112.585/112.585 sec, 168.075/168.075 sec, 70.3048/70.3048 sec, 180.253/180.253 sec, 110.544/110.544 sec, 98.6142/98.6142 sec )
[LOG] Total clause size reduction: 268954 --> 20683 (726 --> 6, 720 --> 6, 2574 --> 27, 10701 --> 209, 1464 --> 20, 62780 --> 2456, 14240 --> 453, 59451 --> 2508, 83916 --> 4063, 21980 --> 1165, 6 --> 6, 6 --> 6, 21 --> 21, 100 --> 100, 10 --> 10, 2217 --> 2030, 415 --> 404, 2508 --> 2194, 4039 --> 3919, 1080 --> 1080 )
[LOG] Average clause size reduction: 82.9337 --> 6.37774 (181.5 --> 1.5, 180 --> 1.5, 183.857 --> 1.92857, 254.786 --> 4.97619, 162.667 --> 2.22222, 171.53 --> 6.71038, 158.222 --> 5.03333, 148.627 --> 6.27, 147.739 --> 7.15317, 139.114 --> 7.37342, 2 --> 2, 2 --> 2, 1.90909 --> 1.90909, 3.84615 --> 3.84615, 2 --> 2, 6.46356 --> 5.91837, 4.94048 --> 4.80952, 6.28571 --> 5.49875, 7.14867 --> 6.93628, 7.24832 --> 7.24832 )
[LOG] Overall execution time: 2877.97 sec CPU time.
[LOG] Overall execution time: 1603 sec real time.
[DBG] Resident set: 120996 kB.
[DBG] Virtual Memory: 189012 kB.
[DBG] Max memory usage: 260576 kB.
Synthesis time: 1603.06 sec (Real time) / 2867.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.19 sec (Real time) / 6.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 171.91 sec (Real time) / 171.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 7210 9 37 1 7155
=====================  amba4f25y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 13718.7 sec CPU time.
[LOG] Relation determinization time: 7320 sec real time.
[LOG] Final circuit size: 44029 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 44029 new AND gates.
[LOG] Size before ABC: 71569 AND gates.
[LOG] Size after ABC: 44029 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 12812.8/6412 sec (2.29561/2 sec, 3.36946/1 sec, 2.03106/1 sec, 3.68309/2 sec, 2.19909/1 sec, 73.3506/37 sec, 3.19173/2 sec, 648.728/324 sec, 3755.16/1880 sec, 2410.93/1206 sec, 5907.85/2956 sec )
[LOG] Nr of iterations: 7748 (4, 6, 9, 7, 7, 26, 37, 1768, 2592, 2638, 654 )
[LOG] Total clause computation time: 3924.71/1972 sec (1.22532/1.22532 sec, 1.79981/1.79981 sec, 0.97411/0.97411 sec, 2.6956/2.6956 sec, 1.14223/1.14223 sec, 2.86875/2.86875 sec, 1.26473/1.26473 sec, 20.5078/20.5078 sec, 32.1336/32.1336 sec, 825.986/825.986 sec, 3034.11/3034.11 sec )
[LOG] Total clause minimization time: 8875.32/4433 sec (0.983767/0.983767 sec, 1.51095/1.51095 sec, 0.99894/0.99894 sec, 0.931985/0.931985 sec, 0.998752/0.998752 sec, 70.4174/70.4174 sec, 1.85607/1.85607 sec, 627.187/627.187 sec, 3720.07/3720.07 sec, 1579.22/1579.22 sec, 2871.15/2871.15 sec )
[LOG] Total clause size reduction: 1394728 --> 71426 (906 --> 7, 1485 --> 16, 1912 --> 20, 1734 --> 9, 1410 --> 12, 6950 --> 53, 8064 --> 148, 333963 --> 16139, 461198 --> 23736, 466749 --> 25849, 110357 --> 5437 )
[LOG] Average clause size reduction: 180.011 --> 9.21864 (226.5 --> 1.75, 247.5 --> 2.66667, 212.444 --> 2.22222, 247.714 --> 1.28571, 201.429 --> 1.71429, 267.308 --> 2.03846, 217.946 --> 4, 188.893 --> 9.12839, 177.931 --> 9.15741, 176.933 --> 9.79871, 168.742 --> 8.31346 )
[LOG] Overall execution time: 13718.8 sec CPU time.
[LOG] Overall execution time: 7320 sec real time.
[DBG] Resident set: 387804 kB.
[DBG] Virtual Memory: 441020 kB.
[DBG] Max memory usage: 1054856 kB.
Synthesis time: 7319.98 sec (Real time) / 13673.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.11 sec (Real time) / 10.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15364.23 sec (Real time) / 15325.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 44376 11 43 1 44311
=====================  amba5f17y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 20500.01 sec (Real time) / 20349.04 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 20500.01 sec (Real time) / 20252.76 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
Synthesis time: 20500.01 sec (Real time) / 20302.36 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.066493 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01751/0 sec (0.013878/0 sec, 0.003632/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.004075/0 sec (0.003069/0.003069 sec, 0.001006/0.001006 sec )
[LOG] Total clause minimization time: 0.005156/0 sec (0.003355/0.003355 sec, 0.001801/0.001801 sec )
[LOG] Total clause size reduction: 360 --> 4 (358 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 72 --> 0.8 (119.333 --> 0.666667, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052842/0 sec (0.052842/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.004814/0 sec (0.004814/0.004814 sec )
[LOG] Total clause minimization time: 0.041447/0 sec (0.041447/0.041447 sec )
[LOG] Total clause size reduction: 102 --> 3 (102 --> 3 )
[LOG] Average clause size reduction: 34 --> 1 (34 --> 1 )
[LOG] Overall execution time: 0.068187 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6000 kB.
[DBG] Virtual Memory: 95940 kB.
[DBG] Max memory usage: 7032 kB.
Synthesis time: 0.50 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.32771 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.117757/1 sec (0.05733/1 sec, 0.060427/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.04368/0 sec (0.018506/0.018506 sec, 0.025174/0.025174 sec )
[LOG] Total clause minimization time: 0.054418/1 sec (0.022965/0.022965 sec, 0.031453/0.031453 sec )
[LOG] Total clause size reduction: 2376 --> 16 (2368 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 139.765 --> 0.941176 (263.111 --> 0.888889, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.287217/1 sec (0.287217/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.028584/0 sec (0.028584/0.028584 sec )
[LOG] Total clause minimization time: 0.246942/1 sec (0.246942/0.246942 sec )
[LOG] Total clause size reduction: 174 --> 12 (174 --> 12 )
[LOG] Average clause size reduction: 58 --> 4 (58 --> 4 )
[LOG] Overall execution time: 0.330064 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9028 kB.
[DBG] Virtual Memory: 96408 kB.
[DBG] Max memory usage: 11184 kB.
Synthesis time: 0.60 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.12056 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.182859/1 sec (0.082575/0 sec, 0.100284/1 sec )
[LOG] Nr of iterations: 22 (12, 10 )
[LOG] Total clause computation time: 0.076415/0 sec (0.029887/0.029887 sec, 0.046528/0.046528 sec )
[LOG] Total clause minimization time: 0.075908/1 sec (0.028878/0.028878 sec, 0.04703/0.04703 sec )
[LOG] Total clause size reduction: 5051 --> 30 (5038 --> 17, 13 --> 13 )
[LOG] Average clause size reduction: 229.591 --> 1.36364 (419.833 --> 1.41667, 1.3 --> 1.3 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.05248/1 sec (1.05248/1 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.069479/0 sec (0.069479/0.069479 sec )
[LOG] Total clause minimization time: 0.964734/1 sec (0.964734/0.964734 sec )
[LOG] Total clause size reduction: 408 --> 23 (408 --> 23 )
[LOG] Average clause size reduction: 102 --> 5.75 (102 --> 5.75 )
[LOG] Overall execution time: 1.12383 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 13260 kB.
[DBG] Virtual Memory: 97156 kB.
[DBG] Max memory usage: 16568 kB.
Synthesis time: 1.24 sec (Real time) / 1.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 882 3 133 1 745
=====================  demo-v5_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.133851 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028704/0 sec (0.021268/0 sec, 0.007436/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.009522/0 sec (0.006279/0.006279 sec, 0.003243/0.003243 sec )
[LOG] Total clause minimization time: 0.008046/0 sec (0.005031/0.005031 sec, 0.003015/0.003015 sec )
[LOG] Total clause size reduction: 748 --> 8 (744 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 106.857 --> 1.14286 (186 --> 1, 1.33333 --> 1.33333 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.110234/0 sec (0.110234/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.008101/0 sec (0.008101/0.008101 sec )
[LOG] Total clause minimization time: 0.093825/0 sec (0.093825/0.093825 sec )
[LOG] Total clause size reduction: 201 --> 7 (201 --> 7 )
[LOG] Average clause size reduction: 50.25 --> 1.75 (50.25 --> 1.75 )
[LOG] Overall execution time: 0.135651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6656 kB.
[DBG] Virtual Memory: 96120 kB.
[DBG] Max memory usage: 8080 kB.
Synthesis time: 0.59 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.26098 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 48 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.217137/0 sec (0.093679/0 sec, 0.123458/0 sec )
[LOG] Nr of iterations: 43 (23, 20 )
[LOG] Total clause computation time: 0.106132/0 sec (0.042352/0.042352 sec, 0.06378/0.06378 sec )
[LOG] Total clause minimization time: 0.08338/0 sec (0.029564/0.029564 sec, 0.053816/0.053816 sec )
[LOG] Total clause size reduction: 9111 --> 56 (9086 --> 31, 25 --> 25 )
[LOG] Average clause size reduction: 211.884 --> 1.30233 (395.043 --> 1.34783, 1.25 --> 1.25 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.18736/1 sec (1.18736/1 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.099146/0 sec (0.099146/0.099146 sec )
[LOG] Total clause minimization time: 1.07174/1 sec (1.07174/1.07174 sec )
[LOG] Total clause size reduction: 460 --> 12 (460 --> 12 )
[LOG] Average clause size reduction: 92 --> 2.4 (92 --> 2.4 )
[LOG] Overall execution time: 1.26393 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 13264 kB.
[DBG] Virtual Memory: 96808 kB.
[DBG] Max memory usage: 16420 kB.
Synthesis time: 1.28 sec (Real time) / 1.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 725 3 112 1 609
=====================  demo-v6_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.76837 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.200042/0 sec (0.099594/0 sec, 0.100448/0 sec )
[LOG] Nr of iterations: 31 (17, 14 )
[LOG] Total clause computation time: 0.084597/0 sec (0.039661/0.039661 sec, 0.044936/0.044936 sec )
[LOG] Total clause minimization time: 0.080323/0 sec (0.032567/0.032567 sec, 0.047756/0.047756 sec )
[LOG] Total clause size reduction: 8978 --> 46 (8960 --> 28, 18 --> 18 )
[LOG] Average clause size reduction: 289.613 --> 1.48387 (527.059 --> 1.64706, 1.28571 --> 1.28571 )
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.66683/2 sec (1.66683/2 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.086521/0 sec (0.086521/0.086521 sec )
[LOG] Total clause minimization time: 1.55953/2 sec (1.55953/1.55953 sec )
[LOG] Total clause size reduction: 492 --> 12 (492 --> 12 )
[LOG] Average clause size reduction: 123 --> 3 (123 --> 3 )
[LOG] Overall execution time: 1.77203 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 15076 kB.
[DBG] Virtual Memory: 97536 kB.
[DBG] Max memory usage: 19132 kB.
Synthesis time: 1.88 sec (Real time) / 2.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 972 3 161 1 807
=====================  demo-v7_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.12788 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.034908/0 sec (0.025926/0 sec, 0.008982/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.011783/0 sec (0.008629/0.008629 sec, 0.003154/0.003154 sec )
[LOG] Total clause minimization time: 0.012641/0 sec (0.007948/0.007948 sec, 0.004693/0.004693 sec )
[LOG] Total clause size reduction: 1219 --> 14 (1212 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 93.7692 --> 1.07692 (173.143 --> 1, 1.16667 --> 1.16667 )
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103407/0 sec (0.103407/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.008234/0 sec (0.008234/0.008234 sec )
[LOG] Total clause minimization time: 0.087979/0 sec (0.087979/0.087979 sec )
[LOG] Total clause size reduction: 177 --> 7 (177 --> 7 )
[LOG] Average clause size reduction: 44.25 --> 1.75 (44.25 --> 1.75 )
[LOG] Overall execution time: 0.129499 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7452 kB.
[DBG] Virtual Memory: 96944 kB.
[DBG] Max memory usage: 7892 kB.
Synthesis time: 0.50 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 386 3 56 1 326
=====================  demo-v7_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.12275 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.148194/0 sec (0.076819/0 sec, 0.071375/0 sec )
[LOG] Nr of iterations: 35 (18, 17 )
[LOG] Total clause computation time: 0.064995/0 sec (0.033764/0.033764 sec, 0.031231/0.031231 sec )
[LOG] Total clause minimization time: 0.059557/0 sec (0.024113/0.024113 sec, 0.035444/0.035444 sec )
[LOG] Total clause size reduction: 5697 --> 38 (5678 --> 19, 19 --> 19 )
[LOG] Average clause size reduction: 162.771 --> 1.08571 (315.444 --> 1.05556, 1.11765 --> 1.11765 )
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.06048/1 sec (1.06048/1 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.068427/0 sec (0.068427/0.068427 sec )
[LOG] Total clause minimization time: 0.977343/1 sec (0.977343/0.977343 sec )
[LOG] Total clause size reduction: 505 --> 15 (505 --> 15 )
[LOG] Average clause size reduction: 84.1667 --> 2.5 (84.1667 --> 2.5 )
[LOG] Overall execution time: 1.12546 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 11940 kB.
[DBG] Virtual Memory: 96616 kB.
[DBG] Max memory usage: 14504 kB.
Synthesis time: 1.21 sec (Real time) / 1.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 649 3 98 1 547
=====================  demo-v8_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.005256 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001743/0 sec (0.001743/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002068/0 sec (0.002068/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000749/0 sec (0.000749/0.000749 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006112 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5020 kB.
[DBG] Virtual Memory: 95684 kB.
[DBG] Max memory usage: 5020 kB.
Synthesis time: 0.14 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007146 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003241/0 sec (0.003241/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008216 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5608 kB.
[DBG] Virtual Memory: 95812 kB.
[DBG] Max memory usage: 5608 kB.
Synthesis time: 0.15 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.035399 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016581/0 sec (0.013329/0 sec, 0.003252/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.005104/0 sec (0.004172/0.004172 sec, 0.000932/0.000932 sec )
[LOG] Total clause minimization time: 0.006374/0 sec (0.004751/0.004751 sec, 0.001623/0.001623 sec )
[LOG] Total clause size reduction: 404 --> 8 (400 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 44.8889 --> 0.888889 (80 --> 0.8, 1 --> 1 )
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025141/0 sec (0.025141/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003264/0 sec (0.003264/0.003264 sec )
[LOG] Total clause minimization time: 0.017983/0 sec (0.017983/0.017983 sec )
[LOG] Total clause size reduction: 66 --> 2 (66 --> 2 )
[LOG] Average clause size reduction: 22 --> 0.666667 (22 --> 0.666667 )
[LOG] Overall execution time: 0.036466 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5808 kB.
[DBG] Virtual Memory: 96156 kB.
[DBG] Max memory usage: 5908 kB.
Synthesis time: 0.48 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 184 1 32 1 150
=====================  demo-v9_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.08556 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.027221/0 sec (0.027221/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.010512/0 sec (0.010512/0.010512 sec )
[LOG] Total clause minimization time: 0.008894/0 sec (0.008894/0.008894 sec )
[LOG] Total clause size reduction: 1162 --> 7 (1162 --> 7 )
[LOG] Average clause size reduction: 145.25 --> 0.875 (145.25 --> 0.875 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.071033/0 sec (0.071033/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.00562/0 sec (0.00562/0.00562 sec )
[LOG] Total clause minimization time: 0.059078/0 sec (0.059078/0.059078 sec )
[LOG] Total clause size reduction: 114 --> 2 (114 --> 2 )
[LOG] Average clause size reduction: 38 --> 0.666667 (38 --> 0.666667 )
[LOG] Overall execution time: 0.08699 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7228 kB.
[DBG] Virtual Memory: 96772 kB.
[DBG] Max memory usage: 7384 kB.
Synthesis time: 0.68 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.036019 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019508/0 sec (0.010864/0 sec, 0.008644/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.002348/0 sec (0.001273/0.001273 sec, 0.001075/0.001075 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037613 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8124 kB.
[DBG] Virtual Memory: 97176 kB.
[DBG] Max memory usage: 8124 kB.
Synthesis time: 0.39 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.061417 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036071/0 sec (0.017633/0 sec, 0.018438/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000297/0 sec (0.00013/0.00013 sec, 0.000167/0.000167 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035379/0 sec (0.01728/0 sec, 0.018099/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.009251/0 sec (0.004446/0.004446 sec, 0.004805/0.004805 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.063964 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 9396 kB.
[DBG] Virtual Memory: 97456 kB.
[DBG] Max memory usage: 10420 kB.
Synthesis time: 0.23 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.018557 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008152/0 sec (0.004878/0 sec, 0.003274/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000126/0 sec (6.7e-05/6.7e-05 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011586/0 sec (0.006387/0 sec, 0.005199/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.003391/0 sec (0.002249/0.002249 sec, 0.001142/0.001142 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019757 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5664 kB.
[DBG] Virtual Memory: 95760 kB.
[DBG] Max memory usage: 6124 kB.
Synthesis time: 0.16 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.027733 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012369/0 sec (0.007937/0 sec, 0.004432/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000157/0 sec (8.1e-05/8.1e-05 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018271/0 sec (0.010443/0 sec, 0.007828/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.005261/0 sec (0.003592/0.003592 sec, 0.001669/0.001669 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029236 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7320 kB.
[DBG] Virtual Memory: 96892 kB.
[DBG] Max memory usage: 7320 kB.
Synthesis time: 0.16 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.007859 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004467/0 sec (0.004467/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00159/0 sec (0.00159/0.00159 sec )
[LOG] Total clause minimization time: 0.001252/0 sec (0.001252/0.001252 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Overall execution time: 0.00864 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5332 kB.
[DBG] Virtual Memory: 95704 kB.
[DBG] Max memory usage: 5332 kB.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.010407 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005555/0 sec (0.005555/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001618/0 sec (0.001618/0.001618 sec )
[LOG] Total clause minimization time: 0.001373/0 sec (0.001373/0.001373 sec )
[LOG] Total clause size reduction: 48 --> 1 (48 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (24 --> 0.5 )
[LOG] Overall execution time: 0.011338 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5632 kB.
[DBG] Virtual Memory: 95792 kB.
[DBG] Max memory usage: 5632 kB.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.118908 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055771/0 sec (0.019359/0 sec, 0.019475/0 sec, 0.011748/0 sec, 0.005189/0 sec )
[LOG] Nr of iterations: 18 (7, 4, 4, 3 )
[LOG] Total clause computation time: 0.018654/0 sec (0.004709/0.004709 sec, 0.007784/0.007784 sec, 0.003307/0.003307 sec, 0.002854/0.002854 sec )
[LOG] Total clause minimization time: 0.027025/0 sec (0.009508/0.009508 sec, 0.008082/0.008082 sec, 0.007691/0.007691 sec, 0.001744/0.001744 sec )
[LOG] Total clause size reduction: 1150 --> 32 (846 --> 14, 291 --> 5, 8 --> 8, 5 --> 5 )
[LOG] Average clause size reduction: 63.8889 --> 1.77778 (120.857 --> 2, 72.75 --> 1.25, 2 --> 2, 1.66667 --> 1.66667 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.091483/0 sec (0.043107/0 sec, 0.048376/0 sec )
[LOG] Nr of iterations: 7 (2, 5 )
[LOG] Total clause computation time: 0.010366/0 sec (0.006821/0.006821 sec, 0.003545/0.003545 sec )
[LOG] Total clause minimization time: 0.074689/0 sec (0.031745/0.031745 sec, 0.042944/0.042944 sec )
[LOG] Total clause size reduction: 190 --> 15 (38 --> 2, 152 --> 13 )
[LOG] Average clause size reduction: 27.1429 --> 2.14286 (19 --> 1, 30.4 --> 2.6 )
[LOG] Overall execution time: 0.120155 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5816 kB.
[DBG] Virtual Memory: 95752 kB.
[DBG] Max memory usage: 6440 kB.
Synthesis time: 0.53 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 207 2 36 1 168
=====================  demo-v14_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.373023 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.157726/0 sec (0.035079/0 sec, 0.036757/0 sec, 0.062675/0 sec, 0.023215/0 sec )
[LOG] Nr of iterations: 27 (9, 6, 7, 5 )
[LOG] Total clause computation time: 0.057817/0 sec (0.008298/0.008298 sec, 0.017814/0.017814 sec, 0.018058/0.018058 sec, 0.013647/0.013647 sec )
[LOG] Total clause minimization time: 0.080176/0 sec (0.017421/0.017421 sec, 0.013237/0.013237 sec, 0.042091/0.042091 sec, 0.007427/0.007427 sec )
[LOG] Total clause size reduction: 2695 --> 49 (1872 --> 17, 800 --> 9, 14 --> 14, 9 --> 9 )
[LOG] Average clause size reduction: 99.8148 --> 1.81481 (208 --> 1.88889, 133.333 --> 1.5, 2 --> 2, 1.8 --> 1.8 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.347629/0 sec (0.233473/0 sec, 0.114156/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.059356/0 sec (0.052595/0.052595 sec, 0.006761/0.006761 sec )
[LOG] Total clause minimization time: 0.277783/0 sec (0.174047/0.174047 sec, 0.103736/0.103736 sec )
[LOG] Total clause size reduction: 195 --> 8 (65 --> 2, 130 --> 6 )
[LOG] Average clause size reduction: 39 --> 1.6 (32.5 --> 1, 43.3333 --> 2 )
[LOG] Overall execution time: 0.374725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 8020 kB.
[DBG] Virtual Memory: 96008 kB.
[DBG] Max memory usage: 9296 kB.
Synthesis time: 0.60 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 338 2 63 1 273
=====================  demo-v15_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.08376 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.048938/0 sec (0.013832/0 sec, 0.020382/0 sec, 0.00789/0 sec, 0.006834/0 sec )
[LOG] Nr of iterations: 32 (10, 7, 9, 6 )
[LOG] Total clause computation time: 0.018209/0 sec (0.004069/0.004069 sec, 0.008234/0.008234 sec, 0.002996/0.002996 sec, 0.00291/0.00291 sec )
[LOG] Total clause minimization time: 0.021168/0 sec (0.005028/0.005028 sec, 0.008593/0.008593 sec, 0.004188/0.004188 sec, 0.003359/0.003359 sec )
[LOG] Total clause size reduction: 1774 --> 41 (1170 --> 14, 582 --> 8, 14 --> 11, 8 --> 8 )
[LOG] Average clause size reduction: 55.4375 --> 1.28125 (117 --> 1.4, 83.1429 --> 1.14286, 1.55556 --> 1.22222, 1.33333 --> 1.33333 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060423/0 sec (0.033229/0 sec, 0.027194/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0.007464/0 sec (0.00437/0.00437 sec, 0.003094/0.003094 sec )
[LOG] Total clause minimization time: 0.045912/0 sec (0.024919/0.024919 sec, 0.020993/0.020993 sec )
[LOG] Total clause size reduction: 120 --> 9 (30 --> 1, 90 --> 8 )
[LOG] Average clause size reduction: 20 --> 1.5 (15 --> 0.5, 22.5 --> 2 )
[LOG] Overall execution time: 0.084926 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 5752 kB.
[DBG] Virtual Memory: 95712 kB.
[DBG] Max memory usage: 6176 kB.
Synthesis time: 0.51 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 185 2 28 1 155
=====================  demo-v15_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.261023 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.130122/0 sec (0.028805/0 sec, 0.05443/0 sec, 0.023648/0 sec, 0.023239/0 sec )
[LOG] Nr of iterations: 49 (14, 14, 10, 11 )
[LOG] Total clause computation time: 0.053072/0 sec (0.008475/0.008475 sec, 0.021915/0.021915 sec, 0.011802/0.011802 sec, 0.01088/0.01088 sec )
[LOG] Total clause minimization time: 0.061142/0 sec (0.012247/0.012247 sec, 0.026707/0.026707 sec, 0.010745/0.010745 sec, 0.011443/0.011443 sec )
[LOG] Total clause size reduction: 4892 --> 74 (2782 --> 23, 2080 --> 22, 14 --> 13, 16 --> 16 )
[LOG] Average clause size reduction: 99.8367 --> 1.5102 (198.714 --> 1.64286, 148.571 --> 1.57143, 1.4 --> 1.3, 1.45455 --> 1.45455 )
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.195047/0 sec (0.090766/0 sec, 0.104281/0 sec )
[LOG] Nr of iterations: 7 (2, 5 )
[LOG] Total clause computation time: 0.015561/0 sec (0.008187/0.008187 sec, 0.007374/0.007374 sec )
[LOG] Total clause minimization time: 0.170835/0 sec (0.07561/0.07561 sec, 0.095225/0.095225 sec )
[LOG] Total clause size reduction: 255 --> 12 (51 --> 1, 204 --> 11 )
[LOG] Average clause size reduction: 36.4286 --> 1.71429 (25.5 --> 0.5, 40.8 --> 2.2 )
[LOG] Overall execution time: 0.262589 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7048 kB.
[DBG] Virtual Memory: 95916 kB.
[DBG] Max memory usage: 7888 kB.
Synthesis time: 0.59 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 303 2 49 1 252
=====================  demo-v16_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.299612 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.142146/0 sec (0.021118/0 sec, 0.028136/0 sec, 0.035695/0 sec, 0.028193/0 sec, 0.015664/0 sec, 0.01334/0 sec )
[LOG] Nr of iterations: 51 (9, 9, 10, 7, 7, 9 )
[LOG] Total clause computation time: 0.053394/0 sec (0.005809/0.005809 sec, 0.01074/0.01074 sec, 0.014037/0.014037 sec, 0.011497/0.011497 sec, 0.005578/0.005578 sec, 0.005733/0.005733 sec )
[LOG] Total clause minimization time: 0.069257/0 sec (0.008882/0.008882 sec, 0.012509/0.012509 sec, 0.017571/0.017571 sec, 0.014799/0.014799 sec, 0.008623/0.008623 sec, 0.006873/0.006873 sec )
[LOG] Total clause size reduction: 3963 --> 75 (1504 --> 15, 1264 --> 16, 1161 --> 12, 11 --> 11, 11 --> 9, 12 --> 12 )
[LOG] Average clause size reduction: 77.7059 --> 1.47059 (167.111 --> 1.66667, 140.444 --> 1.77778, 116.1 --> 1.2, 1.57143 --> 1.57143, 1.57143 --> 1.28571, 1.33333 --> 1.33333 )
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.260948/0 sec (0.069045/0 sec, 0.092638/0 sec, 0.099265/0 sec )
[LOG] Nr of iterations: 13 (2, 5, 6 )
[LOG] Total clause computation time: 0.022922/0 sec (0.008416/0.008416 sec, 0.006404/0.006404 sec, 0.008102/0.008102 sec )
[LOG] Total clause minimization time: 0.228086/0 sec (0.055196/0.055196 sec, 0.083107/0.083107 sec, 0.089783/0.089783 sec )
[LOG] Total clause size reduction: 390 --> 21 (39 --> 1, 156 --> 8, 195 --> 12 )
[LOG] Average clause size reduction: 30 --> 1.61538 (19.5 --> 0.5, 31.2 --> 1.6, 32.5 --> 2 )
[LOG] Overall execution time: 0.301004 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6488 kB.
[DBG] Virtual Memory: 95820 kB.
[DBG] Max memory usage: 7132 kB.
Synthesis time: 0.58 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 263 3 36 1 223
=====================  demo-v16_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.72436 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 102 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49305/0 sec (0.050557/0 sec, 0.080908/0 sec, 0.098966/0 sec, 0.084649/0 sec, 0.090016/0 sec, 0.087954/0 sec )
[LOG] Nr of iterations: 87 (14, 20, 18, 11, 16, 8 )
[LOG] Total clause computation time: 0.194645/0 sec (0.012034/0.012034 sec, 0.03238/0.03238 sec, 0.037965/0.037965 sec, 0.036242/0.036242 sec, 0.039182/0.039182 sec, 0.036842/0.036842 sec )
[LOG] Total clause minimization time: 0.261302/0 sec (0.026963/0.026963 sec, 0.040263/0.040263 sec, 0.0528/0.0528 sec, 0.045025/0.045025 sec, 0.047935/0.047935 sec, 0.048316/0.048316 sec )
[LOG] Total clause size reduction: 12614 --> 136 (4004 --> 23, 4940 --> 37, 3621 --> 27, 16 --> 16, 25 --> 25, 8 --> 8 )
[LOG] Average clause size reduction: 144.989 --> 1.56322 (286 --> 1.64286, 247 --> 1.85, 201.167 --> 1.5, 1.45455 --> 1.45455, 1.5625 --> 1.5625, 1 --> 1 )
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.68962/2 sec (0.350324/1 sec, 0.79278/0 sec, 0.546511/1 sec )
[LOG] Nr of iterations: 16 (2, 4, 10 )
[LOG] Total clause computation time: 0.103585/1 sec (0.036687/0.036687 sec, 0.039505/0.039505 sec, 0.027393/0.027393 sec )
[LOG] Total clause minimization time: 1.57205/1 sec (0.304549/0.304549 sec, 0.750822/0.750822 sec, 0.516676/0.516676 sec )
[LOG] Total clause size reduction: 858 --> 38 (66 --> 1, 198 --> 6, 594 --> 31 )
[LOG] Average clause size reduction: 53.625 --> 2.375 (33 --> 0.5, 49.5 --> 1.5, 59.4 --> 3.1 )
[LOG] Overall execution time: 1.72614 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 12920 kB.
[DBG] Virtual Memory: 97488 kB.
[DBG] Max memory usage: 13064 kB.
Synthesis time: 1.76 sec (Real time) / 2.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 432 3 63 1 366
=====================  demo-v17_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 165.252 sec CPU time.
[LOG] Relation determinization time: 94 sec real time.
[LOG] Final circuit size: 179 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 179 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 179 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 144.125/72 sec (0.658361/0 sec, 1.366/1 sec, 14.9135/7 sec, 107.274/54 sec, 8.38451/4 sec, 11.5286/6 sec )
[LOG] Nr of iterations: 179 (7, 48, 38, 6, 44, 36 )
[LOG] Total clause computation time: 3.90191/1 sec (0.196496/0.196496 sec, 0.287836/0.287836 sec, 0.511401/0.511401 sec, 1.39622/1.39622 sec, 0.560686/0.560686 sec, 0.949269/0.949269 sec )
[LOG] Total clause minimization time: 140.043/71 sec (0.413237/0.413237 sec, 1.04633/1.04633 sec, 14.3687/14.3687 sec, 105.858/105.858 sec, 7.79884/7.79884 sec, 10.5574/10.5574 sec )
[LOG] Total clause size reduction: 14814 --> 612 (1326 --> 12, 7849 --> 194, 5328 --> 132, 12 --> 12, 174 --> 137, 125 --> 125 )
[LOG] Average clause size reduction: 82.7598 --> 3.41899 (189.429 --> 1.71429, 163.521 --> 4.04167, 140.211 --> 3.47368, 2 --> 2, 3.95455 --> 3.11364, 3.47222 --> 3.47222 )
[LOG] Overall execution time: 165.257 sec CPU time.
[LOG] Overall execution time: 94 sec real time.
[DBG] Resident set: 161552 kB.
[DBG] Virtual Memory: 254544 kB.
[DBG] Max memory usage: 223320 kB.
Synthesis time: 93.44 sec (Real time) / 164.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 470 2 52 1 413
=====================  demo-v17_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2668.12 sec CPU time.
[LOG] Relation determinization time: 2670 sec real time.
[LOG] Final circuit size: 664 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 664 new AND gates.
[LOG] Size before ABC: 1043 AND gates.
[LOG] Size after ABC: 664 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2638.58/2641 sec (304.958/305 sec, 1086.71/1088 sec, 1246.91/1248 sec )
[LOG] Nr of iterations: 230 (18, 125, 87 )
[LOG] Total clause computation time: 915.155/917 sec (283.939/283.939 sec, 469.469/469.469 sec, 161.746/161.746 sec )
[LOG] Total clause minimization time: 1722.15/1724 sec (20.6961/20.6961 sec, 616.738/616.738 sec, 1084.72/1084.72 sec )
[LOG] Total clause size reduction: 61368 --> 993 (6256 --> 38, 34472 --> 592, 20640 --> 363 )
[LOG] Average clause size reduction: 266.817 --> 4.31739 (347.556 --> 2.11111, 275.776 --> 4.736, 237.241 --> 4.17241 )
[LOG] Overall execution time: 2668.23 sec CPU time.
[LOG] Overall execution time: 2670 sec real time.
[DBG] Resident set: 119632 kB.
[DBG] Virtual Memory: 210352 kB.
[DBG] Max memory usage: 371236 kB.
Synthesis time: 2670.58 sec (Real time) / 2612.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1150 2 91 1 1054
=====================  demo-v18_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 230.43 sec CPU time.
[LOG] Relation determinization time: 130 sec real time.
[LOG] Final circuit size: 1193 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 1193 new AND gates.
[LOG] Size before ABC: 1852 AND gates.
[LOG] Size after ABC: 1193 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 201.232/101 sec (0.493633/0 sec, 3.32334/2 sec, 30.3385/15 sec, 51.7937/26 sec, 21.0847/11 sec, 10.347/5 sec, 37.0922/19 sec, 46.7588/23 sec )
[LOG] Nr of iterations: 651 (12, 196, 98, 39, 7, 188, 80, 31 )
[LOG] Total clause computation time: 5.04026/1 sec (0.14058/0.14058 sec, 0.373974/0.373974 sec, 0.367687/0.367687 sec, 0.512522/0.512522 sec, 2.49668/2.49668 sec, 0.378301/0.378301 sec, 0.420435/0.420435 sec, 0.350083/0.350083 sec )
[LOG] Total clause minimization time: 195.84/100 sec (0.292166/0.292166 sec, 2.89126/2.89126 sec, 29.9145/29.9145 sec, 51.2276/51.2276 sec, 18.56/18.56 sec, 9.9296/9.9296 sec, 36.6437/36.6437 sec, 46.3807/46.3807 sec )
[LOG] Total clause size reduction: 154361 --> 4201 (6347 --> 26, 93600 --> 1583, 38606 --> 650, 13680 --> 174, 14 --> 14, 1490 --> 1253, 493 --> 370, 131 --> 131 )
[LOG] Average clause size reduction: 237.114 --> 6.45315 (528.917 --> 2.16667, 477.551 --> 8.07653, 393.939 --> 6.63265, 350.769 --> 4.46154, 2 --> 2, 7.92553 --> 6.66489, 6.1625 --> 4.625, 4.22581 --> 4.22581 )
[LOG] Overall execution time: 230.437 sec CPU time.
[LOG] Overall execution time: 130 sec real time.
[DBG] Resident set: 117720 kB.
[DBG] Virtual Memory: 187224 kB.
[DBG] Max memory usage: 120108 kB.
Synthesis time: 129.92 sec (Real time) / 229.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.38 sec (Real time) / 1.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 1920 3 133 1 1780
=====================  demo-v19_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.2437 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.086552/0 sec (0.025507/0 sec, 0.033175/0 sec, 0.016352/0 sec, 0.011518/0 sec )
[LOG] Nr of iterations: 24 (5, 8, 4, 7 )
[LOG] Total clause computation time: 0.040004/0 sec (0.009378/0.009378 sec, 0.01729/0.01729 sec, 0.006232/0.006232 sec, 0.007104/0.007104 sec )
[LOG] Total clause minimization time: 0.033646/0 sec (0.009297/0.009297 sec, 0.01149/0.01149 sec, 0.00921/0.00921 sec, 0.003649/0.003649 sec )
[LOG] Total clause size reduction: 1432 --> 54 (656 --> 7, 749 --> 20, 7 --> 7, 20 --> 20 )
[LOG] Average clause size reduction: 59.6667 --> 2.25 (131.2 --> 1.4, 93.625 --> 2.5, 1.75 --> 1.75, 2.85714 --> 2.85714 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.199585/0 sec (0.087509/0 sec, 0.112076/0 sec )
[LOG] Nr of iterations: 13 (4, 9 )
[LOG] Total clause computation time: 0.019455/0 sec (0.01122/0.01122 sec, 0.008235/0.008235 sec )
[LOG] Total clause minimization time: 0.173321/0 sec (0.071324/0.071324 sec, 0.101997/0.101997 sec )
[LOG] Total clause size reduction: 418 --> 42 (114 --> 10, 304 --> 32 )
[LOG] Average clause size reduction: 32.1538 --> 3.23077 (28.5 --> 2.5, 33.7778 --> 3.55556 )
[LOG] Overall execution time: 0.245354 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6256 kB.
[DBG] Virtual Memory: 95804 kB.
[DBG] Max memory usage: 7000 kB.
Synthesis time: 0.69 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 248 2 36 1 209
=====================  demo-v19_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.20942 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 170 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 170 new AND gates.
[LOG] Size before ABC: 242 AND gates.
[LOG] Size after ABC: 169 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.409798/0 sec (0.070102/0 sec, 0.126863/0 sec, 0.112247/0 sec, 0.100586/0 sec )
[LOG] Nr of iterations: 112 (8, 49, 7, 48 )
[LOG] Total clause computation time: 0.176237/0 sec (0.0294/0.0294 sec, 0.045204/0.045204 sec, 0.056208/0.056208 sec, 0.045425/0.045425 sec )
[LOG] Total clause minimization time: 0.200872/0 sec (0.027462/0.027462 sec, 0.071327/0.071327 sec, 0.051905/0.051905 sec, 0.050178/0.050178 sec )
[LOG] Total clause size reduction: 10508 --> 312 (1904 --> 13, 8448 --> 143, 13 --> 13, 143 --> 143 )
[LOG] Average clause size reduction: 93.8214 --> 2.78571 (238 --> 1.625, 172.408 --> 2.91837, 1.85714 --> 1.85714, 2.97917 --> 2.97917 )
[LOG] Overall execution time: 3.21163 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 17732 kB.
[DBG] Virtual Memory: 97596 kB.
[DBG] Max memory usage: 18236 kB.
Synthesis time: 3.02 sec (Real time) / 3.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 558 2 63 1 492
=====================  demo-v20_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.511755 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.287823/0 sec (0.065336/0 sec, 0.065468/0 sec, 0.067187/0 sec, 0.005989/0 sec, 0.04862/0 sec, 0.035223/0 sec )
[LOG] Nr of iterations: 26 (1, 8, 6, 0, 6, 5 )
[LOG] Total clause computation time: 0.11245/0 sec (0.036951/0.036951 sec, 0.016118/0.016118 sec, 0.020864/0.020864 sec, 0/0 sec, 0.020179/0.020179 sec, 0.018338/0.018338 sec )
[LOG] Total clause minimization time: 0.090228/0 sec (0/0 sec, 0.025928/0.025928 sec, 0.029678/0.029678 sec, 0/0 sec, 0.022981/0.022981 sec, 0.011641/0.011641 sec )
[LOG] Total clause size reduction: 6975 --> 45 (0 --> 0, 4823 --> 15, 2130 --> 10, 0 --> 0, 12 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 268.269 --> 1.73077 (0 --> 0, 602.875 --> 1.875, 355 --> 1.66667, 0 --> 0, 2 --> 1.66667, 2 --> 2 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.442131/0 sec (0.045873/0 sec, 0.228011/0 sec, 0.168247/0 sec )
[LOG] Nr of iterations: 5 (1, 2, 2 )
[LOG] Total clause computation time: 0.05732/0 sec (0.026415/0.026415 sec, 0.019371/0.019371 sec, 0.011534/0.011534 sec )
[LOG] Total clause minimization time: 0.34922/0 sec (0/0 sec, 0.197865/0.197865 sec, 0.151355/0.151355 sec )
[LOG] Total clause size reduction: 196 --> 6 (0 --> 0, 98 --> 3, 98 --> 3 )
[LOG] Average clause size reduction: 39.2 --> 1.2 (0 --> 0, 49 --> 1.5, 49 --> 1.5 )
[LOG] Overall execution time: 0.515335 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 14956 kB.
[DBG] Virtual Memory: 100244 kB.
[DBG] Max memory usage: 14956 kB.
Synthesis time: 0.70 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1110 2 96 1 1012
=====================  demo-v20_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.51425 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.550765/0 sec (0.123123/0 sec, 0.116914/0 sec, 0.124187/0 sec, 0.010693/0 sec, 0.098368/0 sec, 0.07748/0 sec )
[LOG] Nr of iterations: 23 (1, 8, 4, 0, 7, 3 )
[LOG] Total clause computation time: 0.219325/0 sec (0.074547/0.074547 sec, 0.030525/0.030525 sec, 0.042401/0.042401 sec, 0/0 sec, 0.040495/0.040495 sec, 0.031357/0.031357 sec )
[LOG] Total clause minimization time: 0.181035/0 sec (0/0 sec, 0.048449/0.048449 sec, 0.047904/0.047904 sec, 0/0 sec, 0.048285/0.048285 sec, 0.036397/0.036397 sec )
[LOG] Total clause size reduction: 10241 --> 41 (0 --> 0, 8078 --> 14, 2142 --> 7, 0 --> 0, 14 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 445.261 --> 1.78261 (0 --> 0, 1009.75 --> 1.75, 535.5 --> 1.75, 0 --> 0, 2 --> 1.85714, 2.33333 --> 2.33333 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.28597/1 sec (0.127562/0 sec, 0.681634/0 sec, 0.476773/1 sec )
[LOG] Nr of iterations: 5 (1, 2, 2 )
[LOG] Total clause computation time: 0.158146/0 sec (0.092046/0.092046 sec, 0.04303/0.04303 sec, 0.02307/0.02307 sec )
[LOG] Total clause minimization time: 1.05488/1 sec (0/0 sec, 0.611447/0.611447 sec, 0.443432/0.443432 sec )
[LOG] Total clause size reduction: 340 --> 6 (0 --> 0, 170 --> 3, 170 --> 3 )
[LOG] Average clause size reduction: 68 --> 1.2 (0 --> 0, 85 --> 1.5, 85 --> 1.5 )
[LOG] Overall execution time: 1.52011 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 20060 kB.
[DBG] Virtual Memory: 98680 kB.
[DBG] Max memory usage: 25000 kB.
Synthesis time: 1.38 sec (Real time) / 1.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1869 2 168 1 1699
=====================  demo-v21_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.725517 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 127 AND gates.
[LOG] Size after ABC: 81 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.438278/1 sec (0.044339/0 sec, 0.049548/0 sec, 0.052073/0 sec, 0.058857/0 sec, 0.092391/0 sec, 0.051276/0 sec, 0.043837/1 sec, 0.045957/0 sec )
[LOG] Nr of iterations: 76 (16, 9, 7, 8, 15, 8, 6, 7 )
[LOG] Total clause computation time: 0.184084/0 sec (0.012764/0.012764 sec, 0.01927/0.01927 sec, 0.019865/0.019865 sec, 0.025919/0.025919 sec, 0.044328/0.044328 sec, 0.024641/0.024641 sec, 0.018994/0.018994 sec, 0.018303/0.018303 sec )
[LOG] Total clause minimization time: 0.214488/1 sec (0.02119/0.02119 sec, 0.023586/0.023586 sec, 0.025328/0.025328 sec, 0.027151/0.027151 sec, 0.044485/0.044485 sec, 0.024523/0.024523 sec, 0.022725/0.022725 sec, 0.0255/0.0255 sec )
[LOG] Total clause size reduction: 9292 --> 96 (4530 --> 28, 2072 --> 8, 1320 --> 10, 1316 --> 8, 28 --> 19, 8 --> 8, 10 --> 7, 8 --> 8 )
[LOG] Average clause size reduction: 122.263 --> 1.26316 (283.125 --> 1.75, 230.222 --> 0.888889, 188.571 --> 1.42857, 164.5 --> 1, 1.86667 --> 1.26667, 1 --> 1, 1.66667 --> 1.16667, 1.14286 --> 1.14286 )
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.704291/1 sec (0.159591/0 sec, 0.199485/0 sec, 0.137456/0 sec, 0.207759/1 sec )
[LOG] Nr of iterations: 12 (2, 4, 2, 4 )
[LOG] Total clause computation time: 0.049087/0 sec (0.015489/0.015489 sec, 0.011117/0.011117 sec, 0.011697/0.011697 sec, 0.010784/0.010784 sec )
[LOG] Total clause minimization time: 0.636044/1 sec (0.136255/0.136255 sec, 0.184424/0.184424 sec, 0.12224/0.12224 sec, 0.193125/0.193125 sec )
[LOG] Total clause size reduction: 480 --> 17 (60 --> 2, 180 --> 7, 60 --> 2, 180 --> 6 )
[LOG] Average clause size reduction: 40 --> 1.41667 (30 --> 1, 45 --> 1.75, 30 --> 1, 45 --> 1.5 )
[LOG] Overall execution time: 0.727341 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 7644 kB.
[DBG] Virtual Memory: 96060 kB.
[DBG] Max memory usage: 8816 kB.
Synthesis time: 0.75 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 405 4 56 1 343
=====================  demo-v21_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.05698 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 271 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 271 new AND gates.
[LOG] Size before ABC: 368 AND gates.
[LOG] Size after ABC: 271 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.99076/2 sec (0.147798/0 sec, 0.196084/0 sec, 0.32065/0 sec, 0.277579/1 sec, 0.585629/0 sec, 0.543375/0 sec, 0.506534/1 sec, 0.413113/0 sec )
[LOG] Nr of iterations: 257 (30, 38, 35, 28, 28, 37, 34, 27 )
[LOG] Total clause computation time: 1.24821/2 sec (0.046947/0.046947 sec, 0.074451/0.074451 sec, 0.108932/0.108932 sec, 0.123821/0.123821 sec, 0.246001/0.246001 sec, 0.270065/0.270065 sec, 0.221319/0.221319 sec, 0.156674/0.156674 sec )
[LOG] Total clause minimization time: 1.65073/0 sec (0.078992/0.078992 sec, 0.107842/0.107842 sec, 0.197851/0.197851 sec, 0.139572/0.139572 sec, 0.331883/0.331883 sec, 0.266078/0.266078 sec, 0.278411/0.278411 sec, 0.250098/0.250098 sec )
[LOG] Total clause size reduction: 49120 --> 447 (13630 --> 59, 15133 --> 75, 11968 --> 64, 8154 --> 40, 56 --> 50, 75 --> 60, 64 --> 59, 40 --> 40 )
[LOG] Average clause size reduction: 191.128 --> 1.7393 (454.333 --> 1.96667, 398.237 --> 1.97368, 341.943 --> 1.82857, 291.214 --> 1.42857, 2 --> 1.78571, 2.02703 --> 1.62162, 1.88235 --> 1.73529, 1.48148 --> 1.48148 )
[LOG] Overall execution time: 7.05969 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 31748 kB.
[DBG] Virtual Memory: 100668 kB.
[DBG] Max memory usage: 35444 kB.
Synthesis time: 5.56 sec (Real time) / 7.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 869 4 98 1 763
=====================  demo-v22_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.82119 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.241867/0 sec (0.132629/0 sec, 0.109238/0 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.082543/0 sec (0.045379/0.045379 sec, 0.037164/0.037164 sec )
[LOG] Total clause minimization time: 0.117478/0 sec (0.052088/0.052088 sec, 0.06539/0.06539 sec )
[LOG] Total clause size reduction: 6090 --> 20 (6080 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 290 --> 0.952381 (552.727 --> 0.909091, 1 --> 1 )
[LOG] Overall execution time: 2.82493 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 17672 kB.
[DBG] Virtual Memory: 100676 kB.
[DBG] Max memory usage: 19380 kB.
Synthesis time: 2.70 sec (Real time) / 2.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.88218 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.601105/0 sec (0.299084/0 sec, 0.302021/0 sec )
[LOG] Nr of iterations: 33 (17, 16 )
[LOG] Total clause computation time: 0.204593/0 sec (0.099822/0.099822 sec, 0.104771/0.104771 sec )
[LOG] Total clause minimization time: 0.318078/0 sec (0.13416/0.13416 sec, 0.183918/0.183918 sec )
[LOG] Total clause size reduction: 16368 --> 32 (16352 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 496 --> 0.969697 (961.882 --> 0.941176, 1 --> 1 )
[LOG] Overall execution time: 3.88856 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 39180 kB.
[DBG] Virtual Memory: 105592 kB.
[DBG] Max memory usage: 42668 kB.
Synthesis time: 3.58 sec (Real time) / 3.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2118 3 252 1 1862
=====================  demo-v23_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.053202 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024962/1 sec (0.024962/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.008039/1 sec (0.008039/0.008039 sec )
[LOG] Total clause minimization time: 0.010875/0 sec (0.010875/0.010875 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Overall execution time: 0.054461 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6460 kB.
[DBG] Virtual Memory: 96464 kB.
[DBG] Max memory usage: 6588 kB.
Synthesis time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.196061 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.083669/0 sec (0.058537/0 sec, 0.025132/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.024546/0 sec (0.020925/0.020925 sec, 0.003621/0.003621 sec )
[LOG] Total clause minimization time: 0.045876/0 sec (0.025829/0.025829 sec, 0.020047/0.020047 sec )
[LOG] Total clause size reduction: 915 --> 10 (910 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 83.1818 --> 0.909091 (151.667 --> 0.833333, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.144189/0 sec (0.144189/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.009535/0 sec (0.009535/0.009535 sec )
[LOG] Total clause minimization time: 0.125823/0 sec (0.125823/0.125823 sec )
[LOG] Total clause size reduction: 128 --> 7 (128 --> 7 )
[LOG] Average clause size reduction: 42.6667 --> 2.33333 (42.6667 --> 2.33333 )
[LOG] Overall execution time: 0.197949 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7112 kB.
[DBG] Virtual Memory: 96136 kB.
[DBG] Max memory usage: 8732 kB.
Synthesis time: 0.55 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.75024 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.01014/0 sec (0.265832/0 sec, 0.368188/0 sec, 0.171469/0 sec, 0.20465/0 sec )
[LOG] Nr of iterations: 80 (49, 9, 15, 7 )
[LOG] Total clause computation time: 0.342291/0 sec (0.084752/0.084752 sec, 0.122245/0.122245 sec, 0.080327/0.080327 sec, 0.054967/0.054967 sec )
[LOG] Total clause minimization time: 0.581745/0 sec (0.13834/0.13834 sec, 0.219659/0.219659 sec, 0.081812/0.081812 sec, 0.141934/0.141934 sec )
[LOG] Total clause size reduction: 34638 --> 156 (29808 --> 98, 4792 --> 21, 22 --> 21, 16 --> 16 )
[LOG] Average clause size reduction: 432.975 --> 1.95 (608.327 --> 2, 532.444 --> 2.33333, 1.46667 --> 1.4, 2.28571 --> 2.28571 )
[LOG] Overall execution time: 3.75457 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 25028 kB.
[DBG] Virtual Memory: 102168 kB.
[DBG] Max memory usage: 27548 kB.
Synthesis time: 3.24 sec (Real time) / 3.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1406 4 160 1 1238
=====================  demo-v24_5_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 11.7785 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 129 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 129 new AND gates.
[LOG] Size before ABC: 266 AND gates.
[LOG] Size after ABC: 129 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.16213/2 sec (1.12658/0 sec, 2.57542/1 sec, 0.745583/0 sec, 1.71454/1 sec )
[LOG] Nr of iterations: 256 (121, 26, 90, 19 )
[LOG] Total clause computation time: 2.04162/1 sec (0.385365/0.385365 sec, 0.947617/0.947617 sec, 0.330305/0.330305 sec, 0.378337/0.378337 sec )
[LOG] Total clause minimization time: 3.89319/1 sec (0.62866/0.62866 sec, 1.56548/1.56548 sec, 0.383996/0.383996 sec, 1.31505/1.31505 sec )
[LOG] Total clause size reduction: 151086 --> 474 (125640 --> 254, 25250 --> 54, 160 --> 130, 36 --> 36 )
[LOG] Average clause size reduction: 590.18 --> 1.85156 (1038.35 --> 2.09917, 971.154 --> 2.07692, 1.77778 --> 1.44444, 1.89474 --> 1.89474 )
[LOG] Overall execution time: 11.7871 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
[DBG] Resident set: 120348 kB.
[DBG] Virtual Memory: 175740 kB.
[DBG] Max memory usage: 127556 kB.
Synthesis time: 8.69 sec (Real time) / 10.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2472 4 280 1 2184
=====================  factory_assembly_4x3_1_1errors.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.68248 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 123 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 123 new AND gates.
[LOG] Size before ABC: 142 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.10527/0 sec (0.055334/0 sec, 0.056235/0 sec, 0.079081/0 sec, 0.011528/0 sec, 0.09668/0 sec, 0.100702/0 sec, 0.082812/0 sec, 0.078558/0 sec, 0.092103/0 sec, 0.06863/0 sec, 0.063538/0 sec, 0.003126/0 sec, 0.088993/0 sec, 0.058725/0 sec, 0.093156/0 sec, 0.076066/0 sec )
[LOG] Nr of iterations: 93 (3, 8, 17, 1, 15, 2, 6, 3, 2, 7, 8, 0, 13, 1, 5, 2 )
[LOG] Total clause computation time: 0.492962/0 sec (0.026238/0.026238 sec, 0.035224/0.035224 sec, 0.036149/0.036149 sec, 0.006511/0.006511 sec, 0.049222/0.049222 sec, 0.045384/0.045384 sec, 0.043938/0.043938 sec, 0.045953/0.045953 sec, 0.040913/0.040913 sec, 0.020149/0.020149 sec, 0.031431/0.031431 sec, 0/0 sec, 0.04054/0.04054 sec, 3e-05/3e-05 sec, 0.042204/0.042204 sec, 0.029076/0.029076 sec )
[LOG] Total clause minimization time: 0.543788/0 sec (0.020886/0.020886 sec, 0.016151/0.016151 sec, 0.037647/0.037647 sec, 0/0 sec, 0.041909/0.041909 sec, 0.049382/0.049382 sec, 0.032833/0.032833 sec, 0.027265/0.027265 sec, 0.048066/0.048066 sec, 0.045736/0.045736 sec, 0.029398/0.029398 sec, 0/0 sec, 0.04568/0.04568 sec, 0.056127/0.056127 sec, 0.048306/0.048306 sec, 0.044402/0.044402 sec )
[LOG] Total clause size reduction: 7242 --> 179 (328 --> 2, 1113 --> 14, 2448 --> 66, 0 --> 0, 2100 --> 26, 149 --> 0, 740 --> 6, 294 --> 2, 2 --> 2, 14 --> 11, 23 --> 19, 0 --> 0, 23 --> 23, 0 --> 0, 6 --> 6, 2 --> 2 )
[LOG] Average clause size reduction: 77.871 --> 1.92473 (109.333 --> 0.666667, 139.125 --> 1.75, 144 --> 3.88235, 0 --> 0, 140 --> 1.73333, 74.5 --> 0, 123.333 --> 1, 98 --> 0.666667, 1 --> 1, 2 --> 1.57143, 2.875 --> 2.375, 0 --> 0, 1.76923 --> 1.76923, 0 --> 0, 1.2 --> 1.2, 1 --> 1 )
[LOG] Overall execution time: 3.68406 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 10344 kB.
[DBG] Virtual Memory: 96104 kB.
[DBG] Max memory usage: 11532 kB.
Synthesis time: 3.13 sec (Real time) / 3.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 309 13 23 1 267
=====================  factory_assembly_5x3_1_0errors.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 6.84631 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 202 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 202 new AND gates.
[LOG] Size before ABC: 285 AND gates.
[LOG] Size after ABC: 199 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.54943/1 sec (0.101436/0 sec, 0.087702/0 sec, 0.056412/0 sec, 0.114027/0 sec, 0.118304/0 sec, 0.151148/0 sec, 0.161598/0 sec, 0.16344/0 sec, 0.137363/0 sec, 0.15096/1 sec, 0.133745/0 sec, 0.116081/0 sec, 0.096607/0 sec, 0.141722/0 sec, 0.130907/0 sec, 0.156438/0 sec, 0.146892/0 sec, 0.080234/0 sec, 0.161353/0 sec, 0.143064/0 sec )
[LOG] Nr of iterations: 122 (5, 3, 2, 5, 2, 25, 6, 2, 8, 10, 4, 2, 1, 4, 1, 22, 5, 1, 7, 7 )
[LOG] Total clause computation time: 1.10731/1 sec (0.036293/0.036293 sec, 0.035781/0.035781 sec, 0.04731/0.04731 sec, 0.056358/0.056358 sec, 0.057033/0.057033 sec, 0.053756/0.053756 sec, 0.075843/0.075843 sec, 0.074799/0.074799 sec, 0.068821/0.068821 sec, 0.06893/0.06893 sec, 0.070573/0.070573 sec, 0.039681/0.039681 sec, 3.6e-05/3.6e-05 sec, 0.077456/0.077456 sec, 0.064936/0.064936 sec, 0.073553/0.073553 sec, 0.067823/0.067823 sec, 3.6e-05/3.6e-05 sec, 0.073356/0.073356 sec, 0.064932/0.064932 sec )
[LOG] Total clause minimization time: 1.30285/0 sec (0.050321/0.050321 sec, 0.043981/0.043981 sec, 0.000154/0.000154 sec, 0.049567/0.049567 sec, 0.052227/0.052227 sec, 0.0882/0.0882 sec, 0.0769/0.0769 sec, 0.079952/0.079952 sec, 0.059764/0.059764 sec, 0.073037/0.073037 sec, 0.058057/0.058057 sec, 0.071926/0.071926 sec, 0.092196/0.092196 sec, 0.059818/0.059818 sec, 0.061541/0.061541 sec, 0.077735/0.077735 sec, 0.074582/0.074582 sec, 0.075864/0.075864 sec, 0.08345/0.08345 sec, 0.073582/0.073582 sec )
[LOG] Total clause size reduction: 12358 --> 241 (944 --> 7, 462 --> 2, 251 --> 0, 812 --> 6, 200 --> 1, 4728 --> 89, 970 --> 5, 193 --> 0, 1946 --> 8, 1737 --> 16, 7 --> 6, 2 --> 2, 0 --> 0, 6 --> 5, 1 --> 1, 77 --> 71, 5 --> 5, 0 --> 0, 8 --> 8, 9 --> 9 )
[LOG] Average clause size reduction: 101.295 --> 1.97541 (188.8 --> 1.4, 154 --> 0.666667, 125.5 --> 0, 162.4 --> 1.2, 100 --> 0.5, 189.12 --> 3.56, 161.667 --> 0.833333, 96.5 --> 0, 243.25 --> 1, 173.7 --> 1.6, 1.75 --> 1.5, 1 --> 1, 0 --> 0, 1.5 --> 1.25, 1 --> 1, 3.5 --> 3.22727, 1 --> 1, 0 --> 0, 1.14286 --> 1.14286, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 6.84857 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 16032 kB.
[DBG] Virtual Memory: 96968 kB.
[DBG] Max memory usage: 20064 kB.
Synthesis time: 5.73 sec (Real time) / 7.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 486 15 27 1 437
=====================  factory_assembly_5x3_1_4errors.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1330.33 sec CPU time.
[LOG] Relation determinization time: 743 sec real time.
[LOG] Final circuit size: 712 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 712 new AND gates.
[LOG] Size before ABC: 972 AND gates.
[LOG] Size after ABC: 710 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1178.08/590 sec (1.54665/1 sec, 15.1182/7 sec, 1.22661/1 sec, 2.68651/1 sec, 2.92761/2 sec, 44.2191/22 sec, 48.5559/24 sec, 56.6697/28 sec, 37.084/19 sec, 40.3126/20 sec, 92.4886/47 sec, 139.352/69 sec, 74.2865/38 sec, 64.9536/32 sec, 110.055/55 sec, 87.5325/44 sec, 124.292/62 sec, 100.275/50 sec, 69.7501/35 sec, 64.7497/33 sec )
[LOG] Nr of iterations: 663 (34, 149, 2, 60, 23, 42, 56, 25, 14, 15, 18, 110, 1, 16, 1, 8, 51, 18, 10, 10 )
[LOG] Total clause computation time: 154.397/76 sec (0.656707/0.656707 sec, 0.911835/0.911835 sec, 1.18733/1.18733 sec, 1.00906/1.00906 sec, 1.21858/1.21858 sec, 1.70739/1.70739 sec, 2.73705/2.73705 sec, 2.39231/2.39231 sec, 2.48681/2.48681 sec, 1.22693/1.22693 sec, 35.4869/35.4869 sec, 12.9575/12.9575 sec, 0.000129/0.000129 sec, 2.92007/2.92007 sec, 45.5662/45.5662 sec, 34.7145/34.7145 sec, 2.56229/2.56229 sec, 0.26078/0.26078 sec, 2.26965/2.26965 sec, 2.12474/2.12474 sec )
[LOG] Total clause minimization time: 1022.84/514 sec (0.833555/0.833555 sec, 14.1514/14.1514 sec, 0.000459/0.000459 sec, 1.63222/1.63222 sec, 1.66552/1.66552 sec, 42.454/42.454 sec, 45.7531/45.7531 sec, 54.2264/54.2264 sec, 34.5486/34.5486 sec, 39.0354/39.0354 sec, 56.9836/56.9836 sec, 126.336/126.336 sec, 74.2516/74.2516 sec, 62.0015/62.0015 sec, 64.4609/64.4609 sec, 52.7824/52.7824 sec, 121.689/121.689 sec, 99.9858/99.9858 sec, 67.454/67.454 sec, 62.5968/62.5968 sec )
[LOG] Total clause size reduction: 98371 --> 2996 (8613 --> 156, 37888 --> 886, 276 --> 0, 13452 --> 397, 4950 --> 186, 9102 --> 193, 12045 --> 227, 5232 --> 52, 2808 --> 39, 2996 --> 43, 59 --> 53, 580 --> 433, 0 --> 0, 71 --> 59, 1 --> 1, 20 --> 16, 200 --> 191, 35 --> 21, 22 --> 22, 21 --> 21 )
[LOG] Average clause size reduction: 148.373 --> 4.51885 (253.324 --> 4.58824, 254.282 --> 5.94631, 138 --> 0, 224.2 --> 6.61667, 215.217 --> 8.08696, 216.714 --> 4.59524, 215.089 --> 4.05357, 209.28 --> 2.08, 200.571 --> 2.78571, 199.733 --> 2.86667, 3.27778 --> 2.94444, 5.27273 --> 3.93636, 0 --> 0, 4.4375 --> 3.6875, 1 --> 1, 2.5 --> 2, 3.92157 --> 3.7451, 1.94444 --> 1.16667, 2.2 --> 2.2, 2.1 --> 2.1 )
[LOG] Overall execution time: 1330.34 sec CPU time.
[LOG] Overall execution time: 743 sec real time.
[DBG] Resident set: 276672 kB.
[DBG] Virtual Memory: 344884 kB.
[DBG] Max memory usage: 379136 kB.
Synthesis time: 742.87 sec (Real time) / 1325.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.78 sec (Real time) / 4.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1022 18 30 1 966
=====================  load_2c_comp_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.917689 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.337292/0 sec (0.113563/0 sec, 0.103013/0 sec, 0.068048/0 sec, 0.052668/0 sec )
[LOG] Nr of iterations: 34 (16, 4, 11, 3 )
[LOG] Total clause computation time: 0.103404/0 sec (0.034899/0.034899 sec, 0.040939/0.040939 sec, 0.018086/0.018086 sec, 0.00948/0.00948 sec )
[LOG] Total clause minimization time: 0.1758/0 sec (0.049722/0.049722 sec, 0.043671/0.043671 sec, 0.04415/0.04415 sec, 0.038257/0.038257 sec )
[LOG] Total clause size reduction: 7700 --> 39 (6705 --> 22, 978 --> 3, 14 --> 11, 3 --> 3 )
[LOG] Average clause size reduction: 226.471 --> 1.14706 (419.062 --> 1.375, 244.5 --> 0.75, 1.27273 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.872066/0 sec (0.455122/0 sec, 0.416944/0 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.040323/0 sec (0.021666/0.021666 sec, 0.018657/0.018657 sec )
[LOG] Total clause minimization time: 0.80079/0 sec (0.413899/0.413899 sec, 0.386891/0.386891 sec )
[LOG] Total clause size reduction: 495 --> 5 (198 --> 2, 297 --> 3 )
[LOG] Average clause size reduction: 70.7143 --> 0.714286 (66 --> 0.666667, 74.25 --> 0.75 )
[LOG] Overall execution time: 0.921348 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 14752 kB.
[DBG] Virtual Memory: 100324 kB.
[DBG] Max memory usage: 14768 kB.
Synthesis time: 0.99 sec (Real time) / 1.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.58772 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 55 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 55 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 55 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.6638/0 sec (0.252283/0 sec, 0.266253/0 sec, 0.333258/0 sec, 0.274484/0 sec, 0.266069/0 sec, 0.271451/0 sec )
[LOG] Nr of iterations: 79 (14, 10, 17, 13, 9, 16 )
[LOG] Total clause computation time: 0.588881/0 sec (0.088845/0.088845 sec, 0.108527/0.108527 sec, 0.127964/0.127964 sec, 0.079873/0.079873 sec, 0.092361/0.092361 sec, 0.091311/0.091311 sec )
[LOG] Total clause minimization time: 0.911132/0 sec (0.107964/0.107964 sec, 0.120695/0.120695 sec, 0.168282/0.168282 sec, 0.182361/0.182361 sec, 0.163047/0.163047 sec, 0.168783/0.168783 sec )
[LOG] Total clause size reduction: 21514 --> 128 (9464 --> 18, 5058 --> 16, 6928 --> 30, 18 --> 18, 16 --> 16, 30 --> 30 )
[LOG] Average clause size reduction: 272.329 --> 1.62025 (676 --> 1.28571, 505.8 --> 1.6, 407.529 --> 1.76471, 1.38462 --> 1.38462, 1.77778 --> 1.77778, 1.875 --> 1.875 )
[LOG] Overall execution time: 4.59348 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 27012 kB.
[DBG] Virtual Memory: 104272 kB.
[DBG] Max memory usage: 33608 kB.
Synthesis time: 3.74 sec (Real time) / 4.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2119 4 140 1 1972
=====================  load_full_2_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.77069 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.753569/1 sec (0.246623/0 sec, 0.205744/1 sec, 0.1524/0 sec, 0.148802/0 sec )
[LOG] Nr of iterations: 51 (23, 8, 13, 7 )
[LOG] Total clause computation time: 0.294737/1 sec (0.078303/0.078303 sec, 0.096043/0.096043 sec, 0.056053/0.056053 sec, 0.064338/0.064338 sec )
[LOG] Total clause minimization time: 0.369549/0 sec (0.123355/0.123355 sec, 0.08211/0.08211 sec, 0.087535/0.087535 sec, 0.076549/0.076549 sec )
[LOG] Total clause size reduction: 15246 --> 86 (12056 --> 46, 3157 --> 9, 24 --> 22, 9 --> 9 )
[LOG] Average clause size reduction: 298.941 --> 1.68627 (524.174 --> 2, 394.625 --> 1.125, 1.84615 --> 1.69231, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 3.77542 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 23412 kB.
[DBG] Virtual Memory: 103140 kB.
[DBG] Max memory usage: 24236 kB.
Synthesis time: 3.39 sec (Real time) / 3.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1677 3 152 1 1521
=====================  load_full_3_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 5.90357 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.72155/1 sec (0.486276/0 sec, 0.494159/0 sec, 0.530393/0 sec, 0.376497/1 sec, 0.419594/0 sec, 0.41463/0 sec )
[LOG] Nr of iterations: 74 (20, 12, 10, 14, 9, 9 )
[LOG] Total clause computation time: 0.953964/0 sec (0.154235/0.154235 sec, 0.20531/0.20531 sec, 0.221297/0.221297 sec, 0.107673/0.107673 sec, 0.14468/0.14468 sec, 0.120769/0.120769 sec )
[LOG] Total clause minimization time: 1.48178/1 sec (0.233466/0.233466 sec, 0.222242/0.222242 sec, 0.24465/0.24465 sec, 0.246546/0.246546 sec, 0.257717/0.257717 sec, 0.277163/0.277163 sec )
[LOG] Total clause size reduction: 38100 --> 133 (20634 --> 41, 10065 --> 23, 7344 --> 18, 24 --> 18, 15 --> 15, 18 --> 18 )
[LOG] Average clause size reduction: 514.865 --> 1.7973 (1031.7 --> 2.05, 838.75 --> 1.91667, 734.4 --> 1.8, 1.71429 --> 1.28571, 1.66667 --> 1.66667, 2 --> 2 )
[LOG] Overall execution time: 5.91303 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
[DBG] Resident set: 50408 kB.
[DBG] Virtual Memory: 113352 kB.
[DBG] Max memory usage: 55708 kB.
Synthesis time: 4.52 sec (Real time) / 5.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.76 sec (Real time) / 0.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3497 4 296 1 3195
=====================  ltl2dba_01_1_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.143581 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064077/0 sec (0.033267/0 sec, 0.03081/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.022127/0 sec (0.010526/0.010526 sec, 0.011601/0.011601 sec )
[LOG] Total clause minimization time: 0.030992/0 sec (0.01307/0.01307 sec, 0.017922/0.017922 sec )
[LOG] Total clause size reduction: 502 --> 4 (500 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 100.4 --> 0.8 (166.667 --> 0.666667, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.091944/0 sec (0.091944/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.009155/0 sec (0.009155/0.009155 sec )
[LOG] Total clause minimization time: 0.075166/0 sec (0.075166/0.075166 sec )
[LOG] Total clause size reduction: 108 --> 8 (108 --> 8 )
[LOG] Average clause size reduction: 36 --> 2.66667 (36 --> 2.66667 )
[LOG] Overall execution time: 0.145472 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6740 kB.
[DBG] Virtual Memory: 96048 kB.
[DBG] Max memory usage: 8184 kB.
Synthesis time: 0.55 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.409491 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.135013/0 sec (0.057998/0 sec, 0.077015/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.044188/0 sec (0.017131/0.017131 sec, 0.027057/0.027057 sec )
[LOG] Total clause minimization time: 0.073038/0 sec (0.026748/0.026748 sec, 0.04629/0.04629 sec )
[LOG] Total clause size reduction: 325 --> 2 (324 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.333 --> 0.666667 (162 --> 0.5, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.363275/0 sec (0.363275/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.027907/0 sec (0.027907/0.027907 sec )
[LOG] Total clause minimization time: 0.324382/0 sec (0.324382/0.324382 sec )
[LOG] Total clause size reduction: 213 --> 13 (213 --> 13 )
[LOG] Average clause size reduction: 53.25 --> 3.25 (53.25 --> 3.25 )
[LOG] Overall execution time: 0.411921 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9000 kB.
[DBG] Virtual Memory: 96296 kB.
[DBG] Max memory usage: 11072 kB.
Synthesis time: 0.68 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 70.5563 sec CPU time.
[LOG] Relation determinization time: 43 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 56.7541/29 sec (0.96102/1 sec, 55.793/28 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 1.53238/1 sec (0.314459/0.314459 sec, 1.21793/1.21793 sec )
[LOG] Total clause minimization time: 54.9845/28 sec (0.457978/0.457978 sec, 54.5265/54.5265 sec )
[LOG] Total clause size reduction: 24200 --> 20 (24190 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 1152.38 --> 0.952381 (2199.09 --> 0.909091, 1 --> 1 )
[LOG] Overall execution time: 70.5765 sec CPU time.
[LOG] Overall execution time: 43 sec real time.
[DBG] Resident set: 521280 kB.
[DBG] Virtual Memory: 587492 kB.
[DBG] Max memory usage: 918328 kB.
Synthesis time: 42.36 sec (Real time) / 68.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.77 sec (Real time) / 3.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4546 3 363 1 4179
=====================  ltl2dba_02_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 66.3763 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 49.125/49 sec (1.79336/2 sec, 47.3317/47 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 3.2772/4 sec (0.591817/0.591817 sec, 2.68539/2.68539 sec )
[LOG] Total clause minimization time: 45.6824/45 sec (1.08983/1.08983 sec, 44.5926/44.5926 sec )
[LOG] Total clause size reduction: 38112 --> 24 (38100 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 1524.48 --> 0.96 (2930.77 --> 0.923077, 1 --> 1 )
[LOG] Overall execution time: 66.4107 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
[DBG] Resident set: 65436 kB.
[DBG] Virtual Memory: 156416 kB.
[DBG] Max memory usage: 69752 kB.
Synthesis time: 66.94 sec (Real time) / 61.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.66 sec (Real time) / 1.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.80 sec (Real time) / 17.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5996 3 484 1 5508
=====================  ltl2dba_03_1_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.596982 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.116329/0 sec (0.052537/0 sec, 0.063792/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.042981/0 sec (0.017916/0.017916 sec, 0.025065/0.025065 sec )
[LOG] Total clause minimization time: 0.053427/0 sec (0.018947/0.018947 sec, 0.03448/0.03448 sec )
[LOG] Total clause size reduction: 1584 --> 8 (1580 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 176 --> 0.888889 (316 --> 0.8, 1 --> 1 )
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.559132/1 sec (0.559132/1 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.0305/0 sec (0.0305/0.0305 sec )
[LOG] Total clause minimization time: 0.518002/1 sec (0.518002/0.518002 sec )
[LOG] Total clause size reduction: 450 --> 13 (450 --> 13 )
[LOG] Average clause size reduction: 75 --> 2.16667 (75 --> 2.16667 )
[LOG] Overall execution time: 0.599918 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8804 kB.
[DBG] Virtual Memory: 96420 kB.
[DBG] Max memory usage: 10960 kB.
Synthesis time: 0.77 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 575 3 87 1 484
=====================  ltl2dba_03_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.00796 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.238026/1 sec (0.086858/0 sec, 0.151168/1 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.119321/1 sec (0.035385/0.035385 sec, 0.083936/0.083936 sec )
[LOG] Total clause minimization time: 0.094995/0 sec (0.030475/0.030475 sec, 0.06452/0.06452 sec )
[LOG] Total clause size reduction: 2625 --> 10 (2620 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 238.636 --> 0.909091 (436.667 --> 0.833333, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.91118/2 sec (1.91118/2 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.106885/0 sec (0.106885/0.106885 sec )
[LOG] Total clause minimization time: 1.78762/2 sec (1.78762/1.78762 sec )
[LOG] Total clause size reduction: 595 --> 18 (595 --> 18 )
[LOG] Average clause size reduction: 99.1667 --> 3 (99.1667 --> 3 )
[LOG] Overall execution time: 2.0108 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 16292 kB.
[DBG] Virtual Memory: 99196 kB.
[DBG] Max memory usage: 17580 kB.
Synthesis time: 2.33 sec (Real time) / 2.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 759 3 116 1 639
=====================  ltl2dba_04_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.29457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.103033/0 sec (0.057022/0 sec, 0.046011/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.041956/0 sec (0.025627/0.025627 sec, 0.016329/0.016329 sec )
[LOG] Total clause minimization time: 0.045796/0 sec (0.01924/0.01924 sec, 0.026556/0.026556 sec )
[LOG] Total clause size reduction: 1292 --> 8 (1288 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 143.556 --> 0.888889 (257.6 --> 0.8, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.240412/0 sec (0.240412/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.028121/0 sec (0.028121/0.028121 sec )
[LOG] Total clause minimization time: 0.203005/0 sec (0.203005/0.203005 sec )
[LOG] Total clause size reduction: 189 --> 9 (189 --> 9 )
[LOG] Average clause size reduction: 47.25 --> 2.25 (47.25 --> 2.25 )
[LOG] Overall execution time: 0.296555 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 7996 kB.
[DBG] Virtual Memory: 96140 kB.
[DBG] Max memory usage: 9616 kB.
Synthesis time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 452 3 60 1 388
=====================  ltl2dba_05_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.48277 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.386197/0 sec (0.112497/0 sec, 0.2737/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.205902/0 sec (0.053273/0.053273 sec, 0.152629/0.152629 sec )
[LOG] Total clause minimization time: 0.150067/0 sec (0.035066/0.035066 sec, 0.115001/0.115001 sec )
[LOG] Total clause size reduction: 2745 --> 10 (2740 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 249.545 --> 0.909091 (456.667 --> 0.833333, 1 --> 1 )
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.37776/1 sec (1.37776/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.24177/0 sec (0.24177/0.24177 sec )
[LOG] Total clause minimization time: 1.11775/1 sec (1.11775/1.11775 sec )
[LOG] Total clause size reduction: 184 --> 8 (184 --> 8 )
[LOG] Average clause size reduction: 61.3333 --> 2.66667 (61.3333 --> 2.66667 )
[LOG] Overall execution time: 1.48581 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 15600 kB.
[DBG] Virtual Memory: 96780 kB.
[DBG] Max memory usage: 19480 kB.
Synthesis time: 1.66 sec (Real time) / 1.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 781 4 88 1 689
=====================  ltl2dba_06_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.4985 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.569043/0 sec (0.144286/0 sec, 0.424757/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.286485/0 sec (0.066133/0.066133 sec, 0.220352/0.220352 sec )
[LOG] Total clause minimization time: 0.246623/0 sec (0.050106/0.050106 sec, 0.196517/0.196517 sec )
[LOG] Total clause size reduction: 4312 --> 14 (4305 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 287.467 --> 0.933333 (538.125 --> 0.875, 1 --> 1 )
[LOG] Overall execution time: 3.50203 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 30220 kB.
[DBG] Virtual Memory: 100364 kB.
[DBG] Max memory usage: 31892 kB.
Synthesis time: 3.30 sec (Real time) / 3.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 867 4 128 1 734
=====================  ltl2dba_07_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 396.93 sec CPU time.
[LOG] Relation determinization time: 225 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 344.929/173 sec (2.66449/2 sec, 342.265/171 sec )
[LOG] Nr of iterations: 43 (22, 21 )
[LOG] Total clause computation time: 165.059/84 sec (1.6996/1.6996 sec, 163.36/163.36 sec )
[LOG] Total clause minimization time: 179.622/89 sec (0.786278/0.786278 sec, 178.836/178.836 sec )
[LOG] Total clause size reduction: 49560 --> 42 (49539 --> 21, 21 --> 21 )
[LOG] Average clause size reduction: 1152.56 --> 0.976744 (2251.77 --> 0.954545, 1 --> 1 )
[LOG] Overall execution time: 396.952 sec CPU time.
[LOG] Overall execution time: 225 sec real time.
[DBG] Resident set: 972004 kB.
[DBG] Virtual Memory: 1.00726e+06 kB.
[DBG] Max memory usage: 1067720 kB.
Synthesis time: 224.69 sec (Real time) / 389.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.35 sec (Real time) / 2.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2844 7 304 1 2532
=====================  ltl2dba_08_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.07179 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.276142/0 sec (0.107603/0 sec, 0.168539/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.113347/0 sec (0.044138/0.044138 sec, 0.069209/0.069209 sec )
[LOG] Total clause minimization time: 0.134711/0 sec (0.041406/0.041406 sec, 0.093305/0.093305 sec )
[LOG] Total clause size reduction: 4008 --> 16 (4000 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 235.765 --> 0.941176 (444.444 --> 0.888889, 1 --> 1 )
[LOG] Overall execution time: 3.0753 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 16036 kB.
[DBG] Virtual Memory: 99212 kB.
[DBG] Max memory usage: 17300 kB.
Synthesis time: 2.93 sec (Real time) / 3.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 821 5 108 1 707
=====================  ltl2dba_09_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.042513 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027149/0 sec (0.021012/0 sec, 0.006137/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.00829/0 sec (0.006382/0.006382 sec, 0.001908/0.001908 sec )
[LOG] Total clause minimization time: 0.011169/0 sec (0.007737/0.007737 sec, 0.003432/0.003432 sec )
[LOG] Total clause size reduction: 334 --> 4 (332 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 66.8 --> 0.8 (110.667 --> 0.666667, 1 --> 1 )
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025219/0 sec (0.025219/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002844/0 sec (0.002844/0.002844 sec )
[LOG] Total clause minimization time: 0.018201/0 sec (0.018201/0.018201 sec )
[LOG] Total clause size reduction: 47 --> 3 (47 --> 3 )
[LOG] Average clause size reduction: 23.5 --> 1.5 (23.5 --> 1.5 )
[LOG] Overall execution time: 0.043869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 5716 kB.
[DBG] Virtual Memory: 95820 kB.
[DBG] Max memory usage: 6448 kB.
Synthesis time: 0.50 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.102581 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058891/0 sec (0.032708/0 sec, 0.026183/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.02555/0 sec (0.011234/0.011234 sec, 0.014316/0.014316 sec )
[LOG] Total clause minimization time: 0.023652/0 sec (0.012924/0.012924 sec, 0.010728/0.010728 sec )
[LOG] Total clause size reduction: 472 --> 4 (470 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 94.4 --> 0.8 (156.667 --> 0.666667, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.055782/0 sec (0.055782/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.006747/0 sec (0.006747/0.006747 sec )
[LOG] Total clause minimization time: 0.042508/0 sec (0.042508/0.042508 sec )
[LOG] Total clause size reduction: 54 --> 3 (54 --> 3 )
[LOG] Average clause size reduction: 27 --> 1.5 (27 --> 1.5 )
[LOG] Overall execution time: 0.104466 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6468 kB.
[DBG] Virtual Memory: 95972 kB.
[DBG] Max memory usage: 7736 kB.
Synthesis time: 0.54 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 343 2 52 1 289
=====================  ltl2dba_11_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.88264 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.532008/0 sec (0.196837/0 sec, 0.335171/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.21192/0 sec (0.075475/0.075475 sec, 0.136445/0.136445 sec )
[LOG] Total clause minimization time: 0.273751/0 sec (0.086279/0.086279 sec, 0.187472/0.187472 sec )
[LOG] Total clause size reduction: 4370 --> 18 (4361 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 291.333 --> 1.2 (545.125 --> 1.125, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 3.88703 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 33540 kB.
[DBG] Virtual Memory: 100820 kB.
[DBG] Max memory usage: 35620 kB.
Synthesis time: 3.62 sec (Real time) / 3.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1059 2 116 1 940
=====================  ltl2dba_12_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.64652 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.237568/0 sec (0.082383/0 sec, 0.155185/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.101543/0 sec (0.03158/0.03158 sec, 0.069963/0.069963 sec )
[LOG] Total clause minimization time: 0.115237/0 sec (0.034594/0.034594 sec, 0.080643/0.080643 sec )
[LOG] Total clause size reduction: 882 --> 6 (879 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 126 --> 0.857143 (219.75 --> 0.75, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.56806/2 sec (1.56806/2 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.084978/0 sec (0.084978/0.084978 sec )
[LOG] Total clause minimization time: 1.46937/2 sec (1.46937/1.46937 sec )
[LOG] Total clause size reduction: 420 --> 37 (420 --> 37 )
[LOG] Average clause size reduction: 60 --> 5.28571 (60 --> 5.28571 )
[LOG] Overall execution time: 1.64915 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 13148 kB.
[DBG] Virtual Memory: 96380 kB.
[DBG] Max memory usage: 15536 kB.
Synthesis time: 1.84 sec (Real time) / 1.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 532 2 68 1 462
=====================  ltl2dba_13_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.939966 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.26954/0 sec (0.106162/0 sec, 0.163378/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.119024/0 sec (0.045832/0.045832 sec, 0.073192/0.073192 sec )
[LOG] Total clause minimization time: 0.119277/0 sec (0.034919/0.034919 sec, 0.084358/0.084358 sec )
[LOG] Total clause size reduction: 1929 --> 6 (1926 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 275.571 --> 0.857143 (481.5 --> 0.75, 1 --> 1 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.84951/1 sec (0.84951/1 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.052918/0 sec (0.052918/0.052918 sec )
[LOG] Total clause minimization time: 0.779198/1 sec (0.779198/0.779198 sec )
[LOG] Total clause size reduction: 555 --> 8 (555 --> 8 )
[LOG] Average clause size reduction: 92.5 --> 1.33333 (92.5 --> 1.33333 )
[LOG] Overall execution time: 0.943948 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 10668 kB.
[DBG] Virtual Memory: 96992 kB.
[DBG] Max memory usage: 14008 kB.
Synthesis time: 1.12 sec (Real time) / 1.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 919 3 108 1 807
=====================  ltl2dba_14_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.331644 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.137116/0 sec (0.058987/0 sec, 0.078129/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.051283/0 sec (0.026167/0.026167 sec, 0.025116/0.025116 sec )
[LOG] Total clause minimization time: 0.071145/0 sec (0.021306/0.021306 sec, 0.049839/0.049839 sec )
[LOG] Total clause size reduction: 1220 --> 8 (1216 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 135.556 --> 0.888889 (243.2 --> 0.8, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.258533/0 sec (0.258533/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.029392/0 sec (0.029392/0.029392 sec )
[LOG] Total clause minimization time: 0.219977/0 sec (0.219977/0.219977 sec )
[LOG] Total clause size reduction: 189 --> 7 (189 --> 7 )
[LOG] Average clause size reduction: 47.25 --> 1.75 (47.25 --> 1.75 )
[LOG] Overall execution time: 0.333775 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8000 kB.
[DBG] Virtual Memory: 96132 kB.
[DBG] Max memory usage: 9804 kB.
Synthesis time: 0.62 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 432 3 60 1 368
=====================  ltl2dba_16_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 2.19089 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.234264/0 sec (0.107385/0 sec, 0.126879/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.096907/0 sec (0.044738/0.044738 sec, 0.052169/0.052169 sec )
[LOG] Total clause minimization time: 0.106389/0 sec (0.037658/0.037658 sec, 0.068731/0.068731 sec )
[LOG] Total clause size reduction: 1779 --> 6 (1776 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 254.143 --> 0.857143 (444 --> 0.75, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.11002/2 sec (2.11002/2 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.085549/0 sec (0.085549/0.085549 sec )
[LOG] Total clause minimization time: 2.00587/2 sec (2.00587/2.00587 sec )
[LOG] Total clause size reduction: 1176 --> 53 (1176 --> 53 )
[LOG] Average clause size reduction: 90.4615 --> 4.07692 (90.4615 --> 4.07692 )
[LOG] Overall execution time: 2.19418 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 11424 kB.
[DBG] Virtual Memory: 96968 kB.
[DBG] Max memory usage: 14756 kB.
Synthesis time: 2.27 sec (Real time) / 2.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.32023 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.18045/1 sec (0.269288/1 sec, 0.91116/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.56112/0 sec (0.107578/0.107578 sec, 0.453542/0.453542 sec )
[LOG] Total clause minimization time: 0.539637/1 sec (0.099906/0.099906 sec, 0.439731/0.439731 sec )
[LOG] Total clause size reduction: 14157 --> 26 (14144 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 524.333 --> 0.962963 (1010.29 --> 0.928571, 1 --> 1 )
[LOG] Overall execution time: 4.32623 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 88972 kB.
[DBG] Virtual Memory: 169880 kB.
[DBG] Max memory usage: 92648 kB.
Synthesis time: 3.73 sec (Real time) / 4.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.43182 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.319863/0 sec (0.119567/0 sec, 0.200296/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.134304/0 sec (0.045681/0.045681 sec, 0.088623/0.088623 sec )
[LOG] Total clause minimization time: 0.150488/0 sec (0.045649/0.045649 sec, 0.104839/0.104839 sec )
[LOG] Total clause size reduction: 2073 --> 6 (2070 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 296.143 --> 0.857143 (517.5 --> 0.75, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.31711/3 sec (3.31711/3 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.126721/0 sec (0.126721/0.126721 sec )
[LOG] Total clause minimization time: 3.16838/3 sec (3.16838/3.16838 sec )
[LOG] Total clause size reduction: 963 --> 51 (963 --> 51 )
[LOG] Average clause size reduction: 96.3 --> 5.1 (96.3 --> 5.1 )
[LOG] Overall execution time: 3.43556 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 16028 kB.
[DBG] Virtual Memory: 97216 kB.
[DBG] Max memory usage: 20224 kB.
Synthesis time: 3.55 sec (Real time) / 3.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1082 3 104 1 974
=====================  ltl2dba_19_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.485403 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.115652/0 sec (0.115652/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.039579/0 sec (0.039579/0.039579 sec )
[LOG] Total clause minimization time: 0.048534/0 sec (0.048534/0.048534 sec )
[LOG] Total clause size reduction: 1030 --> 2 (1030 --> 2 )
[LOG] Average clause size reduction: 343.333 --> 0.666667 (343.333 --> 0.666667 )
[LOG] Overall execution time: 0.488821 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 29668 kB.
[DBG] Virtual Memory: 99924 kB.
[DBG] Max memory usage: 31704 kB.
Synthesis time: 0.43 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.04311 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.383464/0 sec (0.145632/0 sec, 0.237832/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.169048/0 sec (0.05902/0.05902 sec, 0.110028/0.110028 sec )
[LOG] Total clause minimization time: 0.17224/0 sec (0.052255/0.052255 sec, 0.119985/0.119985 sec )
[LOG] Total clause size reduction: 3164 --> 8 (3160 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 351.556 --> 0.888889 (632 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 3.04685 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 20512 kB.
[DBG] Virtual Memory: 100664 kB.
[DBG] Max memory usage: 22244 kB.
Synthesis time: 2.95 sec (Real time) / 3.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1188 4 108 1 1075
=====================  ltl2dpa_01_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.97262 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.03589/1 sec (0.15298/0 sec, 0.236421/0 sec, 0.200173/1 sec, 0.139766/0 sec, 0.162072/0 sec, 0.144475/0 sec )
[LOG] Nr of iterations: 66 (11, 19, 8, 8, 14, 6 )
[LOG] Total clause computation time: 0.385535/0 sec (0.047899/0.047899 sec, 0.093791/0.093791 sec, 0.079466/0.079466 sec, 0.044855/0.044855 sec, 0.070208/0.070208 sec, 0.049316/0.049316 sec )
[LOG] Total clause minimization time: 0.545821/1 sec (0.069092/0.069092 sec, 0.118886/0.118886 sec, 0.098105/0.098105 sec, 0.087184/0.087184 sec, 0.084428/0.084428 sec, 0.088126/0.088126 sec )
[LOG] Total clause size reduction: 21931 --> 131 (7460 --> 20, 10836 --> 48, 3577 --> 13, 13 --> 13, 34 --> 26, 11 --> 11 )
[LOG] Average clause size reduction: 332.288 --> 1.98485 (678.182 --> 1.81818, 570.316 --> 2.52632, 447.125 --> 1.625, 1.625 --> 1.625, 2.42857 --> 1.85714, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 3.9775 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 22436 kB.
[DBG] Virtual Memory: 101428 kB.
[DBG] Max memory usage: 28888 kB.
Synthesis time: 3.59 sec (Real time) / 4.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1312 1 172 1 1137
=====================  ltl2dpa_02_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.688803 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.230491/0 sec (0.042292/0 sec, 0.071053/0 sec, 0.05953/0 sec, 0.057616/0 sec )
[LOG] Nr of iterations: 16 (8, 3, 3, 2 )
[LOG] Total clause computation time: 0.101527/0 sec (0.01387/0.01387 sec, 0.033396/0.033396 sec, 0.029882/0.029882 sec, 0.024379/0.024379 sec )
[LOG] Total clause minimization time: 0.107582/0 sec (0.01823/0.01823 sec, 0.031206/0.031206 sec, 0.027037/0.027037 sec, 0.031109/0.031109 sec )
[LOG] Total clause size reduction: 2344 --> 20 (1820 --> 13, 518 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 146.5 --> 1.25 (227.5 --> 1.625, 172.667 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.661662/0 sec (0.45663/0 sec, 0.205032/0 sec )
[LOG] Nr of iterations: 11 (5, 6 )
[LOG] Total clause computation time: 0.037412/0 sec (0.024746/0.024746 sec, 0.012666/0.012666 sec )
[LOG] Total clause minimization time: 0.614506/0 sec (0.424417/0.424417 sec, 0.190089/0.190089 sec )
[LOG] Total clause size reduction: 558 --> 20 (248 --> 10, 310 --> 10 )
[LOG] Average clause size reduction: 50.7273 --> 1.81818 (49.6 --> 2, 51.6667 --> 1.66667 )
[LOG] Overall execution time: 0.690817 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8188 kB.
[DBG] Virtual Memory: 96060 kB.
[DBG] Max memory usage: 9700 kB.
Synthesis time: 0.82 sec (Real time) / 0.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 390 2 60 1 327
=====================  ltl2dpa_03_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 596.595 sec CPU time.
[LOG] Relation determinization time: 598 sec real time.
[LOG] Final circuit size: 418 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 418 new AND gates.
[LOG] Size before ABC: 643 AND gates.
[LOG] Size after ABC: 418 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 582.569/583 sec (2.36291/2 sec, 73.0435/73 sec, 83.2907/84 sec, 143.407/143 sec, 139.671/140 sec, 140.794/141 sec )
[LOG] Nr of iterations: 329 (11, 69, 93, 8, 65, 83 )
[LOG] Total clause computation time: 142.322/145 sec (0.434218/0.434218 sec, 2.66445/2.66445 sec, 6.84213/6.84213 sec, 47.9038/47.9038 sec, 4.27441/4.27441 sec, 80.203/80.203 sec )
[LOG] Total clause minimization time: 439.732/438 sec (1.8483/1.8483 sec, 70.2663/70.2663 sec, 76.3174/76.3174 sec, 95.4554/95.4554 sec, 135.33/135.33 sec, 60.515/60.515 sec )
[LOG] Total clause size reduction: 183216 --> 995 (13600 --> 20, 77520 --> 190, 91632 --> 339, 14 --> 12, 174 --> 158, 276 --> 276 )
[LOG] Average clause size reduction: 556.888 --> 3.02432 (1236.36 --> 1.81818, 1123.48 --> 2.75362, 985.29 --> 3.64516, 1.75 --> 1.5, 2.67692 --> 2.43077, 3.3253 --> 3.3253 )
[LOG] Overall execution time: 596.622 sec CPU time.
[LOG] Overall execution time: 598 sec real time.
[DBG] Resident set: 95272 kB.
[DBG] Virtual Memory: 190896 kB.
[DBG] Max memory usage: 166964 kB.
Synthesis time: 597.68 sec (Real time) / 577.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2630 3 280 1 2344
=====================  ltl2dpa_04_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.27103 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.110496/0 sec (0.024106/0 sec, 0.050161/0 sec, 0.013393/0 sec, 0.022836/0 sec )
[LOG] Nr of iterations: 17 (7, 5, 1, 4 )
[LOG] Total clause computation time: 0.044772/0 sec (0.006248/0.006248 sec, 0.02548/0.02548 sec, 0.003123/0.003123 sec, 0.009921/0.009921 sec )
[LOG] Total clause minimization time: 0.05161/0 sec (0.010643/0.010643 sec, 0.019525/0.019525 sec, 0.009322/0.009322 sec, 0.01212/0.01212 sec )
[LOG] Total clause size reduction: 1721 --> 21 (1032 --> 12, 684 --> 4, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 101.235 --> 1.23529 (147.429 --> 1.71429, 136.8 --> 0.8, 1 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.216218/1 sec (0.111888/0 sec, 0.10433/1 sec )
[LOG] Nr of iterations: 11 (4, 7 )
[LOG] Total clause computation time: 0.019078/0 sec (0.011546/0.011546 sec, 0.007532/0.007532 sec )
[LOG] Total clause minimization time: 0.189787/1 sec (0.094856/0.094856 sec, 0.094931/0.094931 sec )
[LOG] Total clause size reduction: 450 --> 22 (150 --> 12, 300 --> 10 )
[LOG] Average clause size reduction: 40.9091 --> 2 (37.5 --> 3, 42.8571 --> 1.42857 )
[LOG] Overall execution time: 0.272796 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6448 kB.
[DBG] Virtual Memory: 95900 kB.
[DBG] Max memory usage: 7500 kB.
Synthesis time: 0.99 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 296 2 48 1 245
=====================  ltl2dpa_05_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.098187 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060609/0 sec (0.020627/0 sec, 0.028349/0 sec, 0.005816/0 sec, 0.005817/0 sec )
[LOG] Nr of iterations: 16 (7, 3, 4, 2 )
[LOG] Total clause computation time: 0.023493/0 sec (0.006628/0.006628 sec, 0.012674/0.012674 sec, 0.002192/0.002192 sec, 0.001999/0.001999 sec )
[LOG] Total clause minimization time: 0.024272/0 sec (0.007526/0.007526 sec, 0.010906/0.010906 sec, 0.002725/0.002725 sec, 0.003115/0.003115 sec )
[LOG] Total clause size reduction: 1510 --> 18 (1128 --> 10, 374 --> 2, 6 --> 4, 2 --> 2 )
[LOG] Average clause size reduction: 94.375 --> 1.125 (161.143 --> 1.42857, 124.667 --> 0.666667, 1.5 --> 1, 1 --> 1 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07378/1 sec (0.040023/0 sec, 0.033757/1 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.009809/1 sec (0.005766/0.005766 sec, 0.004043/0.004043 sec )
[LOG] Total clause minimization time: 0.055231/0 sec (0.028654/0.028654 sec, 0.026577/0.026577 sec )
[LOG] Total clause size reduction: 162 --> 4 (54 --> 2, 108 --> 2 )
[LOG] Average clause size reduction: 32.4 --> 0.8 (27 --> 1, 36 --> 0.666667 )
[LOG] Overall execution time: 0.099621 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 6300 kB.
[DBG] Virtual Memory: 95880 kB.
[DBG] Max memory usage: 6956 kB.
Synthesis time: 0.32 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.216439 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08556/0 sec (0.025277/0 sec, 0.036458/0 sec, 0.011508/0 sec, 0.012317/0 sec )
[LOG] Nr of iterations: 17 (11, 2, 3, 1 )
[LOG] Total clause computation time: 0.034734/0 sec (0.007734/0.007734 sec, 0.017806/0.017806 sec, 0.005473/0.005473 sec, 0.003721/0.003721 sec )
[LOG] Total clause minimization time: 0.038569/0 sec (0.011425/0.011425 sec, 0.014078/0.014078 sec, 0.005154/0.005154 sec, 0.007912/0.007912 sec )
[LOG] Total clause size reduction: 1786 --> 25 (1620 --> 20, 161 --> 1, 4 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 105.059 --> 1.47059 (147.273 --> 1.81818, 80.5 --> 0.5, 1.33333 --> 1, 1 --> 1 )
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.177946/0 sec (0.074091/0 sec, 0.103855/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.015586/0 sec (0.008071/0.008071 sec, 0.007515/0.007515 sec )
[LOG] Total clause minimization time: 0.155897/0 sec (0.061101/0.061101 sec, 0.094796/0.094796 sec )
[LOG] Total clause size reduction: 376 --> 17 (94 --> 5, 282 --> 12 )
[LOG] Average clause size reduction: 37.6 --> 1.7 (31.3333 --> 1.66667, 40.2857 --> 1.71429 )
[LOG] Overall execution time: 0.217826 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
[DBG] Resident set: 6096 kB.
[DBG] Virtual Memory: 95832 kB.
[DBG] Max memory usage: 6964 kB.
Synthesis time: 0.56 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 244 3 44 1 196
=====================  ltl2dpa_07_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.493792 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.261274/0 sec (0.051784/0 sec, 0.071928/0 sec, 0.06699/0 sec, 0.070572/0 sec )
[LOG] Nr of iterations: 19 (9, 4, 3, 3 )
[LOG] Total clause computation time: 0.106971/0 sec (0.014156/0.014156 sec, 0.031286/0.031286 sec, 0.027501/0.027501 sec, 0.034028/0.034028 sec )
[LOG] Total clause minimization time: 0.131444/0 sec (0.026972/0.026972 sec, 0.033619/0.033619 sec, 0.03657/0.03657 sec, 0.034283/0.034283 sec )
[LOG] Total clause size reduction: 2908 --> 24 (2112 --> 15, 789 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 153.053 --> 1.26316 (234.667 --> 1.66667, 197.25 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.470337/0 sec (0.217591/0 sec, 0.252746/0 sec )
[LOG] Nr of iterations: 9 (4, 5 )
[LOG] Total clause computation time: 0.032509/0 sec (0.019801/0.019801 sec, 0.012708/0.012708 sec )
[LOG] Total clause minimization time: 0.428125/0 sec (0.190244/0.190244 sec, 0.237881/0.237881 sec )
[LOG] Total clause size reduction: 441 --> 16 (189 --> 10, 252 --> 6 )
[LOG] Average clause size reduction: 49 --> 1.77778 (47.25 --> 2.5, 50.4 --> 1.2 )
[LOG] Overall execution time: 0.495464 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8536 kB.
[DBG] Virtual Memory: 97236 kB.
[DBG] Max memory usage: 8752 kB.
Synthesis time: 0.67 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 397 3 60 1 333
=====================  ltl2dpa_08_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.71593 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.288143/0 sec (0.051027/0 sec, 0.09541/0 sec, 0.062004/0 sec, 0.079702/0 sec )
[LOG] Nr of iterations: 34 (9, 12, 2, 11 )
[LOG] Total clause computation time: 0.121673/0 sec (0.014444/0.014444 sec, 0.04346/0.04346 sec, 0.027509/0.027509 sec, 0.03626/0.03626 sec )
[LOG] Total clause minimization time: 0.141894/0 sec (0.0255/0.0255 sec, 0.044299/0.044299 sec, 0.031416/0.031416 sec, 0.040679/0.040679 sec )
[LOG] Total clause size reduction: 5269 --> 56 (2216 --> 24, 3036 --> 15, 2 --> 2, 15 --> 15 )
[LOG] Average clause size reduction: 154.971 --> 1.64706 (246.222 --> 2.66667, 253 --> 1.25, 1 --> 1, 1.36364 --> 1.36364 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 80 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.68091/2 sec (0.948288/1 sec, 0.732621/1 sec )
[LOG] Nr of iterations: 26 (11, 15 )
[LOG] Total clause computation time: 0.073312/0 sec (0.039126/0.039126 sec, 0.034186/0.034186 sec )
[LOG] Total clause minimization time: 1.59627/2 sec (0.900572/0.900572 sec, 0.695701/0.695701 sec )
[LOG] Total clause size reduction: 1680 --> 80 (700 --> 48, 980 --> 32 )
[LOG] Average clause size reduction: 64.6154 --> 3.07692 (63.6364 --> 4.36364, 65.3333 --> 2.13333 )
[LOG] Overall execution time: 1.71788 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 8752 kB.
[DBG] Virtual Memory: 96136 kB.
[DBG] Max memory usage: 10476 kB.
Synthesis time: 1.99 sec (Real time) / 2.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 426 2 68 1 355
=====================  ltl2dpa_09_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 0.846574 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.257352/0 sec (0.050386/0 sec, 0.073622/0 sec, 0.061724/0 sec, 0.07162/0 sec )
[LOG] Nr of iterations: 17 (6, 5, 2, 4 )
[LOG] Total clause computation time: 0.105975/0 sec (0.016043/0.016043 sec, 0.031563/0.031563 sec, 0.02521/0.02521 sec, 0.033159/0.033159 sec )
[LOG] Total clause minimization time: 0.129242/0 sec (0.024353/0.024353 sec, 0.035363/0.035363 sec, 0.033487/0.033487 sec, 0.036039/0.036039 sec )
[LOG] Total clause size reduction: 2397 --> 20 (1330 --> 8, 1060 --> 5, 2 --> 2, 5 --> 5 )
[LOG] Average clause size reduction: 141 --> 1.17647 (221.667 --> 1.33333, 212 --> 1, 1 --> 1, 1.25 --> 1.25 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.821029/1 sec (0.547285/1 sec, 0.273744/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.040854/0 sec (0.023375/0.023375 sec, 0.017479/0.017479 sec )
[LOG] Total clause minimization time: 0.769859/1 sec (0.515982/0.515982 sec, 0.253877/0.253877 sec )
[LOG] Total clause size reduction: 819 --> 33 (441 --> 19, 378 --> 14 )
[LOG] Average clause size reduction: 54.6 --> 2.2 (55.125 --> 2.375, 54 --> 2 )
[LOG] Overall execution time: 0.848439 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 8004 kB.
[DBG] Virtual Memory: 96068 kB.
[DBG] Max memory usage: 9572 kB.
Synthesis time: 1.05 sec (Real time) / 1.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 403 3 60 1 339
=====================  ltl2dpa_10_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.89757 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.57092/0 sec (0.204591/0 sec, 0.366052/0 sec, 0.256978/0 sec, 0.282916/0 sec, 0.248224/0 sec, 0.212161/0 sec )
[LOG] Nr of iterations: 55 (8, 21, 7, 1, 12, 6 )
[LOG] Total clause computation time: 0.547564/0 sec (0.061403/0.061403 sec, 0.139273/0.139273 sec, 0.103971/0.103971 sec, 0.078846/0.078846 sec, 0.089292/0.089292 sec, 0.074779/0.074779 sec )
[LOG] Total clause minimization time: 0.879448/0 sec (0.092979/0.092979 sec, 0.193789/0.193789 sec, 0.122743/0.122743 sec, 0.193272/0.193272 sec, 0.148879/0.148879 sec, 0.127786/0.127786 sec )
[LOG] Total clause size reduction: 29764 --> 105 (7441 --> 16, 17640 --> 51, 4650 --> 9, 1 --> 1, 23 --> 19, 9 --> 9 )
[LOG] Average clause size reduction: 541.164 --> 1.90909 (930.125 --> 2, 840 --> 2.42857, 664.286 --> 1.28571, 1 --> 1, 1.91667 --> 1.58333, 1.5 --> 1.5 )
[LOG] Overall execution time: 4.90301 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 34824 kB.
[DBG] Virtual Memory: 104040 kB.
[DBG] Max memory usage: 42880 kB.
Synthesis time: 4.10 sec (Real time) / 4.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1770 2 236 1 1530
=====================  ltl2dpa_11_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.60536 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.269183/0 sec (0.049287/0 sec, 0.096712/0 sec, 0.056916/0 sec, 0.066268/0 sec )
[LOG] Nr of iterations: 45 (9, 20, 5, 11 )
[LOG] Total clause computation time: 0.102956/0 sec (0.015356/0.015356 sec, 0.037087/0.037087 sec, 0.024764/0.024764 sec, 0.025749/0.025749 sec )
[LOG] Total clause minimization time: 0.141497/0 sec (0.023103/0.023103 sec, 0.051548/0.051548 sec, 0.029026/0.029026 sec, 0.03782/0.03782 sec )
[LOG] Total clause size reduction: 7355 --> 95 (2176 --> 13, 5149 --> 53, 6 --> 5, 24 --> 24 )
[LOG] Average clause size reduction: 163.444 --> 2.11111 (241.778 --> 1.44444, 257.45 --> 2.65, 1.2 --> 1, 2.18182 --> 2.18182 )
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 86 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.57351/1 sec (0.602156/0 sec, 0.971359/1 sec )
[LOG] Nr of iterations: 31 (6, 25 )
[LOG] Total clause computation time: 0.073462/0 sec (0.031604/0.031604 sec, 0.041858/0.041858 sec )
[LOG] Total clause minimization time: 1.48896/1 sec (0.56211/0.56211 sec, 0.926854/0.926854 sec )
[LOG] Total clause size reduction: 2059 --> 86 (355 --> 20, 1704 --> 66 )
[LOG] Average clause size reduction: 66.4194 --> 2.77419 (59.1667 --> 3.33333, 68.16 --> 2.64 )
[LOG] Overall execution time: 1.60713 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
[DBG] Resident set: 10192 kB.
[DBG] Virtual Memory: 97284 kB.
[DBG] Max memory usage: 10676 kB.
Synthesis time: 1.65 sec (Real time) / 1.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 437 3 68 1 364
=====================  ltl2dpa_12_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 7.55525 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.18236/2 sec (0.246205/0 sec, 0.553185/1 sec, 0.403719/0 sec, 0.68698/0 sec, 0.29275/0 sec, 0.382547/1 sec, 0.264289/0 sec, 0.35269/0 sec )
[LOG] Nr of iterations: 115 (16, 29, 14, 8, 8, 22, 11, 7 )
[LOG] Total clause computation time: 1.172/2 sec (0.070245/0.070245 sec, 0.166891/0.166891 sec, 0.149691/0.149691 sec, 0.361211/0.361211 sec, 0.07474/0.07474 sec, 0.125399/0.125399 sec, 0.071686/0.071686 sec, 0.152136/0.152136 sec )
[LOG] Total clause minimization time: 1.8214/0 sec (0.126412/0.126412 sec, 0.3501/0.3501 sec, 0.223297/0.223297 sec, 0.294268/0.294268 sec, 0.206839/0.206839 sec, 0.246539/0.246539 sec, 0.182914/0.182914 sec, 0.191028/0.191028 sec )
[LOG] Total clause size reduction: 55607 --> 220 (16170 --> 28, 24024 --> 76, 9958 --> 23, 5355 --> 13, 12 --> 8, 56 --> 43, 19 --> 16, 13 --> 13 )
[LOG] Average clause size reduction: 483.539 --> 1.91304 (1010.62 --> 1.75, 828.414 --> 2.62069, 711.286 --> 1.64286, 669.375 --> 1.625, 1.5 --> 1, 2.54545 --> 1.95455, 1.72727 --> 1.45455, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 7.56065 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
[DBG] Resident set: 24196 kB.
[DBG] Virtual Memory: 103660 kB.
[DBG] Max memory usage: 42068 kB.
Synthesis time: 5.95 sec (Real time) / 7.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1840 2 228 1 1606
=====================  ltl2dpa_13_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 22.0509 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 355 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 355 new AND gates.
[LOG] Size before ABC: 729 AND gates.
[LOG] Size after ABC: 355 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 15.109/7 sec (0.78731/0 sec, 0.864019/0 sec, 2.38574/2 sec, 1.93248/1 sec, 7.65472/4 sec, 1.48472/0 sec )
[LOG] Nr of iterations: 452 (57, 66, 119, 38, 57, 115 )
[LOG] Total clause computation time: 2.48446/1 sec (0.158409/0.158409 sec, 0.2593/0.2593 sec, 0.61767/0.61767 sec, 0.313166/0.313166 sec, 0.37724/0.37724 sec, 0.758672/0.758672 sec )
[LOG] Total clause minimization time: 12.2818/6 sec (0.532624/0.532624 sec, 0.532827/0.532827 sec, 1.67317/1.67317 sec, 1.59482/1.59482 sec, 7.25473/7.25473 sec, 0.693607/0.693607 sec )
[LOG] Total clause size reduction: 296358 --> 1429 (73304 --> 193, 84565 --> 160, 137824 --> 478, 88 --> 68, 129 --> 82, 448 --> 448 )
[LOG] Average clause size reduction: 655.659 --> 3.1615 (1286.04 --> 3.38596, 1281.29 --> 2.42424, 1158.18 --> 4.01681, 2.31579 --> 1.78947, 2.26316 --> 1.4386, 3.89565 --> 3.89565 )
[LOG] Overall execution time: 22.0599 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
[DBG] Resident set: 64840 kB.
[DBG] Virtual Memory: 115484 kB.
[DBG] Max memory usage: 71936 kB.
Synthesis time: 14.48 sec (Real time) / 21.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.97 sec (Real time) / 0.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3206 2 376 1 2825
=====================  ltl2dpa_14_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.75354 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.04221/0 sec (0.15785/0 sec, 0.233506/0 sec, 0.211708/0 sec, 0.146224/0 sec, 0.154522/0 sec, 0.138395/0 sec )
[LOG] Nr of iterations: 49 (9, 15, 7, 4, 8, 6 )
[LOG] Total clause computation time: 0.388463/0 sec (0.050967/0.050967 sec, 0.086209/0.086209 sec, 0.091588/0.091588 sec, 0.050151/0.050151 sec, 0.057133/0.057133 sec, 0.052415/0.052415 sec )
[LOG] Total clause minimization time: 0.533883/0 sec (0.065672/0.065672 sec, 0.119253/0.119253 sec, 0.093345/0.093345 sec, 0.087624/0.087624 sec, 0.089404/0.089404 sec, 0.078585/0.078585 sec )
[LOG] Total clause size reduction: 23199 --> 86 (8016 --> 14, 10990 --> 39, 4164 --> 7, 5 --> 4, 17 --> 15, 7 --> 7 )
[LOG] Average clause size reduction: 473.449 --> 1.7551 (890.667 --> 1.55556, 732.667 --> 2.6, 594.857 --> 1, 1.25 --> 1, 2.125 --> 1.875, 1.16667 --> 1.16667 )
[LOG] Overall execution time: 3.75832 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 22212 kB.
[DBG] Virtual Memory: 102848 kB.
[DBG] Max memory usage: 31404 kB.
Synthesis time: 3.22 sec (Real time) / 3.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1580 1 216 1 1361
=====================  ltl2dpa_15_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 1.01339 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.250152/0 sec (0.050247/0 sec, 0.088571/0 sec, 0.053592/0 sec, 0.057742/0 sec )
[LOG] Nr of iterations: 36 (12, 10, 5, 9 )
[LOG] Total clause computation time: 0.100717/0 sec (0.018187/0.018187 sec, 0.039773/0.039773 sec, 0.023268/0.023268 sec, 0.019489/0.019489 sec )
[LOG] Total clause minimization time: 0.125896/0 sec (0.021524/0.021524 sec, 0.04137/0.04137 sec, 0.027372/0.027372 sec, 0.03563/0.03563 sec )
[LOG] Total clause size reduction: 5402 --> 77 (2959 --> 22, 2412 --> 25, 6 --> 5, 25 --> 25 )
[LOG] Average clause size reduction: 150.056 --> 2.13889 (246.583 --> 1.83333, 241.2 --> 2.5, 1.2 --> 1, 2.77778 --> 2.77778 )
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.984359/1 sec (0.571345/0 sec, 0.413014/1 sec )
[LOG] Nr of iterations: 15 (7, 8 )
[LOG] Total clause computation time: 0.037751/0 sec (0.023184/0.023184 sec, 0.014567/0.014567 sec )
[LOG] Total clause minimization time: 0.936254/1 sec (0.540251/0.540251 sec, 0.396003/0.396003 sec )
[LOG] Total clause size reduction: 910 --> 32 (420 --> 17, 490 --> 15 )
[LOG] Average clause size reduction: 60.6667 --> 2.13333 (60 --> 2.42857, 61.25 --> 1.875 )
[LOG] Overall execution time: 1.01517 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
[DBG] Resident set: 9328 kB.
[DBG] Virtual Memory: 97252 kB.
[DBG] Max memory usage: 9820 kB.
Synthesis time: 1.05 sec (Real time) / 1.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 420 2 68 1 349
=====================  ltl2dpa_16_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 3.33495 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Done: true, true, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 0 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.438396/0 sec (0.066652/0 sec, 0.139043/0 sec, 0.110322/0 sec, 0.122379/0 sec )
[LOG] Nr of iterations: 41 (10, 14, 4, 13 )
[LOG] Total clause computation time: 0.173853/0 sec (0.021686/0.021686 sec, 0.059929/0.059929 sec, 0.046009/0.046009 sec, 0.046229/0.046229 sec )
[LOG] Total clause minimization time: 0.225944/0 sec (0.026691/0.026691 sec, 0.067156/0.067156 sec, 0.059964/0.059964 sec, 0.072133/0.072133 sec )
[LOG] Total clause size reduction: 8174 --> 59 (3339 --> 15, 4810 --> 20, 5 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 199.366 --> 1.43902 (333.9 --> 1.5, 343.571 --> 1.42857, 1.25 --> 1, 1.53846 --> 1.53846 )
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.26635/3 sec (2.21868/2 sec, 1.04767/1 sec )
[LOG] Nr of iterations: 13 (5, 8 )
[LOG] Total clause computation time: 0.122712/0 sec (0.062074/0.062074 sec, 0.060638/0.060638 sec )
[LOG] Total clause minimization time: 3.1261/3 sec (2.14324/2.14324 sec, 0.982864/0.982864 sec )
[LOG] Total clause size reduction: 946 --> 31 (344 --> 19, 602 --> 12 )
[LOG] Average clause size reduction: 72.7692 --> 2.38462 (68.8 --> 3.8, 75.25 --> 1.5 )
[LOG] Overall execution time: 3.3374 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
[DBG] Resident set: 17076 kB.
[DBG] Virtual Memory: 98320 kB.
[DBG] Max memory usage: 19124 kB.
Synthesis time: 3.37 sec (Real time) / 3.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 626 3 84 1 538
=====================  ltl2dpa_17_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 181.534 sec CPU time.
[LOG] Relation determinization time: 103 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 156.939/77 sec (0.488606/0 sec, 1.41267/0 sec, 77.7041/39 sec, 77.3332/38 sec )
[LOG] Nr of iterations: 85 (9, 38, 5, 33 )
[LOG] Total clause computation time: 2.99424/1 sec (0.160708/0.160708 sec, 0.657816/0.657816 sec, 0.962394/0.962394 sec, 1.21332/1.21332 sec )
[LOG] Total clause minimization time: 153.698/76 sec (0.224796/0.224796 sec, 0.674118/0.674118 sec, 76.716/76.716 sec, 76.0834/76.0834 sec )
[LOG] Total clause size reduction: 104296 --> 155 (18536 --> 14, 85692 --> 74, 6 --> 5, 62 --> 62 )
[LOG] Average clause size reduction: 1227.01 --> 1.82353 (2059.56 --> 1.55556, 2255.05 --> 1.94737, 1.2 --> 1, 1.87879 --> 1.87879 )
[LOG] Overall execution time: 181.552 sec CPU time.
[LOG] Overall execution time: 103 sec real time.
[DBG] Resident set: 246088 kB.
[DBG] Virtual Memory: 310164 kB.
[DBG] Max memory usage: 630644 kB.
Synthesis time: 103.16 sec (Real time) / 179.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2769 3 272 1 2492
=====================  ltl2dpa_18_2_REAL.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 164.902 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 141.177/70 sec (0.937601/0 sec, 38.8307/19 sec, 98.1852/49 sec, 3.22364/2 sec )
[LOG] Nr of iterations: 37 (10, 11, 6, 10 )
[LOG] Total clause computation time: 4.0153/0 sec (0.44004/0.44004 sec, 0.658134/0.658134 sec, 1.55782/1.55782 sec, 1.35931/1.35931 sec )
[LOG] Total clause minimization time: 136.81/70 sec (0.343164/0.343164 sec, 38.0516/38.0516 sec, 96.5876/96.5876 sec, 1.82802/1.82802 sec )
[LOG] Total clause size reduction: 68488 --> 49 (32436 --> 13, 36030 --> 15, 7 --> 6, 15 --> 15 )
[LOG] Average clause size reduction: 1851.03 --> 1.32432 (3243.6 --> 1.3, 3275.45 --> 1.36364, 1.16667 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 164.919 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
[DBG] Resident set: 307332 kB.
[DBG] Virtual Memory: 382768 kB.
[DBG] Max memory usage: 430244 kB.
Synthesis time: 94.63 sec (Real time) / 162.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.51 sec (Real time) / 1.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4246 3 340 1 3901
=====================  moving_obstacle_8x8_0glitches.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 503.803 sec CPU time.
[LOG] Relation determinization time: 283 sec real time.
[LOG] Final circuit size: 689 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 689 new AND gates.
[LOG] Size before ABC: 756 AND gates.
[LOG] Size after ABC: 689 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 443.736/222 sec (8.81144/4 sec, 23.1825/12 sec, 14.9321/7 sec, 35.5144/18 sec, 1.82342/1 sec, 66.2588/33 sec, 94.0666/47 sec, 111.644/56 sec, 52.1811/26 sec, 35.3223/18 sec )
[LOG] Nr of iterations: 326 (28, 71, 26, 40, 6, 22, 69, 23, 38, 3 )
[LOG] Total clause computation time: 19.445/6 sec (1.0847/1.0847 sec, 0.72899/0.72899 sec, 1.18324/1.18324 sec, 0.959247/0.959247 sec, 1.12484/1.12484 sec, 2.04669/2.04669 sec, 2.53872/2.53872 sec, 0.859273/0.859273 sec, 2.14163/2.14163 sec, 6.77772/6.77772 sec )
[LOG] Total clause minimization time: 423.781/216 sec (7.6429/7.6429 sec, 22.3921/22.3921 sec, 13.6915/13.6915 sec, 34.4943/34.4943 sec, 0.643077/0.643077 sec, 64.1746/64.1746 sec, 91.4833/91.4833 sec, 110.748/110.748 sec, 50.0014/50.0014 sec, 28.5095/28.5095 sec )
[LOG] Total clause size reduction: 55844 --> 1133 (9045 --> 89, 23380 --> 309, 8300 --> 75, 12909 --> 149, 1635 --> 7, 63 --> 55, 301 --> 262, 66 --> 42, 142 --> 142, 3 --> 3 )
[LOG] Average clause size reduction: 171.301 --> 3.47546 (323.036 --> 3.17857, 329.296 --> 4.35211, 319.231 --> 2.88462, 322.725 --> 3.725, 272.5 --> 1.16667, 2.86364 --> 2.5, 4.36232 --> 3.7971, 2.86957 --> 1.82609, 3.73684 --> 3.73684, 1 --> 1 )
[LOG] Overall execution time: 503.813 sec CPU time.
[LOG] Overall execution time: 283 sec real time.
[DBG] Resident set: 187992 kB.
[DBG] Virtual Memory: 247300 kB.
[DBG] Max memory usage: 225556 kB.
Synthesis time: 282.18 sec (Real time) / 502.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.08 sec (Real time) / 17.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1031 12 19 1 995
=====================  moving_obstacle_16x16_3glitches.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 8998.24 sec CPU time.
[LOG] Relation determinization time: 9013 sec real time.
[LOG] Final circuit size: 21824 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: false, false, 
[LOG] Final circuit size: 21824 new AND gates.
[LOG] Size before ABC: 26216 AND gates.
[LOG] Size after ABC: 21824 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 8845.85/8854 sec (1036.58/1038 sec, 2791.19/2794 sec, 1493.88/1495 sec, 3426.83/3430 sec, 97.3719/97 sec )
[LOG] Nr of iterations: 3704 (965, 1642, 479, 614, 4 )
[LOG] Total clause computation time: 1307.17/1299 sec (201.115/201.115 sec, 173.464/173.464 sec, 493.696/493.696 sec, 375.554/375.554 sec, 63.3446/63.3446 sec )
[LOG] Total clause minimization time: 7524.65/7542 sec (832.378/832.378 sec, 2612.41/2612.41 sec, 997.938/997.938 sec, 3048.54/3048.54 sec, 33.3804/33.3804 sec )
[LOG] Total clause size reduction: 1729277 --> 25884 (452116 --> 7015, 767988 --> 12131, 222748 --> 2969, 285045 --> 3763, 1380 --> 6 )
[LOG] Average clause size reduction: 466.867 --> 6.98812 (468.514 --> 7.26943, 467.715 --> 7.38794, 465.027 --> 6.19833, 464.243 --> 6.12866, 345 --> 1.5 )
[LOG] Overall execution time: 8998.44 sec CPU time.
[LOG] Overall execution time: 9013 sec real time.
[DBG] Resident set: 209592 kB.
[DBG] Virtual Memory: 300324 kB.
[DBG] Max memory usage: 1417164 kB.
Synthesis time: 9012.83 sec (Real time) / 8968.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.55 sec (Real time) / 8.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20500.05 sec (Real time) / 20443.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 476 23 25 1 428
Raw AIGER output size: aag 22300 18 25 1 22252
=====================  driver_a8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 17.0946 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 155 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 155 new AND gates.
[LOG] Size before ABC: 203 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.4032/5 sec (0.253933/0 sec, 0.316136/0 sec, 0.207339/0 sec, 0.203813/0 sec, 0.121384/0 sec, 0.201434/0 sec, 0.223557/1 sec, 0.235711/0 sec, 0.200227/0 sec, 0.083934/0 sec, 0.126278/0 sec, 0.223341/0 sec, 0.196565/0 sec, 0.202761/0 sec, 0.196234/0 sec, 0.206288/0 sec, 0.206951/0 sec, 0.205513/1 sec, 0.122421/0 sec, 0.278226/0 sec, 0.220694/0 sec, 0.186363/0 sec, 0.25171/0 sec, 0.061565/0 sec, 0.061179/0 sec, 0.066318/0 sec, 0.060589/0 sec, 0.065257/0 sec, 0.060126/0 sec, 0.062777/0 sec, 0.066284/0 sec, 0.067271/0 sec, 0.063144/0 sec, 0.060801/1 sec, 0.066898/0 sec, 0.068268/0 sec, 0.060854/0 sec, 0.059469/0 sec, 0.065213/0 sec, 0.11005/0 sec, 0.074887/0 sec, 0.060524/0 sec, 0.062877/0 sec, 0.065723/0 sec, 0.062241/0 sec, 0.064545/0 sec, 0.059189/0 sec, 0.060556/0 sec, 0.061463/0 sec, 0.061333/0 sec, 0.064543/0 sec, 0.062776/0 sec, 0.063671/0 sec, 0.061654/0 sec, 0.066819/0 sec, 0.060724/0 sec, 0.065461/0 sec, 0.060135/0 sec, 0.063984/0 sec, 0.062367/0 sec, 0.065855/0 sec, 0.062283/1 sec, 0.065034/0 sec, 0.061202/0 sec, 0.061531/0 sec, 0.060915/0 sec, 0.060494/0 sec, 0.061779/0 sec, 0.061222/0 sec, 0.059503/0 sec, 0.062907/0 sec, 0.061065/0 sec, 0.06029/0 sec, 0.139335/0 sec, 0.061066/0 sec, 0.120272/0 sec, 0.126584/0 sec, 0.131107/0 sec, 0.118815/0 sec, 0.118268/0 sec, 0.177713/0 sec, 0.118472/0 sec, 0.069428/0 sec, 0.063965/0 sec, 0.063896/0 sec, 0.01024/0 sec, 0.063791/0 sec, 0.064022/0 sec, 0.063777/0 sec, 0.063848/0 sec, 0.010278/0 sec, 0.010217/0 sec, 0.065981/0 sec, 0.064552/0 sec, 0.063896/0 sec, 0.063915/0 sec, 0.0638/0 sec, 0.063626/0 sec, 0.063795/0 sec, 0.010223/0 sec, 0.123617/0 sec, 0.117197/0 sec, 0.063843/0 sec, 0.099857/0 sec, 0.010437/0 sec, 0.010187/0 sec, 0.010265/0 sec, 0.010172/0 sec, 0.010227/0 sec, 0.010171/0 sec, 0.010223/0 sec, 0.010181/0 sec, 0.010223/0 sec, 0.010168/0 sec, 0.010231/0 sec, 0.01018/0 sec, 0.010232/0 sec, 0.010168/0 sec, 0.010238/0 sec, 0.010171/0 sec, 0.010227/0 sec, 0.01018/0 sec, 0.010225/0 sec, 0.010192/0 sec, 0.010225/0 sec, 0.010165/0 sec, 0.010224/0 sec, 0.010175/0 sec, 0.010238/0 sec, 0.010162/0 sec, 0.01023/0 sec, 0.010167/0 sec, 0.010229/0 sec, 0.010176/1 sec, 0.010227/0 sec, 0.010179/0 sec, 0.010231/0 sec, 0.010168/0 sec, 0.01023/0 sec, 0.010173/0 sec, 0.010234/0 sec, 0.010163/0 sec, 0.010222/0 sec, 0.010172/0 sec, 0.010227/0 sec, 0.010179/0 sec, 0.01022/0 sec, 0.010191/0 sec, 0.010223/0 sec, 0.010167/0 sec, 0.010233/0 sec, 0.010179/0 sec, 0.010232/0 sec, 0.010165/0 sec, 0.117604/0 sec, 0.010237/0 sec, 0.066104/0 sec, 0.066028/0 sec, 0.066432/0 sec, 0.06602/0 sec, 0.066473/0 sec, 0.108165/0 sec )
[LOG] Nr of iterations: 187 (3, 12, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 10, 6, 2, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 9, 5, 1, 10, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 3.90755/2 sec (0.093248/0.093248 sec, 0.110344/0.110344 sec, 0.086485/0.086485 sec, 0.083375/0.083375 sec, 0.087336/0.087336 sec, 0.081986/0.081986 sec, 0.093451/0.093451 sec, 0.09871/0.09871 sec, 0.081518/0.081518 sec, 0.044387/0.044387 sec, 0.093875/0.093875 sec, 0.092303/0.092303 sec, 0.08251/0.08251 sec, 0.084031/0.084031 sec, 0.080189/0.080189 sec, 0.085108/0.085108 sec, 0.086016/0.086016 sec, 0.085211/0.085211 sec, 0.089767/0.089767 sec, 0.079253/0.079253 sec, 0.097795/0.097795 sec, 0.079161/0.079161 sec, 0.093204/0.093204 sec, 0.02086/0.02086 sec, 0.020879/0.020879 sec, 0.025979/0.025979 sec, 0.020456/0.020456 sec, 0.025238/0.025238 sec, 0.020014/0.020014 sec, 0.022795/0.022795 sec, 0.026253/0.026253 sec, 0.02729/0.02729 sec, 0.023161/0.023161 sec, 0.020901/0.020901 sec, 0.026788/0.026788 sec, 0.028385/0.028385 sec, 0.020882/0.020882 sec, 0.021196/0.021196 sec, 0.025451/0.025451 sec, 0.077177/0.077177 sec, 0.035008/0.035008 sec, 0.020448/0.020448 sec, 0.02299/0.02299 sec, 0.025793/0.025793 sec, 0.023978/0.023978 sec, 0.024672/0.024672 sec, 0.020886/0.020886 sec, 0.020653/0.020653 sec, 0.021311/0.021311 sec, 0.021483/0.021483 sec, 0.024713/0.024713 sec, 0.022793/0.022793 sec, 0.02376/0.02376 sec, 0.021826/0.021826 sec, 0.027075/0.027075 sec, 0.020999/0.020999 sec, 0.025802/0.025802 sec, 0.020361/0.020361 sec, 0.024285/0.024285 sec, 0.0227/0.0227 sec, 0.026274/0.026274 sec, 0.02272/0.02272 sec, 0.025456/0.025456 sec, 0.021658/0.021658 sec, 0.021894/0.021894 sec, 0.021268/0.021268 sec, 0.020836/0.020836 sec, 0.022024/0.022024 sec, 0.021465/0.021465 sec, 0.019872/0.019872 sec, 0.02325/0.02325 sec, 0.021376/0.021376 sec, 0.020659/0.020659 sec, 0.040905/0.040905 sec, 0.021552/0.021552 sec, 0.059224/0.059224 sec, 0.060949/0.060949 sec, 0.065125/0.065125 sec, 0.057844/0.057844 sec, 0.057205/0.057205 sec, 0.076224/0.076224 sec, 0.038034/0.038034 sec, 0.000105/0.000105 sec, 0.000101/0.000101 sec, 0.0001/0.0001 sec, 0/0 sec, 0.000102/0.000102 sec, 0.000101/0.000101 sec, 0.000113/0.000113 sec, 0.000102/0.000102 sec, 0/0 sec, 0/0 sec, 0.000101/0.000101 sec, 0.000102/0.000102 sec, 0.000101/0.000101 sec, 0.000101/0.000101 sec, 0.000103/0.000103 sec, 0.000101/0.000101 sec, 0.000101/0.000101 sec, 0/0 sec, 0.051254/0.051254 sec, 0.048808/0.048808 sec, 0.0001/0.0001 sec, 0.032328/0.032328 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.051409/0.051409 sec, 0/0 sec, 0.000102/0.000102 sec, 0.0001/0.0001 sec, 0.000101/0.000101 sec, 0.000101/0.000101 sec, 0.000101/0.000101 sec, 0.041391/0.041391 sec )
[LOG] Total clause minimization time: 3.55425/1 sec (0.100482/0.100482 sec, 0.169766/0.169766 sec, 0.086956/0.086956 sec, 0.086443/0.086443 sec, 0/0 sec, 0.08434/0.08434 sec, 0.094794/0.094794 sec, 0.101105/0.101105 sec, 0.08255/0.08255 sec, 0/0 sec, 0/0 sec, 0.098293/0.098293 sec, 0.080938/0.080938 sec, 0.086005/0.086005 sec, 0.083185/0.083185 sec, 0.088432/0.088432 sec, 0.088123/0.088123 sec, 0.087658/0.087658 sec, 0/0 sec, 0.165252/0.165252 sec, 0.089088/0.089088 sec, 0.073644/0.073644 sec, 0.124324/0.124324 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.058517/0.058517 sec, 0/0 sec, 0.021495/0.021495 sec, 0.025996/0.025996 sec, 0.026152/0.026152 sec, 0.020947/0.020947 sec, 0.021002/0.021002 sec, 0.061616/0.061616 sec, 0.068504/0.068504 sec, 0.058753/0.058753 sec, 0.053508/0.053508 sec, 0.053495/0.053495 sec, 0/0 sec, 0.053397/0.053397 sec, 0.053569/0.053569 sec, 0.053359/0.053359 sec, 0.053521/0.053521 sec, 0/0 sec, 0/0 sec, 0.055632/0.055632 sec, 0.0542/0.0542 sec, 0.053455/0.053455 sec, 0.053557/0.053557 sec, 0.053399/0.053399 sec, 0.053287/0.053287 sec, 0.053402/0.053402 sec, 0/0 sec, 0.061886/0.061886 sec, 0.057977/0.057977 sec, 0.05342/0.05342 sec, 0.057026/0.057026 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.055944/0.055944 sec, 0/0 sec, 0.055749/0.055749 sec, 0.055712/0.055712 sec, 0.05606/0.05606 sec, 0.055695/0.055695 sec, 0.056096/0.056096 sec, 0.056539/0.056539 sec )
[LOG] Total clause size reduction: 104888 --> 138 (4872 --> 2, 21637 --> 26, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1958 --> 0, 0 --> 0, 12996 --> 29, 7205 --> 5, 1445 --> 0, 14390 --> 21, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2408 --> 1, 0 --> 0, 2388 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2392 --> 1, 2 --> 2, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 23, 5 --> 5, 0 --> 0, 21 --> 21, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 560.898 --> 0.737968 (1624 --> 0.666667, 1803.08 --> 2.16667, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 979 --> 0, 0 --> 0, 1299.6 --> 2.9, 1200.83 --> 0.833333, 722.5 --> 0, 1308.18 --> 1.90909, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1204 --> 0.5, 0 --> 0, 1194 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1196 --> 0.5, 1 --> 1, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.22222 --> 2.55556, 1 --> 1, 0 --> 0, 2.1 --> 2.1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 17.1048 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
[DBG] Resident set: 15696 kB.
[DBG] Virtual Memory: 105200 kB.
[DBG] Max memory usage: 27528 kB.
Synthesis time: 11.16 sec (Real time) / 17.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2527 98 327 1 2097
=====================  driver_b8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 14.459 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.2692/5 sec (0.2854/0 sec, 0.213528/0 sec, 0.181685/0 sec, 0.167587/0 sec, 0.186963/0 sec, 0.173499/0 sec, 0.170982/0 sec, 0.171097/0 sec, 0.194865/0 sec, 0.054603/1 sec, 0.172913/0 sec, 0.12838/0 sec, 0.185674/0 sec, 0.176298/0 sec, 0.13141/0 sec, 0.187699/0 sec, 0.056584/0 sec, 0.057962/0 sec, 0.056105/0 sec, 0.053855/0 sec, 0.055693/0 sec, 0.062795/0 sec, 0.054099/0 sec, 0.055443/0 sec, 0.053418/0 sec, 0.05528/0 sec, 0.057234/0 sec, 0.055354/0 sec, 0.053512/0 sec, 0.055275/0 sec, 0.056705/0 sec, 0.049611/1 sec, 0.054713/0 sec, 0.0609/0 sec, 0.055107/0 sec, 0.057438/0 sec, 0.056416/0 sec, 0.052789/0 sec, 0.053315/0 sec, 0.056818/0 sec, 0.056892/0 sec, 0.054792/0 sec, 0.054012/0 sec, 0.054025/0 sec, 0.056502/0 sec, 0.053998/0 sec, 0.053152/0 sec, 0.053215/0 sec, 0.053821/0 sec, 0.171165/0 sec, 0.17632/0 sec, 0.152241/0 sec, 0.096975/0 sec, 0.164834/0 sec, 0.16255/1 sec, 0.168348/0 sec, 0.167498/0 sec, 0.101012/0 sec, 0.053221/0 sec, 0.054066/0 sec, 0.054507/0 sec, 0.054204/0 sec, 0.055269/0 sec, 0.055577/0 sec, 0.067879/0 sec, 0.061946/0 sec, 0.054794/0 sec, 0.061634/0 sec, 0.054732/0 sec, 0.057215/0 sec, 0.053697/0 sec, 0.058466/0 sec, 0.053641/0 sec, 0.058012/0 sec, 0.064665/0 sec, 0.096174/0 sec, 0.214834/0 sec, 0.183055/1 sec, 0.144825/0 sec, 0.206109/0 sec, 0.088616/0 sec, 0.11655/0 sec, 0.062091/0 sec, 0.057778/0 sec, 0.057873/0 sec, 0.057644/0 sec, 0.057538/0 sec, 0.057934/0 sec, 0.058085/0 sec, 0.097379/0 sec, 0.008797/0 sec, 0.065925/0 sec, 0.06608/0 sec, 0.066061/0 sec, 0.066351/0 sec, 0.066041/0 sec, 0.117916/1 sec, 0.008743/0 sec, 0.008819/0 sec, 0.008775/0 sec, 0.008806/0 sec, 0.008665/0 sec, 0.008706/0 sec, 0.008659/0 sec, 0.008703/0 sec, 0.008658/0 sec, 0.008692/0 sec, 0.008664/0 sec, 0.008706/0 sec, 0.00866/0 sec, 0.008699/0 sec, 0.00866/0 sec, 0.008714/0 sec, 0.008659/0 sec, 0.008703/0 sec, 0.008651/0 sec, 0.008699/0 sec, 0.008653/0 sec, 0.008738/0 sec, 0.008653/0 sec, 0.008698/0 sec, 0.008653/0 sec, 0.008712/0 sec, 0.008656/0 sec, 0.008694/0 sec, 0.008651/0 sec, 0.008706/0 sec, 0.00865/0 sec, 0.0087/0 sec, 0.008653/0 sec, 0.065598/0 sec, 0.066207/0 sec, 0.065679/0 sec, 0.008689/0 sec, 0.066381/0 sec, 0.065981/0 sec, 0.065896/0 sec, 0.066563/0 sec, 0.008716/0 sec, 0.008676/0 sec, 0.008697/0 sec, 0.00866/0 sec, 0.008721/0 sec, 0.008653/0 sec, 0.008695/0 sec, 0.008649/0 sec, 0.008684/0 sec, 0.008659/0 sec, 0.008684/0 sec, 0.008649/0 sec, 0.008716/0 sec, 0.008805/0 sec, 0.008688/0 sec, 0.008648/0 sec, 0.008686/0 sec, 0.008691/0 sec, 0.008713/0 sec, 0.106244/0 sec, 0.103592/0 sec, 0.058488/0 sec, 0.111658/0 sec, 0.008714/0 sec )
[LOG] Nr of iterations: 183 (9, 8, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 9, 5, 2, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 3, 1, 8, 0 )
[LOG] Total clause computation time: 3.78332/1 sec (0.092318/0.092318 sec, 0.088635/0.088635 sec, 0.072566/0.072566 sec, 0.067324/0.067324 sec, 0.077495/0.077495 sec, 0.068519/0.068519 sec, 0.069062/0.069062 sec, 0.067818/0.067818 sec, 0.081367/0.081367 sec, 0.024331/0.024331 sec, 0.071565/0.071565 sec, 0.07132/0.07132 sec, 0.077636/0.077636 sec, 0.071054/0.071054 sec, 0.071504/0.071504 sec, 0.076546/0.076546 sec, 0.026342/0.026342 sec, 0.027815/0.027815 sec, 0.025998/0.025998 sec, 0.023744/0.023744 sec, 0.025583/0.025583 sec, 0.032888/0.032888 sec, 0.024187/0.024187 sec, 0.025628/0.025628 sec, 0.023599/0.023599 sec, 0.025412/0.025412 sec, 0.027366/0.027366 sec, 0.025498/0.025498 sec, 0.023533/0.023533 sec, 0.025246/0.025246 sec, 0.026635/0.026635 sec, 0.020727/0.020727 sec, 0.024881/0.024881 sec, 0.030807/0.030807 sec, 0.025254/0.025254 sec, 0.027453/0.027453 sec, 0.026603/0.026603 sec, 0.022966/0.022966 sec, 0.023599/0.023599 sec, 0.027075/0.027075 sec, 0.027276/0.027276 sec, 0.025024/0.025024 sec, 0.024236/0.024236 sec, 0.024269/0.024269 sec, 0.026525/0.026525 sec, 0.02416/0.02416 sec, 0.02318/0.02318 sec, 0.023263/0.023263 sec, 0.023818/0.023818 sec, 0.069908/0.069908 sec, 0.07284/0.07284 sec, 0.066125/0.066125 sec, 0.067609/0.067609 sec, 0.068514/0.068514 sec, 0.067359/0.067359 sec, 0.072309/0.072309 sec, 0.068105/0.068105 sec, 0.073706/0.073706 sec, 0.022746/0.022746 sec, 0.023751/0.023751 sec, 0.024122/0.024122 sec, 0.023922/0.023922 sec, 0.025025/0.025025 sec, 0.025374/0.025374 sec, 0.037741/0.037741 sec, 0.031768/0.031768 sec, 0.024633/0.024633 sec, 0.031387/0.031387 sec, 0.024491/0.024491 sec, 0.026981/0.026981 sec, 0.023515/0.023515 sec, 0.028295/0.028295 sec, 0.023517/0.023517 sec, 0.027884/0.027884 sec, 0.03796/0.03796 sec, 0.069079/0.069079 sec, 0.07496/0.07496 sec, 0.076391/0.076391 sec, 0.062455/0.062455 sec, 0.073264/0.073264 sec, 0.062392/0.062392 sec, 0.055721/0.055721 sec, 8.8e-05/8.8e-05 sec, 8.8e-05/8.8e-05 sec, 8.7e-05/8.7e-05 sec, 8.7e-05/8.7e-05 sec, 8.8e-05/8.8e-05 sec, 8.7e-05/8.7e-05 sec, 8.7e-05/8.7e-05 sec, 0.031076/0.031076 sec, 0/0 sec, 8.7e-05/8.7e-05 sec, 8.6e-05/8.6e-05 sec, 8.5e-05/8.5e-05 sec, 8.7e-05/8.7e-05 sec, 8.6e-05/8.6e-05 sec, 0.058453/0.058453 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec, 8.6e-05/8.6e-05 sec, 8.7e-05/8.7e-05 sec, 0/0 sec, 8.7e-05/8.7e-05 sec, 8.5e-05/8.5e-05 sec, 8.6e-05/8.6e-05 sec, 8.6e-05/8.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.043224/0.043224 sec, 0.043569/0.043569 sec, 8.7e-05/8.7e-05 sec, 0.051767/0.051767 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.38173/2 sec (0.145388/0.145388 sec, 0.095816/0.095816 sec, 0.081097/0.081097 sec, 0.071936/0.071936 sec, 0.081326/0.081326 sec, 0.076794/0.076794 sec, 0.073369/0.073369 sec, 0.07416/0.07416 sec, 0.085915/0.085915 sec, 0/0 sec, 0.074207/0.074207 sec, 0.027041/0.027041 sec, 0.080538/0.080538 sec, 0.077741/0.077741 sec, 0.029141/0.029141 sec, 0.083202/0.083202 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07256/0.07256 sec, 0.074475/0.074475 sec, 0.056718/0.056718 sec, 0/0 sec, 0.066717/0.066717 sec, 0.065412/0.065412 sec, 0.066078/0.066078 sec, 0.068965/0.068965 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.113105/0.113105 sec, 0.080075/0.080075 sec, 0.056042/0.056042 sec, 0.105423/0.105423 sec, 0/0 sec, 0.050189/0.050189 sec, 0.053118/0.053118 sec, 0.048918/0.048918 sec, 0.049055/0.049055 sec, 0.048873/0.048873 sec, 0.04872/0.04872 sec, 0.049095/0.049095 sec, 0.049139/0.049139 sec, 0.057582/0.057582 sec, 0/0 sec, 0.057151/0.057151 sec, 0.057227/0.057227 sec, 0.057278/0.057278 sec, 0.057512/0.057512 sec, 0.057258/0.057258 sec, 0.050667/0.050667 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.056793/0.056793 sec, 0.057411/0.057411 sec, 0.056839/0.056839 sec, 0/0 sec, 0.057597/0.057597 sec, 0.057207/0.057207 sec, 0.057081/0.057081 sec, 0.057792/0.057792 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.054127/0.054127 sec, 0.051205/0.051205 sec, 0.049663/0.049663 sec, 0.050994/0.050994 sec, 0/0 sec )
[LOG] Total clause size reduction: 91703 --> 120 (13944 --> 25, 12194 --> 7, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 1739 --> 2, 0 --> 0, 1742 --> 0, 2030 --> 0, 1742 --> 0, 1742 --> 0, 2030 --> 0, 3484 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9752 --> 21, 4864 --> 4, 1220 --> 0, 12140 --> 20, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 18, 3 --> 3, 0 --> 0, 14 --> 14, 0 --> 0 )
[LOG] Average clause size reduction: 501.109 --> 0.655738 (1549.33 --> 2.77778, 1524.25 --> 0.875, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 869.5 --> 1, 0 --> 0, 871 --> 0, 1015 --> 0, 871 --> 0, 871 --> 0, 1015 --> 0, 1161.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1083.56 --> 2.33333, 972.8 --> 0.8, 610 --> 0, 1103.64 --> 1.81818, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.625 --> 2.25, 1 --> 1, 0 --> 0, 1.75 --> 1.75, 0 --> 0 )
[LOG] Overall execution time: 14.4673 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
[DBG] Resident set: 13512 kB.
[DBG] Virtual Memory: 103228 kB.
[DBG] Max memory usage: 33696 kB.
Synthesis time: 9.07 sec (Real time) / 14.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2115 98 241 1 1773
=====================  driver_c8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.09272 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 149 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.30006/1 sec (0.080633/0 sec, 0.071047/0 sec, 0.068061/0 sec, 0.038619/0 sec, 0.019295/0 sec, 0.015732/0 sec, 0.016685/0 sec, 0.01635/0 sec, 0.01582/0 sec, 0.020104/0 sec, 0.036978/1 sec, 0.015569/0 sec, 0.016016/0 sec, 0.016968/0 sec, 0.016177/0 sec, 0.015059/0 sec, 0.01555/0 sec, 0.018534/0 sec, 0.033352/0 sec, 0.088121/0 sec, 0.095439/0 sec, 0.053658/0 sec, 0.065758/0 sec, 0.04327/0 sec, 0.050449/0 sec, 0.031929/0 sec, 0.031938/0 sec, 0.033135/0 sec, 0.00338/0 sec, 0.003385/0 sec, 0.00336/0 sec, 0.003398/0 sec, 0.003353/0 sec, 0.003389/0 sec, 0.003353/0 sec, 0.003377/0 sec, 0.003378/0 sec, 0.003379/0 sec, 0.003363/0 sec, 0.003376/0 sec, 0.003357/0 sec, 0.003365/0 sec, 0.003365/0 sec, 0.090531/0 sec, 0.043795/0 sec, 0.026819/0 sec, 0.044728/0 sec, 0.003366/0 sec )
[LOG] Nr of iterations: 104 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 11, 26, 2, 2, 1, 3, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 25, 1, 1, 0 )
[LOG] Total clause computation time: 0.527915/0 sec (0.025733/0.025733 sec, 0.030297/0.030297 sec, 0.029574/0.029574 sec, 0.01301/0.01301 sec, 0.01023/0.01023 sec, 0.006725/0.006725 sec, 0.007691/0.007691 sec, 0.00731/0.00731 sec, 0.006843/0.006843 sec, 0.011183/0.011183 sec, 0.028001/0.028001 sec, 0.006578/0.006578 sec, 0.007058/0.007058 sec, 0.007994/0.007994 sec, 0.007212/0.007212 sec, 0.006066/0.006066 sec, 0.006588/0.006588 sec, 0.009575/0.009575 sec, 0.024364/0.024364 sec, 0.027711/0.027711 sec, 0.042055/0.042055 sec, 0.033119/0.033119 sec, 0.027064/0.027064 sec, 0.034086/0.034086 sec, 0.025888/0.025888 sec, 4.2e-05/4.2e-05 sec, 4.2e-05/4.2e-05 sec, 0.006099/0.006099 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.043146/0.043146 sec, 0.015323/0.015323 sec, 4.2e-05/4.2e-05 sec, 0.021266/0.021266 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.464929/0 sec (0.038663/0.038663 sec, 0.031306/0.031306 sec, 0.029393/0.029393 sec, 0.016503/0.016503 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.051006/0.051006 sec, 0.043409/0.043409 sec, 0.011484/0.011484 sec, 0.029691/0.029691 sec, 0/0 sec, 0.020469/0.020469 sec, 0.028469/0.028469 sec, 0.028511/0.028511 sec, 0.023651/0.023651 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.043965/0.043965 sec, 0.02487/0.02487 sec, 0.023434/0.023434 sec, 0.020105/0.020105 sec, 0/0 sec )
[LOG] Total clause size reduction: 19850 --> 113 (1830 --> 9, 609 --> 0, 614 --> 0, 702 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4360 --> 33, 10825 --> 25, 432 --> 0, 431 --> 2, 0 --> 0, 9 --> 6, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 9, 25 --> 25, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 190.865 --> 1.08654 (457.5 --> 2.25, 304.5 --> 0, 307 --> 0, 351 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 396.364 --> 3, 416.346 --> 0.961538, 216 --> 0, 215.5 --> 1, 0 --> 0, 3 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.5 --> 2.25, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 4.09602 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 8304 kB.
[DBG] Virtual Memory: 97332 kB.
[DBG] Max memory usage: 13708 kB.
Synthesis time: 3.41 sec (Real time) / 4.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 799 28 80 1 688
=====================  driver_d8y.aag =====================
[INF] Parsing the input file ...
[INF] Starting the synthesizer ...
[LOG] Relation determinization time: 4.09921 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Done: true, false, 
[LOG] Second run: true, false, 
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.929755/1 sec (0.061013/0 sec, 0.055068/0 sec, 0.049259/0 sec, 0.028558/0 sec, 0.01219/0 sec, 0.01221/0 sec, 0.011729/0 sec, 0.01179/0 sec, 0.011937/0 sec, 0.014449/0 sec, 0.030546/0 sec, 0.011892/0 sec, 0.012922/0 sec, 0.011751/0 sec, 0.011538/0 sec, 0.011628/0 sec, 0.012718/0 sec, 0.0134/0 sec, 0.029041/0 sec, 0.053321/0 sec, 0.047222/0 sec, 0.032211/0 sec, 0.049154/0 sec, 0.036283/0 sec, 0.0447/0 sec, 0.022862/1 sec, 0.022918/0 sec, 0.042043/0 sec, 0.002612/0 sec, 0.002592/0 sec, 0.002652/0 sec, 0.002591/0 sec, 0.002599/0 sec, 0.002603/0 sec, 0.002591/0 sec, 0.002587/0 sec, 0.002622/0 sec, 0.002592/0 sec, 0.002606/0 sec, 0.002592/0 sec, 0.002601/0 sec, 0.002598/0 sec, 0.002589/0 sec, 0.035708/0 sec, 0.034881/0 sec, 0.023895/0 sec, 0.029307/0 sec, 0.002584/0 sec )
[LOG] Nr of iterations: 55 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 3, 1, 2, 0 )
[LOG] Total clause computation time: 0.387077/0 sec (0.01997/0.01997 sec, 0.027107/0.027107 sec, 0.024747/0.024747 sec, 0.010099/0.010099 sec, 0.005428/0.005428 sec, 0.005454/0.005454 sec, 0.004952/0.004952 sec, 0.005031/0.005031 sec, 0.005198/0.005198 sec, 0.00774/0.00774 sec, 0.023818/0.023818 sec, 0.005134/0.005134 sec, 0.006142/0.006142 sec, 0.004989/0.004989 sec, 0.004794/0.004794 sec, 0.004856/0.004856 sec, 0.00596/0.00596 sec, 0.006658/0.006658 sec, 0.022277/0.022277 sec, 0.018574/0.018574 sec, 0.019813/0.019813 sec, 0.018945/0.018945 sec, 0.018886/0.018886 sec, 0.029435/0.029435 sec, 0.021935/0.021935 sec, 3.6e-05/3.6e-05 sec, 3.6e-05/3.6e-05 sec, 0.018039/0.018039 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.015366/0.015366 sec, 0.013807/0.013807 sec, 3.6e-05/3.6e-05 sec, 0.011815/0.011815 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.310529/1 sec (0.027937/0.027937 sec, 0.021204/0.021204 sec, 0.017775/0.017775 sec, 0.011637/0.011637 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.027967/0.027967 sec, 0.020573/0.020573 sec, 0.00648/0.00648 sec, 0.023355/0.023355 sec, 0/0 sec, 0.019599/0.019599 sec, 0.020139/0.020139 sec, 0.020234/0.020234 sec, 0.021373/0.021373 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017707/0.017707 sec, 0.018416/0.018416 sec, 0.02126/0.02126 sec, 0.014873/0.014873 sec, 0/0 sec )
[LOG] Total clause size reduction: 6616 --> 50 (932 --> 8, 465 --> 0, 470 --> 0, 522 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 12, 969 --> 3, 327 --> 0, 1610 --> 10, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 7, 3 --> 3, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Average clause size reduction: 120.291 --> 0.909091 (310.667 --> 2.66667, 232.5 --> 0, 235 --> 0, 261 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2.4, 242.25 --> 0.75, 163.5 --> 0, 268.333 --> 1.66667, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.33333 --> 2.33333, 1 --> 1, 0 --> 0, 1 --> 1, 0 --> 0 )
[LOG] Overall execution time: 4.10222 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
[DBG] Resident set: 11600 kB.
[DBG] Virtual Memory: 96760 kB.
[DBG] Max memory usage: 14092 kB.
Synthesis time: 3.69 sec (Real time) / 4.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 569 16 56 1 496
