================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Thu May 29 17:37:51 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         SHA
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              1708
FF:               1623
DSP:              0
BRAM:             14
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 2.605       |
| Post-Route     | 3.244       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                    | 1708 | 1623 |     | 14   |      |     |        |      |         |          |        |
|   (inst)                                                                | 254  | 424  |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_local_memset_label11_fu_427                   | 17   | 6    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_local_memset_label11_fu_427)               |      | 4    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 17   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_local_memset_label12_fu_411                   | 22   | 8    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_local_memset_label12_fu_411)               |      | 6    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 22   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_local_memset_label1_fu_419                    | 18   | 6    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_local_memset_label1_fu_419)                |      | 4    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 18   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395     | 87   | 47   |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395) | 25   | 45   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 62   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_stream_Pipeline_sha_stream_label2_fu_433                      | 12   | 9    |     |      |      |     |        |      |         |          |        |
|     (grp_sha_stream_Pipeline_sha_stream_label2_fu_433)                  |      | 7    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U                            | 12   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_sha_transform_fu_403                                              | 1223 | 1123 |     | 2    |      |     |        |      |         |          |        |
|     (grp_sha_transform_fu_403)                                          | 932  | 1123 |     |      |      |     |        |      |         |          |        |
|     W_U                                                                 | 291  |      |     | 2    |      |     |        |      |         |          |        |
|   local_indata_U                                                        | 58   |      |     | 8    |      |     |        |      |         |          |        |
|   sha_info_data_U                                                       | 17   |      |     | 2    |      |     |        |      |         |          |        |
|   sha_info_digest_U                                                     | 3    |      |     | 2    |      |     |        |      |         |          |        |
+-------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.20%  | OK     |
| FD                                                        | 50%       | 0.09%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.09%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.52%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.52%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 48     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.65   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------+-------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                        | ENDPOINT PIN                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                       |                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------+-------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.756 | grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK | grp_sha_transform_fu_403/B_11_reg_311_reg[27]/D |            5 |          6 |          3.178 |          1.480 |        1.698 |
| Path2 | 4.771 | grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK | grp_sha_transform_fu_403/B_11_reg_311_reg[29]/D |            5 |          6 |          3.163 |          1.528 |        1.635 |
| Path3 | 4.776 | grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK | grp_sha_transform_fu_403/B_11_reg_311_reg[26]/D |            5 |          6 |          3.158 |          1.491 |        1.667 |
| Path4 | 4.782 | grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK | grp_sha_transform_fu_403/B_11_reg_311_reg[19]/D |            6 |          6 |          3.153 |          1.439 |        1.714 |
| Path5 | 4.790 | grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK | grp_sha_transform_fu_403/B_11_reg_311_reg[13]/D |            5 |          6 |          3.145 |          1.470 |        1.675 |
+-------+-------+-------------------------------------------------------+-------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------+------------------------+
    | Path1 Cells                                           | Primitive Type         |
    +-------------------------------------------------------+------------------------+
    | grp_sha_transform_fu_403/W_U/ram_reg_bram_0           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6     | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14    | CLB.LUT.LUT4           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[27]_i_1     | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/B_11_reg_311_reg[27]         | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------+------------------------+

    +-------------------------------------------------------+------------------------+
    | Path2 Cells                                           | Primitive Type         |
    +-------------------------------------------------------+------------------------+
    | grp_sha_transform_fu_403/W_U/ram_reg_bram_0           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6     | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14    | CLB.LUT.LUT4           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[29]_i_1     | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/B_11_reg_311_reg[29]         | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------+------------------------+

    +-------------------------------------------------------+------------------------+
    | Path3 Cells                                           | Primitive Type         |
    +-------------------------------------------------------+------------------------+
    | grp_sha_transform_fu_403/W_U/ram_reg_bram_0           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6     | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14    | CLB.LUT.LUT4           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[26]_i_1     | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/B_11_reg_311_reg[26]         | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------+------------------------+

    +-------------------------------------------------------+------------------------+
    | Path4 Cells                                           | Primitive Type         |
    +-------------------------------------------------------+------------------------+
    | grp_sha_transform_fu_403/W_U/ram_reg_bram_0           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3      | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10     | CLB.LUT.LUT4           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[19]_i_1     | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/B_11_reg_311_reg[19]         | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------+------------------------+

    +-------------------------------------------------------+------------------------+
    | Path5 Cells                                           | Primitive Type         |
    +-------------------------------------------------------+------------------------+
    | grp_sha_transform_fu_403/W_U/ram_reg_bram_0           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3      | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10     | CLB.LUT.LUT4           |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | grp_sha_transform_fu_403/W_U/B_11_reg_311[13]_i_1     | CLB.LUT.LUT3           |
    | grp_sha_transform_fu_403/B_11_reg_311_reg[13]         | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------+------------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sha_stream_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/sha_stream_failfast_routed.rpt                 |
| status                   | impl/verilog/report/sha_stream_status_routed.rpt                   |
| timing                   | impl/verilog/report/sha_stream_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/sha_stream_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/sha_stream_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/sha_stream_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


