;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* motor_l_en */
motor_l_en__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
motor_l_en__0__MASK EQU 0x04
motor_l_en__0__PC EQU CYREG_PRT1_PC2
motor_l_en__0__PORT EQU 1
motor_l_en__0__SHIFT EQU 2
motor_l_en__AG EQU CYREG_PRT1_AG
motor_l_en__AMUX EQU CYREG_PRT1_AMUX
motor_l_en__BIE EQU CYREG_PRT1_BIE
motor_l_en__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_en__BYP EQU CYREG_PRT1_BYP
motor_l_en__CTL EQU CYREG_PRT1_CTL
motor_l_en__DM0 EQU CYREG_PRT1_DM0
motor_l_en__DM1 EQU CYREG_PRT1_DM1
motor_l_en__DM2 EQU CYREG_PRT1_DM2
motor_l_en__DR EQU CYREG_PRT1_DR
motor_l_en__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_en__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_en__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_en__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_en__MASK EQU 0x04
motor_l_en__PORT EQU 1
motor_l_en__PRT EQU CYREG_PRT1_PRT
motor_l_en__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_en__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_en__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_en__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_en__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_en__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_en__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_en__PS EQU CYREG_PRT1_PS
motor_l_en__SHIFT EQU 2
motor_l_en__SLW EQU CYREG_PRT1_SLW

/* motor_r_en */
motor_r_en__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
motor_r_en__0__MASK EQU 0x04
motor_r_en__0__PC EQU CYREG_PRT2_PC2
motor_r_en__0__PORT EQU 2
motor_r_en__0__SHIFT EQU 2
motor_r_en__AG EQU CYREG_PRT2_AG
motor_r_en__AMUX EQU CYREG_PRT2_AMUX
motor_r_en__BIE EQU CYREG_PRT2_BIE
motor_r_en__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motor_r_en__BYP EQU CYREG_PRT2_BYP
motor_r_en__CTL EQU CYREG_PRT2_CTL
motor_r_en__DM0 EQU CYREG_PRT2_DM0
motor_r_en__DM1 EQU CYREG_PRT2_DM1
motor_r_en__DM2 EQU CYREG_PRT2_DM2
motor_r_en__DR EQU CYREG_PRT2_DR
motor_r_en__INP_DIS EQU CYREG_PRT2_INP_DIS
motor_r_en__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motor_r_en__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motor_r_en__LCD_EN EQU CYREG_PRT2_LCD_EN
motor_r_en__MASK EQU 0x04
motor_r_en__PORT EQU 2
motor_r_en__PRT EQU CYREG_PRT2_PRT
motor_r_en__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motor_r_en__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motor_r_en__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motor_r_en__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motor_r_en__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motor_r_en__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motor_r_en__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motor_r_en__PS EQU CYREG_PRT2_PS
motor_r_en__SHIFT EQU 2
motor_r_en__SLW EQU CYREG_PRT2_SLW

/* motor_l_in1 */
motor_l_in1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
motor_l_in1__0__MASK EQU 0x20
motor_l_in1__0__PC EQU CYREG_PRT1_PC5
motor_l_in1__0__PORT EQU 1
motor_l_in1__0__SHIFT EQU 5
motor_l_in1__AG EQU CYREG_PRT1_AG
motor_l_in1__AMUX EQU CYREG_PRT1_AMUX
motor_l_in1__BIE EQU CYREG_PRT1_BIE
motor_l_in1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_in1__BYP EQU CYREG_PRT1_BYP
motor_l_in1__CTL EQU CYREG_PRT1_CTL
motor_l_in1__DM0 EQU CYREG_PRT1_DM0
motor_l_in1__DM1 EQU CYREG_PRT1_DM1
motor_l_in1__DM2 EQU CYREG_PRT1_DM2
motor_l_in1__DR EQU CYREG_PRT1_DR
motor_l_in1__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_in1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_in1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_in1__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_in1__MASK EQU 0x20
motor_l_in1__PORT EQU 1
motor_l_in1__PRT EQU CYREG_PRT1_PRT
motor_l_in1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_in1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_in1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_in1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_in1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_in1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_in1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_in1__PS EQU CYREG_PRT1_PS
motor_l_in1__SHIFT EQU 5
motor_l_in1__SLW EQU CYREG_PRT1_SLW

/* motor_l_in2 */
motor_l_in2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
motor_l_in2__0__MASK EQU 0x10
motor_l_in2__0__PC EQU CYREG_PRT1_PC4
motor_l_in2__0__PORT EQU 1
motor_l_in2__0__SHIFT EQU 4
motor_l_in2__AG EQU CYREG_PRT1_AG
motor_l_in2__AMUX EQU CYREG_PRT1_AMUX
motor_l_in2__BIE EQU CYREG_PRT1_BIE
motor_l_in2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_in2__BYP EQU CYREG_PRT1_BYP
motor_l_in2__CTL EQU CYREG_PRT1_CTL
motor_l_in2__DM0 EQU CYREG_PRT1_DM0
motor_l_in2__DM1 EQU CYREG_PRT1_DM1
motor_l_in2__DM2 EQU CYREG_PRT1_DM2
motor_l_in2__DR EQU CYREG_PRT1_DR
motor_l_in2__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_in2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_in2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_in2__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_in2__MASK EQU 0x10
motor_l_in2__PORT EQU 1
motor_l_in2__PRT EQU CYREG_PRT1_PRT
motor_l_in2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_in2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_in2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_in2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_in2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_in2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_in2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_in2__PS EQU CYREG_PRT1_PS
motor_l_in2__SHIFT EQU 4
motor_l_in2__SLW EQU CYREG_PRT1_SLW

/* motor_l_pwm */
motor_l_pwm_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
motor_l_pwm_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
motor_l_pwm_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
motor_l_pwm_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
motor_l_pwm_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
motor_l_pwm_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
motor_l_pwm_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
motor_l_pwm_PWMHW__PER0 EQU CYREG_TMR0_PER0
motor_l_pwm_PWMHW__PER1 EQU CYREG_TMR0_PER1
motor_l_pwm_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
motor_l_pwm_PWMHW__PM_ACT_MSK EQU 0x01
motor_l_pwm_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
motor_l_pwm_PWMHW__PM_STBY_MSK EQU 0x01
motor_l_pwm_PWMHW__RT0 EQU CYREG_TMR0_RT0
motor_l_pwm_PWMHW__RT1 EQU CYREG_TMR0_RT1
motor_l_pwm_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* motor_r_in1 */
motor_r_in1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
motor_r_in1__0__MASK EQU 0x20
motor_r_in1__0__PC EQU CYREG_PRT2_PC5
motor_r_in1__0__PORT EQU 2
motor_r_in1__0__SHIFT EQU 5
motor_r_in1__AG EQU CYREG_PRT2_AG
motor_r_in1__AMUX EQU CYREG_PRT2_AMUX
motor_r_in1__BIE EQU CYREG_PRT2_BIE
motor_r_in1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motor_r_in1__BYP EQU CYREG_PRT2_BYP
motor_r_in1__CTL EQU CYREG_PRT2_CTL
motor_r_in1__DM0 EQU CYREG_PRT2_DM0
motor_r_in1__DM1 EQU CYREG_PRT2_DM1
motor_r_in1__DM2 EQU CYREG_PRT2_DM2
motor_r_in1__DR EQU CYREG_PRT2_DR
motor_r_in1__INP_DIS EQU CYREG_PRT2_INP_DIS
motor_r_in1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motor_r_in1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motor_r_in1__LCD_EN EQU CYREG_PRT2_LCD_EN
motor_r_in1__MASK EQU 0x20
motor_r_in1__PORT EQU 2
motor_r_in1__PRT EQU CYREG_PRT2_PRT
motor_r_in1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motor_r_in1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motor_r_in1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motor_r_in1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motor_r_in1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motor_r_in1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motor_r_in1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motor_r_in1__PS EQU CYREG_PRT2_PS
motor_r_in1__SHIFT EQU 5
motor_r_in1__SLW EQU CYREG_PRT2_SLW

/* motor_r_in2 */
motor_r_in2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
motor_r_in2__0__MASK EQU 0x10
motor_r_in2__0__PC EQU CYREG_PRT2_PC4
motor_r_in2__0__PORT EQU 2
motor_r_in2__0__SHIFT EQU 4
motor_r_in2__AG EQU CYREG_PRT2_AG
motor_r_in2__AMUX EQU CYREG_PRT2_AMUX
motor_r_in2__BIE EQU CYREG_PRT2_BIE
motor_r_in2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motor_r_in2__BYP EQU CYREG_PRT2_BYP
motor_r_in2__CTL EQU CYREG_PRT2_CTL
motor_r_in2__DM0 EQU CYREG_PRT2_DM0
motor_r_in2__DM1 EQU CYREG_PRT2_DM1
motor_r_in2__DM2 EQU CYREG_PRT2_DM2
motor_r_in2__DR EQU CYREG_PRT2_DR
motor_r_in2__INP_DIS EQU CYREG_PRT2_INP_DIS
motor_r_in2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motor_r_in2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motor_r_in2__LCD_EN EQU CYREG_PRT2_LCD_EN
motor_r_in2__MASK EQU 0x10
motor_r_in2__PORT EQU 2
motor_r_in2__PRT EQU CYREG_PRT2_PRT
motor_r_in2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motor_r_in2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motor_r_in2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motor_r_in2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motor_r_in2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motor_r_in2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motor_r_in2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motor_r_in2__PS EQU CYREG_PRT2_PS
motor_r_in2__SHIFT EQU 4
motor_r_in2__SLW EQU CYREG_PRT2_SLW

/* motor_r_pwm */
motor_r_pwm_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
motor_r_pwm_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
motor_r_pwm_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
motor_r_pwm_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
motor_r_pwm_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
motor_r_pwm_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
motor_r_pwm_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
motor_r_pwm_PWMHW__PER0 EQU CYREG_TMR1_PER0
motor_r_pwm_PWMHW__PER1 EQU CYREG_TMR1_PER1
motor_r_pwm_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
motor_r_pwm_PWMHW__PM_ACT_MSK EQU 0x02
motor_r_pwm_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
motor_r_pwm_PWMHW__PM_STBY_MSK EQU 0x02
motor_r_pwm_PWMHW__RT0 EQU CYREG_TMR1_RT0
motor_r_pwm_PWMHW__RT1 EQU CYREG_TMR1_RT1
motor_r_pwm_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* motor_l_phaseA */
motor_l_phaseA__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
motor_l_phaseA__0__MASK EQU 0x40
motor_l_phaseA__0__PC EQU CYREG_PRT1_PC6
motor_l_phaseA__0__PORT EQU 1
motor_l_phaseA__0__SHIFT EQU 6
motor_l_phaseA__AG EQU CYREG_PRT1_AG
motor_l_phaseA__AMUX EQU CYREG_PRT1_AMUX
motor_l_phaseA__BIE EQU CYREG_PRT1_BIE
motor_l_phaseA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_phaseA__BYP EQU CYREG_PRT1_BYP
motor_l_phaseA__CTL EQU CYREG_PRT1_CTL
motor_l_phaseA__DM0 EQU CYREG_PRT1_DM0
motor_l_phaseA__DM1 EQU CYREG_PRT1_DM1
motor_l_phaseA__DM2 EQU CYREG_PRT1_DM2
motor_l_phaseA__DR EQU CYREG_PRT1_DR
motor_l_phaseA__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_phaseA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_phaseA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_phaseA__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_phaseA__MASK EQU 0x40
motor_l_phaseA__PORT EQU 1
motor_l_phaseA__PRT EQU CYREG_PRT1_PRT
motor_l_phaseA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_phaseA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_phaseA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_phaseA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_phaseA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_phaseA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_phaseA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_phaseA__PS EQU CYREG_PRT1_PS
motor_l_phaseA__SHIFT EQU 6
motor_l_phaseA__SLW EQU CYREG_PRT1_SLW

/* motor_l_phaseB */
motor_l_phaseB__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
motor_l_phaseB__0__MASK EQU 0x80
motor_l_phaseB__0__PC EQU CYREG_PRT1_PC7
motor_l_phaseB__0__PORT EQU 1
motor_l_phaseB__0__SHIFT EQU 7
motor_l_phaseB__AG EQU CYREG_PRT1_AG
motor_l_phaseB__AMUX EQU CYREG_PRT1_AMUX
motor_l_phaseB__BIE EQU CYREG_PRT1_BIE
motor_l_phaseB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
motor_l_phaseB__BYP EQU CYREG_PRT1_BYP
motor_l_phaseB__CTL EQU CYREG_PRT1_CTL
motor_l_phaseB__DM0 EQU CYREG_PRT1_DM0
motor_l_phaseB__DM1 EQU CYREG_PRT1_DM1
motor_l_phaseB__DM2 EQU CYREG_PRT1_DM2
motor_l_phaseB__DR EQU CYREG_PRT1_DR
motor_l_phaseB__INP_DIS EQU CYREG_PRT1_INP_DIS
motor_l_phaseB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
motor_l_phaseB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
motor_l_phaseB__LCD_EN EQU CYREG_PRT1_LCD_EN
motor_l_phaseB__MASK EQU 0x80
motor_l_phaseB__PORT EQU 1
motor_l_phaseB__PRT EQU CYREG_PRT1_PRT
motor_l_phaseB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
motor_l_phaseB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
motor_l_phaseB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
motor_l_phaseB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
motor_l_phaseB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
motor_l_phaseB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
motor_l_phaseB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
motor_l_phaseB__PS EQU CYREG_PRT1_PS
motor_l_phaseB__SHIFT EQU 7
motor_l_phaseB__SLW EQU CYREG_PRT1_SLW

/* motor_r_phaseA */
motor_r_phaseA__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
motor_r_phaseA__0__MASK EQU 0x40
motor_r_phaseA__0__PC EQU CYREG_PRT2_PC6
motor_r_phaseA__0__PORT EQU 2
motor_r_phaseA__0__SHIFT EQU 6
motor_r_phaseA__AG EQU CYREG_PRT2_AG
motor_r_phaseA__AMUX EQU CYREG_PRT2_AMUX
motor_r_phaseA__BIE EQU CYREG_PRT2_BIE
motor_r_phaseA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motor_r_phaseA__BYP EQU CYREG_PRT2_BYP
motor_r_phaseA__CTL EQU CYREG_PRT2_CTL
motor_r_phaseA__DM0 EQU CYREG_PRT2_DM0
motor_r_phaseA__DM1 EQU CYREG_PRT2_DM1
motor_r_phaseA__DM2 EQU CYREG_PRT2_DM2
motor_r_phaseA__DR EQU CYREG_PRT2_DR
motor_r_phaseA__INP_DIS EQU CYREG_PRT2_INP_DIS
motor_r_phaseA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motor_r_phaseA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motor_r_phaseA__LCD_EN EQU CYREG_PRT2_LCD_EN
motor_r_phaseA__MASK EQU 0x40
motor_r_phaseA__PORT EQU 2
motor_r_phaseA__PRT EQU CYREG_PRT2_PRT
motor_r_phaseA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motor_r_phaseA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motor_r_phaseA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motor_r_phaseA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motor_r_phaseA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motor_r_phaseA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motor_r_phaseA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motor_r_phaseA__PS EQU CYREG_PRT2_PS
motor_r_phaseA__SHIFT EQU 6
motor_r_phaseA__SLW EQU CYREG_PRT2_SLW

/* motor_r_phaseB */
motor_r_phaseB__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
motor_r_phaseB__0__MASK EQU 0x80
motor_r_phaseB__0__PC EQU CYREG_PRT2_PC7
motor_r_phaseB__0__PORT EQU 2
motor_r_phaseB__0__SHIFT EQU 7
motor_r_phaseB__AG EQU CYREG_PRT2_AG
motor_r_phaseB__AMUX EQU CYREG_PRT2_AMUX
motor_r_phaseB__BIE EQU CYREG_PRT2_BIE
motor_r_phaseB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motor_r_phaseB__BYP EQU CYREG_PRT2_BYP
motor_r_phaseB__CTL EQU CYREG_PRT2_CTL
motor_r_phaseB__DM0 EQU CYREG_PRT2_DM0
motor_r_phaseB__DM1 EQU CYREG_PRT2_DM1
motor_r_phaseB__DM2 EQU CYREG_PRT2_DM2
motor_r_phaseB__DR EQU CYREG_PRT2_DR
motor_r_phaseB__INP_DIS EQU CYREG_PRT2_INP_DIS
motor_r_phaseB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motor_r_phaseB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motor_r_phaseB__LCD_EN EQU CYREG_PRT2_LCD_EN
motor_r_phaseB__MASK EQU 0x80
motor_r_phaseB__PORT EQU 2
motor_r_phaseB__PRT EQU CYREG_PRT2_PRT
motor_r_phaseB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motor_r_phaseB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motor_r_phaseB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motor_r_phaseB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motor_r_phaseB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motor_r_phaseB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motor_r_phaseB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motor_r_phaseB__PS EQU CYREG_PRT2_PS
motor_r_phaseB__SHIFT EQU 7
motor_r_phaseB__SLW EQU CYREG_PRT2_SLW

/* motor_l_quaddec */
motor_l_quaddec_bQuadDec_Stsreg__0__MASK EQU 0x01
motor_l_quaddec_bQuadDec_Stsreg__0__POS EQU 0
motor_l_quaddec_bQuadDec_Stsreg__1__MASK EQU 0x02
motor_l_quaddec_bQuadDec_Stsreg__1__POS EQU 1
motor_l_quaddec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
motor_l_quaddec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
motor_l_quaddec_bQuadDec_Stsreg__2__MASK EQU 0x04
motor_l_quaddec_bQuadDec_Stsreg__2__POS EQU 2
motor_l_quaddec_bQuadDec_Stsreg__3__MASK EQU 0x08
motor_l_quaddec_bQuadDec_Stsreg__3__POS EQU 3
motor_l_quaddec_bQuadDec_Stsreg__MASK EQU 0x0F
motor_l_quaddec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
motor_l_quaddec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
motor_l_quaddec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
motor_l_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
motor_l_quaddec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
motor_l_quaddec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
motor_l_quaddec_isr__INTC_MASK EQU 0x01
motor_l_quaddec_isr__INTC_NUMBER EQU 0
motor_l_quaddec_isr__INTC_PRIOR_NUM EQU 7
motor_l_quaddec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
motor_l_quaddec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
motor_l_quaddec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* motor_r_quaddec */
motor_r_quaddec_bQuadDec_Stsreg__0__MASK EQU 0x01
motor_r_quaddec_bQuadDec_Stsreg__0__POS EQU 0
motor_r_quaddec_bQuadDec_Stsreg__1__MASK EQU 0x02
motor_r_quaddec_bQuadDec_Stsreg__1__POS EQU 1
motor_r_quaddec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
motor_r_quaddec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
motor_r_quaddec_bQuadDec_Stsreg__2__MASK EQU 0x04
motor_r_quaddec_bQuadDec_Stsreg__2__POS EQU 2
motor_r_quaddec_bQuadDec_Stsreg__3__MASK EQU 0x08
motor_r_quaddec_bQuadDec_Stsreg__3__POS EQU 3
motor_r_quaddec_bQuadDec_Stsreg__MASK EQU 0x0F
motor_r_quaddec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
motor_r_quaddec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_r_quaddec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_r_quaddec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
motor_r_quaddec_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
motor_r_quaddec_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
motor_r_quaddec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
motor_r_quaddec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
motor_r_quaddec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
motor_r_quaddec_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
motor_r_quaddec_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
motor_r_quaddec_isr__INTC_MASK EQU 0x02
motor_r_quaddec_isr__INTC_NUMBER EQU 1
motor_r_quaddec_isr__INTC_PRIOR_NUM EQU 7
motor_r_quaddec_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
motor_r_quaddec_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
motor_r_quaddec_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* p_controller_isr */
p_controller_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
p_controller_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
p_controller_isr__INTC_MASK EQU 0x80000
p_controller_isr__INTC_NUMBER EQU 19
p_controller_isr__INTC_PRIOR_NUM EQU 7
p_controller_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
p_controller_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
p_controller_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* p_controller_timer */
p_controller_timer_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
p_controller_timer_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
p_controller_timer_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
p_controller_timer_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
p_controller_timer_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
p_controller_timer_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
p_controller_timer_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
p_controller_timer_TimerHW__PER0 EQU CYREG_TMR2_PER0
p_controller_timer_TimerHW__PER1 EQU CYREG_TMR2_PER1
p_controller_timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
p_controller_timer_TimerHW__PM_ACT_MSK EQU 0x04
p_controller_timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
p_controller_timer_TimerHW__PM_STBY_MSK EQU 0x04
p_controller_timer_TimerHW__RT0 EQU CYREG_TMR2_RT0
p_controller_timer_TimerHW__RT1 EQU CYREG_TMR2_RT1
p_controller_timer_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
