
*** Running vivado
    with args -log simpleCNN_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleCNN_tb.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source simpleCNN_tb.tcl -notrace
Command: synth_design -top simpleCNN_tb -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25272 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.754 ; gain = 97.813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simpleCNN_tb' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:22]
INFO: [Synth 8-6157] synthesizing module 'simpleCNN' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:20]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:155]
INFO: [Synth 8-6157] synthesizing module 'conv_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:13]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:64]
WARNING: [Synth 8-3848] Net weight_read[0][0] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][1] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][2] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][3] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][4] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][5] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][6] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][7] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][8] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][9] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][10] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][11] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][12] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][13] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][14] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][15] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][16] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][17] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][18] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][19] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][20] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][21] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][22] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][23] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][24] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][0] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][1] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][2] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][3] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][4] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][5] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][6] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][7] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][8] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][9] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][10] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][11] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][12] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][13] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][14] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][15] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][16] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][17] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][18] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][19] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][20] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][21] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][22] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][23] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][24] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][0] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][1] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][2] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][3] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][4] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][5] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][6] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][7] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][8] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][9] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][10] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][11] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][12] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][13] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][14] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][15] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][16] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][17] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][18] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][19] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][20] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][21] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][22] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][23] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][24] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][0] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][1] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][2] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][3] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][4] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][5] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][6] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][7] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][8] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][9] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][10] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][11] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][12] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][13] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][14] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][15] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][16] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][17] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][18] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][19] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][20] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][21] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][22] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][23] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][24] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:52]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'conv_layer' (1#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:13]
INFO: [Synth 8-6157] synthesizing module 'relu_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/relu_layer.v:7]
INFO: [Synth 8-6155] done synthesizing module 'relu_layer' (2#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/relu_layer.v:7]
INFO: [Synth 8-6157] synthesizing module 'pool_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:10]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:89]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:90]
INFO: [Synth 8-6155] done synthesizing module 'pool_layer' (3#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:10]
WARNING: [Synth 8-567] referenced signal 'prob_0' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_1' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_2' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_3' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_4' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_5' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_6' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_7' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_8' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
WARNING: [Synth 8-567] referenced signal 'prob_9' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:470]
INFO: [Synth 8-6155] done synthesizing module 'simpleCNN' (4#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:20]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:64]
INFO: [Synth 8-6155] done synthesizing module 'simpleCNN_tb' (5#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:22]
WARNING: [Synth 8-3331] design simpleCNN has unconnected port enable
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1610.910 ; gain = 1298.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1610.910 ; gain = 1298.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1610.910 ; gain = 1298.969
---------------------------------------------------------------------------------
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.runs/synth_1/hs_err_pid8796.log' for details

*** Running vivado
    with args -log simpleCNN_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleCNN_tb.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source simpleCNN_tb.tcl -notrace
Command: synth_design -top simpleCNN_tb -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43588 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 416.820 ; gain = 104.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simpleCNN_tb' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:22]
INFO: [Synth 8-6157] synthesizing module 'simpleCNN' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:20]
INFO: [Synth 8-6157] synthesizing module 'conv_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer' (1#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:13]
INFO: [Synth 8-6157] synthesizing module 'relu_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/relu_layer.v:7]
INFO: [Synth 8-6155] done synthesizing module 'relu_layer' (2#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/relu_layer.v:7]
INFO: [Synth 8-6157] synthesizing module 'pool_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pool_layer' (3#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:10]
WARNING: [Synth 8-350] instance 'pool_l' of module 'pool_layer' requires 55 connections, but only 47 given [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1147]
WARNING: [Synth 8-567] referenced signal 'prob_0' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_1' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_2' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_3' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_4' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_5' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_6' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_7' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_8' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_9' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'simpleCNN' (4#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:20]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:90]
WARNING: [Synth 8-3848] Net enable in module/entity simpleCNN_tb does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:26]
INFO: [Synth 8-6155] done synthesizing module 'simpleCNN_tb' (5#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:22]
WARNING: [Synth 8-3331] design simpleCNN has unconnected port enable
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1449.215 ; gain = 1136.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1449.215 ; gain = 1136.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1449.215 ; gain = 1136.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pool_reg[1151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
INFO: [Synth 8-5544] ROM "pool_reg[1151]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1150]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1149]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1148]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1147]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1146]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1145]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1144]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1143]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1142]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1141]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1140]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1139]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1138]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1137]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1136]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1135]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1134]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1133]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1132]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1131]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1130]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1129]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1128]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1127]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1126]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1125]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1124]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1123]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1122]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1121]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1120]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1119]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1118]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1117]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1116]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1115]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1114]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1113]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1112]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1111]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1110]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1109]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1108]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1107]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1106]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1105]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1104]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1103]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1102]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1101]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1100]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1099]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1098]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1097]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1096]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1095]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1094]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1093]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1092]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1091]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1090]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1089]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1088]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1087]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1086]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1085]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1084]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1083]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1082]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1081]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1080]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1079]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1078]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1077]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1076]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1075]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1074]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1073]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1072]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1071]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1070]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1069]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1068]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1067]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1066]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1065]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1064]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1063]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1062]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1061]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1060]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1059]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1058]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1057]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1056]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1055]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1054]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1053]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1052]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "relu_count_x" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:977]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1151]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1150]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1149]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1148]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1147]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1146]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1145]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1144]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1143]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1142]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1141]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1140]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1139]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1138]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1137]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1136]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1135]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1134]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1133]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1132]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1131]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1130]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1129]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1128]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1127]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1126]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1125]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1124]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1123]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1122]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1121]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1120]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1119]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1118]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1117]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1116]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1115]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1114]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1113]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1112]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1111]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1110]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1109]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1108]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1107]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1106]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1105]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1104]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1103]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1102]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1101]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1100]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1099]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1098]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1097]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1096]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1095]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1094]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1093]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1092]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1091]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1090]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1089]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1088]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1087]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1086]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1085]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1084]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1083]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1082]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1081]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1080]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1079]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1078]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1077]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1076]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1075]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1074]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1073]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1072]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1071]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1070]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1069]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1068]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1067]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1066]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1065]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1064]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1063]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1062]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1061]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1060]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1059]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1058]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1057]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1056]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1055]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1054]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1053]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1052]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 2409.797 ; gain = 2097.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |conv_layer__GB0             |           1|     27589|
|2     |conv_layer__GB1             |           1|     13787|
|3     |conv_layer__GB2             |           1|     12777|
|4     |muxpart                     |           1|     79419|
|5     |\pool_layer__pool_reg[389]  |           1|        69|
|6     |pool_layer__GB2             |           1|       621|
|7     |pool_layer__GB3             |           1|     41337|
|8     |pool_layer__GB4             |           1|     12780|
|9     |pool_layer__GB5             |           1|     45687|
|10    |pool_layer__GB6             |           1|     43151|
|11    |pool_layer__GB7             |           1|     12719|
|12    |pool_layer__GB8             |           1|     42416|
|13    |pool_layer__GB9             |           1|     12648|
|14    |pool_layer__GB10            |           1|     15064|
|15    |pool_layer__GB11            |           1|     48913|
|16    |pool_layer__GB12            |           1|     38370|
|17    |pool_layer__GB13            |           1|     42535|
|18    |pool_layer__GB14            |           1|     35812|
|19    |pool_layer__GB15            |           1|     30694|
|20    |pool_layer__GB16            |           1|     52297|
|21    |pool_layer__GB17            |           1|     13005|
|22    |pool_layer__GB18            |           1|     17835|
|23    |pool_layer__GB19            |           1|     25505|
|24    |pool_layer__GB20            |           1|     28064|
|25    |pool_layer__GB21            |           1|     49695|
|26    |pool_layer__GB22            |           1|     17977|
|27    |pool_layer__GB23            |           1|     17835|
|28    |pool_layer__GB24            |           1|     25507|
|29    |pool_layer__GB25            |           1|     28167|
|30    |pool_layer__GB26            |           1|     35593|
|31    |pool_layer__GB27            |           1|     51066|
|32    |pool_layer__GB28            |           1|     18167|
|33    |pool_layer__GB29            |           1|     42187|
|34    |pool_layer__GB30            |           1|     33098|
|35    |pool_layer__GB31            |           1|     52752|
|36    |pool_layer__GB32            |           1|     17762|
|37    |pool_layer__GB33            |           1|     48565|
|38    |pool_layer__GB34            |           1|     12780|
|39    |pool_layer__GB35            |           1|     17892|
|40    |pool_layer__GB36            |           1|     20448|
|41    |pool_layer__GB37            |           1|     25560|
|42    |pool_layer__GB38            |           1|     33228|
|43    |pool_layer__GB39            |           1|     40896|
|44    |pool_layer__GB40            |           1|     51120|
|45    |pool_layer__GB41            |           1|     50357|
|46    |pool_layer__GB42            |           1|     17764|
|47    |pool_layer__GB43            |           1|     23012|
|48    |pool_layer__GB44            |           1|     46017|
|49    |pool_layer__GB45            |           1|     43459|
|50    |pool_layer__GB46            |           1|     15336|
|51    |pool_layer__GB47            |           1|     51055|
|52    |pool_layer__GB48            |           1|     43622|
|53    |pool_layer__GB49            |           1|     12785|
|54    |pool_layer__GB50            |           1|     15344|
|55    |pool_layer__GB51            |           1|     20460|
|56    |pool_layer__GB52            |           1|     28062|
|57    |pool_layer__GB53            |           1|     33237|
|58    |pool_layer__GB54            |           1|     42974|
|59    |pool_layer__GB55            |           1|     49453|
|60    |pool_layer__GB56            |           1|     15406|
|61    |pool_layer__GB57            |           1|     20388|
|62    |pool_layer__GB58            |           1|     25290|
|63    |pool_layer__GB59            |           1|     30538|
|64    |pool_layer__GB60            |           1|     50970|
|65    |pool_layer__GB61            |           1|     28128|
|66    |pool_layer__GB62            |           1|     35790|
|67    |pool_layer__GB63            |           1|     43458|
|68    |pool_layer__GB64            |           1|     53792|
|69    |pool_layer__GB65            |           1|     15336|
|70    |pool_layer__GB66            |           1|     20450|
|71    |pool_layer__GB67            |           1|     25504|
|72    |pool_layer__GB68            |           1|     32751|
|73    |pool_layer__GB69            |           1|     52252|
|74    |pool_layer__GB70            |           1|     15254|
|75    |pool_layer__GB71            |           1|     20461|
|76    |pool_layer__GB72            |           1|     25588|
|77    |pool_layer__GB73            |           1|     45027|
|78    |pool_layer__GB74            |           1|     39886|
|79    |pool_layer__GB75            |           1|     33433|
|80    |pool_layer__GB76            |           1|     33124|
|81    |pool_layer__GB77            |           1|     44443|
|82    |pool_layer__GB78            |           1|     16089|
|83    |pool_layer__GB79            |           1|     20469|
|84    |pool_layer__GB80            |           1|     25501|
|85    |pool_layer__GB81            |           1|     50211|
|86    |pool_layer__GB82            |           1|     17755|
|87    |pool_layer__GB83            |           1|     22733|
|88    |pool_layer__GB84            |           1|     41472|
|89    |pool_layer__GB85            |           1|     17961|
|90    |pool_layer__GB86            |           1|     38466|
|91    |pool_layer__GB87            |           1|     25670|
|92    |pool_layer__GB88            |           1|     20484|
|93    |pool_layer__GB89            |           1|     43944|
|94    |pool_layer__GB90            |           1|     12506|
|95    |pool_layer__GB91            |           1|     33372|
|96    |pool_layer__GB92            |           1|     46841|
|97    |pool_layer__GB93            |           1|     13103|
|98    |pool_layer__GB94            |           1|     26451|
|99    |pool_layer__GB95            |           1|     48684|
|100   |pool_layer__GB96            |           1|     12921|
|101   |pool_layer__GB97            |           1|     20532|
|102   |pool_layer__GB98            |           1|      2435|
|103   |pool_layer__GB99            |           1|     17378|
|104   |pool_layer__GB100           |           1|     30680|
|105   |pool_layer__GB101           |           1|     35881|
|106   |pool_layer__GB102           |           1|     41606|
|107   |pool_layer__GB103           |           1|      4059|
|108   |simpleCNN__GCB0             |           1|     23071|
|109   |simpleCNN__GCB1             |           1|     14160|
|110   |simpleCNN__GCB2             |           1|     19340|
|111   |simpleCNN__GCB3             |           1|     24594|
|112   |simpleCNN__GCB4             |           1|     20370|
|113   |simpleCNN__GCB5             |           1|     24175|
|114   |simpleCNN__GCB6             |           1|     30267|
|115   |simpleCNN__GCB7             |           1|      9670|
|116   |simpleCNN__GCB8             |           1|     25629|
|117   |simpleCNN__GCB9             |           1|      9739|
|118   |simpleCNN__GCB10            |           1|     19271|
|119   |simpleCNN__GCB11            |           1|     33845|
|120   |simpleCNN__GCB12            |           1|     29010|
|121   |simpleCNN__GCB13            |           1|     27078|
|122   |simpleCNN__GCB14            |           1|      9601|
|123   |simpleCNN__GCB15            |           1|      9670|
|124   |simpleCNN__GCB16            |           1|     11602|
|125   |simpleCNN__GCB17            |           1|     28941|
|126   |simpleCNN__GCB18            |           1|     27906|
|127   |simpleCNN__GCB19            |           1|      9670|
|128   |simpleCNN__GCB20            |           1|      9670|
|129   |simpleCNN__GCB21            |           1|     14505|
|130   |simpleCNN__GCB22            |           1|     15471|
|131   |simpleCNN__GCB23            |           1|     30326|
|132   |simpleCNN__GCB24            |           1|     33845|
|133   |simpleCNN__GCB25            |           1|      9670|
|134   |simpleCNN__GCB26            |           1|     19340|
|135   |simpleCNN__GCB27            |           1|     24175|
|136   |simpleCNN__GCB28            |           1|     19340|
|137   |simpleCNN__GCB29            |           1|     19340|
|138   |simpleCNN__GCB30            |           1|     25698|
|139   |simpleCNN__GCB31            |           1|     24106|
|140   |simpleCNN__GCB32            |           1|     14505|
|141   |simpleCNN__GCB33            |           1|      9739|
|142   |simpleCNN__GCB34            |           1|     14505|
|143   |simpleCNN__GCB35            |           1|     24175|
|144   |simpleCNN__GCB36            |           1|     31337|
|145   |simpleCNN__GCB37            |           1|     29148|
|146   |simpleCNN__GCB38            |           1|     10084|
|147   |simpleCNN__GCB39            |           1|     24175|
|148   |simpleCNN__GCB40            |           1|     19340|
|149   |simpleCNN__GCB41            |           1|     14505|
|150   |simpleCNN__GCB42            |           1|     25312|
|151   |simpleCNN__GCB43            |           1|     21994|
|152   |simpleCNN__GCB44            |           1|     26590|
|153   |simpleCNN__GCB45            |           1|     33845|
|154   |simpleCNN__GCB46            |           1|     15255|
|155   |simpleCNN__GCB47            |           1|     29725|
|156   |simpleCNN__GCB48            |           1|     28964|
+------+----------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     69 Bit       Adders := 8     
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 24    
	               11 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                24x69  Multipliers := 3     
	                23x69  Multipliers := 7     
	                26x32  Multipliers := 3     
	                25x32  Multipliers := 48    
	                24x32  Multipliers := 67    
	                23x32  Multipliers := 40    
	                22x32  Multipliers := 24    
	                21x32  Multipliers := 8     
	                20x32  Multipliers := 5     
	                19x32  Multipliers := 2     
	                18x32  Multipliers := 2     
	                17x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input    113 Bit        Muxes := 11    
	   2 Input     69 Bit        Muxes := 32    
	  28 Input     25 Bit        Muxes := 60    
	   8 Input     25 Bit        Muxes := 5     
	  28 Input     24 Bit        Muxes := 5     
	  28 Input     23 Bit        Muxes := 10    
	  28 Input     21 Bit        Muxes := 5     
	  28 Input     19 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  28 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2809  
	   3 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 116   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv_layer 
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     69 Bit       Adders := 8     
+---Registers : 
	               69 Bit    Registers := 8     
+---Multipliers : 
	                26x32  Multipliers := 3     
	                25x32  Multipliers := 48    
	                24x32  Multipliers := 67    
	                23x32  Multipliers := 40    
	                22x32  Multipliers := 24    
	                21x32  Multipliers := 8     
	                20x32  Multipliers := 5     
	                19x32  Multipliers := 2     
	                18x32  Multipliers := 2     
	                17x32  Multipliers := 1     
Module pool_layer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 8     
	               11 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x69  Multipliers := 3     
	                23x69  Multipliers := 7     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input     69 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2221  
	   3 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 116   
Module relu_layer 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module simpleCNN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    113 Bit        Muxes := 11    
	  28 Input     25 Bit        Muxes := 60    
	   8 Input     25 Bit        Muxes := 5     
	  28 Input     24 Bit        Muxes := 5     
	  28 Input     23 Bit        Muxes := 10    
	  28 Input     21 Bit        Muxes := 5     
	  28 Input     19 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  28 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 580   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11719]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11720]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11723]
DSP Report: Generating DSP prob_11, operation Mode is: A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_21, operation Mode is: A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_51, operation Mode is: A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prob_5_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:311]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP conv_result_124, operation Mode is: (A:0x1aa46b)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_124, operation Mode is: (PCIN>>17)+(A:0x1aa46b)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_123, operation Mode is: (A:0x5a3070)*B.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: Generating DSP conv_result_123, operation Mode is: (PCIN>>17)+(A:0x5a3070)*B.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: Generating DSP conv_result_122, operation Mode is: (A:0x120232)*B.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: Generating DSP conv_result_122, operation Mode is: (PCIN>>17)+(A:0x120232)*B.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: Generating DSP conv_result_121, operation Mode is: (A:0x3f81d14e)*B.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: Generating DSP conv_result_121, operation Mode is: (PCIN>>17)+(A:0x3f81d14e)*B.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: Generating DSP conv_result_120, operation Mode is: (A:0x3f95b3fe)*B.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: Generating DSP conv_result_120, operation Mode is: (PCIN>>17)+(A:0x3f95b3fe)*B.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: Generating DSP conv_result_119, operation Mode is: (A:0x50c51a)*B.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: Generating DSP conv_result_119, operation Mode is: (PCIN>>17)+(A:0x50c51a)*B.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: Generating DSP conv_result_118, operation Mode is: (A:0x8fb8d2)*B.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: Generating DSP conv_result_118, operation Mode is: (PCIN>>17)+(A:0x8fb8d2)*B.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: Generating DSP conv_result_117, operation Mode is: (A:0x7a0d4)*B.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: Generating DSP conv_result_117, operation Mode is: (PCIN>>17)+(A:0x7a0d4)*B.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: Generating DSP conv_result_116, operation Mode is: (A:0x3f37fe91)*B.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: Generating DSP conv_result_116, operation Mode is: (PCIN>>17)+(A:0x3f37fe91)*B.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: Generating DSP conv_result_115, operation Mode is: (A:0x3fe0de1d)*B.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: Generating DSP conv_result_115, operation Mode is: (PCIN>>17)+(A:0x3fe0de1d)*B.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: Generating DSP conv_result_114, operation Mode is: (A:0xac0cf3)*B.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: Generating DSP conv_result_114, operation Mode is: (PCIN>>17)+(A:0xac0cf3)*B.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: Generating DSP conv_result_113, operation Mode is: (A:0x9cd803)*B.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: Generating DSP conv_result_113, operation Mode is: (PCIN>>17)+(A:0x9cd803)*B.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: Generating DSP conv_result_112, operation Mode is: (A:0x3fb9a743)*B.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: Generating DSP conv_result_112, operation Mode is: (PCIN>>17)+(A:0x3fb9a743)*B.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: Generating DSP conv_result_111, operation Mode is: (A:0x3f15c04e)*B.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: Generating DSP conv_result_111, operation Mode is: (PCIN>>17)+(A:0x3f15c04e)*B.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: Generating DSP conv_result_110, operation Mode is: (A:0x4554aa)*B.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: Generating DSP conv_result_110, operation Mode is: (PCIN>>17)+(A:0x4554aa)*B.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: Generating DSP conv_result_19, operation Mode is: (A:0xad49cf)*B.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: Generating DSP conv_result_19, operation Mode is: (PCIN>>17)+(A:0xad49cf)*B.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: Generating DSP conv_result_18, operation Mode is: (A:0x34e62f)*B.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: Generating DSP conv_result_18, operation Mode is: (PCIN>>17)+(A:0x34e62f)*B.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: Generating DSP conv_result_17, operation Mode is: (A:0x3f835c07)*B.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: Generating DSP conv_result_17, operation Mode is: (PCIN>>17)+(A:0x3f835c07)*B.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: Generating DSP conv_result_16, operation Mode is: (A:0x3f4ff605)*B.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: Generating DSP conv_result_16, operation Mode is: (PCIN>>17)+(A:0x3f4ff605)*B.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: Generating DSP conv_result_15, operation Mode is: (A:0x512f46)*B.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: Generating DSP conv_result_15, operation Mode is: (PCIN>>17)+(A:0x512f46)*B.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: Generating DSP conv_result_14, operation Mode is: (A:0x269ef9)*B.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: Generating DSP conv_result_14, operation Mode is: (PCIN>>17)+(A:0x269ef9)*B.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: Generating DSP conv_result_13, operation Mode is: (A:0x3fa2a30c)*B.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: Generating DSP conv_result_13, operation Mode is: (PCIN>>17)+(A:0x3fa2a30c)*B.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: Generating DSP conv_result_12, operation Mode is: (A:0x3f7433a3)*B.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: Generating DSP conv_result_12, operation Mode is: (PCIN>>17)+(A:0x3f7433a3)*B.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: Generating DSP conv_result_11, operation Mode is: (A:0x3f7d62c6)*B.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: Generating DSP conv_result_11, operation Mode is: (PCIN>>17)+(A:0x3f7d62c6)*B.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: Generating DSP conv_result_124, operation Mode is: (A:0x3fb3b540)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_124, operation Mode is: (PCIN>>17)+(A:0x3fb3b540)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_824, operation Mode is: (A:0x3faedb04)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_824, operation Mode is: (PCIN>>17)+(A:0x3faedb04)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_823, operation Mode is: (A:0x3f52a8c6)*B.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: Generating DSP conv_result_823, operation Mode is: (PCIN>>17)+(A:0x3f52a8c6)*B.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: Generating DSP conv_result_822, operation Mode is: (A:0x3f3e3bed)*B.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: Generating DSP conv_result_822, operation Mode is: (PCIN>>17)+(A:0x3f3e3bed)*B.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: Generating DSP conv_result_821, operation Mode is: (A:0x3f668d0e)*B.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: Generating DSP conv_result_821, operation Mode is: (PCIN>>17)+(A:0x3f668d0e)*B.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: Generating DSP conv_result_820, operation Mode is: (A:0x487f3d)*B.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: Generating DSP conv_result_820, operation Mode is: (PCIN>>17)+(A:0x487f3d)*B.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: Generating DSP conv_result_819, operation Mode is: (A:0x632682)*B.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: Generating DSP conv_result_819, operation Mode is: (PCIN>>17)+(A:0x632682)*B.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: Generating DSP conv_result_818, operation Mode is: (A:0x3ff10145)*B.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: Generating DSP conv_result_818, operation Mode is: (PCIN>>17)+(A:0x3ff10145)*B.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: Generating DSP conv_result_817, operation Mode is: (A:0x3f6ab35a)*B.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: Generating DSP conv_result_817, operation Mode is: (PCIN>>17)+(A:0x3f6ab35a)*B.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: Generating DSP conv_result_816, operation Mode is: (A:0x3f3b26fc)*B.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: Generating DSP conv_result_816, operation Mode is: (PCIN>>17)+(A:0x3f3b26fc)*B.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: Generating DSP conv_result_815, operation Mode is: (A:0x2cba50)*B.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: Generating DSP conv_result_815, operation Mode is: (PCIN>>17)+(A:0x2cba50)*B.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: Generating DSP conv_result_814, operation Mode is: (A:0xd14561)*B.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: Generating DSP conv_result_814, operation Mode is: (PCIN>>17)+(A:0xd14561)*B.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: Generating DSP conv_result_813, operation Mode is: (A:0xed1b06)*B.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: Generating DSP conv_result_813, operation Mode is: (PCIN>>17)+(A:0xed1b06)*B.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: Generating DSP conv_result_812, operation Mode is: (A:0x507890)*B.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: Generating DSP conv_result_812, operation Mode is: (PCIN>>17)+(A:0x507890)*B.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: Generating DSP conv_result_811, operation Mode is: (A:0x3f868131)*B.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: Generating DSP conv_result_811, operation Mode is: (PCIN>>17)+(A:0x3f868131)*B.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: Generating DSP conv_result_810, operation Mode is: (A:0x3fc1b699)*B.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: Generating DSP conv_result_810, operation Mode is: (PCIN>>17)+(A:0x3fc1b699)*B.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: Generating DSP conv_result_89, operation Mode is: (A:0x4e7245)*B.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: Generating DSP conv_result_89, operation Mode is: (PCIN>>17)+(A:0x4e7245)*B.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: Generating DSP conv_result_88, operation Mode is: (A:0xc84460)*B.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: Generating DSP conv_result_88, operation Mode is: (PCIN>>17)+(A:0xc84460)*B.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: Generating DSP conv_result_87, operation Mode is: (A:0x9cca24)*B.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: Generating DSP conv_result_87, operation Mode is: (PCIN>>17)+(A:0x9cca24)*B.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: Generating DSP conv_result_86, operation Mode is: (A:0x3ff0ce17)*B.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: Generating DSP conv_result_86, operation Mode is: (PCIN>>17)+(A:0x3ff0ce17)*B.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: Generating DSP conv_result_85, operation Mode is: (A:0x3f86a23a)*B.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: Generating DSP conv_result_85, operation Mode is: (PCIN>>17)+(A:0x3f86a23a)*B.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: Generating DSP conv_result_84, operation Mode is: (A:0x3f8fdc6d)*B.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: Generating DSP conv_result_84, operation Mode is: (PCIN>>17)+(A:0x3f8fdc6d)*B.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: Generating DSP conv_result_83, operation Mode is: (A:0x3fe92f0a)*B.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: Generating DSP conv_result_83, operation Mode is: (PCIN>>17)+(A:0x3fe92f0a)*B.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: Generating DSP conv_result_82, operation Mode is: (A:0x4088d5)*B.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: Generating DSP conv_result_82, operation Mode is: (PCIN>>17)+(A:0x4088d5)*B.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: Generating DSP conv_result_81, operation Mode is: (A:0x12c17a)*B.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: Generating DSP conv_result_81, operation Mode is: (PCIN>>17)+(A:0x12c17a)*B.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: Generating DSP conv_result_824, operation Mode is: (A:0x3feb2d63)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_824, operation Mode is: (PCIN>>17)+(A:0x3feb2d63)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_424, operation Mode is: (A:0x3fb58617)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_424, operation Mode is: (PCIN>>17)+(A:0x3fb58617)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_423, operation Mode is: (A:0x3fba9239)*B.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: Generating DSP conv_result_423, operation Mode is: (PCIN>>17)+(A:0x3fba9239)*B.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: Generating DSP conv_result_422, operation Mode is: (A:0x3fe0084c)*B.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: Generating DSP conv_result_422, operation Mode is: (PCIN>>17)+(A:0x3fe0084c)*B.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: Generating DSP conv_result_421, operation Mode is: (A:0x3ff8d017)*B.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: Generating DSP conv_result_421, operation Mode is: (PCIN>>17)+(A:0x3ff8d017)*B.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: Generating DSP conv_result_420, operation Mode is: (A:0x3fb0ed98)*B.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: Generating DSP conv_result_420, operation Mode is: (PCIN>>17)+(A:0x3fb0ed98)*B.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: Generating DSP conv_result_419, operation Mode is: (A:0x3fe07c19)*B.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: Generating DSP conv_result_419, operation Mode is: (PCIN>>17)+(A:0x3fe07c19)*B.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: Generating DSP conv_result_417, operation Mode is: (A:0x1bcf03)*B.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: Generating DSP conv_result_417, operation Mode is: (PCIN>>17)+(A:0x1bcf03)*B.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: Generating DSP conv_result_416, operation Mode is: (A:0x12908e)*B.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: Generating DSP conv_result_416, operation Mode is: (PCIN>>17)+(A:0x12908e)*B.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: Generating DSP conv_result_415, operation Mode is: (A:0x168bb6)*B.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: Generating DSP conv_result_415, operation Mode is: (PCIN>>17)+(A:0x168bb6)*B.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: Generating DSP conv_result_414, operation Mode is: (A:0x634f40)*B.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: Generating DSP conv_result_414, operation Mode is: (PCIN>>17)+(A:0x634f40)*B.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: Generating DSP conv_result_413, operation Mode is: (A:0x58782b)*B.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: Generating DSP conv_result_413, operation Mode is: (PCIN>>17)+(A:0x58782b)*B.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: Generating DSP conv_result_412, operation Mode is: (A:0x2e00ba)*B.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: Generating DSP conv_result_412, operation Mode is: (PCIN>>17)+(A:0x2e00ba)*B.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: Generating DSP conv_result_411, operation Mode is: (A:0xe246b)*B.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: Generating DSP conv_result_411, operation Mode is: (PCIN>>17)+(A:0xe246b)*B.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: Generating DSP conv_result_410, operation Mode is: (A:0x4e47cc)*B.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: Generating DSP conv_result_410, operation Mode is: (PCIN>>17)+(A:0x4e47cc)*B.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: Generating DSP conv_result_49, operation Mode is: (A:0x53112b)*B.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: Generating DSP conv_result_49, operation Mode is: (PCIN>>17)+(A:0x53112b)*B.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: Generating DSP conv_result_48, operation Mode is: (A:0x27f70e)*B.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: Generating DSP conv_result_48, operation Mode is: (PCIN>>17)+(A:0x27f70e)*B.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: Generating DSP conv_result_47, operation Mode is: (A:0x16d17e)*B.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: Generating DSP conv_result_47, operation Mode is: (PCIN>>17)+(A:0x16d17e)*B.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: Generating DSP conv_result_46, operation Mode is: (A:0x2015dd)*B.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: Generating DSP conv_result_46, operation Mode is: (PCIN>>17)+(A:0x2015dd)*B.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: Generating DSP conv_result_45, operation Mode is: (A:0x3fec2d38)*B.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: Generating DSP conv_result_45, operation Mode is: (PCIN>>17)+(A:0x3fec2d38)*B.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: Generating DSP conv_result_44, operation Mode is: (A:0x3fcdcaea)*B.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: Generating DSP conv_result_44, operation Mode is: (PCIN>>17)+(A:0x3fcdcaea)*B.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: Generating DSP conv_result_43, operation Mode is: (A:0x3fd9aa3d)*B.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: Generating DSP conv_result_43, operation Mode is: (PCIN>>17)+(A:0x3fd9aa3d)*B.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: Generating DSP conv_result_41, operation Mode is: (A:0x1e9dd8)*B.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: Generating DSP conv_result_41, operation Mode is: (PCIN>>17)+(A:0x1e9dd8)*B.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: Generating DSP conv_result_424, operation Mode is: (A:0x3fadc9a6)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_424, operation Mode is: (PCIN>>17)+(A:0x3fadc9a6)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_724, operation Mode is: (A:0x3fdf51a9)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_724, operation Mode is: (PCIN>>17)+(A:0x3fdf51a9)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_723, operation Mode is: (A:0x3fcb244a)*B.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: Generating DSP conv_result_723, operation Mode is: (PCIN>>17)+(A:0x3fcb244a)*B.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: Generating DSP conv_result_722, operation Mode is: (A:0x3fdada53)*B.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: Generating DSP conv_result_722, operation Mode is: (PCIN>>17)+(A:0x3fdada53)*B.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: Generating DSP conv_result_721, operation Mode is: (A:0x3fec702d)*B.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: Generating DSP conv_result_721, operation Mode is: (PCIN>>17)+(A:0x3fec702d)*B.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: Generating DSP conv_result_720, operation Mode is: (A:0x3fc1c767)*B.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: Generating DSP conv_result_720, operation Mode is: (PCIN>>17)+(A:0x3fc1c767)*B.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: Generating DSP conv_result_719, operation Mode is: (A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: Generating DSP conv_result_719, operation Mode is: (PCIN>>17)+(A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: Generating DSP conv_result_718, operation Mode is: (A:0x24101)*B.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: Generating DSP conv_result_718, operation Mode is: (PCIN>>17)+(A:0x24101)*B.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: Generating DSP conv_result_717, operation Mode is: (A:0x1b636a)*B.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: Generating DSP conv_result_717, operation Mode is: (PCIN>>17)+(A:0x1b636a)*B.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: Generating DSP conv_result_716, operation Mode is: (A:0x1d7770)*B.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: Generating DSP conv_result_716, operation Mode is: (PCIN>>17)+(A:0x1d7770)*B.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: Generating DSP conv_result_715, operation Mode is: (A:0x1cf060)*B.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: Generating DSP conv_result_715, operation Mode is: (PCIN>>17)+(A:0x1cf060)*B.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: Generating DSP conv_result_714, operation Mode is: (A:0x5c22de)*B.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: Generating DSP conv_result_714, operation Mode is: (PCIN>>17)+(A:0x5c22de)*B.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: Generating DSP conv_result_713, operation Mode is: (A:0x65bb1c)*B.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: Generating DSP conv_result_713, operation Mode is: (PCIN>>17)+(A:0x65bb1c)*B.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: Generating DSP conv_result_712, operation Mode is: (A:0x357119)*B.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: Generating DSP conv_result_712, operation Mode is: (PCIN>>17)+(A:0x357119)*B.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: Generating DSP conv_result_711, operation Mode is: (A:0x111792)*B.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: Generating DSP conv_result_711, operation Mode is: (PCIN>>17)+(A:0x111792)*B.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: Generating DSP conv_result_710, operation Mode is: (A:0x5f4822)*B.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: Generating DSP conv_result_710, operation Mode is: (PCIN>>17)+(A:0x5f4822)*B.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: Generating DSP conv_result_79, operation Mode is: (A:0x566b4e)*B.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: Generating DSP conv_result_79, operation Mode is: (PCIN>>17)+(A:0x566b4e)*B.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: Generating DSP conv_result_78, operation Mode is: (A:0x26b2aa)*B.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: Generating DSP conv_result_78, operation Mode is: (PCIN>>17)+(A:0x26b2aa)*B.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: Generating DSP conv_result_77, operation Mode is: (A:0x1089fb)*B.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: Generating DSP conv_result_77, operation Mode is: (PCIN>>17)+(A:0x1089fb)*B.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: Generating DSP conv_result_76, operation Mode is: (A:0x1041f0)*B.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: Generating DSP conv_result_76, operation Mode is: (PCIN>>17)+(A:0x1041f0)*B.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: Generating DSP conv_result_75, operation Mode is: (A:0x3fd49eda)*B.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: Generating DSP conv_result_75, operation Mode is: (PCIN>>17)+(A:0x3fd49eda)*B.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: Generating DSP conv_result_74, operation Mode is: (A:0x3f9c2698)*B.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: Generating DSP conv_result_74, operation Mode is: (PCIN>>17)+(A:0x3f9c2698)*B.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: Generating DSP conv_result_73, operation Mode is: (A:0x3fa938a2)*B.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: Generating DSP conv_result_73, operation Mode is: (PCIN>>17)+(A:0x3fa938a2)*B.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: Generating DSP conv_result_72, operation Mode is: (A:0x3fd9255c)*B.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: Generating DSP conv_result_72, operation Mode is: (PCIN>>17)+(A:0x3fd9255c)*B.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: Generating DSP conv_result_71, operation Mode is: (A:0x3ffa606c)*B.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: Generating DSP conv_result_71, operation Mode is: (PCIN>>17)+(A:0x3ffa606c)*B.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: Generating DSP conv_result_724, operation Mode is: (A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_724, operation Mode is: (PCIN>>17)+(A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_224, operation Mode is: (A:0x3f7d0b2d)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_224, operation Mode is: (PCIN>>17)+(A:0x3f7d0b2d)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_223, operation Mode is: (A:0x3fcc3614)*B.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: Generating DSP conv_result_223, operation Mode is: (PCIN>>17)+(A:0x3fcc3614)*B.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: Generating DSP conv_result_222, operation Mode is: (A:0x38db7b)*B.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: Generating DSP conv_result_222, operation Mode is: (PCIN>>17)+(A:0x38db7b)*B.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: Generating DSP conv_result_221, operation Mode is: (A:0x695760)*B.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: Generating DSP conv_result_221, operation Mode is: (PCIN>>17)+(A:0x695760)*B.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: Generating DSP conv_result_220, operation Mode is: (A:0x3f77c969)*B.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: Generating DSP conv_result_220, operation Mode is: (PCIN>>17)+(A:0x3f77c969)*B.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: Generating DSP conv_result_219, operation Mode is: (A:0x3fa6cee4)*B.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: Generating DSP conv_result_219, operation Mode is: (PCIN>>17)+(A:0x3fa6cee4)*B.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: Generating DSP conv_result_217, operation Mode is: (A:0x611324)*B.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: Generating DSP conv_result_217, operation Mode is: (PCIN>>17)+(A:0x611324)*B.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: Generating DSP conv_result_216, operation Mode is: (A:0x5f7991)*B.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: Generating DSP conv_result_216, operation Mode is: (PCIN>>17)+(A:0x5f7991)*B.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: Generating DSP conv_result_215, operation Mode is: (A:0x3f5e979e)*B.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: Generating DSP conv_result_215, operation Mode is: (PCIN>>17)+(A:0x3f5e979e)*B.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: Generating DSP conv_result_214, operation Mode is: (A:0x3fa0a85e)*B.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: Generating DSP conv_result_214, operation Mode is: (PCIN>>17)+(A:0x3fa0a85e)*B.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: Generating DSP conv_result_213, operation Mode is: (A:0x220d74)*B.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: Generating DSP conv_result_213, operation Mode is: (PCIN>>17)+(A:0x220d74)*B.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: Generating DSP conv_result_212, operation Mode is: (A:0x977caa)*B.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: Generating DSP conv_result_212, operation Mode is: (PCIN>>17)+(A:0x977caa)*B.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: Generating DSP conv_result_211, operation Mode is: (A:0x74ef43)*B.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: Generating DSP conv_result_211, operation Mode is: (PCIN>>17)+(A:0x74ef43)*B.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: Generating DSP conv_result_210, operation Mode is: (A:0x3f54bea5)*B.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: Generating DSP conv_result_210, operation Mode is: (PCIN>>17)+(A:0x3f54bea5)*B.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: Generating DSP conv_result_29, operation Mode is: (A:0x3f9a3936)*B.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: Generating DSP conv_result_29, operation Mode is: (PCIN>>17)+(A:0x3f9a3936)*B.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: Generating DSP conv_result_28, operation Mode is: (A:0xb15d5)*B.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: Generating DSP conv_result_28, operation Mode is: (PCIN>>17)+(A:0xb15d5)*B.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: Generating DSP conv_result_27, operation Mode is: (A:0x77cc52)*B.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: Generating DSP conv_result_27, operation Mode is: (PCIN>>17)+(A:0x77cc52)*B.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: Generating DSP conv_result_26, operation Mode is: (A:0x7c496a)*B.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: Generating DSP conv_result_26, operation Mode is: (PCIN>>17)+(A:0x7c496a)*B.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: Generating DSP conv_result_25, operation Mode is: (A:0x3f442a1b)*B.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: Generating DSP conv_result_25, operation Mode is: (PCIN>>17)+(A:0x3f442a1b)*B.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: Generating DSP conv_result_24, operation Mode is: (A:0x3f67bc56)*B.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: Generating DSP conv_result_24, operation Mode is: (PCIN>>17)+(A:0x3f67bc56)*B.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: Generating DSP conv_result_23, operation Mode is: (A:0x3f961bae)*B.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: Generating DSP conv_result_23, operation Mode is: (PCIN>>17)+(A:0x3f961bae)*B.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: Generating DSP conv_result_22, operation Mode is: (A:0x6fcf1)*B.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: Generating DSP conv_result_22, operation Mode is: (PCIN>>17)+(A:0x6fcf1)*B.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: Generating DSP conv_result_21, operation Mode is: (A:0x529985)*B.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: Generating DSP conv_result_21, operation Mode is: (PCIN>>17)+(A:0x529985)*B.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: Generating DSP conv_result_224, operation Mode is: (A:0x3f3d15ca)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_224, operation Mode is: (PCIN>>17)+(A:0x3f3d15ca)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_624, operation Mode is: (A:0x255087)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_624, operation Mode is: (PCIN>>17)+(A:0x255087)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_623, operation Mode is: (A:0x276062)*B.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: Generating DSP conv_result_623, operation Mode is: (PCIN>>17)+(A:0x276062)*B.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: Generating DSP conv_result_622, operation Mode is: (A:0x3fe97760)*B.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: Generating DSP conv_result_622, operation Mode is: (PCIN>>17)+(A:0x3fe97760)*B.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: Generating DSP conv_result_621, operation Mode is: (A:0x3f8e5cdd)*B.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: Generating DSP conv_result_621, operation Mode is: (PCIN>>17)+(A:0x3f8e5cdd)*B.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: Generating DSP conv_result_620, operation Mode is: (A:0x3fe2e0c5)*B.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: Generating DSP conv_result_620, operation Mode is: (PCIN>>17)+(A:0x3fe2e0c5)*B.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: Generating DSP conv_result_619, operation Mode is: (A:0x3ce2d0)*B.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: Generating DSP conv_result_619, operation Mode is: (PCIN>>17)+(A:0x3ce2d0)*B.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: Generating DSP conv_result_618, operation Mode is: (A:0x929961)*B.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: Generating DSP conv_result_618, operation Mode is: (PCIN>>17)+(A:0x929961)*B.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: Generating DSP conv_result_617, operation Mode is: (A:0x5a3d10)*B.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: Generating DSP conv_result_617, operation Mode is: (PCIN>>17)+(A:0x5a3d10)*B.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: Generating DSP conv_result_616, operation Mode is: (A:0x3fa34586)*B.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: Generating DSP conv_result_616, operation Mode is: (PCIN>>17)+(A:0x3fa34586)*B.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: Generating DSP conv_result_615, operation Mode is: (A:0x3f955283)*B.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: Generating DSP conv_result_615, operation Mode is: (PCIN>>17)+(A:0x3f955283)*B.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: Generating DSP conv_result_614, operation Mode is: (A:0x2b58e)*B.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: Generating DSP conv_result_614, operation Mode is: (PCIN>>17)+(A:0x2b58e)*B.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: Generating DSP conv_result_613, operation Mode is: (A:0xa63678)*B.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: Generating DSP conv_result_613, operation Mode is: (PCIN>>17)+(A:0xa63678)*B.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: Generating DSP conv_result_612, operation Mode is: (A:0xb31786)*B.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: Generating DSP conv_result_612, operation Mode is: (PCIN>>17)+(A:0xb31786)*B.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: Generating DSP conv_result_611, operation Mode is: (A:0x3ff75cbb)*B.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: Generating DSP conv_result_611, operation Mode is: (PCIN>>17)+(A:0x3ff75cbb)*B.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: Generating DSP conv_result_610, operation Mode is: (A:0x3f6f9eaa)*B.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: Generating DSP conv_result_610, operation Mode is: (PCIN>>17)+(A:0x3f6f9eaa)*B.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: Generating DSP conv_result_69, operation Mode is: (A:0x3fb101ce)*B.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: Generating DSP conv_result_69, operation Mode is: (PCIN>>17)+(A:0x3fb101ce)*B.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: Generating DSP conv_result_68, operation Mode is: (A:0x2e3327)*B.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: Generating DSP conv_result_68, operation Mode is: (PCIN>>17)+(A:0x2e3327)*B.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: Generating DSP conv_result_67, operation Mode is: (A:0x8e8399)*B.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: Generating DSP conv_result_67, operation Mode is: (PCIN>>17)+(A:0x8e8399)*B.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: Generating DSP conv_result_66, operation Mode is: (A:0x4a0d93)*B.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: Generating DSP conv_result_66, operation Mode is: (PCIN>>17)+(A:0x4a0d93)*B.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: Generating DSP conv_result_65, operation Mode is: (A:0x3f5bd03e)*B.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: Generating DSP conv_result_65, operation Mode is: (PCIN>>17)+(A:0x3f5bd03e)*B.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: Generating DSP conv_result_64, operation Mode is: (A:0x3f5b1a96)*B.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: Generating DSP conv_result_64, operation Mode is: (PCIN>>17)+(A:0x3f5b1a96)*B.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: Generating DSP conv_result_63, operation Mode is: (A:0x3f756184)*B.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: Generating DSP conv_result_63, operation Mode is: (PCIN>>17)+(A:0x3f756184)*B.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: Generating DSP conv_result_62, operation Mode is: (A:0x3fd40856)*B.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: Generating DSP conv_result_62, operation Mode is: (PCIN>>17)+(A:0x3fd40856)*B.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: Generating DSP conv_result_61, operation Mode is: (A:0x9228e)*B.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: Generating DSP conv_result_61, operation Mode is: (PCIN>>17)+(A:0x9228e)*B.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: Generating DSP conv_result_624, operation Mode is: (A:0x70ccd)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_624, operation Mode is: (PCIN>>17)+(A:0x70ccd)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:297]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:297]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:297]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:297]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP conv_result_524, operation Mode is: (A:0x3f782181)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_524, operation Mode is: (PCIN>>17)+(A:0x3f782181)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_523, operation Mode is: (A:0x3f88e28a)*B.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: Generating DSP conv_result_523, operation Mode is: (PCIN>>17)+(A:0x3f88e28a)*B.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: Generating DSP conv_result_522, operation Mode is: (A:0x3ff7f952)*B.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: Generating DSP conv_result_522, operation Mode is: (PCIN>>17)+(A:0x3ff7f952)*B.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: Generating DSP conv_result_521, operation Mode is: (A:0x2764a4)*B.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: Generating DSP conv_result_521, operation Mode is: (PCIN>>17)+(A:0x2764a4)*B.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: Generating DSP conv_result_520, operation Mode is: (A:0x3f5c7f69)*B.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: Generating DSP conv_result_520, operation Mode is: (PCIN>>17)+(A:0x3f5c7f69)*B.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: Generating DSP conv_result_519, operation Mode is: (A:0x3fa900f7)*B.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: Generating DSP conv_result_519, operation Mode is: (PCIN>>17)+(A:0x3fa900f7)*B.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: Generating DSP conv_result_518, operation Mode is: (A:0x43f160)*B.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: Generating DSP conv_result_518, operation Mode is: (PCIN>>17)+(A:0x43f160)*B.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: Generating DSP conv_result_517, operation Mode is: (A:0x99edda)*B.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: Generating DSP conv_result_517, operation Mode is: (PCIN>>17)+(A:0x99edda)*B.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: Generating DSP conv_result_516, operation Mode is: (A:0x2e673d)*B.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: Generating DSP conv_result_516, operation Mode is: (PCIN>>17)+(A:0x2e673d)*B.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: Generating DSP conv_result_515, operation Mode is: (A:0x3f7f1fff)*B.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: Generating DSP conv_result_515, operation Mode is: (PCIN>>17)+(A:0x3f7f1fff)*B.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: Generating DSP conv_result_514, operation Mode is: (A:0x4cddb1)*B.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: Generating DSP conv_result_514, operation Mode is: (PCIN>>17)+(A:0x4cddb1)*B.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: Generating DSP conv_result_513, operation Mode is: (A:0xca95c2)*B.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: Generating DSP conv_result_513, operation Mode is: (PCIN>>17)+(A:0xca95c2)*B.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: Generating DSP conv_result_512, operation Mode is: (A:0x71c2bb)*B.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: Generating DSP conv_result_512, operation Mode is: (PCIN>>17)+(A:0x71c2bb)*B.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: Generating DSP conv_result_511, operation Mode is: (A:0x3fb34bad)*B.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: Generating DSP conv_result_511, operation Mode is: (PCIN>>17)+(A:0x3fb34bad)*B.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: Generating DSP conv_result_510, operation Mode is: (A:0x3ff6b3a4)*B.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: Generating DSP conv_result_510, operation Mode is: (PCIN>>17)+(A:0x3ff6b3a4)*B.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: Generating DSP conv_result_59, operation Mode is: (A:0x91c7bd)*B.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: Generating DSP conv_result_59, operation Mode is: (PCIN>>17)+(A:0x91c7bd)*B.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: Generating DSP conv_result_58, operation Mode is: (A:0x706346)*B.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: Generating DSP conv_result_58, operation Mode is: (PCIN>>17)+(A:0x706346)*B.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: Generating DSP conv_result_57, operation Mode is: (A:0x3fd4958a)*B.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: Generating DSP conv_result_57, operation Mode is: (PCIN>>17)+(A:0x3fd4958a)*B.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: Generating DSP conv_result_56, operation Mode is: (A:0x3f8e0e42)*B.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: Generating DSP conv_result_56, operation Mode is: (PCIN>>17)+(A:0x3f8e0e42)*B.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: Generating DSP conv_result_55, operation Mode is: (A:0x213f51)*B.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: Generating DSP conv_result_55, operation Mode is: (PCIN>>17)+(A:0x213f51)*B.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: Generating DSP conv_result_54, operation Mode is: (A:0x311432)*B.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: Generating DSP conv_result_54, operation Mode is: (PCIN>>17)+(A:0x311432)*B.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: Generating DSP conv_result_53, operation Mode is: (A:0x3fd2da5f)*B.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: Generating DSP conv_result_53, operation Mode is: (PCIN>>17)+(A:0x3fd2da5f)*B.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: Generating DSP conv_result_52, operation Mode is: (A:0x3fa93851)*B.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: Generating DSP conv_result_52, operation Mode is: (PCIN>>17)+(A:0x3fa93851)*B.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: Generating DSP conv_result_51, operation Mode is: (A:0x3fcda0ed)*B.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: Generating DSP conv_result_51, operation Mode is: (PCIN>>17)+(A:0x3fcda0ed)*B.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: Generating DSP conv_result_524, operation Mode is: (A:0x3f8ac50c)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_524, operation Mode is: (PCIN>>17)+(A:0x3f8ac50c)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_324, operation Mode is: (A:0x3fc3d670)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_324, operation Mode is: (PCIN>>17)+(A:0x3fc3d670)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_323, operation Mode is: (A:0x3fa987cb)*B.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: Generating DSP conv_result_323, operation Mode is: (PCIN>>17)+(A:0x3fa987cb)*B.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: Generating DSP conv_result_322, operation Mode is: (A:0x3fb2af68)*B.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: Generating DSP conv_result_322, operation Mode is: (PCIN>>17)+(A:0x3fb2af68)*B.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: Generating DSP conv_result_321, operation Mode is: (A:0x3fef6fef)*B.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: Generating DSP conv_result_321, operation Mode is: (PCIN>>17)+(A:0x3fef6fef)*B.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: Generating DSP conv_result_320, operation Mode is: (A:0x420681)*B.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: Generating DSP conv_result_320, operation Mode is: (PCIN>>17)+(A:0x420681)*B.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: Generating DSP conv_result_319, operation Mode is: (A:0x79aeeb)*B.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: Generating DSP conv_result_319, operation Mode is: (PCIN>>17)+(A:0x79aeeb)*B.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: Generating DSP conv_result_318, operation Mode is: (A:0x987900)*B.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: Generating DSP conv_result_318, operation Mode is: (PCIN>>17)+(A:0x987900)*B.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: Generating DSP conv_result_317, operation Mode is: (A:0xa60db1)*B.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: Generating DSP conv_result_317, operation Mode is: (PCIN>>17)+(A:0xa60db1)*B.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: Generating DSP conv_result_316, operation Mode is: (A:0xaf6277)*B.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: Generating DSP conv_result_316, operation Mode is: (PCIN>>17)+(A:0xaf6277)*B.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: Generating DSP conv_result_315, operation Mode is: (A:0x50dbb3)*B.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: Generating DSP conv_result_315, operation Mode is: (PCIN>>17)+(A:0x50dbb3)*B.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: Generating DSP conv_result_314, operation Mode is: (A:0xbbccc2)*B.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: Generating DSP conv_result_314, operation Mode is: (PCIN>>17)+(A:0xbbccc2)*B.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: Generating DSP conv_result_313, operation Mode is: (A:0xc4d81b)*B.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: Generating DSP conv_result_313, operation Mode is: (PCIN>>17)+(A:0xc4d81b)*B.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: Generating DSP conv_result_312, operation Mode is: (A:0xa432e0)*B.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: Generating DSP conv_result_312, operation Mode is: (PCIN>>17)+(A:0xa432e0)*B.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: Generating DSP conv_result_311, operation Mode is: (A:0x3b761f)*B.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: Generating DSP conv_result_311, operation Mode is: (PCIN>>17)+(A:0x3b761f)*B.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: Generating DSP conv_result_310, operation Mode is: (A:0x3f885b6a)*B.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: Generating DSP conv_result_310, operation Mode is: (PCIN>>17)+(A:0x3f885b6a)*B.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: Generating DSP conv_result_39, operation Mode is: (A:0x3fd0f1cd)*B.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: Generating DSP conv_result_39, operation Mode is: (PCIN>>17)+(A:0x3fd0f1cd)*B.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: Generating DSP conv_result_38, operation Mode is: (A:0x3fd16583)*B.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: Generating DSP conv_result_38, operation Mode is: (PCIN>>17)+(A:0x3fd16583)*B.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: Generating DSP conv_result_37, operation Mode is: (A:0x3fc5be44)*B.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: Generating DSP conv_result_37, operation Mode is: (PCIN>>17)+(A:0x3fc5be44)*B.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: Generating DSP conv_result_36, operation Mode is: (A:0x3f823b88)*B.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: Generating DSP conv_result_36, operation Mode is: (PCIN>>17)+(A:0x3f823b88)*B.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: Generating DSP conv_result_35, operation Mode is: (A:0x14580)*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: A*(B:0x14580).
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_34, operation Mode is: (A:0x5056)*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: A*(B:0x5056).
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_33, operation Mode is: A*(B:0x2228).
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: A*(B:0x2228).
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_32, operation Mode is: (A:0x3f095044)*B.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: Generating DSP conv_result_32, operation Mode is: (PCIN>>17)+(A:0x3f095044)*B.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: Generating DSP conv_result_31, operation Mode is: (A:0x3f26cd15)*B.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: Generating DSP conv_result_31, operation Mode is: (PCIN>>17)+(A:0x3f26cd15)*B.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: Generating DSP conv_result_324, operation Mode is: (A:0x3fd65b49)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_324, operation Mode is: (PCIN>>17)+(A:0x3fd65b49)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
DSP Report: Generating DSP prob_41, operation Mode is: A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_91, operation Mode is: A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_81, operation Mode is: A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_01, operation Mode is: A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_31, operation Mode is: A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_61, operation Mode is: A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_71, operation Mode is: A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'relu_count_x_reg[4:0]' into 'relu_count_x_reg[4:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1043]
WARNING: [Synth 8-6014] Unused sequential element relu_count_x_reg was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1043]
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design simpleCNN__GCB42 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design simpleCNN__GCB42 has port O3817[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'data_44_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_22_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_22_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_22_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_22_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:21:01 ; elapsed = 00:21:20 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------+---------------+----------------+
|Module Name  | RTL Object    | Depth x Width | Implemented As | 
+-------------+---------------+---------------+----------------+
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x24       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x24       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
+-------------+---------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1aa46b)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1aa46b)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5a3070)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5a3070)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x120232)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x120232)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f81d14e)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f81d14e)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f95b3fe)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f95b3fe)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x50c51a)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x50c51a)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x8fb8d2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x8fb8d2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x7a0d4)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x7a0d4)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f37fe91)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f37fe91)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe0de1d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe0de1d)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xac0cf3)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xac0cf3)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x9cd803)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x9cd803)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb9a743)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb9a743)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f15c04e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f15c04e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4554aa)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4554aa)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xad49cf)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xad49cf)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x34e62f)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x34e62f)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f835c07)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f835c07)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f4ff605)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f4ff605)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x512f46)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x512f46)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x269ef9)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x269ef9)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fa2a30c)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fa2a30c)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f7433a3)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f7433a3)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f7d62c6)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f7d62c6)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb3b540)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb3b540)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3faedb04)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3faedb04)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f52a8c6)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f52a8c6)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f3e3bed)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f3e3bed)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f668d0e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f668d0e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x487f3d)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x487f3d)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x632682)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x632682)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff10145)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff10145)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f6ab35a)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f6ab35a)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f3b26fc)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f3b26fc)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2cba50)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2cba50)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xd14561)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xd14561)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xed1b06)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xed1b06)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x507890)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x507890)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f868131)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f868131)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fc1b699)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fc1b699)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4e7245)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4e7245)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xc84460)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xc84460)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x9cca24)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x9cca24)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff0ce17)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff0ce17)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f86a23a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f86a23a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f8fdc6d)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f8fdc6d)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe92f0a)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe92f0a)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4088d5)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4088d5)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x12c17a)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x12c17a)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3feb2d63)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3feb2d63)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb58617)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb58617)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fba9239)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fba9239)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe0084c)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe0084c)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff8d017)*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff8d017)*B | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb0ed98)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb0ed98)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe07c19)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe07c19)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1bcf03)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1bcf03)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x12908e)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x12908e)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x168bb6)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x168bb6)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x634f40)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x634f40)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x58782b)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x58782b)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2e00ba)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2e00ba)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xe246b)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xe246b)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4e47cc)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4e47cc)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x53112b)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x53112b)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x27f70e)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x27f70e)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x16d17e)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x16d17e)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2015dd)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2015dd)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fec2d38)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fec2d38)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fcdcaea)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fcdcaea)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd9aa3d)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd9aa3d)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1e9dd8)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1e9dd8)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fadc9a6)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fadc9a6)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fdf51a9)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fdf51a9)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fcb244a)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fcb244a)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fdada53)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fdada53)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fec702d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fec702d)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fc1c767)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fc1c767)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd7ed0f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd7ed0f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x24101)*B               | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x24101)*B    | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1b636a)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1b636a)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1d7770)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1d7770)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1cf060)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1cf060)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5c22de)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5c22de)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x65bb1c)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x65bb1c)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x357119)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x357119)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x111792)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x111792)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5f4822)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5f4822)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x566b4e)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x566b4e)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x26b2aa)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x26b2aa)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1089fb)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1089fb)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1041f0)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1041f0)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd49eda)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd49eda)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f9c2698)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f9c2698)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fa938a2)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fa938a2)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd9255c)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd9255c)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ffa606c)*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ffa606c)*B | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd7ed0f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd7ed0f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f7d0b2d)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f7d0b2d)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fcc3614)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fcc3614)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x38db7b)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x38db7b)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x695760)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x695760)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f77c969)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f77c969)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa6cee4)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa6cee4)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x611324)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x611324)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x5f7991)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x5f7991)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5e979e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5e979e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa0a85e)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa0a85e)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x220d74)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x220d74)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x977caa)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x977caa)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x74ef43)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x74ef43)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f54bea5)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f54bea5)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f9a3936)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f9a3936)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xb15d5)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xb15d5)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x77cc52)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x77cc52)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x7c496a)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x7c496a)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f442a1b)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f442a1b)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f67bc56)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f67bc56)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f961bae)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f961bae)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x6fcf1)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x6fcf1)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x529985)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x529985)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f3d15ca)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f3d15ca)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x255087)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x255087)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x276062)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x276062)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fe97760)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fe97760)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f8e5cdd)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f8e5cdd)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fe2e0c5)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fe2e0c5)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3ce2d0)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3ce2d0)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x929961)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x929961)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x5a3d10)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x5a3d10)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa34586)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa34586)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f955283)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f955283)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x2b58e)*B               | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x2b58e)*B    | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xa63678)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xa63678)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xb31786)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xb31786)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3ff75cbb)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3ff75cbb)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f6f9eaa)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f6f9eaa)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fb101ce)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fb101ce)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x2e3327)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x2e3327)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x8e8399)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x8e8399)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x4a0d93)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x4a0d93)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5bd03e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5bd03e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5b1a96)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5b1a96)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f756184)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f756184)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fd40856)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fd40856)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x9228e)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x9228e)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x70ccd)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x70ccd)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f782181)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f782181)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f88e28a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f88e28a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3ff7f952)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3ff7f952)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x2764a4)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x2764a4)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f5c7f69)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f5c7f69)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa900f7)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa900f7)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x43f160)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x43f160)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x99edda)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x99edda)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x2e673d)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x2e673d)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f7f1fff)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f7f1fff)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x4cddb1)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x4cddb1)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xca95c2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xca95c2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x71c2bb)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x71c2bb)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fb34bad)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fb34bad)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3ff6b3a4)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3ff6b3a4)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x91c7bd)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x91c7bd)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x706346)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x706346)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd4958a)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd4958a)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f8e0e42)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f8e0e42)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x213f51)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x213f51)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x311432)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x311432)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd2da5f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd2da5f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa93851)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa93851)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fcda0ed)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fcda0ed)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f8ac50c)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f8ac50c)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fc3d670)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fc3d670)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa987cb)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa987cb)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fb2af68)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fb2af68)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fef6fef)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fef6fef)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x420681)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x420681)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x79aeeb)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x79aeeb)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x987900)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x987900)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xa60db1)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xa60db1)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xaf6277)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xaf6277)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x50dbb3)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x50dbb3)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xbbccc2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xbbccc2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xc4d81b)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xc4d81b)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xa432e0)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xa432e0)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3b761f)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3b761f)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f885b6a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f885b6a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd0f1cd)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd0f1cd)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd16583)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd16583)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fc5be44)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fc5be44)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f823b88)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f823b88)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x14580)*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x14580)               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x5056)*B                | 15     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x5056)                | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x2228)                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x2228)                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f095044)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f095044)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f26cd15)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f26cd15)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd65b49)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd65b49)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_0/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_0/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_1/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_1/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_2/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_2/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_0/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_0/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_1/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_1/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_3/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_3/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_4/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_4/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_5/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_5/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_6/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_6/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |conv_layer__GB0             |           1|     26898|
|2     |conv_layer__GB1             |           1|     13345|
|3     |conv_layer__GB2             |           1|     13615|
|4     |muxpart                     |           1|     79419|
|5     |\pool_layer__pool_reg[389]  |           1|        69|
|6     |pool_layer__GB2             |           1|       621|
|7     |pool_layer__GB3             |           1|     40067|
|8     |pool_layer__GB4             |           1|      5256|
|9     |pool_layer__GB5             |           1|     43309|
|10    |pool_layer__GB6             |           1|     39289|
|11    |pool_layer__GB7             |           1|     12443|
|12    |pool_layer__GB8             |           1|     39131|
|13    |pool_layer__GB9             |           1|     12372|
|14    |pool_layer__GB10            |           1|     14719|
|15    |pool_layer__GB11            |           1|     46211|
|16    |pool_layer__GB12            |           1|     37404|
|17    |pool_layer__GB13            |           1|     40735|
|18    |pool_layer__GB14            |           1|     34915|
|19    |pool_layer__GB15            |           1|     29935|
|20    |pool_layer__GB16            |           1|     47235|
|21    |pool_layer__GB17            |           1|      5691|
|22    |pool_layer__GB18            |           1|     17421|
|23    |pool_layer__GB19            |           1|     10846|
|24    |pool_layer__GB20            |           1|     27374|
|25    |pool_layer__GB21            |           1|     41260|
|26    |pool_layer__GB22            |           1|      7605|
|27    |pool_layer__GB23            |           1|      7642|
|28    |pool_layer__GB24            |           1|     10954|
|29    |pool_layer__GB25            |           1|     12045|
|30    |pool_layer__GB26            |           1|     34696|
|31    |pool_layer__GB27            |           1|     44927|
|32    |pool_layer__GB28            |           1|     17719|
|33    |pool_layer__GB29            |           1|     40446|
|34    |pool_layer__GB30            |           1|     32270|
|35    |pool_layer__GB31            |           1|     47299|
|36    |pool_layer__GB32            |           1|      7631|
|37    |pool_layer__GB33            |           1|     20065|
|38    |pool_layer__GB34            |           1|      5256|
|39    |pool_layer__GB35            |           1|      7374|
|40    |pool_layer__GB36            |           1|      8534|
|41    |pool_layer__GB37            |           1|     10705|
|42    |pool_layer__GB38            |           1|     13630|
|43    |pool_layer__GB39            |           1|     16927|
|44    |pool_layer__GB40            |           1|     21315|
|45    |pool_layer__GB41            |           1|     44928|
|46    |pool_layer__GB42            |           1|     17350|
|47    |pool_layer__GB43            |           1|     22460|
|48    |pool_layer__GB44            |           1|     44844|
|49    |pool_layer__GB45            |           1|     42355|
|50    |pool_layer__GB46            |           1|      6391|
|51    |pool_layer__GB47            |           1|     49744|
|52    |pool_layer__GB48            |           1|     37919|
|53    |pool_layer__GB49            |           1|     12509|
|54    |pool_layer__GB50            |           1|     14999|
|55    |pool_layer__GB51            |           1|     19977|
|56    |pool_layer__GB52            |           1|     27372|
|57    |pool_layer__GB53            |           1|     32409|
|58    |pool_layer__GB54            |           1|     41870|
|59    |pool_layer__GB55            |           1|     44859|
|60    |pool_layer__GB56            |           1|      6060|
|61    |pool_layer__GB57            |           1|     19905|
|62    |pool_layer__GB58            |           1|     24669|
|63    |pool_layer__GB59            |           1|     11996|
|64    |pool_layer__GB60            |           1|     44852|
|65    |pool_layer__GB61            |           1|     27438|
|66    |pool_layer__GB62            |           1|     34893|
|67    |pool_layer__GB63            |           1|     42354|
|68    |pool_layer__GB64            |           1|     46153|
|69    |pool_layer__GB65            |           1|      6391|
|70    |pool_layer__GB66            |           1|      8478|
|71    |pool_layer__GB67            |           1|     24883|
|72    |pool_layer__GB68            |           1|     31923|
|73    |pool_layer__GB69            |           1|     50660|
|74    |pool_layer__GB70            |           1|     14721|
|75    |pool_layer__GB71            |           1|      8412|
|76    |pool_layer__GB72            |           1|     10587|
|77    |pool_layer__GB73            |           1|     41548|
|78    |pool_layer__GB74            |           1|     38063|
|79    |pool_layer__GB75            |           1|     32565|
|80    |pool_layer__GB76            |           1|     32276|
|81    |pool_layer__GB77            |           1|     41541|
|82    |pool_layer__GB78            |           1|     15324|
|83    |pool_layer__GB79            |           1|     19974|
|84    |pool_layer__GB80            |           1|     24880|
|85    |pool_layer__GB81            |           1|     43416|
|86    |pool_layer__GB82            |           1|      7363|
|87    |pool_layer__GB83            |           1|      8875|
|88    |pool_layer__GB84            |           1|     17372|
|89    |pool_layer__GB85            |           1|      7581|
|90    |pool_layer__GB86            |           1|     14892|
|91    |pool_layer__GB87            |           1|     25023|
|92    |pool_layer__GB88            |           1|      8123|
|93    |pool_layer__GB89            |           1|     18455|
|94    |pool_layer__GB90            |           1|      4953|
|95    |pool_layer__GB91            |           1|     13733|
|96    |pool_layer__GB92            |           1|     45473|
|97    |pool_layer__GB93            |           1|     12417|
|98    |pool_layer__GB94            |           1|     22015|
|99    |pool_layer__GB95            |           1|     28579|
|100   |pool_layer__GB96            |           1|     12611|
|101   |pool_layer__GB97            |           1|      8473|
|102   |pool_layer__GB98            |           1|        12|
|103   |pool_layer__GB99            |           1|     16487|
|104   |pool_layer__GB100           |           1|     12185|
|105   |pool_layer__GB101           |           1|     34964|
|106   |pool_layer__GB102           |           1|     40010|
|107   |pool_layer__GB103           |           1|      3717|
|108   |simpleCNN__GCB0             |           1|     23051|
|109   |simpleCNN__GCB1             |           1|     14150|
|110   |simpleCNN__GCB2             |           1|     19325|
|111   |simpleCNN__GCB3             |           1|     24569|
|112   |simpleCNN__GCB4             |           1|     20360|
|113   |simpleCNN__GCB5             |           1|     24155|
|114   |simpleCNN__GCB6             |           1|     30232|
|115   |simpleCNN__GCB7             |           1|      9665|
|116   |simpleCNN__GCB8             |           1|     25609|
|117   |simpleCNN__GCB9             |           1|      9734|
|118   |simpleCNN__GCB10            |           1|     19256|
|119   |simpleCNN__GCB11            |           1|     33815|
|120   |simpleCNN__GCB12            |           1|     28985|
|121   |simpleCNN__GCB13            |           1|     27053|
|122   |simpleCNN__GCB14            |           1|      9596|
|123   |simpleCNN__GCB15            |           1|      9665|
|124   |simpleCNN__GCB16            |           1|     11597|
|125   |simpleCNN__GCB17            |           1|     28916|
|126   |simpleCNN__GCB18            |           1|     27881|
|127   |simpleCNN__GCB19            |           1|      9665|
|128   |simpleCNN__GCB20            |           1|      9665|
|129   |simpleCNN__GCB21            |           1|     14495|
|130   |simpleCNN__GCB22            |           1|     15461|
|131   |simpleCNN__GCB23            |           1|     30301|
|132   |simpleCNN__GCB24            |           1|     33815|
|133   |simpleCNN__GCB25            |           1|      9665|
|134   |simpleCNN__GCB26            |           1|     19325|
|135   |simpleCNN__GCB27            |           1|     24155|
|136   |simpleCNN__GCB28            |           1|     19325|
|137   |simpleCNN__GCB29            |           1|     19325|
|138   |simpleCNN__GCB30            |           1|     25678|
|139   |simpleCNN__GCB31            |           1|     24086|
|140   |simpleCNN__GCB32            |           1|     14495|
|141   |simpleCNN__GCB33            |           1|      9734|
|142   |simpleCNN__GCB34            |           1|     14495|
|143   |simpleCNN__GCB35            |           1|     24155|
|144   |simpleCNN__GCB36            |           1|     30655|
|145   |simpleCNN__GCB37            |           1|     29123|
|146   |simpleCNN__GCB38            |           1|     10079|
|147   |simpleCNN__GCB39            |           1|     24155|
|148   |simpleCNN__GCB40            |           1|     19325|
|149   |simpleCNN__GCB41            |           1|     14495|
|150   |simpleCNN__GCB42            |           1|     17585|
|151   |simpleCNN__GCB43            |           1|     19663|
|152   |simpleCNN__GCB44            |           1|     13057|
|153   |simpleCNN__GCB45            |           1|     33815|
|154   |simpleCNN__GCB46            |           1|     14658|
|155   |simpleCNN__GCB47            |           1|     29105|
|156   |simpleCNN__GCB48            |           1|     25159|
+------+----------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:21:46 ; elapsed = 00:22:08 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |conv_layer__GB0  |           1|     25970|
|2     |conv_layer__GB1  |           1|     12881|
|3     |conv_layer__GB2  |           1|     12599|
|4     |pool_layer__GB95 |           1|        11|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:21:49 ; elapsed = 00:22:14 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |conv_layer__GB0  |           1|         0|
|2     |conv_layer__GB1  |           1|         0|
|3     |conv_layer__GB2  |           1|         0|
|4     |pool_layer__GB95 |           1|         0|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:21:50 ; elapsed = 00:22:16 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:21:50 ; elapsed = 00:22:16 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:21:50 ; elapsed = 00:22:16 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:21:50 ; elapsed = 00:22:16 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:21:50 ; elapsed = 00:22:16 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:21:50 ; elapsed = 00:22:16 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:21:50 ; elapsed = 00:22:16 . Memory (MB): peak = 2935.027 ; gain = 2622.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5823 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:21:50 ; elapsed = 00:22:19 . Memory (MB): peak = 2935.027 ; gain = 2622.449
Synthesis Optimization Complete : Time (s): cpu = 00:21:50 ; elapsed = 00:22:19 . Memory (MB): peak = 2935.027 ; gain = 2622.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
552 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:21:56 ; elapsed = 00:22:26 . Memory (MB): peak = 2935.027 ; gain = 2635.078
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.runs/synth_1/simpleCNN_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simpleCNN_tb_utilization_synth.rpt -pb simpleCNN_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 2935.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 14:10:47 2019...

*** Running vivado
    with args -log simpleCNN_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleCNN_tb.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source simpleCNN_tb.tcl -notrace
Command: synth_design -top simpleCNN_tb -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 417.766 ; gain = 105.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simpleCNN_tb' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:22]
INFO: [Synth 8-6157] synthesizing module 'simpleCNN' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:20]
INFO: [Synth 8-6157] synthesizing module 'conv_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer' (1#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:13]
INFO: [Synth 8-6157] synthesizing module 'relu_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/relu_layer.v:7]
INFO: [Synth 8-6155] done synthesizing module 'relu_layer' (2#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/relu_layer.v:7]
INFO: [Synth 8-6157] synthesizing module 'pool_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pool_layer' (3#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:10]
WARNING: [Synth 8-350] instance 'pool_l' of module 'pool_layer' requires 55 connections, but only 47 given [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1147]
WARNING: [Synth 8-567] referenced signal 'prob_0' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_1' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_2' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_3' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_4' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_5' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_6' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_7' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_8' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
WARNING: [Synth 8-567] referenced signal 'prob_9' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'simpleCNN' (4#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:20]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:90]
WARNING: [Synth 8-3848] Net enable in module/entity simpleCNN_tb does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:26]
INFO: [Synth 8-6155] done synthesizing module 'simpleCNN_tb' (5#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:22]
WARNING: [Synth 8-3331] design simpleCNN has unconnected port enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1449.410 ; gain = 1137.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1449.410 ; gain = 1137.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1449.410 ; gain = 1137.121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.srcs/constrs_1/new/sucess_run_1.xdc]
Finished Parsing XDC File [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.srcs/constrs_1/new/sucess_run_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.srcs/constrs_1/new/sucess_run_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/simpleCNN_tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/simpleCNN_tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2705.590 ; gain = 0.551
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:47 ; elapsed = 00:02:46 . Memory (MB): peak = 2714.770 ; gain = 2402.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:47 ; elapsed = 00:02:46 . Memory (MB): peak = 2714.770 ; gain = 2402.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pool_reg[1151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
INFO: [Synth 8-5544] ROM "pool_reg[1151]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1150]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1149]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1148]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1147]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1146]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1145]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1144]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1143]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1142]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1141]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1140]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1139]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1138]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1137]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1136]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1135]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1134]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1133]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1132]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1131]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1130]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1129]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1128]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1127]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1126]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1125]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1124]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1123]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1122]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1121]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1120]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1119]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1118]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1117]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1116]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1115]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1114]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1113]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1112]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1111]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1110]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1109]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1108]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1107]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1106]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1105]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1104]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1103]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1102]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1101]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1100]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1099]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1098]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1097]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1096]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1095]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1094]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1093]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1092]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1091]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1090]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1089]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1088]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1087]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1086]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1085]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1084]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1083]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1082]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1081]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1080]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1079]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1078]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1077]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1076]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1075]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1074]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1073]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1072]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1071]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1070]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1069]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1068]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1067]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1066]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1065]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1064]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1063]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1062]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1061]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1060]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1059]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1058]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1057]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1056]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1055]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1054]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1053]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1052]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "relu_count_x" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:977]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1151]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1150]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1149]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1148]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1147]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1146]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1145]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1144]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1143]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1142]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1141]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1140]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1139]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1138]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1137]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1136]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1135]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1134]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1133]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1132]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1131]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1130]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1129]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1128]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1127]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1126]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1125]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1124]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1123]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1122]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1121]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1120]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1119]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1118]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1117]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1116]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1115]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1114]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1113]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1112]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1111]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1110]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1109]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1108]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1107]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1106]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1105]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1104]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1103]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1102]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1101]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1100]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1099]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1098]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1097]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1096]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1095]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1094]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1093]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1092]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1091]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1090]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1089]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1088]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1087]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1086]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1085]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1084]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1083]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1082]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1081]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1080]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1079]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1078]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1077]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1076]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1075]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1074]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1073]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1072]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1071]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1070]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1069]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1068]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1067]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1066]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1065]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1064]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1063]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1062]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1061]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1060]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1059]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1058]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1057]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1056]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1055]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1054]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1053]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1052]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:02 ; elapsed = 00:04:07 . Memory (MB): peak = 2714.770 ; gain = 2402.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |conv_layer__GB0             |           1|     27589|
|2     |conv_layer__GB1             |           1|     13787|
|3     |conv_layer__GB2             |           1|     12777|
|4     |muxpart                     |           1|     79419|
|5     |\pool_layer__pool_reg[389]  |           1|        69|
|6     |pool_layer__GB2             |           1|       621|
|7     |pool_layer__GB3             |           1|     41337|
|8     |pool_layer__GB4             |           1|     12780|
|9     |pool_layer__GB5             |           1|     45687|
|10    |pool_layer__GB6             |           1|     43151|
|11    |pool_layer__GB7             |           1|     12719|
|12    |pool_layer__GB8             |           1|     42416|
|13    |pool_layer__GB9             |           1|     12648|
|14    |pool_layer__GB10            |           1|     15064|
|15    |pool_layer__GB11            |           1|     48913|
|16    |pool_layer__GB12            |           1|     38370|
|17    |pool_layer__GB13            |           1|     42535|
|18    |pool_layer__GB14            |           1|     35812|
|19    |pool_layer__GB15            |           1|     30694|
|20    |pool_layer__GB16            |           1|     52297|
|21    |pool_layer__GB17            |           1|     13005|
|22    |pool_layer__GB18            |           1|     17835|
|23    |pool_layer__GB19            |           1|     25505|
|24    |pool_layer__GB20            |           1|     28064|
|25    |pool_layer__GB21            |           1|     49695|
|26    |pool_layer__GB22            |           1|     17977|
|27    |pool_layer__GB23            |           1|     17835|
|28    |pool_layer__GB24            |           1|     25507|
|29    |pool_layer__GB25            |           1|     28167|
|30    |pool_layer__GB26            |           1|     35593|
|31    |pool_layer__GB27            |           1|     51066|
|32    |pool_layer__GB28            |           1|     18167|
|33    |pool_layer__GB29            |           1|     42187|
|34    |pool_layer__GB30            |           1|     33098|
|35    |pool_layer__GB31            |           1|     52752|
|36    |pool_layer__GB32            |           1|     17762|
|37    |pool_layer__GB33            |           1|     48565|
|38    |pool_layer__GB34            |           1|     12780|
|39    |pool_layer__GB35            |           1|     17892|
|40    |pool_layer__GB36            |           1|     20448|
|41    |pool_layer__GB37            |           1|     25560|
|42    |pool_layer__GB38            |           1|     33228|
|43    |pool_layer__GB39            |           1|     40896|
|44    |pool_layer__GB40            |           1|     51120|
|45    |pool_layer__GB41            |           1|     50357|
|46    |pool_layer__GB42            |           1|     17764|
|47    |pool_layer__GB43            |           1|     23012|
|48    |pool_layer__GB44            |           1|     46017|
|49    |pool_layer__GB45            |           1|     43459|
|50    |pool_layer__GB46            |           1|     15336|
|51    |pool_layer__GB47            |           1|     51055|
|52    |pool_layer__GB48            |           1|     43622|
|53    |pool_layer__GB49            |           1|     12785|
|54    |pool_layer__GB50            |           1|     15344|
|55    |pool_layer__GB51            |           1|     20460|
|56    |pool_layer__GB52            |           1|     28062|
|57    |pool_layer__GB53            |           1|     33237|
|58    |pool_layer__GB54            |           1|     42974|
|59    |pool_layer__GB55            |           1|     49453|
|60    |pool_layer__GB56            |           1|     15406|
|61    |pool_layer__GB57            |           1|     20388|
|62    |pool_layer__GB58            |           1|     25290|
|63    |pool_layer__GB59            |           1|     30538|
|64    |pool_layer__GB60            |           1|     50970|
|65    |pool_layer__GB61            |           1|     28128|
|66    |pool_layer__GB62            |           1|     35790|
|67    |pool_layer__GB63            |           1|     43458|
|68    |pool_layer__GB64            |           1|     53792|
|69    |pool_layer__GB65            |           1|     15336|
|70    |pool_layer__GB66            |           1|     20450|
|71    |pool_layer__GB67            |           1|     25504|
|72    |pool_layer__GB68            |           1|     32751|
|73    |pool_layer__GB69            |           1|     52252|
|74    |pool_layer__GB70            |           1|     15254|
|75    |pool_layer__GB71            |           1|     20461|
|76    |pool_layer__GB72            |           1|     25588|
|77    |pool_layer__GB73            |           1|     45027|
|78    |pool_layer__GB74            |           1|     39886|
|79    |pool_layer__GB75            |           1|     33433|
|80    |pool_layer__GB76            |           1|     33124|
|81    |pool_layer__GB77            |           1|     44443|
|82    |pool_layer__GB78            |           1|     16089|
|83    |pool_layer__GB79            |           1|     20469|
|84    |pool_layer__GB80            |           1|     25501|
|85    |pool_layer__GB81            |           1|     50211|
|86    |pool_layer__GB82            |           1|     17755|
|87    |pool_layer__GB83            |           1|     22733|
|88    |pool_layer__GB84            |           1|     41472|
|89    |pool_layer__GB85            |           1|     17961|
|90    |pool_layer__GB86            |           1|     38466|
|91    |pool_layer__GB87            |           1|     25670|
|92    |pool_layer__GB88            |           1|     20484|
|93    |pool_layer__GB89            |           1|     43944|
|94    |pool_layer__GB90            |           1|     12506|
|95    |pool_layer__GB91            |           1|     33372|
|96    |pool_layer__GB92            |           1|     46841|
|97    |pool_layer__GB93            |           1|     13103|
|98    |pool_layer__GB94            |           1|     26451|
|99    |pool_layer__GB95            |           1|     48684|
|100   |pool_layer__GB96            |           1|     12921|
|101   |pool_layer__GB97            |           1|     20532|
|102   |pool_layer__GB98            |           1|      2435|
|103   |pool_layer__GB99            |           1|     17378|
|104   |pool_layer__GB100           |           1|     30680|
|105   |pool_layer__GB101           |           1|     35881|
|106   |pool_layer__GB102           |           1|     41606|
|107   |pool_layer__GB103           |           1|      4059|
|108   |simpleCNN__GCB0             |           1|     23071|
|109   |simpleCNN__GCB1             |           1|     14160|
|110   |simpleCNN__GCB2             |           1|     19340|
|111   |simpleCNN__GCB3             |           1|     24594|
|112   |simpleCNN__GCB4             |           1|     20370|
|113   |simpleCNN__GCB5             |           1|     24175|
|114   |simpleCNN__GCB6             |           1|     30267|
|115   |simpleCNN__GCB7             |           1|      9670|
|116   |simpleCNN__GCB8             |           1|     25629|
|117   |simpleCNN__GCB9             |           1|      9739|
|118   |simpleCNN__GCB10            |           1|     19271|
|119   |simpleCNN__GCB11            |           1|     33845|
|120   |simpleCNN__GCB12            |           1|     29010|
|121   |simpleCNN__GCB13            |           1|     27078|
|122   |simpleCNN__GCB14            |           1|      9601|
|123   |simpleCNN__GCB15            |           1|      9670|
|124   |simpleCNN__GCB16            |           1|     11602|
|125   |simpleCNN__GCB17            |           1|     28941|
|126   |simpleCNN__GCB18            |           1|     27906|
|127   |simpleCNN__GCB19            |           1|      9670|
|128   |simpleCNN__GCB20            |           1|      9670|
|129   |simpleCNN__GCB21            |           1|     14505|
|130   |simpleCNN__GCB22            |           1|     15471|
|131   |simpleCNN__GCB23            |           1|     30326|
|132   |simpleCNN__GCB24            |           1|     33845|
|133   |simpleCNN__GCB25            |           1|      9670|
|134   |simpleCNN__GCB26            |           1|     19340|
|135   |simpleCNN__GCB27            |           1|     24175|
|136   |simpleCNN__GCB28            |           1|     19340|
|137   |simpleCNN__GCB29            |           1|     19340|
|138   |simpleCNN__GCB30            |           1|     25698|
|139   |simpleCNN__GCB31            |           1|     24106|
|140   |simpleCNN__GCB32            |           1|     14505|
|141   |simpleCNN__GCB33            |           1|      9739|
|142   |simpleCNN__GCB34            |           1|     14505|
|143   |simpleCNN__GCB35            |           1|     24175|
|144   |simpleCNN__GCB36            |           1|     31337|
|145   |simpleCNN__GCB37            |           1|     29148|
|146   |simpleCNN__GCB38            |           1|     10084|
|147   |simpleCNN__GCB39            |           1|     24175|
|148   |simpleCNN__GCB40            |           1|     19340|
|149   |simpleCNN__GCB41            |           1|     14505|
|150   |simpleCNN__GCB42            |           1|     25312|
|151   |simpleCNN__GCB43            |           1|     21994|
|152   |simpleCNN__GCB44            |           1|     26590|
|153   |simpleCNN__GCB45            |           1|     33845|
|154   |simpleCNN__GCB46            |           1|     15255|
|155   |simpleCNN__GCB47            |           1|     29725|
|156   |simpleCNN__GCB48            |           1|     28964|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     69 Bit       Adders := 8     
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 24    
	               11 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                24x69  Multipliers := 3     
	                23x69  Multipliers := 7     
	                26x32  Multipliers := 3     
	                25x32  Multipliers := 48    
	                24x32  Multipliers := 67    
	                23x32  Multipliers := 40    
	                22x32  Multipliers := 24    
	                21x32  Multipliers := 8     
	                20x32  Multipliers := 5     
	                19x32  Multipliers := 2     
	                18x32  Multipliers := 2     
	                17x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input    113 Bit        Muxes := 11    
	   2 Input     69 Bit        Muxes := 32    
	  28 Input     25 Bit        Muxes := 60    
	   8 Input     25 Bit        Muxes := 5     
	  28 Input     24 Bit        Muxes := 5     
	  28 Input     23 Bit        Muxes := 10    
	  28 Input     21 Bit        Muxes := 5     
	  28 Input     19 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  28 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2809  
	   3 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 116   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv_layer 
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     69 Bit       Adders := 8     
+---Registers : 
	               69 Bit    Registers := 8     
+---Multipliers : 
	                26x32  Multipliers := 3     
	                25x32  Multipliers := 48    
	                24x32  Multipliers := 67    
	                23x32  Multipliers := 40    
	                22x32  Multipliers := 24    
	                21x32  Multipliers := 8     
	                20x32  Multipliers := 5     
	                19x32  Multipliers := 2     
	                18x32  Multipliers := 2     
	                17x32  Multipliers := 1     
Module pool_layer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 8     
	               11 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x69  Multipliers := 3     
	                23x69  Multipliers := 7     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input     69 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2221  
	   3 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 116   
Module relu_layer 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module simpleCNN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    113 Bit        Muxes := 11    
	  28 Input     25 Bit        Muxes := 60    
	   8 Input     25 Bit        Muxes := 5     
	  28 Input     24 Bit        Muxes := 5     
	  28 Input     23 Bit        Muxes := 10    
	  28 Input     21 Bit        Muxes := 5     
	  28 Input     19 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	  28 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 580   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11719]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11720]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11723]
DSP Report: Generating DSP prob_11, operation Mode is: A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_21, operation Mode is: A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_51, operation Mode is: A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pool_li_100/\prob_5_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:311]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP conv_result_124, operation Mode is: (A:0x1aa46b)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_124, operation Mode is: (PCIN>>17)+(A:0x1aa46b)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_123, operation Mode is: (A:0x5a3070)*B.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: Generating DSP conv_result_123, operation Mode is: (PCIN>>17)+(A:0x5a3070)*B.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: Generating DSP conv_result_122, operation Mode is: (A:0x120232)*B.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: Generating DSP conv_result_122, operation Mode is: (PCIN>>17)+(A:0x120232)*B.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: Generating DSP conv_result_121, operation Mode is: (A:0x3f81d14e)*B.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: Generating DSP conv_result_121, operation Mode is: (PCIN>>17)+(A:0x3f81d14e)*B.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: Generating DSP conv_result_120, operation Mode is: (A:0x3f95b3fe)*B.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: Generating DSP conv_result_120, operation Mode is: (PCIN>>17)+(A:0x3f95b3fe)*B.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: Generating DSP conv_result_119, operation Mode is: (A:0x50c51a)*B.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: Generating DSP conv_result_119, operation Mode is: (PCIN>>17)+(A:0x50c51a)*B.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: Generating DSP conv_result_118, operation Mode is: (A:0x8fb8d2)*B.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: Generating DSP conv_result_118, operation Mode is: (PCIN>>17)+(A:0x8fb8d2)*B.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: Generating DSP conv_result_117, operation Mode is: (A:0x7a0d4)*B.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: Generating DSP conv_result_117, operation Mode is: (PCIN>>17)+(A:0x7a0d4)*B.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: Generating DSP conv_result_116, operation Mode is: (A:0x3f37fe91)*B.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: Generating DSP conv_result_116, operation Mode is: (PCIN>>17)+(A:0x3f37fe91)*B.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: Generating DSP conv_result_115, operation Mode is: (A:0x3fe0de1d)*B.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: Generating DSP conv_result_115, operation Mode is: (PCIN>>17)+(A:0x3fe0de1d)*B.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: Generating DSP conv_result_114, operation Mode is: (A:0xac0cf3)*B.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: Generating DSP conv_result_114, operation Mode is: (PCIN>>17)+(A:0xac0cf3)*B.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: Generating DSP conv_result_113, operation Mode is: (A:0x9cd803)*B.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: Generating DSP conv_result_113, operation Mode is: (PCIN>>17)+(A:0x9cd803)*B.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: Generating DSP conv_result_112, operation Mode is: (A:0x3fb9a743)*B.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: Generating DSP conv_result_112, operation Mode is: (PCIN>>17)+(A:0x3fb9a743)*B.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: Generating DSP conv_result_111, operation Mode is: (A:0x3f15c04e)*B.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: Generating DSP conv_result_111, operation Mode is: (PCIN>>17)+(A:0x3f15c04e)*B.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: Generating DSP conv_result_110, operation Mode is: (A:0x4554aa)*B.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: Generating DSP conv_result_110, operation Mode is: (PCIN>>17)+(A:0x4554aa)*B.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: Generating DSP conv_result_19, operation Mode is: (A:0xad49cf)*B.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: Generating DSP conv_result_19, operation Mode is: (PCIN>>17)+(A:0xad49cf)*B.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: Generating DSP conv_result_18, operation Mode is: (A:0x34e62f)*B.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: Generating DSP conv_result_18, operation Mode is: (PCIN>>17)+(A:0x34e62f)*B.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: Generating DSP conv_result_17, operation Mode is: (A:0x3f835c07)*B.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: Generating DSP conv_result_17, operation Mode is: (PCIN>>17)+(A:0x3f835c07)*B.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: Generating DSP conv_result_16, operation Mode is: (A:0x3f4ff605)*B.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: Generating DSP conv_result_16, operation Mode is: (PCIN>>17)+(A:0x3f4ff605)*B.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: Generating DSP conv_result_15, operation Mode is: (A:0x512f46)*B.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: Generating DSP conv_result_15, operation Mode is: (PCIN>>17)+(A:0x512f46)*B.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: Generating DSP conv_result_14, operation Mode is: (A:0x269ef9)*B.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: Generating DSP conv_result_14, operation Mode is: (PCIN>>17)+(A:0x269ef9)*B.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: Generating DSP conv_result_13, operation Mode is: (A:0x3fa2a30c)*B.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: Generating DSP conv_result_13, operation Mode is: (PCIN>>17)+(A:0x3fa2a30c)*B.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: Generating DSP conv_result_12, operation Mode is: (A:0x3f7433a3)*B.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: Generating DSP conv_result_12, operation Mode is: (PCIN>>17)+(A:0x3f7433a3)*B.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: Generating DSP conv_result_11, operation Mode is: (A:0x3f7d62c6)*B.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: Generating DSP conv_result_11, operation Mode is: (PCIN>>17)+(A:0x3f7d62c6)*B.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: Generating DSP conv_result_124, operation Mode is: (A:0x3fb3b540)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_124, operation Mode is: (PCIN>>17)+(A:0x3fb3b540)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_824, operation Mode is: (A:0x3faedb04)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_824, operation Mode is: (PCIN>>17)+(A:0x3faedb04)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_823, operation Mode is: (A:0x3f52a8c6)*B.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: Generating DSP conv_result_823, operation Mode is: (PCIN>>17)+(A:0x3f52a8c6)*B.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: Generating DSP conv_result_822, operation Mode is: (A:0x3f3e3bed)*B.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: Generating DSP conv_result_822, operation Mode is: (PCIN>>17)+(A:0x3f3e3bed)*B.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: Generating DSP conv_result_821, operation Mode is: (A:0x3f668d0e)*B.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: Generating DSP conv_result_821, operation Mode is: (PCIN>>17)+(A:0x3f668d0e)*B.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: Generating DSP conv_result_820, operation Mode is: (A:0x487f3d)*B.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: Generating DSP conv_result_820, operation Mode is: (PCIN>>17)+(A:0x487f3d)*B.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: Generating DSP conv_result_819, operation Mode is: (A:0x632682)*B.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: Generating DSP conv_result_819, operation Mode is: (PCIN>>17)+(A:0x632682)*B.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: Generating DSP conv_result_818, operation Mode is: (A:0x3ff10145)*B.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: Generating DSP conv_result_818, operation Mode is: (PCIN>>17)+(A:0x3ff10145)*B.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: Generating DSP conv_result_817, operation Mode is: (A:0x3f6ab35a)*B.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: Generating DSP conv_result_817, operation Mode is: (PCIN>>17)+(A:0x3f6ab35a)*B.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: Generating DSP conv_result_816, operation Mode is: (A:0x3f3b26fc)*B.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: Generating DSP conv_result_816, operation Mode is: (PCIN>>17)+(A:0x3f3b26fc)*B.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: Generating DSP conv_result_815, operation Mode is: (A:0x2cba50)*B.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: Generating DSP conv_result_815, operation Mode is: (PCIN>>17)+(A:0x2cba50)*B.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: Generating DSP conv_result_814, operation Mode is: (A:0xd14561)*B.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: Generating DSP conv_result_814, operation Mode is: (PCIN>>17)+(A:0xd14561)*B.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: Generating DSP conv_result_813, operation Mode is: (A:0xed1b06)*B.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: Generating DSP conv_result_813, operation Mode is: (PCIN>>17)+(A:0xed1b06)*B.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: Generating DSP conv_result_812, operation Mode is: (A:0x507890)*B.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: Generating DSP conv_result_812, operation Mode is: (PCIN>>17)+(A:0x507890)*B.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: Generating DSP conv_result_811, operation Mode is: (A:0x3f868131)*B.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: Generating DSP conv_result_811, operation Mode is: (PCIN>>17)+(A:0x3f868131)*B.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: Generating DSP conv_result_810, operation Mode is: (A:0x3fc1b699)*B.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: Generating DSP conv_result_810, operation Mode is: (PCIN>>17)+(A:0x3fc1b699)*B.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: Generating DSP conv_result_89, operation Mode is: (A:0x4e7245)*B.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: Generating DSP conv_result_89, operation Mode is: (PCIN>>17)+(A:0x4e7245)*B.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: Generating DSP conv_result_88, operation Mode is: (A:0xc84460)*B.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: Generating DSP conv_result_88, operation Mode is: (PCIN>>17)+(A:0xc84460)*B.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: Generating DSP conv_result_87, operation Mode is: (A:0x9cca24)*B.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: Generating DSP conv_result_87, operation Mode is: (PCIN>>17)+(A:0x9cca24)*B.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: Generating DSP conv_result_86, operation Mode is: (A:0x3ff0ce17)*B.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: Generating DSP conv_result_86, operation Mode is: (PCIN>>17)+(A:0x3ff0ce17)*B.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: Generating DSP conv_result_85, operation Mode is: (A:0x3f86a23a)*B.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: Generating DSP conv_result_85, operation Mode is: (PCIN>>17)+(A:0x3f86a23a)*B.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: Generating DSP conv_result_84, operation Mode is: (A:0x3f8fdc6d)*B.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: Generating DSP conv_result_84, operation Mode is: (PCIN>>17)+(A:0x3f8fdc6d)*B.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: Generating DSP conv_result_83, operation Mode is: (A:0x3fe92f0a)*B.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: Generating DSP conv_result_83, operation Mode is: (PCIN>>17)+(A:0x3fe92f0a)*B.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: Generating DSP conv_result_82, operation Mode is: (A:0x4088d5)*B.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: Generating DSP conv_result_82, operation Mode is: (PCIN>>17)+(A:0x4088d5)*B.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: Generating DSP conv_result_81, operation Mode is: (A:0x12c17a)*B.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: Generating DSP conv_result_81, operation Mode is: (PCIN>>17)+(A:0x12c17a)*B.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: Generating DSP conv_result_824, operation Mode is: (A:0x3feb2d63)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_824, operation Mode is: (PCIN>>17)+(A:0x3feb2d63)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_424, operation Mode is: (A:0x3fb58617)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_424, operation Mode is: (PCIN>>17)+(A:0x3fb58617)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_423, operation Mode is: (A:0x3fba9239)*B.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: Generating DSP conv_result_423, operation Mode is: (PCIN>>17)+(A:0x3fba9239)*B.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: Generating DSP conv_result_422, operation Mode is: (A:0x3fe0084c)*B.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: Generating DSP conv_result_422, operation Mode is: (PCIN>>17)+(A:0x3fe0084c)*B.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: Generating DSP conv_result_421, operation Mode is: (A:0x3ff8d017)*B.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: Generating DSP conv_result_421, operation Mode is: (PCIN>>17)+(A:0x3ff8d017)*B.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: Generating DSP conv_result_420, operation Mode is: (A:0x3fb0ed98)*B.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: Generating DSP conv_result_420, operation Mode is: (PCIN>>17)+(A:0x3fb0ed98)*B.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: Generating DSP conv_result_419, operation Mode is: (A:0x3fe07c19)*B.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: Generating DSP conv_result_419, operation Mode is: (PCIN>>17)+(A:0x3fe07c19)*B.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: Generating DSP conv_result_417, operation Mode is: (A:0x1bcf03)*B.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: Generating DSP conv_result_417, operation Mode is: (PCIN>>17)+(A:0x1bcf03)*B.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: Generating DSP conv_result_416, operation Mode is: (A:0x12908e)*B.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: Generating DSP conv_result_416, operation Mode is: (PCIN>>17)+(A:0x12908e)*B.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: Generating DSP conv_result_415, operation Mode is: (A:0x168bb6)*B.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: Generating DSP conv_result_415, operation Mode is: (PCIN>>17)+(A:0x168bb6)*B.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: Generating DSP conv_result_414, operation Mode is: (A:0x634f40)*B.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: Generating DSP conv_result_414, operation Mode is: (PCIN>>17)+(A:0x634f40)*B.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: Generating DSP conv_result_413, operation Mode is: (A:0x58782b)*B.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: Generating DSP conv_result_413, operation Mode is: (PCIN>>17)+(A:0x58782b)*B.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: Generating DSP conv_result_412, operation Mode is: (A:0x2e00ba)*B.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: Generating DSP conv_result_412, operation Mode is: (PCIN>>17)+(A:0x2e00ba)*B.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: Generating DSP conv_result_411, operation Mode is: (A:0xe246b)*B.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: Generating DSP conv_result_411, operation Mode is: (PCIN>>17)+(A:0xe246b)*B.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: Generating DSP conv_result_410, operation Mode is: (A:0x4e47cc)*B.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: Generating DSP conv_result_410, operation Mode is: (PCIN>>17)+(A:0x4e47cc)*B.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: Generating DSP conv_result_49, operation Mode is: (A:0x53112b)*B.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: Generating DSP conv_result_49, operation Mode is: (PCIN>>17)+(A:0x53112b)*B.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: Generating DSP conv_result_48, operation Mode is: (A:0x27f70e)*B.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: Generating DSP conv_result_48, operation Mode is: (PCIN>>17)+(A:0x27f70e)*B.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: Generating DSP conv_result_47, operation Mode is: (A:0x16d17e)*B.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: Generating DSP conv_result_47, operation Mode is: (PCIN>>17)+(A:0x16d17e)*B.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: Generating DSP conv_result_46, operation Mode is: (A:0x2015dd)*B.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: Generating DSP conv_result_46, operation Mode is: (PCIN>>17)+(A:0x2015dd)*B.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: Generating DSP conv_result_45, operation Mode is: (A:0x3fec2d38)*B.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: Generating DSP conv_result_45, operation Mode is: (PCIN>>17)+(A:0x3fec2d38)*B.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: Generating DSP conv_result_44, operation Mode is: (A:0x3fcdcaea)*B.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: Generating DSP conv_result_44, operation Mode is: (PCIN>>17)+(A:0x3fcdcaea)*B.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: Generating DSP conv_result_43, operation Mode is: (A:0x3fd9aa3d)*B.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: Generating DSP conv_result_43, operation Mode is: (PCIN>>17)+(A:0x3fd9aa3d)*B.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: Generating DSP conv_result_41, operation Mode is: (A:0x1e9dd8)*B.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: Generating DSP conv_result_41, operation Mode is: (PCIN>>17)+(A:0x1e9dd8)*B.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: Generating DSP conv_result_424, operation Mode is: (A:0x3fadc9a6)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_424, operation Mode is: (PCIN>>17)+(A:0x3fadc9a6)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_724, operation Mode is: (A:0x3fdf51a9)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_724, operation Mode is: (PCIN>>17)+(A:0x3fdf51a9)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_723, operation Mode is: (A:0x3fcb244a)*B.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: Generating DSP conv_result_723, operation Mode is: (PCIN>>17)+(A:0x3fcb244a)*B.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: Generating DSP conv_result_722, operation Mode is: (A:0x3fdada53)*B.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: Generating DSP conv_result_722, operation Mode is: (PCIN>>17)+(A:0x3fdada53)*B.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: Generating DSP conv_result_721, operation Mode is: (A:0x3fec702d)*B.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: Generating DSP conv_result_721, operation Mode is: (PCIN>>17)+(A:0x3fec702d)*B.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: Generating DSP conv_result_720, operation Mode is: (A:0x3fc1c767)*B.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: Generating DSP conv_result_720, operation Mode is: (PCIN>>17)+(A:0x3fc1c767)*B.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: Generating DSP conv_result_719, operation Mode is: (A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: Generating DSP conv_result_719, operation Mode is: (PCIN>>17)+(A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: Generating DSP conv_result_718, operation Mode is: (A:0x24101)*B.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: Generating DSP conv_result_718, operation Mode is: (PCIN>>17)+(A:0x24101)*B.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: Generating DSP conv_result_717, operation Mode is: (A:0x1b636a)*B.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: Generating DSP conv_result_717, operation Mode is: (PCIN>>17)+(A:0x1b636a)*B.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: Generating DSP conv_result_716, operation Mode is: (A:0x1d7770)*B.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: Generating DSP conv_result_716, operation Mode is: (PCIN>>17)+(A:0x1d7770)*B.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: Generating DSP conv_result_715, operation Mode is: (A:0x1cf060)*B.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: Generating DSP conv_result_715, operation Mode is: (PCIN>>17)+(A:0x1cf060)*B.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: Generating DSP conv_result_714, operation Mode is: (A:0x5c22de)*B.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: Generating DSP conv_result_714, operation Mode is: (PCIN>>17)+(A:0x5c22de)*B.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: Generating DSP conv_result_713, operation Mode is: (A:0x65bb1c)*B.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: Generating DSP conv_result_713, operation Mode is: (PCIN>>17)+(A:0x65bb1c)*B.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: Generating DSP conv_result_712, operation Mode is: (A:0x357119)*B.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: Generating DSP conv_result_712, operation Mode is: (PCIN>>17)+(A:0x357119)*B.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: Generating DSP conv_result_711, operation Mode is: (A:0x111792)*B.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: Generating DSP conv_result_711, operation Mode is: (PCIN>>17)+(A:0x111792)*B.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: Generating DSP conv_result_710, operation Mode is: (A:0x5f4822)*B.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: Generating DSP conv_result_710, operation Mode is: (PCIN>>17)+(A:0x5f4822)*B.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: Generating DSP conv_result_79, operation Mode is: (A:0x566b4e)*B.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: Generating DSP conv_result_79, operation Mode is: (PCIN>>17)+(A:0x566b4e)*B.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: Generating DSP conv_result_78, operation Mode is: (A:0x26b2aa)*B.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: Generating DSP conv_result_78, operation Mode is: (PCIN>>17)+(A:0x26b2aa)*B.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: Generating DSP conv_result_77, operation Mode is: (A:0x1089fb)*B.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: Generating DSP conv_result_77, operation Mode is: (PCIN>>17)+(A:0x1089fb)*B.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: Generating DSP conv_result_76, operation Mode is: (A:0x1041f0)*B.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: Generating DSP conv_result_76, operation Mode is: (PCIN>>17)+(A:0x1041f0)*B.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: Generating DSP conv_result_75, operation Mode is: (A:0x3fd49eda)*B.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: Generating DSP conv_result_75, operation Mode is: (PCIN>>17)+(A:0x3fd49eda)*B.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: Generating DSP conv_result_74, operation Mode is: (A:0x3f9c2698)*B.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: Generating DSP conv_result_74, operation Mode is: (PCIN>>17)+(A:0x3f9c2698)*B.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: Generating DSP conv_result_73, operation Mode is: (A:0x3fa938a2)*B.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: Generating DSP conv_result_73, operation Mode is: (PCIN>>17)+(A:0x3fa938a2)*B.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: Generating DSP conv_result_72, operation Mode is: (A:0x3fd9255c)*B.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: Generating DSP conv_result_72, operation Mode is: (PCIN>>17)+(A:0x3fd9255c)*B.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: Generating DSP conv_result_71, operation Mode is: (A:0x3ffa606c)*B.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: Generating DSP conv_result_71, operation Mode is: (PCIN>>17)+(A:0x3ffa606c)*B.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: Generating DSP conv_result_724, operation Mode is: (A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_724, operation Mode is: (PCIN>>17)+(A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_224, operation Mode is: (A:0x3f7d0b2d)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_224, operation Mode is: (PCIN>>17)+(A:0x3f7d0b2d)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_223, operation Mode is: (A:0x3fcc3614)*B.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: Generating DSP conv_result_223, operation Mode is: (PCIN>>17)+(A:0x3fcc3614)*B.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: Generating DSP conv_result_222, operation Mode is: (A:0x38db7b)*B.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: Generating DSP conv_result_222, operation Mode is: (PCIN>>17)+(A:0x38db7b)*B.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: Generating DSP conv_result_221, operation Mode is: (A:0x695760)*B.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: Generating DSP conv_result_221, operation Mode is: (PCIN>>17)+(A:0x695760)*B.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: Generating DSP conv_result_220, operation Mode is: (A:0x3f77c969)*B.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: Generating DSP conv_result_220, operation Mode is: (PCIN>>17)+(A:0x3f77c969)*B.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: Generating DSP conv_result_219, operation Mode is: (A:0x3fa6cee4)*B.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: Generating DSP conv_result_219, operation Mode is: (PCIN>>17)+(A:0x3fa6cee4)*B.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: Generating DSP conv_result_217, operation Mode is: (A:0x611324)*B.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: Generating DSP conv_result_217, operation Mode is: (PCIN>>17)+(A:0x611324)*B.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: Generating DSP conv_result_216, operation Mode is: (A:0x5f7991)*B.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: Generating DSP conv_result_216, operation Mode is: (PCIN>>17)+(A:0x5f7991)*B.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: Generating DSP conv_result_215, operation Mode is: (A:0x3f5e979e)*B.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: Generating DSP conv_result_215, operation Mode is: (PCIN>>17)+(A:0x3f5e979e)*B.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: Generating DSP conv_result_214, operation Mode is: (A:0x3fa0a85e)*B.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: Generating DSP conv_result_214, operation Mode is: (PCIN>>17)+(A:0x3fa0a85e)*B.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: Generating DSP conv_result_213, operation Mode is: (A:0x220d74)*B.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: Generating DSP conv_result_213, operation Mode is: (PCIN>>17)+(A:0x220d74)*B.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: Generating DSP conv_result_212, operation Mode is: (A:0x977caa)*B.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: Generating DSP conv_result_212, operation Mode is: (PCIN>>17)+(A:0x977caa)*B.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: Generating DSP conv_result_211, operation Mode is: (A:0x74ef43)*B.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: Generating DSP conv_result_211, operation Mode is: (PCIN>>17)+(A:0x74ef43)*B.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: Generating DSP conv_result_210, operation Mode is: (A:0x3f54bea5)*B.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: Generating DSP conv_result_210, operation Mode is: (PCIN>>17)+(A:0x3f54bea5)*B.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: Generating DSP conv_result_29, operation Mode is: (A:0x3f9a3936)*B.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: Generating DSP conv_result_29, operation Mode is: (PCIN>>17)+(A:0x3f9a3936)*B.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: Generating DSP conv_result_28, operation Mode is: (A:0xb15d5)*B.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: Generating DSP conv_result_28, operation Mode is: (PCIN>>17)+(A:0xb15d5)*B.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: Generating DSP conv_result_27, operation Mode is: (A:0x77cc52)*B.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: Generating DSP conv_result_27, operation Mode is: (PCIN>>17)+(A:0x77cc52)*B.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: Generating DSP conv_result_26, operation Mode is: (A:0x7c496a)*B.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: Generating DSP conv_result_26, operation Mode is: (PCIN>>17)+(A:0x7c496a)*B.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: Generating DSP conv_result_25, operation Mode is: (A:0x3f442a1b)*B.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: Generating DSP conv_result_25, operation Mode is: (PCIN>>17)+(A:0x3f442a1b)*B.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: Generating DSP conv_result_24, operation Mode is: (A:0x3f67bc56)*B.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: Generating DSP conv_result_24, operation Mode is: (PCIN>>17)+(A:0x3f67bc56)*B.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: Generating DSP conv_result_23, operation Mode is: (A:0x3f961bae)*B.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: Generating DSP conv_result_23, operation Mode is: (PCIN>>17)+(A:0x3f961bae)*B.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: Generating DSP conv_result_22, operation Mode is: (A:0x6fcf1)*B.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: Generating DSP conv_result_22, operation Mode is: (PCIN>>17)+(A:0x6fcf1)*B.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: Generating DSP conv_result_21, operation Mode is: (A:0x529985)*B.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: Generating DSP conv_result_21, operation Mode is: (PCIN>>17)+(A:0x529985)*B.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: Generating DSP conv_result_224, operation Mode is: (A:0x3f3d15ca)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_224, operation Mode is: (PCIN>>17)+(A:0x3f3d15ca)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_624, operation Mode is: (A:0x255087)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_624, operation Mode is: (PCIN>>17)+(A:0x255087)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_623, operation Mode is: (A:0x276062)*B.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: Generating DSP conv_result_623, operation Mode is: (PCIN>>17)+(A:0x276062)*B.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: Generating DSP conv_result_622, operation Mode is: (A:0x3fe97760)*B.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: Generating DSP conv_result_622, operation Mode is: (PCIN>>17)+(A:0x3fe97760)*B.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: Generating DSP conv_result_621, operation Mode is: (A:0x3f8e5cdd)*B.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: Generating DSP conv_result_621, operation Mode is: (PCIN>>17)+(A:0x3f8e5cdd)*B.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: Generating DSP conv_result_620, operation Mode is: (A:0x3fe2e0c5)*B.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: Generating DSP conv_result_620, operation Mode is: (PCIN>>17)+(A:0x3fe2e0c5)*B.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: Generating DSP conv_result_619, operation Mode is: (A:0x3ce2d0)*B.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: Generating DSP conv_result_619, operation Mode is: (PCIN>>17)+(A:0x3ce2d0)*B.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: Generating DSP conv_result_618, operation Mode is: (A:0x929961)*B.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: Generating DSP conv_result_618, operation Mode is: (PCIN>>17)+(A:0x929961)*B.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: Generating DSP conv_result_617, operation Mode is: (A:0x5a3d10)*B.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: Generating DSP conv_result_617, operation Mode is: (PCIN>>17)+(A:0x5a3d10)*B.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: Generating DSP conv_result_616, operation Mode is: (A:0x3fa34586)*B.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: Generating DSP conv_result_616, operation Mode is: (PCIN>>17)+(A:0x3fa34586)*B.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: Generating DSP conv_result_615, operation Mode is: (A:0x3f955283)*B.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: Generating DSP conv_result_615, operation Mode is: (PCIN>>17)+(A:0x3f955283)*B.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: Generating DSP conv_result_614, operation Mode is: (A:0x2b58e)*B.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: Generating DSP conv_result_614, operation Mode is: (PCIN>>17)+(A:0x2b58e)*B.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: Generating DSP conv_result_613, operation Mode is: (A:0xa63678)*B.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: Generating DSP conv_result_613, operation Mode is: (PCIN>>17)+(A:0xa63678)*B.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: Generating DSP conv_result_612, operation Mode is: (A:0xb31786)*B.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: Generating DSP conv_result_612, operation Mode is: (PCIN>>17)+(A:0xb31786)*B.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: Generating DSP conv_result_611, operation Mode is: (A:0x3ff75cbb)*B.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: Generating DSP conv_result_611, operation Mode is: (PCIN>>17)+(A:0x3ff75cbb)*B.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: Generating DSP conv_result_610, operation Mode is: (A:0x3f6f9eaa)*B.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: Generating DSP conv_result_610, operation Mode is: (PCIN>>17)+(A:0x3f6f9eaa)*B.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: Generating DSP conv_result_69, operation Mode is: (A:0x3fb101ce)*B.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: Generating DSP conv_result_69, operation Mode is: (PCIN>>17)+(A:0x3fb101ce)*B.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: Generating DSP conv_result_68, operation Mode is: (A:0x2e3327)*B.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: Generating DSP conv_result_68, operation Mode is: (PCIN>>17)+(A:0x2e3327)*B.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: Generating DSP conv_result_67, operation Mode is: (A:0x8e8399)*B.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: Generating DSP conv_result_67, operation Mode is: (PCIN>>17)+(A:0x8e8399)*B.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: Generating DSP conv_result_66, operation Mode is: (A:0x4a0d93)*B.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: Generating DSP conv_result_66, operation Mode is: (PCIN>>17)+(A:0x4a0d93)*B.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: Generating DSP conv_result_65, operation Mode is: (A:0x3f5bd03e)*B.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: Generating DSP conv_result_65, operation Mode is: (PCIN>>17)+(A:0x3f5bd03e)*B.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: Generating DSP conv_result_64, operation Mode is: (A:0x3f5b1a96)*B.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: Generating DSP conv_result_64, operation Mode is: (PCIN>>17)+(A:0x3f5b1a96)*B.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: Generating DSP conv_result_63, operation Mode is: (A:0x3f756184)*B.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: Generating DSP conv_result_63, operation Mode is: (PCIN>>17)+(A:0x3f756184)*B.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: Generating DSP conv_result_62, operation Mode is: (A:0x3fd40856)*B.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: Generating DSP conv_result_62, operation Mode is: (PCIN>>17)+(A:0x3fd40856)*B.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: Generating DSP conv_result_61, operation Mode is: (A:0x9228e)*B.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: Generating DSP conv_result_61, operation Mode is: (PCIN>>17)+(A:0x9228e)*B.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: Generating DSP conv_result_624, operation Mode is: (A:0x70ccd)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_624, operation Mode is: (PCIN>>17)+(A:0x70ccd)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:297]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:297]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:297]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:297]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP conv_result_524, operation Mode is: (A:0x3f782181)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_524, operation Mode is: (PCIN>>17)+(A:0x3f782181)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_523, operation Mode is: (A:0x3f88e28a)*B.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: Generating DSP conv_result_523, operation Mode is: (PCIN>>17)+(A:0x3f88e28a)*B.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: Generating DSP conv_result_522, operation Mode is: (A:0x3ff7f952)*B.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: Generating DSP conv_result_522, operation Mode is: (PCIN>>17)+(A:0x3ff7f952)*B.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: Generating DSP conv_result_521, operation Mode is: (A:0x2764a4)*B.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: Generating DSP conv_result_521, operation Mode is: (PCIN>>17)+(A:0x2764a4)*B.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: Generating DSP conv_result_520, operation Mode is: (A:0x3f5c7f69)*B.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: Generating DSP conv_result_520, operation Mode is: (PCIN>>17)+(A:0x3f5c7f69)*B.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: Generating DSP conv_result_519, operation Mode is: (A:0x3fa900f7)*B.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: Generating DSP conv_result_519, operation Mode is: (PCIN>>17)+(A:0x3fa900f7)*B.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: Generating DSP conv_result_518, operation Mode is: (A:0x43f160)*B.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: Generating DSP conv_result_518, operation Mode is: (PCIN>>17)+(A:0x43f160)*B.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: Generating DSP conv_result_517, operation Mode is: (A:0x99edda)*B.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: Generating DSP conv_result_517, operation Mode is: (PCIN>>17)+(A:0x99edda)*B.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: Generating DSP conv_result_516, operation Mode is: (A:0x2e673d)*B.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: Generating DSP conv_result_516, operation Mode is: (PCIN>>17)+(A:0x2e673d)*B.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: Generating DSP conv_result_515, operation Mode is: (A:0x3f7f1fff)*B.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: Generating DSP conv_result_515, operation Mode is: (PCIN>>17)+(A:0x3f7f1fff)*B.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: Generating DSP conv_result_514, operation Mode is: (A:0x4cddb1)*B.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: Generating DSP conv_result_514, operation Mode is: (PCIN>>17)+(A:0x4cddb1)*B.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: Generating DSP conv_result_513, operation Mode is: (A:0xca95c2)*B.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: Generating DSP conv_result_513, operation Mode is: (PCIN>>17)+(A:0xca95c2)*B.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: Generating DSP conv_result_512, operation Mode is: (A:0x71c2bb)*B.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: Generating DSP conv_result_512, operation Mode is: (PCIN>>17)+(A:0x71c2bb)*B.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: Generating DSP conv_result_511, operation Mode is: (A:0x3fb34bad)*B.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: Generating DSP conv_result_511, operation Mode is: (PCIN>>17)+(A:0x3fb34bad)*B.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: Generating DSP conv_result_510, operation Mode is: (A:0x3ff6b3a4)*B.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: Generating DSP conv_result_510, operation Mode is: (PCIN>>17)+(A:0x3ff6b3a4)*B.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: Generating DSP conv_result_59, operation Mode is: (A:0x91c7bd)*B.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: Generating DSP conv_result_59, operation Mode is: (PCIN>>17)+(A:0x91c7bd)*B.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: Generating DSP conv_result_58, operation Mode is: (A:0x706346)*B.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: Generating DSP conv_result_58, operation Mode is: (PCIN>>17)+(A:0x706346)*B.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: Generating DSP conv_result_57, operation Mode is: (A:0x3fd4958a)*B.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: Generating DSP conv_result_57, operation Mode is: (PCIN>>17)+(A:0x3fd4958a)*B.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: Generating DSP conv_result_56, operation Mode is: (A:0x3f8e0e42)*B.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: Generating DSP conv_result_56, operation Mode is: (PCIN>>17)+(A:0x3f8e0e42)*B.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: Generating DSP conv_result_55, operation Mode is: (A:0x213f51)*B.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: Generating DSP conv_result_55, operation Mode is: (PCIN>>17)+(A:0x213f51)*B.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: Generating DSP conv_result_54, operation Mode is: (A:0x311432)*B.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: Generating DSP conv_result_54, operation Mode is: (PCIN>>17)+(A:0x311432)*B.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: Generating DSP conv_result_53, operation Mode is: (A:0x3fd2da5f)*B.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: Generating DSP conv_result_53, operation Mode is: (PCIN>>17)+(A:0x3fd2da5f)*B.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: Generating DSP conv_result_52, operation Mode is: (A:0x3fa93851)*B.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: Generating DSP conv_result_52, operation Mode is: (PCIN>>17)+(A:0x3fa93851)*B.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: Generating DSP conv_result_51, operation Mode is: (A:0x3fcda0ed)*B.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: Generating DSP conv_result_51, operation Mode is: (PCIN>>17)+(A:0x3fcda0ed)*B.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: Generating DSP conv_result_524, operation Mode is: (A:0x3f8ac50c)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_524, operation Mode is: (PCIN>>17)+(A:0x3f8ac50c)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_324, operation Mode is: (A:0x3fc3d670)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_324, operation Mode is: (PCIN>>17)+(A:0x3fc3d670)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_323, operation Mode is: (A:0x3fa987cb)*B.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: Generating DSP conv_result_323, operation Mode is: (PCIN>>17)+(A:0x3fa987cb)*B.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: Generating DSP conv_result_322, operation Mode is: (A:0x3fb2af68)*B.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: Generating DSP conv_result_322, operation Mode is: (PCIN>>17)+(A:0x3fb2af68)*B.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: Generating DSP conv_result_321, operation Mode is: (A:0x3fef6fef)*B.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: Generating DSP conv_result_321, operation Mode is: (PCIN>>17)+(A:0x3fef6fef)*B.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: Generating DSP conv_result_320, operation Mode is: (A:0x420681)*B.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: Generating DSP conv_result_320, operation Mode is: (PCIN>>17)+(A:0x420681)*B.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: Generating DSP conv_result_319, operation Mode is: (A:0x79aeeb)*B.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: Generating DSP conv_result_319, operation Mode is: (PCIN>>17)+(A:0x79aeeb)*B.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: Generating DSP conv_result_318, operation Mode is: (A:0x987900)*B.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: Generating DSP conv_result_318, operation Mode is: (PCIN>>17)+(A:0x987900)*B.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: Generating DSP conv_result_317, operation Mode is: (A:0xa60db1)*B.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: Generating DSP conv_result_317, operation Mode is: (PCIN>>17)+(A:0xa60db1)*B.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: Generating DSP conv_result_316, operation Mode is: (A:0xaf6277)*B.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: Generating DSP conv_result_316, operation Mode is: (PCIN>>17)+(A:0xaf6277)*B.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: Generating DSP conv_result_315, operation Mode is: (A:0x50dbb3)*B.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: Generating DSP conv_result_315, operation Mode is: (PCIN>>17)+(A:0x50dbb3)*B.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: Generating DSP conv_result_314, operation Mode is: (A:0xbbccc2)*B.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: Generating DSP conv_result_314, operation Mode is: (PCIN>>17)+(A:0xbbccc2)*B.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: Generating DSP conv_result_313, operation Mode is: (A:0xc4d81b)*B.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: Generating DSP conv_result_313, operation Mode is: (PCIN>>17)+(A:0xc4d81b)*B.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: Generating DSP conv_result_312, operation Mode is: (A:0xa432e0)*B.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: Generating DSP conv_result_312, operation Mode is: (PCIN>>17)+(A:0xa432e0)*B.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: Generating DSP conv_result_311, operation Mode is: (A:0x3b761f)*B.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: Generating DSP conv_result_311, operation Mode is: (PCIN>>17)+(A:0x3b761f)*B.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: Generating DSP conv_result_310, operation Mode is: (A:0x3f885b6a)*B.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: Generating DSP conv_result_310, operation Mode is: (PCIN>>17)+(A:0x3f885b6a)*B.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: Generating DSP conv_result_39, operation Mode is: (A:0x3fd0f1cd)*B.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: Generating DSP conv_result_39, operation Mode is: (PCIN>>17)+(A:0x3fd0f1cd)*B.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: Generating DSP conv_result_38, operation Mode is: (A:0x3fd16583)*B.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: Generating DSP conv_result_38, operation Mode is: (PCIN>>17)+(A:0x3fd16583)*B.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: Generating DSP conv_result_37, operation Mode is: (A:0x3fc5be44)*B.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: Generating DSP conv_result_37, operation Mode is: (PCIN>>17)+(A:0x3fc5be44)*B.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: Generating DSP conv_result_36, operation Mode is: (A:0x3f823b88)*B.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: Generating DSP conv_result_36, operation Mode is: (PCIN>>17)+(A:0x3f823b88)*B.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: Generating DSP conv_result_35, operation Mode is: (A:0x14580)*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: A*(B:0x14580).
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_34, operation Mode is: (A:0x5056)*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: A*(B:0x5056).
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_33, operation Mode is: A*(B:0x2228).
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: A*(B:0x2228).
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_32, operation Mode is: (A:0x3f095044)*B.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: Generating DSP conv_result_32, operation Mode is: (PCIN>>17)+(A:0x3f095044)*B.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: Generating DSP conv_result_31, operation Mode is: (A:0x3f26cd15)*B.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: Generating DSP conv_result_31, operation Mode is: (PCIN>>17)+(A:0x3f26cd15)*B.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: Generating DSP conv_result_324, operation Mode is: (A:0x3fd65b49)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_324, operation Mode is: (PCIN>>17)+(A:0x3fd65b49)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
DSP Report: Generating DSP prob_41, operation Mode is: A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_91, operation Mode is: A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_81, operation Mode is: A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_01, operation Mode is: A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_31, operation Mode is: A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_61, operation Mode is: A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_71, operation Mode is: A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
INFO: [Synth 8-4471] merging register 'relu_count_x_reg[4:0]' into 'relu_count_x_reg[4:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1043]
WARNING: [Synth 8-6014] Unused sequential element relu_count_x_reg was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1043]
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design simpleCNN__GCB42 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design simpleCNN__GCB42 has port O3817[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'data_44_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_44_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_43_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_42_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_41_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_40_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_34_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_33_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_32_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_31_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_30_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_24_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[28]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[29]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[30]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_23_reg[31]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_22_reg[24]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_22_reg[25]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_22_reg[26]' (LD) to 'data_00_reg[24]'
INFO: [Synth 8-3886] merging instance 'data_22_reg[27]' (LD) to 'data_00_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:22:51 ; elapsed = 00:23:16 . Memory (MB): peak = 3030.098 ; gain = 2717.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------+---------------+----------------+
|Module Name  | RTL Object    | Depth x Width | Implemented As | 
+-------------+---------------+---------------+----------------+
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN    | data          | 32x25         | LUT            | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x24       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x24       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
+-------------+---------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1aa46b)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1aa46b)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5a3070)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5a3070)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x120232)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x120232)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f81d14e)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f81d14e)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f95b3fe)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f95b3fe)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x50c51a)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x50c51a)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x8fb8d2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x8fb8d2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x7a0d4)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x7a0d4)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f37fe91)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f37fe91)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe0de1d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe0de1d)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xac0cf3)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xac0cf3)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x9cd803)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x9cd803)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb9a743)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb9a743)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f15c04e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f15c04e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4554aa)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4554aa)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xad49cf)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xad49cf)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x34e62f)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x34e62f)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f835c07)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f835c07)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f4ff605)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f4ff605)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x512f46)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x512f46)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x269ef9)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x269ef9)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fa2a30c)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fa2a30c)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f7433a3)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f7433a3)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f7d62c6)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f7d62c6)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb3b540)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb3b540)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3faedb04)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3faedb04)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f52a8c6)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f52a8c6)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f3e3bed)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f3e3bed)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f668d0e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f668d0e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x487f3d)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x487f3d)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x632682)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x632682)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff10145)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff10145)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f6ab35a)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f6ab35a)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f3b26fc)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f3b26fc)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2cba50)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2cba50)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xd14561)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xd14561)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xed1b06)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xed1b06)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x507890)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x507890)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f868131)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f868131)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fc1b699)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fc1b699)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4e7245)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4e7245)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xc84460)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xc84460)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x9cca24)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x9cca24)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff0ce17)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff0ce17)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f86a23a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f86a23a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f8fdc6d)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f8fdc6d)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe92f0a)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe92f0a)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4088d5)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4088d5)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x12c17a)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x12c17a)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3feb2d63)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3feb2d63)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb58617)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb58617)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fba9239)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fba9239)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe0084c)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe0084c)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff8d017)*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff8d017)*B | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb0ed98)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb0ed98)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe07c19)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe07c19)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1bcf03)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1bcf03)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x12908e)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x12908e)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x168bb6)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x168bb6)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x634f40)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x634f40)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x58782b)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x58782b)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2e00ba)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2e00ba)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xe246b)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xe246b)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4e47cc)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4e47cc)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x53112b)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x53112b)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x27f70e)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x27f70e)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x16d17e)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x16d17e)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2015dd)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2015dd)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fec2d38)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fec2d38)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fcdcaea)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fcdcaea)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd9aa3d)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd9aa3d)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1e9dd8)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1e9dd8)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fadc9a6)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fadc9a6)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fdf51a9)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fdf51a9)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fcb244a)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fcb244a)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fdada53)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fdada53)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fec702d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fec702d)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fc1c767)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fc1c767)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd7ed0f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd7ed0f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x24101)*B               | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x24101)*B    | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1b636a)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1b636a)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1d7770)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1d7770)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1cf060)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1cf060)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5c22de)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5c22de)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x65bb1c)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x65bb1c)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x357119)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x357119)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x111792)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x111792)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5f4822)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5f4822)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x566b4e)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x566b4e)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x26b2aa)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x26b2aa)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1089fb)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1089fb)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1041f0)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1041f0)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd49eda)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd49eda)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f9c2698)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f9c2698)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fa938a2)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fa938a2)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd9255c)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd9255c)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ffa606c)*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ffa606c)*B | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd7ed0f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd7ed0f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f7d0b2d)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f7d0b2d)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fcc3614)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fcc3614)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x38db7b)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x38db7b)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x695760)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x695760)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f77c969)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f77c969)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa6cee4)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa6cee4)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x611324)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x611324)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x5f7991)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x5f7991)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5e979e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5e979e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa0a85e)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa0a85e)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x220d74)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x220d74)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x977caa)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x977caa)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x74ef43)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x74ef43)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f54bea5)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f54bea5)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f9a3936)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f9a3936)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xb15d5)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xb15d5)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x77cc52)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x77cc52)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x7c496a)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x7c496a)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f442a1b)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f442a1b)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f67bc56)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f67bc56)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f961bae)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f961bae)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x6fcf1)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x6fcf1)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x529985)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x529985)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f3d15ca)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f3d15ca)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x255087)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x255087)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x276062)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x276062)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fe97760)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fe97760)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f8e5cdd)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f8e5cdd)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fe2e0c5)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fe2e0c5)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3ce2d0)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3ce2d0)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x929961)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x929961)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x5a3d10)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x5a3d10)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa34586)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa34586)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f955283)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f955283)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x2b58e)*B               | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x2b58e)*B    | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xa63678)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xa63678)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xb31786)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xb31786)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3ff75cbb)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3ff75cbb)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f6f9eaa)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f6f9eaa)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fb101ce)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fb101ce)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x2e3327)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x2e3327)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x8e8399)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x8e8399)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x4a0d93)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x4a0d93)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5bd03e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5bd03e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5b1a96)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5b1a96)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f756184)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f756184)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fd40856)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fd40856)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x9228e)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x9228e)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x70ccd)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x70ccd)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f782181)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f782181)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f88e28a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f88e28a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3ff7f952)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3ff7f952)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x2764a4)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x2764a4)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f5c7f69)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f5c7f69)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa900f7)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa900f7)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x43f160)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x43f160)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x99edda)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x99edda)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x2e673d)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x2e673d)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f7f1fff)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f7f1fff)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x4cddb1)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x4cddb1)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xca95c2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xca95c2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x71c2bb)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x71c2bb)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fb34bad)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fb34bad)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3ff6b3a4)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3ff6b3a4)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x91c7bd)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x91c7bd)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x706346)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x706346)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd4958a)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd4958a)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f8e0e42)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f8e0e42)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x213f51)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x213f51)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x311432)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x311432)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd2da5f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd2da5f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa93851)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa93851)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fcda0ed)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fcda0ed)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f8ac50c)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f8ac50c)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fc3d670)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fc3d670)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa987cb)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa987cb)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fb2af68)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fb2af68)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fef6fef)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fef6fef)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x420681)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x420681)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x79aeeb)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x79aeeb)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x987900)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x987900)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xa60db1)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xa60db1)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xaf6277)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xaf6277)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x50dbb3)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x50dbb3)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xbbccc2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xbbccc2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xc4d81b)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xc4d81b)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xa432e0)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xa432e0)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3b761f)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3b761f)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f885b6a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f885b6a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd0f1cd)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd0f1cd)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd16583)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd16583)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fc5be44)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fc5be44)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f823b88)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f823b88)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x14580)*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x14580)               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x5056)*B                | 15     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x5056)                | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x2228)                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x2228)                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f095044)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f095044)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f26cd15)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f26cd15)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd65b49)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd65b49)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_0/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_0/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_1/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_1/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_2/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_2/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_0/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_0/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_1/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_1/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_3/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_3/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_4/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_4/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_5/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_5/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_6/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_6/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |conv_layer__GB0             |           1|     26898|
|2     |conv_layer__GB1             |           1|     13345|
|3     |conv_layer__GB2             |           1|     13615|
|4     |muxpart                     |           1|     79419|
|5     |\pool_layer__pool_reg[389]  |           1|        69|
|6     |pool_layer__GB2             |           1|       621|
|7     |pool_layer__GB3             |           1|     40067|
|8     |pool_layer__GB4             |           1|      5256|
|9     |pool_layer__GB5             |           1|     43309|
|10    |pool_layer__GB6             |           1|     39289|
|11    |pool_layer__GB7             |           1|     12443|
|12    |pool_layer__GB8             |           1|     39131|
|13    |pool_layer__GB9             |           1|     12372|
|14    |pool_layer__GB10            |           1|     14719|
|15    |pool_layer__GB11            |           1|     46211|
|16    |pool_layer__GB12            |           1|     37404|
|17    |pool_layer__GB13            |           1|     40735|
|18    |pool_layer__GB14            |           1|     34915|
|19    |pool_layer__GB15            |           1|     29935|
|20    |pool_layer__GB16            |           1|     47235|
|21    |pool_layer__GB17            |           1|      5691|
|22    |pool_layer__GB18            |           1|     17421|
|23    |pool_layer__GB19            |           1|     10846|
|24    |pool_layer__GB20            |           1|     27374|
|25    |pool_layer__GB21            |           1|     41260|
|26    |pool_layer__GB22            |           1|      7605|
|27    |pool_layer__GB23            |           1|      7642|
|28    |pool_layer__GB24            |           1|     10954|
|29    |pool_layer__GB25            |           1|     12045|
|30    |pool_layer__GB26            |           1|     34696|
|31    |pool_layer__GB27            |           1|     44927|
|32    |pool_layer__GB28            |           1|     17719|
|33    |pool_layer__GB29            |           1|     40446|
|34    |pool_layer__GB30            |           1|     32270|
|35    |pool_layer__GB31            |           1|     47299|
|36    |pool_layer__GB32            |           1|      7631|
|37    |pool_layer__GB33            |           1|     20065|
|38    |pool_layer__GB34            |           1|      5256|
|39    |pool_layer__GB35            |           1|      7374|
|40    |pool_layer__GB36            |           1|      8534|
|41    |pool_layer__GB37            |           1|     10705|
|42    |pool_layer__GB38            |           1|     13630|
|43    |pool_layer__GB39            |           1|     16927|
|44    |pool_layer__GB40            |           1|     21315|
|45    |pool_layer__GB41            |           1|     44928|
|46    |pool_layer__GB42            |           1|     17350|
|47    |pool_layer__GB43            |           1|     22460|
|48    |pool_layer__GB44            |           1|     44844|
|49    |pool_layer__GB45            |           1|     42355|
|50    |pool_layer__GB46            |           1|      6391|
|51    |pool_layer__GB47            |           1|     49744|
|52    |pool_layer__GB48            |           1|     37919|
|53    |pool_layer__GB49            |           1|     12509|
|54    |pool_layer__GB50            |           1|     14999|
|55    |pool_layer__GB51            |           1|     19977|
|56    |pool_layer__GB52            |           1|     27372|
|57    |pool_layer__GB53            |           1|     32409|
|58    |pool_layer__GB54            |           1|     41870|
|59    |pool_layer__GB55            |           1|     44859|
|60    |pool_layer__GB56            |           1|      6060|
|61    |pool_layer__GB57            |           1|     19905|
|62    |pool_layer__GB58            |           1|     24669|
|63    |pool_layer__GB59            |           1|     11996|
|64    |pool_layer__GB60            |           1|     44852|
|65    |pool_layer__GB61            |           1|     27438|
|66    |pool_layer__GB62            |           1|     34893|
|67    |pool_layer__GB63            |           1|     42354|
|68    |pool_layer__GB64            |           1|     46153|
|69    |pool_layer__GB65            |           1|      6391|
|70    |pool_layer__GB66            |           1|      8478|
|71    |pool_layer__GB67            |           1|     24883|
|72    |pool_layer__GB68            |           1|     31923|
|73    |pool_layer__GB69            |           1|     50660|
|74    |pool_layer__GB70            |           1|     14721|
|75    |pool_layer__GB71            |           1|      8412|
|76    |pool_layer__GB72            |           1|     10587|
|77    |pool_layer__GB73            |           1|     41548|
|78    |pool_layer__GB74            |           1|     38063|
|79    |pool_layer__GB75            |           1|     32565|
|80    |pool_layer__GB76            |           1|     32276|
|81    |pool_layer__GB77            |           1|     41541|
|82    |pool_layer__GB78            |           1|     15324|
|83    |pool_layer__GB79            |           1|     19974|
|84    |pool_layer__GB80            |           1|     24880|
|85    |pool_layer__GB81            |           1|     43416|
|86    |pool_layer__GB82            |           1|      7363|
|87    |pool_layer__GB83            |           1|      8875|
|88    |pool_layer__GB84            |           1|     17372|
|89    |pool_layer__GB85            |           1|      7581|
|90    |pool_layer__GB86            |           1|     14892|
|91    |pool_layer__GB87            |           1|     25023|
|92    |pool_layer__GB88            |           1|      8123|
|93    |pool_layer__GB89            |           1|     18455|
|94    |pool_layer__GB90            |           1|      4953|
|95    |pool_layer__GB91            |           1|     13733|
|96    |pool_layer__GB92            |           1|     45473|
|97    |pool_layer__GB93            |           1|     12417|
|98    |pool_layer__GB94            |           1|     22015|
|99    |pool_layer__GB95            |           1|     28579|
|100   |pool_layer__GB96            |           1|     12611|
|101   |pool_layer__GB97            |           1|      8473|
|102   |pool_layer__GB98            |           1|        12|
|103   |pool_layer__GB99            |           1|     16487|
|104   |pool_layer__GB100           |           1|     12185|
|105   |pool_layer__GB101           |           1|     34964|
|106   |pool_layer__GB102           |           1|     40010|
|107   |pool_layer__GB103           |           1|      4263|
|108   |simpleCNN__GCB0             |           1|     23051|
|109   |simpleCNN__GCB1             |           1|     14150|
|110   |simpleCNN__GCB2             |           1|     19325|
|111   |simpleCNN__GCB3             |           1|     24569|
|112   |simpleCNN__GCB4             |           1|     20360|
|113   |simpleCNN__GCB5             |           1|     24155|
|114   |simpleCNN__GCB6             |           1|     30232|
|115   |simpleCNN__GCB7             |           1|      9665|
|116   |simpleCNN__GCB8             |           1|     25609|
|117   |simpleCNN__GCB9             |           1|      9734|
|118   |simpleCNN__GCB10            |           1|     19256|
|119   |simpleCNN__GCB11            |           1|     33815|
|120   |simpleCNN__GCB12            |           1|     28985|
|121   |simpleCNN__GCB13            |           1|     27053|
|122   |simpleCNN__GCB14            |           1|      9596|
|123   |simpleCNN__GCB15            |           1|      9665|
|124   |simpleCNN__GCB16            |           1|     11597|
|125   |simpleCNN__GCB17            |           1|     28916|
|126   |simpleCNN__GCB18            |           1|     27881|
|127   |simpleCNN__GCB19            |           1|      9665|
|128   |simpleCNN__GCB20            |           1|      9665|
|129   |simpleCNN__GCB21            |           1|     14495|
|130   |simpleCNN__GCB22            |           1|     15461|
|131   |simpleCNN__GCB23            |           1|     30301|
|132   |simpleCNN__GCB24            |           1|     33815|
|133   |simpleCNN__GCB25            |           1|      9665|
|134   |simpleCNN__GCB26            |           1|     19325|
|135   |simpleCNN__GCB27            |           1|     24155|
|136   |simpleCNN__GCB28            |           1|     19325|
|137   |simpleCNN__GCB29            |           1|     19325|
|138   |simpleCNN__GCB30            |           1|     25678|
|139   |simpleCNN__GCB31            |           1|     24086|
|140   |simpleCNN__GCB32            |           1|     14495|
|141   |simpleCNN__GCB33            |           1|      9734|
|142   |simpleCNN__GCB34            |           1|     14495|
|143   |simpleCNN__GCB35            |           1|     24155|
|144   |simpleCNN__GCB36            |           1|     30655|
|145   |simpleCNN__GCB37            |           1|     29123|
|146   |simpleCNN__GCB38            |           1|     10079|
|147   |simpleCNN__GCB39            |           1|     24155|
|148   |simpleCNN__GCB40            |           1|     19325|
|149   |simpleCNN__GCB41            |           1|     14495|
|150   |simpleCNN__GCB42            |           1|     17585|
|151   |simpleCNN__GCB43            |           1|     19663|
|152   |simpleCNN__GCB44            |           1|     13057|
|153   |simpleCNN__GCB45            |           1|     33815|
|154   |simpleCNN__GCB46            |           1|     14658|
|155   |simpleCNN__GCB47            |           1|     29105|
|156   |simpleCNN__GCB48            |           1|     25159|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:23:59 ; elapsed = 00:24:46 . Memory (MB): peak = 3228.867 ; gain = 2916.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:24:32 ; elapsed = 00:25:22 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |conv_layer__GB0  |           1|     25970|
|2     |conv_layer__GB1  |           1|     12881|
|3     |conv_layer__GB2  |           1|     12599|
|4     |pool_layer__GB95 |           1|        11|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:24:36 ; elapsed = 00:25:48 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |conv_layer__GB0  |           1|         0|
|2     |conv_layer__GB1  |           1|         0|
|3     |conv_layer__GB2  |           1|         0|
|4     |pool_layer__GB95 |           1|         0|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:24:38 ; elapsed = 00:25:50 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:24:38 ; elapsed = 00:25:50 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:24:38 ; elapsed = 00:25:50 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:24:38 ; elapsed = 00:25:50 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:24:38 ; elapsed = 00:25:50 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:24:38 ; elapsed = 00:25:50 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:24:38 ; elapsed = 00:25:50 . Memory (MB): peak = 3240.395 ; gain = 2928.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5809 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:21:59 ; elapsed = 00:24:52 . Memory (MB): peak = 3240.395 ; gain = 1662.746
Synthesis Optimization Complete : Time (s): cpu = 00:24:38 ; elapsed = 00:25:54 . Memory (MB): peak = 3240.395 ; gain = 2928.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
555 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:24:42 ; elapsed = 00:26:00 . Memory (MB): peak = 3240.395 ; gain = 2941.117
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.runs/synth_1/simpleCNN_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simpleCNN_tb_utilization_synth.rpt -pb simpleCNN_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 3240.395 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 14:43:24 2019...

*** Running vivado
    with args -log simpleCNN_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleCNN_tb.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source simpleCNN_tb.tcl -notrace
Command: synth_design -top simpleCNN_tb -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 417.402 ; gain = 105.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simpleCNN_tb' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:22]
INFO: [Synth 8-6157] synthesizing module 'simpleCNN' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:20]
INFO: [Synth 8-6157] synthesizing module 'conv_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'conv_layer' (1#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:13]
INFO: [Synth 8-6157] synthesizing module 'relu_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/relu_layer.v:7]
INFO: [Synth 8-6155] done synthesizing module 'relu_layer' (2#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/relu_layer.v:7]
INFO: [Synth 8-6157] synthesizing module 'pool_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pool_layer' (3#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:10]
WARNING: [Synth 8-350] instance 'pool_l' of module 'pool_layer' requires 55 connections, but only 47 given [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1153]
WARNING: [Synth 8-567] referenced signal 'prob_0' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_1' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_2' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_3' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_4' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_5' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_6' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_7' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_8' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
WARNING: [Synth 8-567] referenced signal 'prob_9' should be on the sensitivity list [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:1258]
INFO: [Synth 8-6155] done synthesizing module 'simpleCNN' (4#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:20]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:90]
WARNING: [Synth 8-3848] Net enable in module/entity simpleCNN_tb does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:26]
INFO: [Synth 8-6155] done synthesizing module 'simpleCNN_tb' (5#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN_tb.v:22]
WARNING: [Synth 8-3331] design simpleCNN has unconnected port enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1503.273 ; gain = 1191.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1503.273 ; gain = 1191.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1503.273 ; gain = 1191.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.srcs/constrs_1/new/sucess_run_1.xdc]
Finished Parsing XDC File [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.srcs/constrs_1/new/sucess_run_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.srcs/constrs_1/new/sucess_run_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/simpleCNN_tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/simpleCNN_tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2823.129 ; gain = 1.105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 2831.523 ; gain = 2519.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 2831.523 ; gain = 2519.848
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "pool_reg[1151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11741]
INFO: [Synth 8-5544] ROM "pool_reg[1151]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1150]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1149]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1148]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1147]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1146]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1145]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1144]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1143]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1142]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1141]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1140]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1139]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1138]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1137]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1136]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1135]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1134]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1133]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1132]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1131]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1130]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1129]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1128]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1127]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1126]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1125]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1124]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1123]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1122]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1121]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1120]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1119]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1118]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1117]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1116]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1115]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1114]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1113]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1112]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1111]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1110]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1109]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1108]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1107]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1106]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1105]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1104]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1103]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1102]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1101]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1100]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1099]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1098]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1097]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1096]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1095]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1094]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1093]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1092]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1091]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1090]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1089]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1088]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1087]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1086]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1085]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1084]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1083]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1082]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1081]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1080]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1079]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1078]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1077]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1076]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1075]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1074]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1073]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1072]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1071]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1070]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1069]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1068]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1067]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1066]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1065]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1064]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1063]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1062]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1061]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1060]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1059]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1058]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1057]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1056]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1055]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1054]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1053]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1052]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'data_reg[0][3][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][4][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][5][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][6][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][7][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][8][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][9][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][10][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][11][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][12][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][13][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][14][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][15][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][16][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][17][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][18][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][19][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][20][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][21][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][22][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][23][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][24][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][25][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][26][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[0][27][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][0][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][1][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][2][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][3][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][4][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][5][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][6][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][7][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][8][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][9][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][10][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][11][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][12][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][13][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][14][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][15][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][16][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][17][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][18][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][19][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][20][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][21][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][22][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][23][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][24][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][25][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][26][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[1][27][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][0][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][1][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][2][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][3][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][4][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][5][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][6][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][7][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][8][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][9][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][10][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][11][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][12][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][13][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][14][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][15][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][16][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][17][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][18][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][19][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][20][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][21][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][22][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][23][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][24][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][25][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][26][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[2][27][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][0][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][1][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][2][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][3][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][4][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][5][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][6][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][7][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][8][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][9][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][10][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][11][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][12][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][13][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][14][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][15][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][16][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][17][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Synth 8-4471] merging register 'data_reg[3][18][31:0]' into 'data_reg[0][2][31:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][3] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][4] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][5] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][6] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][7] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][8] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][9] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][10] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][11] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][12] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][13] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][14] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][15] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][16] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][17] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][18] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][19] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][20] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][21] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][22] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][23] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][24] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][25] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][26] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[0][27] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][0] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][1] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][2] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][3] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][4] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][5] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][6] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][7] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][8] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][9] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][10] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][11] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][12] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][13] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][14] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][15] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][16] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][17] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][18] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][19] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][20] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][21] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][22] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][23] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][24] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][25] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][26] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[1][27] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][0] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][1] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][2] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][3] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][4] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][5] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][6] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][7] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][8] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][9] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][10] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][11] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][12] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][13] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][14] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][15] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][16] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][17] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][18] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][19] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][20] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][21] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][22] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][23] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][24] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][25] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][26] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[2][27] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][0] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][1] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][2] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][3] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][4] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][5] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][6] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][7] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
WARNING: [Synth 8-6014] Unused sequential element data_reg[3][8] was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/simpleCNN.v:156]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "count_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "relu_count_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1151]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1150]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1149]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1148]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1147]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1146]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1145]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1144]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1143]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1142]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1141]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1140]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1139]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1138]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1137]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1136]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1135]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1134]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1133]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1132]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1131]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1130]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1129]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1128]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1127]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1126]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1125]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1124]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1123]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1122]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1121]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1120]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1119]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1118]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1117]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1116]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1115]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1114]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1113]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1112]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1111]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1110]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1109]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1108]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1107]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1106]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1105]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1104]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1103]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1102]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1101]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1100]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1099]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1098]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1097]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1096]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1095]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1094]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1093]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1092]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1091]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1090]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1089]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1088]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1087]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1086]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1085]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1084]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1083]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1082]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1081]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1080]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1079]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1078]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1077]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1076]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1075]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1074]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1073]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1072]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1071]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1070]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1069]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1068]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1067]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1066]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1065]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1064]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1063]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1062]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1061]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1060]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1059]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1058]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1057]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1056]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1055]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1054]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1053]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1052]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11695]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:16 ; elapsed = 00:04:25 . Memory (MB): peak = 2831.523 ; gain = 2519.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |conv_layer__GB0             |           1|     27589|
|2     |conv_layer__GB1             |           1|     13787|
|3     |conv_layer__GB2             |           1|     12777|
|4     |muxpart                     |           1|     79419|
|5     |\pool_layer__pool_reg[389]  |           1|        69|
|6     |pool_layer__GB2             |           1|       621|
|7     |pool_layer__GB3             |           1|     41337|
|8     |pool_layer__GB4             |           1|     12780|
|9     |pool_layer__GB5             |           1|     45687|
|10    |pool_layer__GB6             |           1|     43151|
|11    |pool_layer__GB7             |           1|     12719|
|12    |pool_layer__GB8             |           1|     42416|
|13    |pool_layer__GB9             |           1|     12648|
|14    |pool_layer__GB10            |           1|     15064|
|15    |pool_layer__GB11            |           1|     48913|
|16    |pool_layer__GB12            |           1|     38370|
|17    |pool_layer__GB13            |           1|     42535|
|18    |pool_layer__GB14            |           1|     35812|
|19    |pool_layer__GB15            |           1|     30694|
|20    |pool_layer__GB16            |           1|     52297|
|21    |pool_layer__GB17            |           1|     13005|
|22    |pool_layer__GB18            |           1|     17835|
|23    |pool_layer__GB19            |           1|     25505|
|24    |pool_layer__GB20            |           1|     28064|
|25    |pool_layer__GB21            |           1|     49695|
|26    |pool_layer__GB22            |           1|     17977|
|27    |pool_layer__GB23            |           1|     17835|
|28    |pool_layer__GB24            |           1|     25507|
|29    |pool_layer__GB25            |           1|     28167|
|30    |pool_layer__GB26            |           1|     35593|
|31    |pool_layer__GB27            |           1|     51066|
|32    |pool_layer__GB28            |           1|     18167|
|33    |pool_layer__GB29            |           1|     42187|
|34    |pool_layer__GB30            |           1|     33098|
|35    |pool_layer__GB31            |           1|     52752|
|36    |pool_layer__GB32            |           1|     17762|
|37    |pool_layer__GB33            |           1|     48565|
|38    |pool_layer__GB34            |           1|     12780|
|39    |pool_layer__GB35            |           1|     17892|
|40    |pool_layer__GB36            |           1|     20448|
|41    |pool_layer__GB37            |           1|     25560|
|42    |pool_layer__GB38            |           1|     33228|
|43    |pool_layer__GB39            |           1|     40896|
|44    |pool_layer__GB40            |           1|     51120|
|45    |pool_layer__GB41            |           1|     50357|
|46    |pool_layer__GB42            |           1|     17764|
|47    |pool_layer__GB43            |           1|     23012|
|48    |pool_layer__GB44            |           1|     46017|
|49    |pool_layer__GB45            |           1|     43459|
|50    |pool_layer__GB46            |           1|     15336|
|51    |pool_layer__GB47            |           1|     51055|
|52    |pool_layer__GB48            |           1|     43622|
|53    |pool_layer__GB49            |           1|     12785|
|54    |pool_layer__GB50            |           1|     15344|
|55    |pool_layer__GB51            |           1|     20460|
|56    |pool_layer__GB52            |           1|     28062|
|57    |pool_layer__GB53            |           1|     33237|
|58    |pool_layer__GB54            |           1|     42974|
|59    |pool_layer__GB55            |           1|     49453|
|60    |pool_layer__GB56            |           1|     15406|
|61    |pool_layer__GB57            |           1|     20388|
|62    |pool_layer__GB58            |           1|     25290|
|63    |pool_layer__GB59            |           1|     30538|
|64    |pool_layer__GB60            |           1|     50970|
|65    |pool_layer__GB61            |           1|     28128|
|66    |pool_layer__GB62            |           1|     35790|
|67    |pool_layer__GB63            |           1|     43458|
|68    |pool_layer__GB64            |           1|     53792|
|69    |pool_layer__GB65            |           1|     15336|
|70    |pool_layer__GB66            |           1|     20450|
|71    |pool_layer__GB67            |           1|     25504|
|72    |pool_layer__GB68            |           1|     32751|
|73    |pool_layer__GB69            |           1|     52252|
|74    |pool_layer__GB70            |           1|     15254|
|75    |pool_layer__GB71            |           1|     20461|
|76    |pool_layer__GB72            |           1|     25588|
|77    |pool_layer__GB73            |           1|     45027|
|78    |pool_layer__GB74            |           1|     39886|
|79    |pool_layer__GB75            |           1|     33433|
|80    |pool_layer__GB76            |           1|     33124|
|81    |pool_layer__GB77            |           1|     44443|
|82    |pool_layer__GB78            |           1|     16089|
|83    |pool_layer__GB79            |           1|     20469|
|84    |pool_layer__GB80            |           1|     25501|
|85    |pool_layer__GB81            |           1|     50211|
|86    |pool_layer__GB82            |           1|     17755|
|87    |pool_layer__GB83            |           1|     22733|
|88    |pool_layer__GB84            |           1|     41472|
|89    |pool_layer__GB85            |           1|     17961|
|90    |pool_layer__GB86            |           1|     38466|
|91    |pool_layer__GB87            |           1|     25670|
|92    |pool_layer__GB88            |           1|     20484|
|93    |pool_layer__GB89            |           1|     43944|
|94    |pool_layer__GB90            |           1|     12506|
|95    |pool_layer__GB91            |           1|     33372|
|96    |pool_layer__GB92            |           1|     46841|
|97    |pool_layer__GB93            |           1|     13103|
|98    |pool_layer__GB94            |           1|     26451|
|99    |pool_layer__GB95            |           1|     48684|
|100   |pool_layer__GB96            |           1|     12921|
|101   |pool_layer__GB97            |           1|     20532|
|102   |pool_layer__GB98            |           1|      2435|
|103   |pool_layer__GB99            |           1|     17378|
|104   |pool_layer__GB100           |           1|     30680|
|105   |pool_layer__GB101           |           1|     35881|
|106   |pool_layer__GB102           |           1|     41606|
|107   |pool_layer__GB103           |           1|      4059|
|108   |simpleCNN__GCB0             |           1|     29010|
|109   |simpleCNN__GCB1             |           1|      9670|
|110   |simpleCNN__GCB2             |           1|     19340|
|111   |simpleCNN__GCB3             |           1|     29010|
|112   |simpleCNN__GCB4             |           1|     14505|
|113   |simpleCNN__GCB5             |           1|     33845|
|114   |simpleCNN__GCB6             |           1|     30267|
|115   |simpleCNN__GCB7             |           1|      9670|
|116   |simpleCNN__GCB8             |           1|     32810|
|117   |simpleCNN__GCB9             |           1|      9670|
|118   |simpleCNN__GCB10            |           1|     10705|
|119   |simpleCNN__GCB11            |           1|     30533|
|120   |simpleCNN__GCB12            |           1|     24175|
|121   |simpleCNN__GCB13            |           1|     14505|
|122   |simpleCNN__GCB14            |           1|     33845|
|123   |simpleCNN__GCB15            |           1|     14436|
|124   |simpleCNN__GCB16            |           1|     24244|
|125   |simpleCNN__GCB17            |           1|     29010|
|126   |simpleCNN__GCB18            |           1|      9670|
|127   |simpleCNN__GCB19            |           1|     19340|
|128   |simpleCNN__GCB20            |           1|     28941|
|129   |simpleCNN__GCB21            |           1|      9739|
|130   |simpleCNN__GCB22            |           1|     33845|
|131   |simpleCNN__GCB23            |           1|     29010|
|132   |simpleCNN__GCB24            |           1|     24175|
|133   |simpleCNN__GCB25            |           1|     19910|
|134   |simpleCNN__GCB26            |           1|     19340|
|135   |simpleCNN__GCB27            |           1|     19340|
|136   |simpleCNN__GCB28            |           1|     19074|
|137   |simpleCNN__GCB29            |           1|      9670|
|138   |simpleCNN__GCB30            |           1|     33845|
|139   |simpleCNN__GCB31            |           1|      9670|
|140   |simpleCNN__GCB32            |           1|     14505|
|141   |simpleCNN__GCB33            |           1|     27285|
|142   |simpleCNN__GCB34            |           1|     19064|
|143   |simpleCNN__GCB35            |           1|     11671|
|144   |simpleCNN__GCB36            |           1|      9670|
|145   |simpleCNN__GCB37            |           1|     26043|
|146   |simpleCNN__GCB38            |           1|      9670|
|147   |simpleCNN__GCB39            |           1|      9706|
|148   |simpleCNN__GCB40            |           1|     14505|
|149   |simpleCNN__GCB41            |           1|     35379|
|150   |simpleCNN__GCB42            |           1|     32919|
|151   |simpleCNN__GCB43            |           1|      9363|
|152   |simpleCNN__GCB44            |           1|     12176|
|153   |simpleCNN__GCB45            |           1|     12974|
|154   |simpleCNN__GCB46            |           1|     31803|
|155   |simpleCNN__GCB47            |           1|     24175|
|156   |simpleCNN__GCB48            |           1|     29570|
|157   |simpleCNN__GCB49            |           1|     19340|
|158   |simpleCNN__GCB50            |           1|     23010|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     69 Bit       Adders := 8     
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 24    
	               32 Bit    Registers := 128   
	               11 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                24x69  Multipliers := 3     
	                23x69  Multipliers := 7     
	                26x32  Multipliers := 3     
	                25x32  Multipliers := 48    
	                24x32  Multipliers := 67    
	                23x32  Multipliers := 40    
	                22x32  Multipliers := 24    
	                21x32  Multipliers := 8     
	                20x32  Multipliers := 5     
	                19x32  Multipliers := 2     
	                18x32  Multipliers := 2     
	                17x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input    113 Bit        Muxes := 11    
	   2 Input     69 Bit        Muxes := 32    
	   6 Input     32 Bit        Muxes := 12    
	   5 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 5     
	  15 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  28 Input      4 Bit        Muxes := 7     
	  28 Input      3 Bit        Muxes := 29    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2809  
	   3 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 116   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv_layer 
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     69 Bit       Adders := 8     
+---Registers : 
	               69 Bit    Registers := 8     
+---Multipliers : 
	                26x32  Multipliers := 3     
	                25x32  Multipliers := 48    
	                24x32  Multipliers := 67    
	                23x32  Multipliers := 40    
	                22x32  Multipliers := 24    
	                21x32  Multipliers := 8     
	                20x32  Multipliers := 5     
	                19x32  Multipliers := 2     
	                18x32  Multipliers := 2     
	                17x32  Multipliers := 1     
Module pool_layer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 8     
	               11 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x69  Multipliers := 3     
	                23x69  Multipliers := 7     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input     69 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2221  
	   3 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 116   
Module relu_layer 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module simpleCNN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 128   
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    113 Bit        Muxes := 11    
	   6 Input     32 Bit        Muxes := 12    
	   5 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 5     
	  15 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  28 Input      4 Bit        Muxes := 7     
	  28 Input      3 Bit        Muxes := 29    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 580   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11719]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11720]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/pool_layer.v:11723]
DSP Report: Generating DSP prob_11, operation Mode is: A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_21, operation Mode is: A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_51, operation Mode is: A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[27][24][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[22][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[19][16][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[18][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[17][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[16][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[15][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[12][22][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[6][11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[10][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[9][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[8][16][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[7][16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[6][10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[22][16][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[19][16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[18][16][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[17][16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[16][16][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[15][16][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[12][22][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[6][11][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[10][16][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[9][16][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[8][16][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[7][16][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[6][10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[22][16][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[19][16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[18][16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[17][16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[16][16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[15][16][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[12][22][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[6][11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[10][16][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[9][16][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[8][16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[7][16][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[6][10][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[22][16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[19][16][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[18][16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[17][16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[16][16][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[15][16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[12][22][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[6][11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[10][16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[9][16][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[8][16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[7][16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[6][10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[22][16][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[19][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[18][16][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[17][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[16][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[15][16][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[12][22][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[6][11][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[10][16][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[9][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[8][16][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[7][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[6][10][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[22][16][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DUTi_149/\data_reg[19][16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[18][16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DUTi_149/\data_reg[17][16][5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:279]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:313]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:314]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:315]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:316]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:312]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:293]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:308]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:310]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified/conv_layer.v:311]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP conv_result_124, operation Mode is: (A:0x1aa46b)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_124, operation Mode is: (PCIN>>17)+(A:0x1aa46b)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_123, operation Mode is: (A:0x5a3070)*B.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: Generating DSP conv_result_123, operation Mode is: (PCIN>>17)+(A:0x5a3070)*B.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: operator conv_result_123 is absorbed into DSP conv_result_123.
DSP Report: Generating DSP conv_result_122, operation Mode is: (A:0x120232)*B.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: Generating DSP conv_result_122, operation Mode is: (PCIN>>17)+(A:0x120232)*B.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: operator conv_result_122 is absorbed into DSP conv_result_122.
DSP Report: Generating DSP conv_result_121, operation Mode is: (A:0x3f81d14e)*B.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: Generating DSP conv_result_121, operation Mode is: (PCIN>>17)+(A:0x3f81d14e)*B.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: operator conv_result_121 is absorbed into DSP conv_result_121.
DSP Report: Generating DSP conv_result_120, operation Mode is: (A:0x3f95b3fe)*B.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: Generating DSP conv_result_120, operation Mode is: (PCIN>>17)+(A:0x3f95b3fe)*B.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: operator conv_result_120 is absorbed into DSP conv_result_120.
DSP Report: Generating DSP conv_result_119, operation Mode is: (A:0x50c51a)*B.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: Generating DSP conv_result_119, operation Mode is: (PCIN>>17)+(A:0x50c51a)*B.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: operator conv_result_119 is absorbed into DSP conv_result_119.
DSP Report: Generating DSP conv_result_118, operation Mode is: (A:0x8fb8d2)*B.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: Generating DSP conv_result_118, operation Mode is: (PCIN>>17)+(A:0x8fb8d2)*B.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: operator conv_result_118 is absorbed into DSP conv_result_118.
DSP Report: Generating DSP conv_result_117, operation Mode is: (A:0x7a0d4)*B.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: Generating DSP conv_result_117, operation Mode is: (PCIN>>17)+(A:0x7a0d4)*B.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: operator conv_result_117 is absorbed into DSP conv_result_117.
DSP Report: Generating DSP conv_result_116, operation Mode is: (A:0x3f37fe91)*B.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: Generating DSP conv_result_116, operation Mode is: (PCIN>>17)+(A:0x3f37fe91)*B.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: operator conv_result_116 is absorbed into DSP conv_result_116.
DSP Report: Generating DSP conv_result_115, operation Mode is: (A:0x3fe0de1d)*B.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: Generating DSP conv_result_115, operation Mode is: (PCIN>>17)+(A:0x3fe0de1d)*B.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: operator conv_result_115 is absorbed into DSP conv_result_115.
DSP Report: Generating DSP conv_result_114, operation Mode is: (A:0xac0cf3)*B.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: Generating DSP conv_result_114, operation Mode is: (PCIN>>17)+(A:0xac0cf3)*B.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: operator conv_result_114 is absorbed into DSP conv_result_114.
DSP Report: Generating DSP conv_result_113, operation Mode is: (A:0x9cd803)*B.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: Generating DSP conv_result_113, operation Mode is: (PCIN>>17)+(A:0x9cd803)*B.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: operator conv_result_113 is absorbed into DSP conv_result_113.
DSP Report: Generating DSP conv_result_112, operation Mode is: (A:0x3fb9a743)*B.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: Generating DSP conv_result_112, operation Mode is: (PCIN>>17)+(A:0x3fb9a743)*B.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: operator conv_result_112 is absorbed into DSP conv_result_112.
DSP Report: Generating DSP conv_result_111, operation Mode is: (A:0x3f15c04e)*B.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: Generating DSP conv_result_111, operation Mode is: (PCIN>>17)+(A:0x3f15c04e)*B.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: operator conv_result_111 is absorbed into DSP conv_result_111.
DSP Report: Generating DSP conv_result_110, operation Mode is: (A:0x4554aa)*B.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: Generating DSP conv_result_110, operation Mode is: (PCIN>>17)+(A:0x4554aa)*B.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: operator conv_result_110 is absorbed into DSP conv_result_110.
DSP Report: Generating DSP conv_result_19, operation Mode is: (A:0xad49cf)*B.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: Generating DSP conv_result_19, operation Mode is: (PCIN>>17)+(A:0xad49cf)*B.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: operator conv_result_19 is absorbed into DSP conv_result_19.
DSP Report: Generating DSP conv_result_18, operation Mode is: (A:0x34e62f)*B.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: Generating DSP conv_result_18, operation Mode is: (PCIN>>17)+(A:0x34e62f)*B.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: operator conv_result_18 is absorbed into DSP conv_result_18.
DSP Report: Generating DSP conv_result_17, operation Mode is: (A:0x3f835c07)*B.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: Generating DSP conv_result_17, operation Mode is: (PCIN>>17)+(A:0x3f835c07)*B.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: operator conv_result_17 is absorbed into DSP conv_result_17.
DSP Report: Generating DSP conv_result_16, operation Mode is: (A:0x3f4ff605)*B.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: Generating DSP conv_result_16, operation Mode is: (PCIN>>17)+(A:0x3f4ff605)*B.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: operator conv_result_16 is absorbed into DSP conv_result_16.
DSP Report: Generating DSP conv_result_15, operation Mode is: (A:0x512f46)*B.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: Generating DSP conv_result_15, operation Mode is: (PCIN>>17)+(A:0x512f46)*B.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: operator conv_result_15 is absorbed into DSP conv_result_15.
DSP Report: Generating DSP conv_result_14, operation Mode is: (A:0x269ef9)*B.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: Generating DSP conv_result_14, operation Mode is: (PCIN>>17)+(A:0x269ef9)*B.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: operator conv_result_14 is absorbed into DSP conv_result_14.
DSP Report: Generating DSP conv_result_13, operation Mode is: (A:0x3fa2a30c)*B.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: Generating DSP conv_result_13, operation Mode is: (PCIN>>17)+(A:0x3fa2a30c)*B.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: operator conv_result_13 is absorbed into DSP conv_result_13.
DSP Report: Generating DSP conv_result_12, operation Mode is: (A:0x3f7433a3)*B.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: Generating DSP conv_result_12, operation Mode is: (PCIN>>17)+(A:0x3f7433a3)*B.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: operator conv_result_12 is absorbed into DSP conv_result_12.
DSP Report: Generating DSP conv_result_11, operation Mode is: (A:0x3f7d62c6)*B.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: Generating DSP conv_result_11, operation Mode is: (PCIN>>17)+(A:0x3f7d62c6)*B.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: operator conv_result_11 is absorbed into DSP conv_result_11.
DSP Report: Generating DSP conv_result_124, operation Mode is: (A:0x3fb3b540)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_124, operation Mode is: (PCIN>>17)+(A:0x3fb3b540)*B.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: operator conv_result_124 is absorbed into DSP conv_result_124.
DSP Report: Generating DSP conv_result_824, operation Mode is: (A:0x3faedb04)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_824, operation Mode is: (PCIN>>17)+(A:0x3faedb04)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_823, operation Mode is: (A:0x3f52a8c6)*B.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: Generating DSP conv_result_823, operation Mode is: (PCIN>>17)+(A:0x3f52a8c6)*B.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: operator conv_result_823 is absorbed into DSP conv_result_823.
DSP Report: Generating DSP conv_result_822, operation Mode is: (A:0x3f3e3bed)*B.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: Generating DSP conv_result_822, operation Mode is: (PCIN>>17)+(A:0x3f3e3bed)*B.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: operator conv_result_822 is absorbed into DSP conv_result_822.
DSP Report: Generating DSP conv_result_821, operation Mode is: (A:0x3f668d0e)*B.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: Generating DSP conv_result_821, operation Mode is: (PCIN>>17)+(A:0x3f668d0e)*B.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: operator conv_result_821 is absorbed into DSP conv_result_821.
DSP Report: Generating DSP conv_result_820, operation Mode is: (A:0x487f3d)*B.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: Generating DSP conv_result_820, operation Mode is: (PCIN>>17)+(A:0x487f3d)*B.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: operator conv_result_820 is absorbed into DSP conv_result_820.
DSP Report: Generating DSP conv_result_819, operation Mode is: (A:0x632682)*B.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: Generating DSP conv_result_819, operation Mode is: (PCIN>>17)+(A:0x632682)*B.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: operator conv_result_819 is absorbed into DSP conv_result_819.
DSP Report: Generating DSP conv_result_818, operation Mode is: (A:0x3ff10145)*B.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: Generating DSP conv_result_818, operation Mode is: (PCIN>>17)+(A:0x3ff10145)*B.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: operator conv_result_818 is absorbed into DSP conv_result_818.
DSP Report: Generating DSP conv_result_817, operation Mode is: (A:0x3f6ab35a)*B.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: Generating DSP conv_result_817, operation Mode is: (PCIN>>17)+(A:0x3f6ab35a)*B.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: operator conv_result_817 is absorbed into DSP conv_result_817.
DSP Report: Generating DSP conv_result_816, operation Mode is: (A:0x3f3b26fc)*B.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: Generating DSP conv_result_816, operation Mode is: (PCIN>>17)+(A:0x3f3b26fc)*B.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: operator conv_result_816 is absorbed into DSP conv_result_816.
DSP Report: Generating DSP conv_result_815, operation Mode is: (A:0x2cba50)*B.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: Generating DSP conv_result_815, operation Mode is: (PCIN>>17)+(A:0x2cba50)*B.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: operator conv_result_815 is absorbed into DSP conv_result_815.
DSP Report: Generating DSP conv_result_814, operation Mode is: (A:0xd14561)*B.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: Generating DSP conv_result_814, operation Mode is: (PCIN>>17)+(A:0xd14561)*B.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: operator conv_result_814 is absorbed into DSP conv_result_814.
DSP Report: Generating DSP conv_result_813, operation Mode is: (A:0xed1b06)*B.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: Generating DSP conv_result_813, operation Mode is: (PCIN>>17)+(A:0xed1b06)*B.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: operator conv_result_813 is absorbed into DSP conv_result_813.
DSP Report: Generating DSP conv_result_812, operation Mode is: (A:0x507890)*B.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: Generating DSP conv_result_812, operation Mode is: (PCIN>>17)+(A:0x507890)*B.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: operator conv_result_812 is absorbed into DSP conv_result_812.
DSP Report: Generating DSP conv_result_811, operation Mode is: (A:0x3f868131)*B.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: Generating DSP conv_result_811, operation Mode is: (PCIN>>17)+(A:0x3f868131)*B.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: operator conv_result_811 is absorbed into DSP conv_result_811.
DSP Report: Generating DSP conv_result_810, operation Mode is: (A:0x3fc1b699)*B.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: Generating DSP conv_result_810, operation Mode is: (PCIN>>17)+(A:0x3fc1b699)*B.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: operator conv_result_810 is absorbed into DSP conv_result_810.
DSP Report: Generating DSP conv_result_89, operation Mode is: (A:0x4e7245)*B.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: Generating DSP conv_result_89, operation Mode is: (PCIN>>17)+(A:0x4e7245)*B.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: operator conv_result_89 is absorbed into DSP conv_result_89.
DSP Report: Generating DSP conv_result_88, operation Mode is: (A:0xc84460)*B.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: Generating DSP conv_result_88, operation Mode is: (PCIN>>17)+(A:0xc84460)*B.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: operator conv_result_88 is absorbed into DSP conv_result_88.
DSP Report: Generating DSP conv_result_87, operation Mode is: (A:0x9cca24)*B.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: Generating DSP conv_result_87, operation Mode is: (PCIN>>17)+(A:0x9cca24)*B.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: operator conv_result_87 is absorbed into DSP conv_result_87.
DSP Report: Generating DSP conv_result_86, operation Mode is: (A:0x3ff0ce17)*B.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: Generating DSP conv_result_86, operation Mode is: (PCIN>>17)+(A:0x3ff0ce17)*B.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: operator conv_result_86 is absorbed into DSP conv_result_86.
DSP Report: Generating DSP conv_result_85, operation Mode is: (A:0x3f86a23a)*B.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: Generating DSP conv_result_85, operation Mode is: (PCIN>>17)+(A:0x3f86a23a)*B.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: operator conv_result_85 is absorbed into DSP conv_result_85.
DSP Report: Generating DSP conv_result_84, operation Mode is: (A:0x3f8fdc6d)*B.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: Generating DSP conv_result_84, operation Mode is: (PCIN>>17)+(A:0x3f8fdc6d)*B.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: operator conv_result_84 is absorbed into DSP conv_result_84.
DSP Report: Generating DSP conv_result_83, operation Mode is: (A:0x3fe92f0a)*B.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: Generating DSP conv_result_83, operation Mode is: (PCIN>>17)+(A:0x3fe92f0a)*B.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: operator conv_result_83 is absorbed into DSP conv_result_83.
DSP Report: Generating DSP conv_result_82, operation Mode is: (A:0x4088d5)*B.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: Generating DSP conv_result_82, operation Mode is: (PCIN>>17)+(A:0x4088d5)*B.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: operator conv_result_82 is absorbed into DSP conv_result_82.
DSP Report: Generating DSP conv_result_81, operation Mode is: (A:0x12c17a)*B.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: Generating DSP conv_result_81, operation Mode is: (PCIN>>17)+(A:0x12c17a)*B.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: operator conv_result_81 is absorbed into DSP conv_result_81.
DSP Report: Generating DSP conv_result_824, operation Mode is: (A:0x3feb2d63)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_824, operation Mode is: (PCIN>>17)+(A:0x3feb2d63)*B.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: operator conv_result_824 is absorbed into DSP conv_result_824.
DSP Report: Generating DSP conv_result_424, operation Mode is: (A:0x3fb58617)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_424, operation Mode is: (PCIN>>17)+(A:0x3fb58617)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_423, operation Mode is: (A:0x3fba9239)*B.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: Generating DSP conv_result_423, operation Mode is: (PCIN>>17)+(A:0x3fba9239)*B.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: operator conv_result_423 is absorbed into DSP conv_result_423.
DSP Report: Generating DSP conv_result_422, operation Mode is: (A:0x3fe0084c)*B.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: Generating DSP conv_result_422, operation Mode is: (PCIN>>17)+(A:0x3fe0084c)*B.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: operator conv_result_422 is absorbed into DSP conv_result_422.
DSP Report: Generating DSP conv_result_421, operation Mode is: (A:0x3ff8d017)*B.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: Generating DSP conv_result_421, operation Mode is: (PCIN>>17)+(A:0x3ff8d017)*B.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: operator conv_result_421 is absorbed into DSP conv_result_421.
DSP Report: Generating DSP conv_result_420, operation Mode is: (A:0x3fb0ed98)*B.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: Generating DSP conv_result_420, operation Mode is: (PCIN>>17)+(A:0x3fb0ed98)*B.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: operator conv_result_420 is absorbed into DSP conv_result_420.
DSP Report: Generating DSP conv_result_419, operation Mode is: (A:0x3fe07c19)*B.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: Generating DSP conv_result_419, operation Mode is: (PCIN>>17)+(A:0x3fe07c19)*B.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: operator conv_result_419 is absorbed into DSP conv_result_419.
DSP Report: Generating DSP conv_result_417, operation Mode is: (A:0x1bcf03)*B.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: Generating DSP conv_result_417, operation Mode is: (PCIN>>17)+(A:0x1bcf03)*B.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: operator conv_result_417 is absorbed into DSP conv_result_417.
DSP Report: Generating DSP conv_result_416, operation Mode is: (A:0x12908e)*B.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: Generating DSP conv_result_416, operation Mode is: (PCIN>>17)+(A:0x12908e)*B.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: operator conv_result_416 is absorbed into DSP conv_result_416.
DSP Report: Generating DSP conv_result_415, operation Mode is: (A:0x168bb6)*B.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: Generating DSP conv_result_415, operation Mode is: (PCIN>>17)+(A:0x168bb6)*B.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: operator conv_result_415 is absorbed into DSP conv_result_415.
DSP Report: Generating DSP conv_result_414, operation Mode is: (A:0x634f40)*B.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: Generating DSP conv_result_414, operation Mode is: (PCIN>>17)+(A:0x634f40)*B.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: operator conv_result_414 is absorbed into DSP conv_result_414.
DSP Report: Generating DSP conv_result_413, operation Mode is: (A:0x58782b)*B.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: Generating DSP conv_result_413, operation Mode is: (PCIN>>17)+(A:0x58782b)*B.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: operator conv_result_413 is absorbed into DSP conv_result_413.
DSP Report: Generating DSP conv_result_412, operation Mode is: (A:0x2e00ba)*B.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: Generating DSP conv_result_412, operation Mode is: (PCIN>>17)+(A:0x2e00ba)*B.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: operator conv_result_412 is absorbed into DSP conv_result_412.
DSP Report: Generating DSP conv_result_411, operation Mode is: (A:0xe246b)*B.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: Generating DSP conv_result_411, operation Mode is: (PCIN>>17)+(A:0xe246b)*B.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: operator conv_result_411 is absorbed into DSP conv_result_411.
DSP Report: Generating DSP conv_result_410, operation Mode is: (A:0x4e47cc)*B.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: Generating DSP conv_result_410, operation Mode is: (PCIN>>17)+(A:0x4e47cc)*B.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: operator conv_result_410 is absorbed into DSP conv_result_410.
DSP Report: Generating DSP conv_result_49, operation Mode is: (A:0x53112b)*B.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: Generating DSP conv_result_49, operation Mode is: (PCIN>>17)+(A:0x53112b)*B.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: operator conv_result_49 is absorbed into DSP conv_result_49.
DSP Report: Generating DSP conv_result_48, operation Mode is: (A:0x27f70e)*B.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: Generating DSP conv_result_48, operation Mode is: (PCIN>>17)+(A:0x27f70e)*B.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: operator conv_result_48 is absorbed into DSP conv_result_48.
DSP Report: Generating DSP conv_result_47, operation Mode is: (A:0x16d17e)*B.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: Generating DSP conv_result_47, operation Mode is: (PCIN>>17)+(A:0x16d17e)*B.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: operator conv_result_47 is absorbed into DSP conv_result_47.
DSP Report: Generating DSP conv_result_46, operation Mode is: (A:0x2015dd)*B.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: Generating DSP conv_result_46, operation Mode is: (PCIN>>17)+(A:0x2015dd)*B.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: operator conv_result_46 is absorbed into DSP conv_result_46.
DSP Report: Generating DSP conv_result_45, operation Mode is: (A:0x3fec2d38)*B.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: Generating DSP conv_result_45, operation Mode is: (PCIN>>17)+(A:0x3fec2d38)*B.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: operator conv_result_45 is absorbed into DSP conv_result_45.
DSP Report: Generating DSP conv_result_44, operation Mode is: (A:0x3fcdcaea)*B.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: Generating DSP conv_result_44, operation Mode is: (PCIN>>17)+(A:0x3fcdcaea)*B.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: operator conv_result_44 is absorbed into DSP conv_result_44.
DSP Report: Generating DSP conv_result_43, operation Mode is: (A:0x3fd9aa3d)*B.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: Generating DSP conv_result_43, operation Mode is: (PCIN>>17)+(A:0x3fd9aa3d)*B.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: operator conv_result_43 is absorbed into DSP conv_result_43.
DSP Report: Generating DSP conv_result_41, operation Mode is: (A:0x1e9dd8)*B.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: Generating DSP conv_result_41, operation Mode is: (PCIN>>17)+(A:0x1e9dd8)*B.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: operator conv_result_41 is absorbed into DSP conv_result_41.
DSP Report: Generating DSP conv_result_424, operation Mode is: (A:0x3fadc9a6)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_424, operation Mode is: (PCIN>>17)+(A:0x3fadc9a6)*B.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: operator conv_result_424 is absorbed into DSP conv_result_424.
DSP Report: Generating DSP conv_result_724, operation Mode is: (A:0x3fdf51a9)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_724, operation Mode is: (PCIN>>17)+(A:0x3fdf51a9)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_723, operation Mode is: (A:0x3fcb244a)*B.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: Generating DSP conv_result_723, operation Mode is: (PCIN>>17)+(A:0x3fcb244a)*B.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: operator conv_result_723 is absorbed into DSP conv_result_723.
DSP Report: Generating DSP conv_result_722, operation Mode is: (A:0x3fdada53)*B.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: Generating DSP conv_result_722, operation Mode is: (PCIN>>17)+(A:0x3fdada53)*B.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: operator conv_result_722 is absorbed into DSP conv_result_722.
DSP Report: Generating DSP conv_result_721, operation Mode is: (A:0x3fec702d)*B.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: Generating DSP conv_result_721, operation Mode is: (PCIN>>17)+(A:0x3fec702d)*B.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: operator conv_result_721 is absorbed into DSP conv_result_721.
DSP Report: Generating DSP conv_result_720, operation Mode is: (A:0x3fc1c767)*B.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: Generating DSP conv_result_720, operation Mode is: (PCIN>>17)+(A:0x3fc1c767)*B.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: operator conv_result_720 is absorbed into DSP conv_result_720.
DSP Report: Generating DSP conv_result_719, operation Mode is: (A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: Generating DSP conv_result_719, operation Mode is: (PCIN>>17)+(A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: operator conv_result_719 is absorbed into DSP conv_result_719.
DSP Report: Generating DSP conv_result_718, operation Mode is: (A:0x24101)*B.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: Generating DSP conv_result_718, operation Mode is: (PCIN>>17)+(A:0x24101)*B.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: operator conv_result_718 is absorbed into DSP conv_result_718.
DSP Report: Generating DSP conv_result_717, operation Mode is: (A:0x1b636a)*B.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: Generating DSP conv_result_717, operation Mode is: (PCIN>>17)+(A:0x1b636a)*B.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: operator conv_result_717 is absorbed into DSP conv_result_717.
DSP Report: Generating DSP conv_result_716, operation Mode is: (A:0x1d7770)*B.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: Generating DSP conv_result_716, operation Mode is: (PCIN>>17)+(A:0x1d7770)*B.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: operator conv_result_716 is absorbed into DSP conv_result_716.
DSP Report: Generating DSP conv_result_715, operation Mode is: (A:0x1cf060)*B.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: Generating DSP conv_result_715, operation Mode is: (PCIN>>17)+(A:0x1cf060)*B.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: operator conv_result_715 is absorbed into DSP conv_result_715.
DSP Report: Generating DSP conv_result_714, operation Mode is: (A:0x5c22de)*B.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: Generating DSP conv_result_714, operation Mode is: (PCIN>>17)+(A:0x5c22de)*B.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: operator conv_result_714 is absorbed into DSP conv_result_714.
DSP Report: Generating DSP conv_result_713, operation Mode is: (A:0x65bb1c)*B.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: Generating DSP conv_result_713, operation Mode is: (PCIN>>17)+(A:0x65bb1c)*B.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: operator conv_result_713 is absorbed into DSP conv_result_713.
DSP Report: Generating DSP conv_result_712, operation Mode is: (A:0x357119)*B.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: Generating DSP conv_result_712, operation Mode is: (PCIN>>17)+(A:0x357119)*B.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: operator conv_result_712 is absorbed into DSP conv_result_712.
DSP Report: Generating DSP conv_result_711, operation Mode is: (A:0x111792)*B.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: Generating DSP conv_result_711, operation Mode is: (PCIN>>17)+(A:0x111792)*B.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: operator conv_result_711 is absorbed into DSP conv_result_711.
DSP Report: Generating DSP conv_result_710, operation Mode is: (A:0x5f4822)*B.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: Generating DSP conv_result_710, operation Mode is: (PCIN>>17)+(A:0x5f4822)*B.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: operator conv_result_710 is absorbed into DSP conv_result_710.
DSP Report: Generating DSP conv_result_79, operation Mode is: (A:0x566b4e)*B.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: Generating DSP conv_result_79, operation Mode is: (PCIN>>17)+(A:0x566b4e)*B.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: operator conv_result_79 is absorbed into DSP conv_result_79.
DSP Report: Generating DSP conv_result_78, operation Mode is: (A:0x26b2aa)*B.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: Generating DSP conv_result_78, operation Mode is: (PCIN>>17)+(A:0x26b2aa)*B.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: operator conv_result_78 is absorbed into DSP conv_result_78.
DSP Report: Generating DSP conv_result_77, operation Mode is: (A:0x1089fb)*B.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: Generating DSP conv_result_77, operation Mode is: (PCIN>>17)+(A:0x1089fb)*B.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: operator conv_result_77 is absorbed into DSP conv_result_77.
DSP Report: Generating DSP conv_result_76, operation Mode is: (A:0x1041f0)*B.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: Generating DSP conv_result_76, operation Mode is: (PCIN>>17)+(A:0x1041f0)*B.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: operator conv_result_76 is absorbed into DSP conv_result_76.
DSP Report: Generating DSP conv_result_75, operation Mode is: (A:0x3fd49eda)*B.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: Generating DSP conv_result_75, operation Mode is: (PCIN>>17)+(A:0x3fd49eda)*B.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: operator conv_result_75 is absorbed into DSP conv_result_75.
DSP Report: Generating DSP conv_result_74, operation Mode is: (A:0x3f9c2698)*B.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: Generating DSP conv_result_74, operation Mode is: (PCIN>>17)+(A:0x3f9c2698)*B.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: operator conv_result_74 is absorbed into DSP conv_result_74.
DSP Report: Generating DSP conv_result_73, operation Mode is: (A:0x3fa938a2)*B.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: Generating DSP conv_result_73, operation Mode is: (PCIN>>17)+(A:0x3fa938a2)*B.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: operator conv_result_73 is absorbed into DSP conv_result_73.
DSP Report: Generating DSP conv_result_72, operation Mode is: (A:0x3fd9255c)*B.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: Generating DSP conv_result_72, operation Mode is: (PCIN>>17)+(A:0x3fd9255c)*B.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: operator conv_result_72 is absorbed into DSP conv_result_72.
DSP Report: Generating DSP conv_result_71, operation Mode is: (A:0x3ffa606c)*B.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: Generating DSP conv_result_71, operation Mode is: (PCIN>>17)+(A:0x3ffa606c)*B.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: operator conv_result_71 is absorbed into DSP conv_result_71.
DSP Report: Generating DSP conv_result_724, operation Mode is: (A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_724, operation Mode is: (PCIN>>17)+(A:0x3fd7ed0f)*B.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: operator conv_result_724 is absorbed into DSP conv_result_724.
DSP Report: Generating DSP conv_result_224, operation Mode is: (A:0x3f7d0b2d)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_224, operation Mode is: (PCIN>>17)+(A:0x3f7d0b2d)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_223, operation Mode is: (A:0x3fcc3614)*B.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: Generating DSP conv_result_223, operation Mode is: (PCIN>>17)+(A:0x3fcc3614)*B.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: operator conv_result_223 is absorbed into DSP conv_result_223.
DSP Report: Generating DSP conv_result_222, operation Mode is: (A:0x38db7b)*B.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: Generating DSP conv_result_222, operation Mode is: (PCIN>>17)+(A:0x38db7b)*B.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: operator conv_result_222 is absorbed into DSP conv_result_222.
DSP Report: Generating DSP conv_result_221, operation Mode is: (A:0x695760)*B.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: Generating DSP conv_result_221, operation Mode is: (PCIN>>17)+(A:0x695760)*B.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: operator conv_result_221 is absorbed into DSP conv_result_221.
DSP Report: Generating DSP conv_result_220, operation Mode is: (A:0x3f77c969)*B.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: Generating DSP conv_result_220, operation Mode is: (PCIN>>17)+(A:0x3f77c969)*B.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: operator conv_result_220 is absorbed into DSP conv_result_220.
DSP Report: Generating DSP conv_result_219, operation Mode is: (A:0x3fa6cee4)*B.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: Generating DSP conv_result_219, operation Mode is: (PCIN>>17)+(A:0x3fa6cee4)*B.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: operator conv_result_219 is absorbed into DSP conv_result_219.
DSP Report: Generating DSP conv_result_217, operation Mode is: (A:0x611324)*B.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: Generating DSP conv_result_217, operation Mode is: (PCIN>>17)+(A:0x611324)*B.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: operator conv_result_217 is absorbed into DSP conv_result_217.
DSP Report: Generating DSP conv_result_216, operation Mode is: (A:0x5f7991)*B.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: Generating DSP conv_result_216, operation Mode is: (PCIN>>17)+(A:0x5f7991)*B.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: operator conv_result_216 is absorbed into DSP conv_result_216.
DSP Report: Generating DSP conv_result_215, operation Mode is: (A:0x3f5e979e)*B.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: Generating DSP conv_result_215, operation Mode is: (PCIN>>17)+(A:0x3f5e979e)*B.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: operator conv_result_215 is absorbed into DSP conv_result_215.
DSP Report: Generating DSP conv_result_214, operation Mode is: (A:0x3fa0a85e)*B.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: Generating DSP conv_result_214, operation Mode is: (PCIN>>17)+(A:0x3fa0a85e)*B.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: operator conv_result_214 is absorbed into DSP conv_result_214.
DSP Report: Generating DSP conv_result_213, operation Mode is: (A:0x220d74)*B.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: Generating DSP conv_result_213, operation Mode is: (PCIN>>17)+(A:0x220d74)*B.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: operator conv_result_213 is absorbed into DSP conv_result_213.
DSP Report: Generating DSP conv_result_212, operation Mode is: (A:0x977caa)*B.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: Generating DSP conv_result_212, operation Mode is: (PCIN>>17)+(A:0x977caa)*B.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: operator conv_result_212 is absorbed into DSP conv_result_212.
DSP Report: Generating DSP conv_result_211, operation Mode is: (A:0x74ef43)*B.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: Generating DSP conv_result_211, operation Mode is: (PCIN>>17)+(A:0x74ef43)*B.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: operator conv_result_211 is absorbed into DSP conv_result_211.
DSP Report: Generating DSP conv_result_210, operation Mode is: (A:0x3f54bea5)*B.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: Generating DSP conv_result_210, operation Mode is: (PCIN>>17)+(A:0x3f54bea5)*B.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: operator conv_result_210 is absorbed into DSP conv_result_210.
DSP Report: Generating DSP conv_result_29, operation Mode is: (A:0x3f9a3936)*B.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: Generating DSP conv_result_29, operation Mode is: (PCIN>>17)+(A:0x3f9a3936)*B.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: operator conv_result_29 is absorbed into DSP conv_result_29.
DSP Report: Generating DSP conv_result_28, operation Mode is: (A:0xb15d5)*B.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: Generating DSP conv_result_28, operation Mode is: (PCIN>>17)+(A:0xb15d5)*B.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: operator conv_result_28 is absorbed into DSP conv_result_28.
DSP Report: Generating DSP conv_result_27, operation Mode is: (A:0x77cc52)*B.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: Generating DSP conv_result_27, operation Mode is: (PCIN>>17)+(A:0x77cc52)*B.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: operator conv_result_27 is absorbed into DSP conv_result_27.
DSP Report: Generating DSP conv_result_26, operation Mode is: (A:0x7c496a)*B.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: Generating DSP conv_result_26, operation Mode is: (PCIN>>17)+(A:0x7c496a)*B.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: operator conv_result_26 is absorbed into DSP conv_result_26.
DSP Report: Generating DSP conv_result_25, operation Mode is: (A:0x3f442a1b)*B.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: Generating DSP conv_result_25, operation Mode is: (PCIN>>17)+(A:0x3f442a1b)*B.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: operator conv_result_25 is absorbed into DSP conv_result_25.
DSP Report: Generating DSP conv_result_24, operation Mode is: (A:0x3f67bc56)*B.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: Generating DSP conv_result_24, operation Mode is: (PCIN>>17)+(A:0x3f67bc56)*B.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: operator conv_result_24 is absorbed into DSP conv_result_24.
DSP Report: Generating DSP conv_result_23, operation Mode is: (A:0x3f961bae)*B.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: Generating DSP conv_result_23, operation Mode is: (PCIN>>17)+(A:0x3f961bae)*B.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: operator conv_result_23 is absorbed into DSP conv_result_23.
DSP Report: Generating DSP conv_result_22, operation Mode is: (A:0x6fcf1)*B.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: Generating DSP conv_result_22, operation Mode is: (PCIN>>17)+(A:0x6fcf1)*B.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: operator conv_result_22 is absorbed into DSP conv_result_22.
DSP Report: Generating DSP conv_result_21, operation Mode is: (A:0x529985)*B.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: Generating DSP conv_result_21, operation Mode is: (PCIN>>17)+(A:0x529985)*B.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: operator conv_result_21 is absorbed into DSP conv_result_21.
DSP Report: Generating DSP conv_result_224, operation Mode is: (A:0x3f3d15ca)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_224, operation Mode is: (PCIN>>17)+(A:0x3f3d15ca)*B.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: operator conv_result_224 is absorbed into DSP conv_result_224.
DSP Report: Generating DSP conv_result_624, operation Mode is: (A:0x255087)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_624, operation Mode is: (PCIN>>17)+(A:0x255087)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_623, operation Mode is: (A:0x276062)*B.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: Generating DSP conv_result_623, operation Mode is: (PCIN>>17)+(A:0x276062)*B.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: operator conv_result_623 is absorbed into DSP conv_result_623.
DSP Report: Generating DSP conv_result_622, operation Mode is: (A:0x3fe97760)*B.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: Generating DSP conv_result_622, operation Mode is: (PCIN>>17)+(A:0x3fe97760)*B.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: operator conv_result_622 is absorbed into DSP conv_result_622.
DSP Report: Generating DSP conv_result_621, operation Mode is: (A:0x3f8e5cdd)*B.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: Generating DSP conv_result_621, operation Mode is: (PCIN>>17)+(A:0x3f8e5cdd)*B.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: operator conv_result_621 is absorbed into DSP conv_result_621.
DSP Report: Generating DSP conv_result_620, operation Mode is: (A:0x3fe2e0c5)*B.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: Generating DSP conv_result_620, operation Mode is: (PCIN>>17)+(A:0x3fe2e0c5)*B.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: operator conv_result_620 is absorbed into DSP conv_result_620.
DSP Report: Generating DSP conv_result_619, operation Mode is: (A:0x3ce2d0)*B.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: Generating DSP conv_result_619, operation Mode is: (PCIN>>17)+(A:0x3ce2d0)*B.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: operator conv_result_619 is absorbed into DSP conv_result_619.
DSP Report: Generating DSP conv_result_618, operation Mode is: (A:0x929961)*B.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: Generating DSP conv_result_618, operation Mode is: (PCIN>>17)+(A:0x929961)*B.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: operator conv_result_618 is absorbed into DSP conv_result_618.
DSP Report: Generating DSP conv_result_617, operation Mode is: (A:0x5a3d10)*B.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: Generating DSP conv_result_617, operation Mode is: (PCIN>>17)+(A:0x5a3d10)*B.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: operator conv_result_617 is absorbed into DSP conv_result_617.
DSP Report: Generating DSP conv_result_616, operation Mode is: (A:0x3fa34586)*B.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: Generating DSP conv_result_616, operation Mode is: (PCIN>>17)+(A:0x3fa34586)*B.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: operator conv_result_616 is absorbed into DSP conv_result_616.
DSP Report: Generating DSP conv_result_615, operation Mode is: (A:0x3f955283)*B.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: Generating DSP conv_result_615, operation Mode is: (PCIN>>17)+(A:0x3f955283)*B.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: operator conv_result_615 is absorbed into DSP conv_result_615.
DSP Report: Generating DSP conv_result_614, operation Mode is: (A:0x2b58e)*B.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: Generating DSP conv_result_614, operation Mode is: (PCIN>>17)+(A:0x2b58e)*B.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: operator conv_result_614 is absorbed into DSP conv_result_614.
DSP Report: Generating DSP conv_result_613, operation Mode is: (A:0xa63678)*B.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: Generating DSP conv_result_613, operation Mode is: (PCIN>>17)+(A:0xa63678)*B.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: operator conv_result_613 is absorbed into DSP conv_result_613.
DSP Report: Generating DSP conv_result_612, operation Mode is: (A:0xb31786)*B.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: Generating DSP conv_result_612, operation Mode is: (PCIN>>17)+(A:0xb31786)*B.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: operator conv_result_612 is absorbed into DSP conv_result_612.
DSP Report: Generating DSP conv_result_611, operation Mode is: (A:0x3ff75cbb)*B.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: Generating DSP conv_result_611, operation Mode is: (PCIN>>17)+(A:0x3ff75cbb)*B.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: operator conv_result_611 is absorbed into DSP conv_result_611.
DSP Report: Generating DSP conv_result_610, operation Mode is: (A:0x3f6f9eaa)*B.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: Generating DSP conv_result_610, operation Mode is: (PCIN>>17)+(A:0x3f6f9eaa)*B.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: operator conv_result_610 is absorbed into DSP conv_result_610.
DSP Report: Generating DSP conv_result_69, operation Mode is: (A:0x3fb101ce)*B.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: Generating DSP conv_result_69, operation Mode is: (PCIN>>17)+(A:0x3fb101ce)*B.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: operator conv_result_69 is absorbed into DSP conv_result_69.
DSP Report: Generating DSP conv_result_68, operation Mode is: (A:0x2e3327)*B.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: Generating DSP conv_result_68, operation Mode is: (PCIN>>17)+(A:0x2e3327)*B.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: operator conv_result_68 is absorbed into DSP conv_result_68.
DSP Report: Generating DSP conv_result_67, operation Mode is: (A:0x8e8399)*B.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: Generating DSP conv_result_67, operation Mode is: (PCIN>>17)+(A:0x8e8399)*B.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: operator conv_result_67 is absorbed into DSP conv_result_67.
DSP Report: Generating DSP conv_result_66, operation Mode is: (A:0x4a0d93)*B.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: Generating DSP conv_result_66, operation Mode is: (PCIN>>17)+(A:0x4a0d93)*B.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: operator conv_result_66 is absorbed into DSP conv_result_66.
DSP Report: Generating DSP conv_result_65, operation Mode is: (A:0x3f5bd03e)*B.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: Generating DSP conv_result_65, operation Mode is: (PCIN>>17)+(A:0x3f5bd03e)*B.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: operator conv_result_65 is absorbed into DSP conv_result_65.
DSP Report: Generating DSP conv_result_64, operation Mode is: (A:0x3f5b1a96)*B.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: Generating DSP conv_result_64, operation Mode is: (PCIN>>17)+(A:0x3f5b1a96)*B.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: operator conv_result_64 is absorbed into DSP conv_result_64.
DSP Report: Generating DSP conv_result_63, operation Mode is: (A:0x3f756184)*B.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: Generating DSP conv_result_63, operation Mode is: (PCIN>>17)+(A:0x3f756184)*B.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: operator conv_result_63 is absorbed into DSP conv_result_63.
DSP Report: Generating DSP conv_result_62, operation Mode is: (A:0x3fd40856)*B.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: Generating DSP conv_result_62, operation Mode is: (PCIN>>17)+(A:0x3fd40856)*B.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: operator conv_result_62 is absorbed into DSP conv_result_62.
DSP Report: Generating DSP conv_result_61, operation Mode is: (A:0x9228e)*B.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: Generating DSP conv_result_61, operation Mode is: (PCIN>>17)+(A:0x9228e)*B.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: operator conv_result_61 is absorbed into DSP conv_result_61.
DSP Report: Generating DSP conv_result_624, operation Mode is: (A:0x70ccd)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: Generating DSP conv_result_624, operation Mode is: (PCIN>>17)+(A:0x70ccd)*B.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
DSP Report: operator conv_result_624 is absorbed into DSP conv_result_624.
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP conv_result_524, operation Mode is: (A:0x3f782181)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_524, operation Mode is: (PCIN>>17)+(A:0x3f782181)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_523, operation Mode is: (A:0x3f88e28a)*B.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: Generating DSP conv_result_523, operation Mode is: (PCIN>>17)+(A:0x3f88e28a)*B.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: operator conv_result_523 is absorbed into DSP conv_result_523.
DSP Report: Generating DSP conv_result_522, operation Mode is: (A:0x3ff7f952)*B.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: Generating DSP conv_result_522, operation Mode is: (PCIN>>17)+(A:0x3ff7f952)*B.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: operator conv_result_522 is absorbed into DSP conv_result_522.
DSP Report: Generating DSP conv_result_521, operation Mode is: (A:0x2764a4)*B.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: Generating DSP conv_result_521, operation Mode is: (PCIN>>17)+(A:0x2764a4)*B.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: operator conv_result_521 is absorbed into DSP conv_result_521.
DSP Report: Generating DSP conv_result_520, operation Mode is: (A:0x3f5c7f69)*B.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: Generating DSP conv_result_520, operation Mode is: (PCIN>>17)+(A:0x3f5c7f69)*B.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: operator conv_result_520 is absorbed into DSP conv_result_520.
DSP Report: Generating DSP conv_result_519, operation Mode is: (A:0x3fa900f7)*B.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: Generating DSP conv_result_519, operation Mode is: (PCIN>>17)+(A:0x3fa900f7)*B.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: operator conv_result_519 is absorbed into DSP conv_result_519.
DSP Report: Generating DSP conv_result_518, operation Mode is: (A:0x43f160)*B.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: Generating DSP conv_result_518, operation Mode is: (PCIN>>17)+(A:0x43f160)*B.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: operator conv_result_518 is absorbed into DSP conv_result_518.
DSP Report: Generating DSP conv_result_517, operation Mode is: (A:0x99edda)*B.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: Generating DSP conv_result_517, operation Mode is: (PCIN>>17)+(A:0x99edda)*B.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: operator conv_result_517 is absorbed into DSP conv_result_517.
DSP Report: Generating DSP conv_result_516, operation Mode is: (A:0x2e673d)*B.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: Generating DSP conv_result_516, operation Mode is: (PCIN>>17)+(A:0x2e673d)*B.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: operator conv_result_516 is absorbed into DSP conv_result_516.
DSP Report: Generating DSP conv_result_515, operation Mode is: (A:0x3f7f1fff)*B.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: Generating DSP conv_result_515, operation Mode is: (PCIN>>17)+(A:0x3f7f1fff)*B.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: operator conv_result_515 is absorbed into DSP conv_result_515.
DSP Report: Generating DSP conv_result_514, operation Mode is: (A:0x4cddb1)*B.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: Generating DSP conv_result_514, operation Mode is: (PCIN>>17)+(A:0x4cddb1)*B.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: operator conv_result_514 is absorbed into DSP conv_result_514.
DSP Report: Generating DSP conv_result_513, operation Mode is: (A:0xca95c2)*B.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: Generating DSP conv_result_513, operation Mode is: (PCIN>>17)+(A:0xca95c2)*B.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: operator conv_result_513 is absorbed into DSP conv_result_513.
DSP Report: Generating DSP conv_result_512, operation Mode is: (A:0x71c2bb)*B.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: Generating DSP conv_result_512, operation Mode is: (PCIN>>17)+(A:0x71c2bb)*B.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: operator conv_result_512 is absorbed into DSP conv_result_512.
DSP Report: Generating DSP conv_result_511, operation Mode is: (A:0x3fb34bad)*B.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: Generating DSP conv_result_511, operation Mode is: (PCIN>>17)+(A:0x3fb34bad)*B.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: operator conv_result_511 is absorbed into DSP conv_result_511.
DSP Report: Generating DSP conv_result_510, operation Mode is: (A:0x3ff6b3a4)*B.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: Generating DSP conv_result_510, operation Mode is: (PCIN>>17)+(A:0x3ff6b3a4)*B.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: operator conv_result_510 is absorbed into DSP conv_result_510.
DSP Report: Generating DSP conv_result_59, operation Mode is: (A:0x91c7bd)*B.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: Generating DSP conv_result_59, operation Mode is: (PCIN>>17)+(A:0x91c7bd)*B.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: operator conv_result_59 is absorbed into DSP conv_result_59.
DSP Report: Generating DSP conv_result_58, operation Mode is: (A:0x706346)*B.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: Generating DSP conv_result_58, operation Mode is: (PCIN>>17)+(A:0x706346)*B.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: operator conv_result_58 is absorbed into DSP conv_result_58.
DSP Report: Generating DSP conv_result_57, operation Mode is: (A:0x3fd4958a)*B.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: Generating DSP conv_result_57, operation Mode is: (PCIN>>17)+(A:0x3fd4958a)*B.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: operator conv_result_57 is absorbed into DSP conv_result_57.
DSP Report: Generating DSP conv_result_56, operation Mode is: (A:0x3f8e0e42)*B.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: Generating DSP conv_result_56, operation Mode is: (PCIN>>17)+(A:0x3f8e0e42)*B.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: operator conv_result_56 is absorbed into DSP conv_result_56.
DSP Report: Generating DSP conv_result_55, operation Mode is: (A:0x213f51)*B.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: Generating DSP conv_result_55, operation Mode is: (PCIN>>17)+(A:0x213f51)*B.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: operator conv_result_55 is absorbed into DSP conv_result_55.
DSP Report: Generating DSP conv_result_54, operation Mode is: (A:0x311432)*B.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: Generating DSP conv_result_54, operation Mode is: (PCIN>>17)+(A:0x311432)*B.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: operator conv_result_54 is absorbed into DSP conv_result_54.
DSP Report: Generating DSP conv_result_53, operation Mode is: (A:0x3fd2da5f)*B.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: Generating DSP conv_result_53, operation Mode is: (PCIN>>17)+(A:0x3fd2da5f)*B.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: operator conv_result_53 is absorbed into DSP conv_result_53.
DSP Report: Generating DSP conv_result_52, operation Mode is: (A:0x3fa93851)*B.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: Generating DSP conv_result_52, operation Mode is: (PCIN>>17)+(A:0x3fa93851)*B.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: operator conv_result_52 is absorbed into DSP conv_result_52.
DSP Report: Generating DSP conv_result_51, operation Mode is: (A:0x3fcda0ed)*B.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: Generating DSP conv_result_51, operation Mode is: (PCIN>>17)+(A:0x3fcda0ed)*B.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: operator conv_result_51 is absorbed into DSP conv_result_51.
DSP Report: Generating DSP conv_result_524, operation Mode is: (A:0x3f8ac50c)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_524, operation Mode is: (PCIN>>17)+(A:0x3f8ac50c)*B.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: operator conv_result_524 is absorbed into DSP conv_result_524.
DSP Report: Generating DSP conv_result_324, operation Mode is: (A:0x3fc3d670)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_324, operation Mode is: (PCIN>>17)+(A:0x3fc3d670)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_323, operation Mode is: (A:0x3fa987cb)*B.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: Generating DSP conv_result_323, operation Mode is: (PCIN>>17)+(A:0x3fa987cb)*B.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: operator conv_result_323 is absorbed into DSP conv_result_323.
DSP Report: Generating DSP conv_result_322, operation Mode is: (A:0x3fb2af68)*B.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: Generating DSP conv_result_322, operation Mode is: (PCIN>>17)+(A:0x3fb2af68)*B.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: operator conv_result_322 is absorbed into DSP conv_result_322.
DSP Report: Generating DSP conv_result_321, operation Mode is: (A:0x3fef6fef)*B.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: Generating DSP conv_result_321, operation Mode is: (PCIN>>17)+(A:0x3fef6fef)*B.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: operator conv_result_321 is absorbed into DSP conv_result_321.
DSP Report: Generating DSP conv_result_320, operation Mode is: (A:0x420681)*B.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: Generating DSP conv_result_320, operation Mode is: (PCIN>>17)+(A:0x420681)*B.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: operator conv_result_320 is absorbed into DSP conv_result_320.
DSP Report: Generating DSP conv_result_319, operation Mode is: (A:0x79aeeb)*B.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: Generating DSP conv_result_319, operation Mode is: (PCIN>>17)+(A:0x79aeeb)*B.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: operator conv_result_319 is absorbed into DSP conv_result_319.
DSP Report: Generating DSP conv_result_318, operation Mode is: (A:0x987900)*B.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: Generating DSP conv_result_318, operation Mode is: (PCIN>>17)+(A:0x987900)*B.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: operator conv_result_318 is absorbed into DSP conv_result_318.
DSP Report: Generating DSP conv_result_317, operation Mode is: (A:0xa60db1)*B.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: Generating DSP conv_result_317, operation Mode is: (PCIN>>17)+(A:0xa60db1)*B.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: operator conv_result_317 is absorbed into DSP conv_result_317.
DSP Report: Generating DSP conv_result_316, operation Mode is: (A:0xaf6277)*B.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: Generating DSP conv_result_316, operation Mode is: (PCIN>>17)+(A:0xaf6277)*B.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: operator conv_result_316 is absorbed into DSP conv_result_316.
DSP Report: Generating DSP conv_result_315, operation Mode is: (A:0x50dbb3)*B.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: Generating DSP conv_result_315, operation Mode is: (PCIN>>17)+(A:0x50dbb3)*B.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: operator conv_result_315 is absorbed into DSP conv_result_315.
DSP Report: Generating DSP conv_result_314, operation Mode is: (A:0xbbccc2)*B.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: Generating DSP conv_result_314, operation Mode is: (PCIN>>17)+(A:0xbbccc2)*B.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: operator conv_result_314 is absorbed into DSP conv_result_314.
DSP Report: Generating DSP conv_result_313, operation Mode is: (A:0xc4d81b)*B.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: Generating DSP conv_result_313, operation Mode is: (PCIN>>17)+(A:0xc4d81b)*B.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: operator conv_result_313 is absorbed into DSP conv_result_313.
DSP Report: Generating DSP conv_result_312, operation Mode is: (A:0xa432e0)*B.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: Generating DSP conv_result_312, operation Mode is: (PCIN>>17)+(A:0xa432e0)*B.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: operator conv_result_312 is absorbed into DSP conv_result_312.
DSP Report: Generating DSP conv_result_311, operation Mode is: (A:0x3b761f)*B.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: Generating DSP conv_result_311, operation Mode is: (PCIN>>17)+(A:0x3b761f)*B.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: operator conv_result_311 is absorbed into DSP conv_result_311.
DSP Report: Generating DSP conv_result_310, operation Mode is: (A:0x3f885b6a)*B.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: Generating DSP conv_result_310, operation Mode is: (PCIN>>17)+(A:0x3f885b6a)*B.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: operator conv_result_310 is absorbed into DSP conv_result_310.
DSP Report: Generating DSP conv_result_39, operation Mode is: (A:0x3fd0f1cd)*B.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: Generating DSP conv_result_39, operation Mode is: (PCIN>>17)+(A:0x3fd0f1cd)*B.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: operator conv_result_39 is absorbed into DSP conv_result_39.
DSP Report: Generating DSP conv_result_38, operation Mode is: (A:0x3fd16583)*B.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: Generating DSP conv_result_38, operation Mode is: (PCIN>>17)+(A:0x3fd16583)*B.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: operator conv_result_38 is absorbed into DSP conv_result_38.
DSP Report: Generating DSP conv_result_37, operation Mode is: (A:0x3fc5be44)*B.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: Generating DSP conv_result_37, operation Mode is: (PCIN>>17)+(A:0x3fc5be44)*B.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: operator conv_result_37 is absorbed into DSP conv_result_37.
DSP Report: Generating DSP conv_result_36, operation Mode is: (A:0x3f823b88)*B.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: Generating DSP conv_result_36, operation Mode is: (PCIN>>17)+(A:0x3f823b88)*B.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: operator conv_result_36 is absorbed into DSP conv_result_36.
DSP Report: Generating DSP conv_result_35, operation Mode is: (A:0x14580)*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: A*(B:0x14580).
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_35, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: operator conv_result_35 is absorbed into DSP conv_result_35.
DSP Report: Generating DSP conv_result_34, operation Mode is: (A:0x5056)*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: A*(B:0x5056).
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_34, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: operator conv_result_34 is absorbed into DSP conv_result_34.
DSP Report: Generating DSP conv_result_33, operation Mode is: A*(B:0x2228).
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: A*(B:0x2228).
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_33, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: operator conv_result_33 is absorbed into DSP conv_result_33.
DSP Report: Generating DSP conv_result_32, operation Mode is: (A:0x3f095044)*B.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: Generating DSP conv_result_32, operation Mode is: (PCIN>>17)+(A:0x3f095044)*B.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: operator conv_result_32 is absorbed into DSP conv_result_32.
DSP Report: Generating DSP conv_result_31, operation Mode is: (A:0x3f26cd15)*B.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: Generating DSP conv_result_31, operation Mode is: (PCIN>>17)+(A:0x3f26cd15)*B.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: operator conv_result_31 is absorbed into DSP conv_result_31.
DSP Report: Generating DSP conv_result_324, operation Mode is: (A:0x3fd65b49)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: Generating DSP conv_result_324, operation Mode is: (PCIN>>17)+(A:0x3fd65b49)*B.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
DSP Report: operator conv_result_324 is absorbed into DSP conv_result_324.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP prob_41, operation Mode is: A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_91, operation Mode is: A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_81, operation Mode is: A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_01, operation Mode is: A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_31, operation Mode is: A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_61, operation Mode is: A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_71, operation Mode is: A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design simpleCNN__GCB42 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design simpleCNN__GCB42 has port O3877[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][0]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][1]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][2]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][3]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][4]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][5]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][6]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][7]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][8]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][9]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][10]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][11]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][12]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][13]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][14]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][15]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][16]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][17]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][18]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][19]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][20]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][21]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][22]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][23]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][24]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][25]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][26]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][27]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][28]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][29]' (FDRE) to 'data_reg[0][2][31]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][2][30]' (FDRE) to 'data_reg[0][2][31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:25:04 ; elapsed = 00:25:48 . Memory (MB): peak = 3043.953 ; gain = 2732.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------+---------------+----------------+
|Module Name  | RTL Object    | Depth x Width | Implemented As | 
+-------------+---------------+---------------+----------------+
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer   | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x24       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x24       | Block RAM      | 
|simpleCNN_tb | count_reg_rep | 2048x23       | Block RAM      | 
+-------------+---------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|simpleCNN_tb      | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1aa46b)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1aa46b)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5a3070)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5a3070)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x120232)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x120232)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f81d14e)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f81d14e)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f95b3fe)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f95b3fe)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x50c51a)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x50c51a)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x8fb8d2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x8fb8d2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x7a0d4)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x7a0d4)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f37fe91)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f37fe91)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe0de1d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe0de1d)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xac0cf3)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xac0cf3)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x9cd803)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x9cd803)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb9a743)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb9a743)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f15c04e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f15c04e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4554aa)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4554aa)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xad49cf)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xad49cf)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x34e62f)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x34e62f)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f835c07)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f835c07)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f4ff605)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f4ff605)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x512f46)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x512f46)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x269ef9)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x269ef9)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fa2a30c)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fa2a30c)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f7433a3)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f7433a3)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f7d62c6)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f7d62c6)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb3b540)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb3b540)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3faedb04)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3faedb04)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f52a8c6)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f52a8c6)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f3e3bed)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f3e3bed)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f668d0e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f668d0e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x487f3d)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x487f3d)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x632682)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x632682)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff10145)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff10145)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f6ab35a)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f6ab35a)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f3b26fc)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f3b26fc)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2cba50)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2cba50)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xd14561)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xd14561)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xed1b06)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xed1b06)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x507890)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x507890)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f868131)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f868131)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fc1b699)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fc1b699)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4e7245)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4e7245)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xc84460)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xc84460)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x9cca24)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x9cca24)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff0ce17)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff0ce17)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f86a23a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f86a23a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f8fdc6d)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f8fdc6d)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe92f0a)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe92f0a)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4088d5)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4088d5)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x12c17a)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x12c17a)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3feb2d63)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3feb2d63)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb58617)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb58617)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fba9239)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fba9239)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe0084c)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe0084c)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ff8d017)*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ff8d017)*B | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fb0ed98)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fb0ed98)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fe07c19)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fe07c19)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1bcf03)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1bcf03)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x12908e)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x12908e)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x168bb6)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x168bb6)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x634f40)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x634f40)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x58782b)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x58782b)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2e00ba)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2e00ba)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0xe246b)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0xe246b)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x4e47cc)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x4e47cc)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x53112b)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x53112b)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x27f70e)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x27f70e)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x16d17e)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x16d17e)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x2015dd)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x2015dd)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fec2d38)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fec2d38)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fcdcaea)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fcdcaea)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd9aa3d)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd9aa3d)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1e9dd8)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1e9dd8)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fadc9a6)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fadc9a6)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fdf51a9)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fdf51a9)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fcb244a)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fcb244a)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fdada53)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fdada53)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fec702d)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fec702d)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fc1c767)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fc1c767)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd7ed0f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd7ed0f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x24101)*B               | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x24101)*B    | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1b636a)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1b636a)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1d7770)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1d7770)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1cf060)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1cf060)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5c22de)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5c22de)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x65bb1c)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x65bb1c)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x357119)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x357119)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x111792)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x111792)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x5f4822)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x5f4822)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x566b4e)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x566b4e)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x26b2aa)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x26b2aa)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1089fb)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1089fb)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x1041f0)*B              | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x1041f0)*B   | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd49eda)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd49eda)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3f9c2698)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3f9c2698)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fa938a2)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fa938a2)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd9255c)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd9255c)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3ffa606c)*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3ffa606c)*B | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (A:0x3fd7ed0f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB0   | (PCIN>>17)+(A:0x3fd7ed0f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f7d0b2d)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f7d0b2d)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fcc3614)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fcc3614)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x38db7b)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x38db7b)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x695760)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x695760)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f77c969)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f77c969)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa6cee4)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa6cee4)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x611324)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x611324)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x5f7991)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x5f7991)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5e979e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5e979e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa0a85e)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa0a85e)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x220d74)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x220d74)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x977caa)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x977caa)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x74ef43)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x74ef43)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f54bea5)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f54bea5)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f9a3936)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f9a3936)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xb15d5)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xb15d5)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x77cc52)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x77cc52)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x7c496a)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x7c496a)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f442a1b)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f442a1b)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f67bc56)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f67bc56)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f961bae)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f961bae)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x6fcf1)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x6fcf1)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x529985)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x529985)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f3d15ca)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f3d15ca)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x255087)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x255087)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x276062)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x276062)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fe97760)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fe97760)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f8e5cdd)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f8e5cdd)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fe2e0c5)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fe2e0c5)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3ce2d0)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3ce2d0)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x929961)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x929961)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x5a3d10)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x5a3d10)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fa34586)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fa34586)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f955283)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f955283)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x2b58e)*B               | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x2b58e)*B    | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xa63678)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xa63678)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0xb31786)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0xb31786)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3ff75cbb)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3ff75cbb)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f6f9eaa)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f6f9eaa)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fb101ce)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fb101ce)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x2e3327)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x2e3327)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x8e8399)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x8e8399)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x4a0d93)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x4a0d93)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5bd03e)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5bd03e)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f5b1a96)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f5b1a96)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3f756184)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3f756184)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x3fd40856)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x3fd40856)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x9228e)*B               | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x9228e)*B    | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (A:0x70ccd)*B               | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB1   | (PCIN>>17)+(A:0x70ccd)*B    | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f782181)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f782181)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f88e28a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f88e28a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3ff7f952)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3ff7f952)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x2764a4)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x2764a4)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f5c7f69)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f5c7f69)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa900f7)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa900f7)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x43f160)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x43f160)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x99edda)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x99edda)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x2e673d)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x2e673d)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f7f1fff)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f7f1fff)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x4cddb1)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x4cddb1)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xca95c2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xca95c2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x71c2bb)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x71c2bb)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fb34bad)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fb34bad)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3ff6b3a4)*B            | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3ff6b3a4)*B | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x91c7bd)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x91c7bd)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x706346)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x706346)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd4958a)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd4958a)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f8e0e42)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f8e0e42)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x213f51)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x213f51)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x311432)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x311432)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd2da5f)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd2da5f)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa93851)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa93851)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fcda0ed)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fcda0ed)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f8ac50c)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f8ac50c)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fc3d670)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fc3d670)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fa987cb)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fa987cb)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fb2af68)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fb2af68)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fef6fef)*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fef6fef)*B | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x420681)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x420681)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x79aeeb)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x79aeeb)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x987900)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x987900)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xa60db1)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xa60db1)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xaf6277)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xaf6277)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x50dbb3)*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x50dbb3)*B   | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xbbccc2)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xbbccc2)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xc4d81b)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xc4d81b)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0xa432e0)*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0xa432e0)*B   | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3b761f)*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3b761f)*B   | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f885b6a)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f885b6a)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd0f1cd)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd0f1cd)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd16583)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd16583)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fc5be44)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fc5be44)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f823b88)*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f823b88)*B | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x14580)*B               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x14580)               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x5056)*B                | 15     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x5056)                | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x2228)                | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | A*(B:0x2228)                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f095044)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f095044)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3f26cd15)*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3f26cd15)*B | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (A:0x3fd65b49)*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_layer__GB2   | (PCIN>>17)+(A:0x3fd65b49)*B | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB95  | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | A*B                         | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer__GB102 | (PCIN>>17)+A*B              | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_0/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_0/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_1/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_1/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_2/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_97/i_2/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_0/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_0/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_1/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_1/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_3/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_3/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_4/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_4/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_5/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_5/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_6/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pool_li_100/i_6/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |conv_layer__GB0             |           1|     26898|
|2     |conv_layer__GB1             |           1|     13345|
|3     |conv_layer__GB2             |           1|     13615|
|4     |muxpart                     |           1|     79419|
|5     |\pool_layer__pool_reg[389]  |           1|        69|
|6     |pool_layer__GB2             |           1|       621|
|7     |pool_layer__GB3             |           1|     40067|
|8     |pool_layer__GB4             |           1|      5256|
|9     |pool_layer__GB5             |           1|     43309|
|10    |pool_layer__GB6             |           1|     39289|
|11    |pool_layer__GB7             |           1|     12443|
|12    |pool_layer__GB8             |           1|     39131|
|13    |pool_layer__GB9             |           1|     12372|
|14    |pool_layer__GB10            |           1|     14719|
|15    |pool_layer__GB11            |           1|     46211|
|16    |pool_layer__GB12            |           1|     37404|
|17    |pool_layer__GB13            |           1|     40735|
|18    |pool_layer__GB14            |           1|     34915|
|19    |pool_layer__GB15            |           1|     29935|
|20    |pool_layer__GB16            |           1|     47235|
|21    |pool_layer__GB17            |           1|      5691|
|22    |pool_layer__GB18            |           1|     17421|
|23    |pool_layer__GB19            |           1|     10846|
|24    |pool_layer__GB20            |           1|     27374|
|25    |pool_layer__GB21            |           1|     41260|
|26    |pool_layer__GB22            |           1|      7605|
|27    |pool_layer__GB23            |           1|      7642|
|28    |pool_layer__GB24            |           1|     10954|
|29    |pool_layer__GB25            |           1|     12045|
|30    |pool_layer__GB26            |           1|     34696|
|31    |pool_layer__GB27            |           1|     44927|
|32    |pool_layer__GB28            |           1|     17719|
|33    |pool_layer__GB29            |           1|     40446|
|34    |pool_layer__GB30            |           1|     32270|
|35    |pool_layer__GB31            |           1|     47299|
|36    |pool_layer__GB32            |           1|      7631|
|37    |pool_layer__GB33            |           1|     20065|
|38    |pool_layer__GB34            |           1|      5256|
|39    |pool_layer__GB35            |           1|      7374|
|40    |pool_layer__GB36            |           1|      8534|
|41    |pool_layer__GB37            |           1|     10705|
|42    |pool_layer__GB38            |           1|     13630|
|43    |pool_layer__GB39            |           1|     16927|
|44    |pool_layer__GB40            |           1|     21315|
|45    |pool_layer__GB41            |           1|     44928|
|46    |pool_layer__GB42            |           1|     17350|
|47    |pool_layer__GB43            |           1|     22460|
|48    |pool_layer__GB44            |           1|     44844|
|49    |pool_layer__GB45            |           1|     42355|
|50    |pool_layer__GB46            |           1|      6391|
|51    |pool_layer__GB47            |           1|     49744|
|52    |pool_layer__GB48            |           1|     37919|
|53    |pool_layer__GB49            |           1|     12509|
|54    |pool_layer__GB50            |           1|     14999|
|55    |pool_layer__GB51            |           1|     19977|
|56    |pool_layer__GB52            |           1|     27372|
|57    |pool_layer__GB53            |           1|     32409|
|58    |pool_layer__GB54            |           1|     41870|
|59    |pool_layer__GB55            |           1|     44859|
|60    |pool_layer__GB56            |           1|      6060|
|61    |pool_layer__GB57            |           1|     19905|
|62    |pool_layer__GB58            |           1|     24669|
|63    |pool_layer__GB59            |           1|     11996|
|64    |pool_layer__GB60            |           1|     44852|
|65    |pool_layer__GB61            |           1|     27438|
|66    |pool_layer__GB62            |           1|     34893|
|67    |pool_layer__GB63            |           1|     42354|
|68    |pool_layer__GB64            |           1|     46153|
|69    |pool_layer__GB65            |           1|      6391|
|70    |pool_layer__GB66            |           1|      8478|
|71    |pool_layer__GB67            |           1|     24883|
|72    |pool_layer__GB68            |           1|     31923|
|73    |pool_layer__GB69            |           1|     50660|
|74    |pool_layer__GB70            |           1|     14721|
|75    |pool_layer__GB71            |           1|      8412|
|76    |pool_layer__GB72            |           1|     10587|
|77    |pool_layer__GB73            |           1|     41548|
|78    |pool_layer__GB74            |           1|     38063|
|79    |pool_layer__GB75            |           1|     32565|
|80    |pool_layer__GB76            |           1|     32276|
|81    |pool_layer__GB77            |           1|     41541|
|82    |pool_layer__GB78            |           1|     15324|
|83    |pool_layer__GB79            |           1|     19974|
|84    |pool_layer__GB80            |           1|     24880|
|85    |pool_layer__GB81            |           1|     43416|
|86    |pool_layer__GB82            |           1|      7363|
|87    |pool_layer__GB83            |           1|      8875|
|88    |pool_layer__GB84            |           1|     17372|
|89    |pool_layer__GB85            |           1|      7581|
|90    |pool_layer__GB86            |           1|     14892|
|91    |pool_layer__GB87            |           1|     25023|
|92    |pool_layer__GB88            |           1|      8123|
|93    |pool_layer__GB89            |           1|     18455|
|94    |pool_layer__GB90            |           1|      4953|
|95    |pool_layer__GB91            |           1|     13733|
|96    |pool_layer__GB92            |           1|     45473|
|97    |pool_layer__GB93            |           1|     12417|
|98    |pool_layer__GB94            |           1|     22015|
|99    |pool_layer__GB95            |           1|     28579|
|100   |pool_layer__GB96            |           1|     12611|
|101   |pool_layer__GB97            |           1|      8473|
|102   |pool_layer__GB98            |           1|        12|
|103   |pool_layer__GB99            |           1|     16487|
|104   |pool_layer__GB100           |           1|     12185|
|105   |pool_layer__GB101           |           1|     34964|
|106   |pool_layer__GB102           |           1|     40010|
|107   |pool_layer__GB103           |           1|      4263|
|108   |simpleCNN__GCB0             |           1|     28985|
|109   |simpleCNN__GCB1             |           1|      9665|
|110   |simpleCNN__GCB2             |           1|     19325|
|111   |simpleCNN__GCB3             |           1|     28985|
|112   |simpleCNN__GCB4             |           1|     14495|
|113   |simpleCNN__GCB5             |           1|     33815|
|114   |simpleCNN__GCB6             |           1|     30232|
|115   |simpleCNN__GCB7             |           1|      9665|
|116   |simpleCNN__GCB8             |           1|     32780|
|117   |simpleCNN__GCB9             |           1|      9665|
|118   |simpleCNN__GCB10            |           1|     10700|
|119   |simpleCNN__GCB11            |           1|     30508|
|120   |simpleCNN__GCB12            |           1|     24155|
|121   |simpleCNN__GCB13            |           1|     14495|
|122   |simpleCNN__GCB14            |           1|     33815|
|123   |simpleCNN__GCB15            |           1|     14426|
|124   |simpleCNN__GCB16            |           1|     24224|
|125   |simpleCNN__GCB17            |           1|     28985|
|126   |simpleCNN__GCB18            |           1|      9665|
|127   |simpleCNN__GCB19            |           1|     19325|
|128   |simpleCNN__GCB20            |           1|     28916|
|129   |simpleCNN__GCB21            |           1|      9734|
|130   |simpleCNN__GCB22            |           1|     33815|
|131   |simpleCNN__GCB23            |           1|     28985|
|132   |simpleCNN__GCB24            |           1|     24155|
|133   |simpleCNN__GCB25            |           1|     19439|
|134   |simpleCNN__GCB26            |           1|     19325|
|135   |simpleCNN__GCB27            |           1|     19325|
|136   |simpleCNN__GCB28            |           1|     19049|
|137   |simpleCNN__GCB29            |           1|      9665|
|138   |simpleCNN__GCB30            |           1|     33815|
|139   |simpleCNN__GCB31            |           1|      9665|
|140   |simpleCNN__GCB32            |           1|     14495|
|141   |simpleCNN__GCB33            |           1|     27260|
|142   |simpleCNN__GCB34            |           1|     19049|
|143   |simpleCNN__GCB35            |           1|     11666|
|144   |simpleCNN__GCB36            |           1|      9665|
|145   |simpleCNN__GCB37            |           1|     26018|
|146   |simpleCNN__GCB38            |           1|      9665|
|147   |simpleCNN__GCB39            |           1|      8056|
|148   |simpleCNN__GCB40            |           1|     14495|
|149   |simpleCNN__GCB41            |           1|     34050|
|150   |simpleCNN__GCB42            |           1|     17481|
|151   |simpleCNN__GCB43            |           1|      3530|
|152   |simpleCNN__GCB44            |           1|      9238|
|153   |simpleCNN__GCB45            |           1|     11498|
|154   |simpleCNN__GCB46            |           1|     29305|
|155   |simpleCNN__GCB47            |           1|     24155|
|156   |simpleCNN__GCB48            |           1|     29545|
|157   |simpleCNN__GCB49            |           1|     19325|
|158   |simpleCNN__GCB50            |           1|     19644|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:26:09 ; elapsed = 00:27:14 . Memory (MB): peak = 3243.059 ; gain = 2931.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][0][0]' (LD) to 'DUTi_154/relu_reg[0][0][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][480][0]' (LD) to 'DUTi_154/relu_reg[0][480][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][456][0]' (LD) to 'DUTi_154/relu_reg[0][456][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][432][0]' (LD) to 'DUTi_154/relu_reg[0][432][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][408][0]' (LD) to 'DUTi_154/relu_reg[0][408][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][552][0]' (LD) to 'DUTi_154/relu_reg[0][552][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][528][0]' (LD) to 'DUTi_154/relu_reg[0][528][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][504][0]' (LD) to 'DUTi_154/relu_reg[0][504][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][384][0]' (LD) to 'DUTi_154/relu_reg[0][384][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][360][0]' (LD) to 'DUTi_154/relu_reg[0][360][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][336][0]' (LD) to 'DUTi_154/relu_reg[0][336][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][312][0]' (LD) to 'DUTi_154/relu_reg[0][312][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][288][0]' (LD) to 'DUTi_154/relu_reg[0][288][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][264][0]' (LD) to 'DUTi_154/relu_reg[0][264][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][240][0]' (LD) to 'DUTi_154/relu_reg[0][240][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][216][0]' (LD) to 'DUTi_154/relu_reg[0][216][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][192][0]' (LD) to 'DUTi_154/relu_reg[0][192][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][168][0]' (LD) to 'DUTi_154/relu_reg[0][168][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][144][0]' (LD) to 'DUTi_154/relu_reg[0][144][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][120][0]' (LD) to 'DUTi_154/relu_reg[0][120][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][96][0]' (LD) to 'DUTi_154/relu_reg[0][96][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][72][0]' (LD) to 'DUTi_154/relu_reg[0][72][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][48][0]' (LD) to 'DUTi_154/relu_reg[0][48][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][24][0]' (LD) to 'DUTi_154/relu_reg[0][24][1]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][0][1]' (LD) to 'DUTi_154/relu_reg[0][0][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][480][1]' (LD) to 'DUTi_154/relu_reg[0][480][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][456][1]' (LD) to 'DUTi_154/relu_reg[0][456][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][432][1]' (LD) to 'DUTi_154/relu_reg[0][432][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][408][1]' (LD) to 'DUTi_154/relu_reg[0][408][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][552][1]' (LD) to 'DUTi_154/relu_reg[0][552][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][528][1]' (LD) to 'DUTi_154/relu_reg[0][528][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][504][1]' (LD) to 'DUTi_154/relu_reg[0][504][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][384][1]' (LD) to 'DUTi_154/relu_reg[0][384][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][360][1]' (LD) to 'DUTi_154/relu_reg[0][360][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][336][1]' (LD) to 'DUTi_154/relu_reg[0][336][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][312][1]' (LD) to 'DUTi_154/relu_reg[0][312][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][288][1]' (LD) to 'DUTi_154/relu_reg[0][288][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][264][1]' (LD) to 'DUTi_154/relu_reg[0][264][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][240][1]' (LD) to 'DUTi_154/relu_reg[0][240][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][216][1]' (LD) to 'DUTi_154/relu_reg[0][216][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][192][1]' (LD) to 'DUTi_154/relu_reg[0][192][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][168][1]' (LD) to 'DUTi_154/relu_reg[0][168][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][144][1]' (LD) to 'DUTi_154/relu_reg[0][144][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][120][1]' (LD) to 'DUTi_154/relu_reg[0][120][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][96][1]' (LD) to 'DUTi_154/relu_reg[0][96][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][72][1]' (LD) to 'DUTi_154/relu_reg[0][72][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][48][1]' (LD) to 'DUTi_154/relu_reg[0][48][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][24][1]' (LD) to 'DUTi_154/relu_reg[0][24][2]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][0][2]' (LD) to 'DUTi_154/relu_reg[0][0][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][480][2]' (LD) to 'DUTi_154/relu_reg[0][480][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][456][2]' (LD) to 'DUTi_154/relu_reg[0][456][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][432][2]' (LD) to 'DUTi_154/relu_reg[0][432][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][408][2]' (LD) to 'DUTi_154/relu_reg[0][408][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][552][2]' (LD) to 'DUTi_154/relu_reg[0][552][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][528][2]' (LD) to 'DUTi_154/relu_reg[0][528][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][504][2]' (LD) to 'DUTi_154/relu_reg[0][504][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][384][2]' (LD) to 'DUTi_154/relu_reg[0][384][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][360][2]' (LD) to 'DUTi_154/relu_reg[0][360][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][336][2]' (LD) to 'DUTi_154/relu_reg[0][336][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][312][2]' (LD) to 'DUTi_154/relu_reg[0][312][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][288][2]' (LD) to 'DUTi_154/relu_reg[0][288][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][264][2]' (LD) to 'DUTi_154/relu_reg[0][264][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][240][2]' (LD) to 'DUTi_154/relu_reg[0][240][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][216][2]' (LD) to 'DUTi_154/relu_reg[0][216][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][192][2]' (LD) to 'DUTi_154/relu_reg[0][192][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][168][2]' (LD) to 'DUTi_154/relu_reg[0][168][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][144][2]' (LD) to 'DUTi_154/relu_reg[0][144][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][120][2]' (LD) to 'DUTi_154/relu_reg[0][120][3]'
INFO: [Synth 8-3886] merging instance 'DUTi_154/relu_reg[0][96][2]' (LD) to 'DUTi_154/relu_reg[0][96][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:48 ; elapsed = 00:27:55 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |conv_layer__GB0  |           1|     25970|
|2     |conv_layer__GB1  |           1|     12881|
|3     |conv_layer__GB2  |           1|     12599|
|4     |pool_layer__GB95 |           1|        11|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:26:52 ; elapsed = 00:28:20 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |conv_layer__GB0  |           1|         0|
|2     |conv_layer__GB1  |           1|         0|
|3     |conv_layer__GB2  |           1|         0|
|4     |pool_layer__GB95 |           1|         0|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:26:53 ; elapsed = 00:28:22 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:26:53 ; elapsed = 00:28:22 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:26:53 ; elapsed = 00:28:22 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:26:53 ; elapsed = 00:28:22 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:26:53 ; elapsed = 00:28:22 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:26:53 ; elapsed = 00:28:22 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:26:53 ; elapsed = 00:28:22 . Memory (MB): peak = 3254.684 ; gain = 2943.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6464 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:24:13 ; elapsed = 00:27:20 . Memory (MB): peak = 3254.684 ; gain = 1614.758
Synthesis Optimization Complete : Time (s): cpu = 00:26:54 ; elapsed = 00:28:26 . Memory (MB): peak = 3254.684 ; gain = 2943.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
659 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:26:58 ; elapsed = 00:28:32 . Memory (MB): peak = 3254.684 ; gain = 2956.016
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/SImpleCNN_modified_Vivado/SImpleCNN_modified_Vivado.runs/synth_1/simpleCNN_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simpleCNN_tb_utilization_synth.rpt -pb simpleCNN_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 3254.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 16:12:35 2019...
