\hypertarget{_d_d_r_8h}{\section{arch/mem/\+D\+D\+R.h File Reference}
\label{_d_d_r_8h}\index{arch/mem/\+D\+D\+R.\+h@{arch/mem/\+D\+D\+R.\+h}}
}
{\ttfamily \#include $<$sim/kernel.\+h$>$}\\*
{\ttfamily \#include $<$sim/inspect.\+h$>$}\\*
{\ttfamily \#include $<$arch/\+Memory.\+h$>$}\\*
{\ttfamily \#include $<$vector$>$}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{class_simulator_1_1_d_d_r_channel}{Simulator\+::\+D\+D\+R\+Channel}
\begin{DoxyCompactList}\small\item\em Double-\/\+Data Rate Memory. \end{DoxyCompactList}\item 
class \hyperlink{class_simulator_1_1_d_d_r_channel_1_1_i_callback}{Simulator\+::\+D\+D\+R\+Channel\+::\+I\+Callback}
\item 
class \hyperlink{class_simulator_1_1_d_d_r_channel_registry}{Simulator\+::\+D\+D\+R\+Channel\+Registry}
\end{DoxyCompactItemize}
\subsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \hyperlink{namespace_simulator}{Simulator}
\end{DoxyCompactItemize}
