// Seed: 172802360
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wand id_1;
  assign id_1 = -1'b0 ** id_2;
  logic id_3 = 1, id_4 = -1;
  wire id_5;
  assign id_4 = id_3;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd49
) (
    input supply1 id_0,
    input wand id_1,
    input wire id_2[id_3 : 1  -  -1],
    input supply1 _id_3,
    output logic id_4,
    output supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri1 id_11
);
  integer id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  assign modCall_1.id_3 = 0;
  assign id_4 = 1;
  assign id_5 = -1;
  always id_4 <= id_1;
  logic id_14;
  ;
endmodule
