#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55f541ade8c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f541ad86e0 .scope module, "xled" "xled" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "led0_sel";
    .port_info 3 /INPUT 1 "sw0";
    .port_info 4 /OUTPUT 1 "led0";
o0x7f03d4bd6018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541acccc0_0 .net "clk", 0 0, o0x7f03d4bd6018;  0 drivers
v0x55f541a9a0f0_0 .var "led0", 0 0;
o0x7f03d4bd6078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541a97f80_0 .net "led0_sel", 0 0, o0x7f03d4bd6078;  0 drivers
o0x7f03d4bd60a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541a76140_0 .net "reset", 0 0, o0x7f03d4bd60a8;  0 drivers
o0x7f03d4bd60d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541a73fd0_0 .net "sw0", 0 0, o0x7f03d4bd60d8;  0 drivers
E_0x55f541ac2a90 .event posedge, v0x55f541a76140_0, v0x55f541acccc0_0;
S_0x55f541ad71e0 .scope module, "xtop_tb" "xtop_tb" 4 5;
 .timescale -9 -12;
P_0x55f5419918a0 .param/l "clk_period" 0 4 8, +C4<00000000000000000000000000001010>;
v0x55f541afe470_0 .array/port v0x55f541afe470, 0;
L_0x55f541b29110 .functor BUFZ 32, v0x55f541afe470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_1 .array/port v0x55f541afe470, 1;
L_0x55f541b29180 .functor BUFZ 32, v0x55f541afe470_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_2 .array/port v0x55f541afe470, 2;
L_0x55f541b29220 .functor BUFZ 32, v0x55f541afe470_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_3 .array/port v0x55f541afe470, 3;
L_0x55f541b292f0 .functor BUFZ 32, v0x55f541afe470_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_4 .array/port v0x55f541afe470, 4;
L_0x55f541b293f0 .functor BUFZ 32, v0x55f541afe470_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_5 .array/port v0x55f541afe470, 5;
L_0x55f541b294c0 .functor BUFZ 32, v0x55f541afe470_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_6 .array/port v0x55f541afe470, 6;
L_0x55f541b29590 .functor BUFZ 32, v0x55f541afe470_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_7 .array/port v0x55f541afe470, 7;
L_0x55f541b29630 .functor BUFZ 32, v0x55f541afe470_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_8 .array/port v0x55f541afe470, 8;
L_0x55f541b29750 .functor BUFZ 32, v0x55f541afe470_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_9 .array/port v0x55f541afe470, 9;
L_0x55f541b29820 .functor BUFZ 32, v0x55f541afe470_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_10 .array/port v0x55f541afe470, 10;
L_0x55f541b29950 .functor BUFZ 32, v0x55f541afe470_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_11 .array/port v0x55f541afe470, 11;
L_0x55f541b29a20 .functor BUFZ 32, v0x55f541afe470_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_12 .array/port v0x55f541afe470, 12;
L_0x55f541b29b60 .functor BUFZ 32, v0x55f541afe470_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_13 .array/port v0x55f541afe470, 13;
L_0x55f541b29c30 .functor BUFZ 32, v0x55f541afe470_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_14 .array/port v0x55f541afe470, 14;
L_0x55f541b29af0 .functor BUFZ 32, v0x55f541afe470_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541afe470_15 .array/port v0x55f541afe470, 15;
L_0x55f541b29de0 .functor BUFZ 32, v0x55f541afe470_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541b00660_0 .var "Btn2", 0 0;
v0x55f541b00720_0 .var "Btn3", 0 0;
v0x55f541b00830_0 .net "Disp", 7 0, v0x55f541aa0a10_0;  1 drivers
v0x55f541b00920_0 .net "Disp_sel", 3 0, v0x55f541aa0930_0;  1 drivers
v0x55f541b00a10_0 .var "Sw", 7 0;
v0x55f541b00b70_0 .var "clk", 0 0;
v0x55f541b00c10 .array "data", 0 15, 31 0;
v0x55f541b00cd0_0 .var/i "k", 31 0;
v0x55f541b00db0_0 .net "r0", 31 0, L_0x55f541b29110;  1 drivers
v0x55f541b00e90_0 .net "r1", 31 0, L_0x55f541b29180;  1 drivers
v0x55f541b00f70_0 .net "r10", 31 0, L_0x55f541b29950;  1 drivers
v0x55f541b01050_0 .net "r11", 31 0, L_0x55f541b29a20;  1 drivers
v0x55f541b01130_0 .net "r12", 31 0, L_0x55f541b29b60;  1 drivers
v0x55f541b01210_0 .net "r13", 31 0, L_0x55f541b29c30;  1 drivers
v0x55f541b012f0_0 .net "r14", 31 0, L_0x55f541b29af0;  1 drivers
v0x55f541b013d0_0 .net "r15", 31 0, L_0x55f541b29de0;  1 drivers
v0x55f541b014b0_0 .net "r2", 31 0, L_0x55f541b29220;  1 drivers
v0x55f541b016a0_0 .net "r3", 31 0, L_0x55f541b292f0;  1 drivers
v0x55f541b01780_0 .net "r4", 31 0, L_0x55f541b293f0;  1 drivers
v0x55f541b01860_0 .net "r5", 31 0, L_0x55f541b294c0;  1 drivers
v0x55f541b01940_0 .net "r6", 31 0, L_0x55f541b29590;  1 drivers
v0x55f541b01a20_0 .net "r7", 31 0, L_0x55f541b29630;  1 drivers
v0x55f541b01b00_0 .net "r8", 31 0, L_0x55f541b29750;  1 drivers
v0x55f541b01be0_0 .net "r9", 31 0, L_0x55f541b29820;  1 drivers
v0x55f541b01cc0_0 .var "rst", 0 0;
v0x55f541b01d60_0 .var/i "start_time", 31 0;
v0x55f541b01e40_0 .net "trap", 0 0, v0x55f541a62ff0_0;  1 drivers
S_0x55f541ad78e0 .scope module, "uut" "xtop" 4 38, 5 6 0, S_0x55f541ad71e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Btn3";
    .port_info 3 /INPUT 1 "Btn2";
    .port_info 4 /INPUT 8 "Sw";
    .port_info 5 /OUTPUT 1 "trap";
    .port_info 6 /OUTPUT 8 "Disp";
    .port_info 7 /OUTPUT 4 "Disp_sel";
L_0x55f541b28ec0 .functor AND 1, v0x55f541a98580_0, L_0x55f541b17da0, C4<1>, C4<1>;
v0x55f541afea50_0 .net "Btn2", 0 0, v0x55f541b00660_0;  1 drivers
v0x55f541afeb40_0 .net "Btn3", 0 0, v0x55f541b00720_0;  1 drivers
v0x55f541afec10_0 .net "Disp", 7 0, v0x55f541aa0a10_0;  alias, 1 drivers
v0x55f541afed10_0 .net "Disp_sel", 3 0, v0x55f541aa0930_0;  alias, 1 drivers
v0x55f541afede0_0 .net "Sw", 7 0, v0x55f541b00a10_0;  1 drivers
v0x55f541afee80_0 .net "alu_finish", 0 0, v0x55f541afc950_0;  1 drivers
v0x55f541afef20_0 .net "alu_sel", 0 0, v0x55f541a9a730_0;  1 drivers
v0x55f541afefc0_0 .net "clk", 0 0, v0x55f541b00b70_0;  1 drivers
v0x55f541aff060_0 .net "complement2_finish", 0 0, v0x55f5419f3f50_0;  1 drivers
v0x55f541aff190_0 .net "complement2_sel", 0 0, v0x55f541a98ab0_0;  1 drivers
v0x55f541aff2c0_0 .net "cprt_sel", 0 0, v0x55f541a98580_0;  1 drivers
v0x55f541aff360_0 .net "data_addr", 9 0, v0x55f541a13250_0;  1 drivers
v0x55f541aff450_0 .net "data_sel", 0 0, L_0x55f541b17be0;  1 drivers
v0x55f541aff540_0 .net "data_to_rd", 31 0, v0x55f541a98620_0;  1 drivers
v0x55f541aff630_0 .net "data_to_wr", 31 0, L_0x55f541b17e10;  1 drivers
v0x55f541aff6d0_0 .net "data_we", 0 0, L_0x55f541b17da0;  1 drivers
v0x55f541aff770_0 .net "display_sel", 0 0, v0x55f541a96c00_0;  1 drivers
v0x55f541aff970_0 .net "first_nr", 3 0, v0x55f541a43480_0;  1 drivers
v0x55f541affa60_0 .net "instruction", 31 0, v0x55f541a80c90_0;  1 drivers
v0x55f541affb70_0 .net "led0_sel", 0 0, v0x55f541a96cc0_0;  1 drivers
v0x55f541affc10_0 .net "mem_data_to_rd", 31 0, L_0x55f541b18340;  1 drivers
v0x55f541affd00_0 .net "mem_sel", 0 0, v0x55f541a96350_0;  1 drivers
v0x55f541affdf0_0 .net "operation", 3 0, v0x55f5419e0320_0;  1 drivers
v0x55f541afff00_0 .net "pc", 8 0, v0x55f541a0d1f0_0;  1 drivers
v0x55f541b00010_0 .net "regf_data_to_rd", 31 0, L_0x55f541b185e0;  1 drivers
v0x55f541b00100_0 .net "regf_sel", 0 0, v0x55f541a95eb0_0;  1 drivers
v0x55f541b001f0_0 .net "result_uncoded", 7 0, v0x55f541afd6a0_0;  1 drivers
v0x55f541b002e0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  1 drivers
v0x55f541b00380_0 .net "second_nr", 3 0, v0x55f541a04990_0;  1 drivers
v0x55f541b00490_0 .net "trap", 0 0, v0x55f541a62ff0_0;  alias, 1 drivers
L_0x55f541b172f0 .part v0x55f541a13250_0, 0, 9;
L_0x55f541b18720 .part v0x55f541a13250_0, 0, 4;
L_0x55f541b28e20 .part L_0x55f541b17e10, 0, 12;
L_0x55f541b29040 .part L_0x55f541b17e10, 0, 8;
S_0x55f541adbee0 .scope module, "addr_decoder" "xaddr_decoder" 5 127, 6 4 0, S_0x55f541ad78e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "mem_sel";
    .port_info 3 /INPUT 32 "mem_data_to_rd";
    .port_info 4 /OUTPUT 1 "regf_sel";
    .port_info 5 /INPUT 32 "regf_data_to_rd";
    .port_info 6 /OUTPUT 1 "btn2_sel";
    .port_info 7 /INPUT 1 "btn2_data_to_read";
    .port_info 8 /OUTPUT 1 "btn3_sel";
    .port_info 9 /INPUT 1 "btn3_data_to_read";
    .port_info 10 /OUTPUT 1 "alu_sel";
    .port_info 11 /INPUT 1 "alu_data_to_read";
    .port_info 12 /OUTPUT 1 "display_sel";
    .port_info 13 /INPUT 1 "display_data_to_read";
    .port_info 14 /OUTPUT 1 "sw2_sel";
    .port_info 15 /OUTPUT 1 "sw_sel";
    .port_info 16 /INPUT 8 "sw_data_to_read";
    .port_info 17 /OUTPUT 1 "led0_sel";
    .port_info 18 /OUTPUT 1 "complement2_sel";
    .port_info 19 /OUTPUT 1 "cprt_sel";
    .port_info 20 /OUTPUT 1 "trap_sel";
    .port_info 21 /OUTPUT 32 "data_to_rd";
v0x55f541a6cfa0_0 .net "addr", 9 0, v0x55f541a13250_0;  alias, 1 drivers
v0x55f541a6ae30_0 .net "alu_data_to_read", 0 0, v0x55f5419f3f50_0;  alias, 1 drivers
v0x55f541a9a730_0 .var "alu_sel", 0 0;
v0x55f541a99270_0 .var "azz", 0 0;
v0x55f541a99330_0 .net "btn2_data_to_read", 0 0, v0x55f541b00660_0;  alias, 1 drivers
v0x55f541a98e30_0 .var "btn2_sel", 0 0;
v0x55f541a98ef0_0 .net "btn3_data_to_read", 0 0, v0x55f541b00720_0;  alias, 1 drivers
v0x55f541a989f0_0 .var "btn3_sel", 0 0;
v0x55f541a98ab0_0 .var "complement2_sel", 0 0;
v0x55f541a98580_0 .var "cprt_sel", 0 0;
v0x55f541a98620_0 .var "data_to_rd", 31 0;
v0x55f541a97060_0 .net "display_data_to_read", 0 0, v0x55f541afc950_0;  alias, 1 drivers
v0x55f541a96c00_0 .var "display_sel", 0 0;
v0x55f541a96cc0_0 .var "led0_sel", 0 0;
v0x55f541a967c0_0 .net "mem_data_to_rd", 31 0, L_0x55f541b18340;  alias, 1 drivers
v0x55f541a96350_0 .var "mem_sel", 0 0;
v0x55f541a96410_0 .net "regf_data_to_rd", 31 0, L_0x55f541b185e0;  alias, 1 drivers
v0x55f541a95eb0_0 .var "regf_sel", 0 0;
v0x55f541a95f50_0 .net "sel", 0 0, L_0x55f541b17be0;  alias, 1 drivers
v0x55f541a5a450_0 .var "sw2_sel", 0 0;
v0x55f541a5a510_0 .net "sw_data_to_read", 7 0, v0x55f541b00a10_0;  alias, 1 drivers
v0x55f541a62f30_0 .var "sw_sel", 0 0;
v0x55f541a62ff0_0 .var "trap_sel", 0 0;
E_0x55f541ac1830/0 .event edge, v0x55f541a96350_0, v0x55f541a967c0_0, v0x55f541a95eb0_0, v0x55f541a96410_0;
E_0x55f541ac1830/1 .event edge, v0x55f541a62f30_0, v0x55f541a5a510_0, v0x55f541a5a450_0, v0x55f541a989f0_0;
E_0x55f541ac1830/2 .event edge, v0x55f541a98ef0_0, v0x55f541a98e30_0, v0x55f541a99330_0, v0x55f541a9a730_0;
E_0x55f541ac1830/3 .event edge, v0x55f541a6ae30_0, v0x55f541a96c00_0, v0x55f541a97060_0;
E_0x55f541ac1830 .event/or E_0x55f541ac1830/0, E_0x55f541ac1830/1, E_0x55f541ac1830/2, E_0x55f541ac1830/3;
E_0x55f541ac13f0 .event edge, v0x55f541a6cfa0_0, v0x55f541a95f50_0;
S_0x55f541ad7fe0 .scope module, "complement1" "complement_to_2" 5 204, 7 3 0, S_0x55f541ad78e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "nr_coded";
    .port_info 3 /INPUT 1 "complement1_sel";
    .port_info 4 /OUTPUT 4 "first_nr";
    .port_info 5 /OUTPUT 4 "second_nr";
    .port_info 6 /OUTPUT 4 "operation";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f541b25980 .functor XNOR 1, L_0x55f541b25ff0, L_0x7f03d4b8e848, C4<0>, C4<0>;
L_0x7f03d4b8e890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f541b25a90 .functor XNOR 1, L_0x55f541b25ff0, L_0x7f03d4b8e890, C4<0>, C4<0>;
L_0x55f541b25b50 .functor AND 1, L_0x55f541b25980, L_0x55f541b25a90, C4<1>, C4<1>;
v0x55f541abfb80_0 .net *"_s10", 0 0, L_0x55f541b25a90;  1 drivers
v0x55f5419d6b30_0 .net/2u *"_s4", 0 0, L_0x7f03d4b8e848;  1 drivers
v0x55f5419d6c10_0 .net *"_s6", 0 0, L_0x55f541b25980;  1 drivers
v0x55f5419e77b0_0 .net/2u *"_s8", 0 0, L_0x7f03d4b8e890;  1 drivers
L_0x7f03d4b8e800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f5419e7890_0 .net "ci", 0 0, L_0x7f03d4b8e800;  1 drivers
v0x55f5419f3eb0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f5419f3f50_0 .var "complement1_finish", 0 0;
v0x55f541aa76a0_0 .net "complement1_finish_nr1", 0 0, L_0x55f541b25ff0;  1 drivers
v0x55f541aa7740_0 .net "complement1_finish_nr2", 0 0, L_0x55f541b27850;  1 drivers
v0x55f541a43090_0 .net "complement1_sel", 0 0, v0x55f541a98ab0_0;  alias, 1 drivers
v0x55f541a43130_0 .net "complement1_sel_aux", 0 0, L_0x55f541b25b50;  1 drivers
L_0x7f03d4b8e7b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541a433e0_0 .net "dumb_0", 3 0, L_0x7f03d4b8e7b8;  1 drivers
v0x55f541a43480_0 .var "first_nr", 3 0;
v0x55f541a34450_0 .net "first_nr_aux", 3 0, v0x55f541ac5e20_0;  1 drivers
v0x55f541a34510_0 .var "first_nr_reg", 3 0;
v0x55f541a340d0_0 .net "nr_coded", 11 0, L_0x55f541b28e20;  1 drivers
v0x55f541a34190_0 .var "oper_nr_reg", 3 0;
v0x55f5419e0320_0 .var "operation", 3 0;
v0x55f5419e0400_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541a04990_0 .var "second_nr", 3 0;
v0x55f541a04a70_0 .net "second_nr_aux", 3 0, v0x55f541ac9e60_0;  1 drivers
v0x55f5419fd6a0_0 .var "second_nr_reg", 3 0;
E_0x55f541ac0fb0 .event posedge, v0x55f541a5ec50_0, v0x55f541a5e470_0;
S_0x55f541ad63e0 .scope module, "complement_first_nr" "full_adder_4bits_XOR" 7 29, 8 3 0, S_0x55f541ad7fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e8d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55f541b25c60 .functor XOR 4, v0x55f541a34510_0, L_0x7f03d4b8e8d8, C4<0000>, C4<0000>;
L_0x7f03d4b8e920 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55f541acf8a0_0 .net/2u *"_s10", 3 0, L_0x7f03d4b8e920;  1 drivers
L_0x7f03d4b8e968 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55f541acf430_0 .net/2u *"_s14", 3 0, L_0x7f03d4b8e968;  1 drivers
o0x7f03d4bd7338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f541acdfb0_0 name=_s42
v0x55f541ace070_0 .net *"_s5", 0 0, L_0x55f541b25d70;  1 drivers
v0x55f541acdb70_0 .net *"_s7", 2 0, L_0x55f541b25e10;  1 drivers
v0x55f541acd730_0 .net "a", 3 0, v0x55f541a34510_0;  1 drivers
v0x55f541acd2c0_0 .net "a_xor", 3 0, L_0x55f541b25c60;  1 drivers
v0x55f541acbc60_0 .net "aux1", 0 0, L_0x55f541b265d0;  1 drivers
v0x55f541acb820_0 .net "aux2", 0 0, L_0x55f541b26c10;  1 drivers
v0x55f541acb8c0_0 .net "aux3", 0 0, L_0x55f541b271d0;  1 drivers
v0x55f541acb3e0_0 .net "aux_xor", 3 0, L_0x7f03d4b8e8d8;  1 drivers
v0x55f541acb480_0 .net "b", 3 0, L_0x7f03d4b8e7b8;  alias, 1 drivers
v0x55f541acaf70_0 .net "ci", 0 0, L_0x7f03d4b8e800;  alias, 1 drivers
v0x55f541acb010_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
o0x7f03d4bd7488 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541acaad0_0 .net "co", 0 0, o0x7f03d4bd7488;  0 drivers
v0x55f541acab70_0 .net "complement1_finish", 0 0, L_0x55f541b25ff0;  alias, 1 drivers
v0x55f541abe5a0_0 .net "complement1_sel", 0 0, v0x55f541a98ab0_0;  alias, 1 drivers
v0x55f541abe640_0 .var "counter", 3 0;
v0x55f541abe180_0 .net "done", 0 0, L_0x55f541b26150;  1 drivers
v0x55f541abe220_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ac5e20_0 .var "sum", 3 0;
v0x55f541ac5ee0_0 .net "sum_aux", 3 0, L_0x55f541b2a8d0;  1 drivers
v0x55f541ac59e0_0 .net "sum_aux_v2", 3 0, L_0x55f541b25eb0;  1 drivers
E_0x55f541ac0b40 .event posedge, v0x55f541a5ec50_0;
L_0x55f541b25d70 .part v0x55f541a34510_0, 3, 1;
L_0x55f541b25e10 .part L_0x55f541b2a8d0, 0, 3;
L_0x55f541b25eb0 .concat [ 3 1 0 0], L_0x55f541b25e10, L_0x55f541b25d70;
L_0x55f541b25ff0 .cmp/eq 4, v0x55f541abe640_0, L_0x7f03d4b8e920;
L_0x55f541b26150 .cmp/eq 4, v0x55f541abe640_0, L_0x7f03d4b8e968;
L_0x55f541b266e0 .part L_0x55f541b25c60, 0, 1;
L_0x55f541b26810 .part L_0x7f03d4b8e7b8, 0, 1;
L_0x55f541b26d20 .part L_0x55f541b25c60, 1, 1;
L_0x55f541b26e10 .part L_0x7f03d4b8e7b8, 1, 1;
L_0x55f541b27330 .part L_0x55f541b25c60, 2, 1;
L_0x55f541b274c0 .part L_0x7f03d4b8e7b8, 2, 1;
L_0x55f541b2a8d0 .concat [ 1 1 1 1], L_0x55f541b26530, L_0x55f541b26b70, L_0x55f541b27130, o0x7f03d4bd7338;
S_0x55f541ad94e0 .scope module, "adder0" "full_adder" 8 34, 9 3 0, S_0x55f541ad63e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b26290 .functor XOR 1, L_0x55f541b266e0, L_0x55f541b26810, C4<0>, C4<0>;
L_0x55f541b26330 .functor AND 1, L_0x55f541b26290, L_0x7f03d4b8e800, C4<1>, C4<1>;
L_0x55f541b26420 .functor AND 1, L_0x55f541b266e0, L_0x55f541b26810, C4<1>, C4<1>;
L_0x55f541b26530 .functor XOR 1, L_0x55f541b26290, L_0x7f03d4b8e800, C4<0>, C4<0>;
L_0x55f541b265d0 .functor OR 1, L_0x55f541b26330, L_0x55f541b26420, C4<0>, C4<0>;
v0x55f541a60540_0 .net "a", 0 0, L_0x55f541b266e0;  1 drivers
v0x55f541a600d0_0 .net "b", 0 0, L_0x55f541b26810;  1 drivers
v0x55f541a60190_0 .net "ci", 0 0, L_0x7f03d4b8e800;  alias, 1 drivers
v0x55f541a5ec50_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541a5ed10_0 .net "co", 0 0, L_0x55f541b265d0;  alias, 1 drivers
v0x55f541a5e810_0 .net "out_and1", 0 0, L_0x55f541b26330;  1 drivers
v0x55f541a5e8d0_0 .net "out_and2", 0 0, L_0x55f541b26420;  1 drivers
v0x55f541a5e3d0_0 .net "out_xor", 0 0, L_0x55f541b26290;  1 drivers
v0x55f541a5e470_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541a5df60_0 .net "sum", 0 0, L_0x55f541b26530;  1 drivers
S_0x55f541ad8de0 .scope module, "adder1" "full_adder" 8 44, 9 3 0, S_0x55f541ad63e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b26940 .functor XOR 1, L_0x55f541b26d20, L_0x55f541b26e10, C4<0>, C4<0>;
L_0x55f541b269b0 .functor AND 1, L_0x55f541b26940, L_0x55f541b265d0, C4<1>, C4<1>;
L_0x55f541b26ab0 .functor AND 1, L_0x55f541b26d20, L_0x55f541b26e10, C4<1>, C4<1>;
L_0x55f541b26b70 .functor XOR 1, L_0x55f541b26940, L_0x55f541b265d0, C4<0>, C4<0>;
L_0x55f541b26c10 .functor OR 1, L_0x55f541b269b0, L_0x55f541b26ab0, C4<0>, C4<0>;
v0x55f541a5c520_0 .net "a", 0 0, L_0x55f541b26d20;  1 drivers
v0x55f541a5c5e0_0 .net "b", 0 0, L_0x55f541b26e10;  1 drivers
v0x55f541a5c0e0_0 .net "ci", 0 0, L_0x55f541b265d0;  alias, 1 drivers
v0x55f541a5c180_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541a5bc70_0 .net "co", 0 0, L_0x55f541b26c10;  alias, 1 drivers
v0x55f541a5b7d0_0 .net "out_and1", 0 0, L_0x55f541b269b0;  1 drivers
v0x55f541a5b870_0 .net "out_and2", 0 0, L_0x55f541b26ab0;  1 drivers
v0x55f541a1c730_0 .net "out_xor", 0 0, L_0x55f541b26940;  1 drivers
v0x55f541a1c7d0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541a34be0_0 .net "sum", 0 0, L_0x55f541b26b70;  1 drivers
S_0x55f541ad5ce0 .scope module, "adder2" "full_adder" 8 54, 9 3 0, S_0x55f541ad63e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b26eb0 .functor XOR 1, L_0x55f541b27330, L_0x55f541b274c0, C4<0>, C4<0>;
L_0x55f541b26f20 .functor AND 1, L_0x55f541b26eb0, L_0x55f541b26c10, C4<1>, C4<1>;
L_0x55f541b27070 .functor AND 1, L_0x55f541b27330, L_0x55f541b274c0, C4<1>, C4<1>;
L_0x55f541b27130 .functor XOR 1, L_0x55f541b26eb0, L_0x55f541b26c10, C4<0>, C4<0>;
L_0x55f541b271d0 .functor OR 1, L_0x55f541b26f20, L_0x55f541b27070, C4<0>, C4<0>;
v0x55f541a347f0_0 .net "a", 0 0, L_0x55f541b27330;  1 drivers
v0x55f541a2e040_0 .net "b", 0 0, L_0x55f541b274c0;  1 drivers
v0x55f541a2e100_0 .net "ci", 0 0, L_0x55f541b26c10;  alias, 1 drivers
v0x55f541a28c10_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541abcba0_0 .net "co", 0 0, L_0x55f541b271d0;  alias, 1 drivers
v0x55f541ac88a0_0 .net "out_and1", 0 0, L_0x55f541b26f20;  1 drivers
v0x55f541ac8940_0 .net "out_and2", 0 0, L_0x55f541b27070;  1 drivers
v0x55f541ad0120_0 .net "out_xor", 0 0, L_0x55f541b26eb0;  1 drivers
v0x55f541ad01e0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541acfce0_0 .net "sum", 0 0, L_0x55f541b27130;  1 drivers
S_0x55f5419ccb10 .scope module, "complement_second_nr" "full_adder_4bits_XOR" 7 41, 8 3 0, S_0x55f541ad7fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e9b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55f541b27560 .functor XOR 4, v0x55f5419fd6a0_0, L_0x7f03d4b8e9b0, C4<0000>, C4<0000>;
L_0x7f03d4b8e9f8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55f541a5ab60_0 .net/2u *"_s10", 3 0, L_0x7f03d4b8e9f8;  1 drivers
L_0x7f03d4b8ea40 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55f541a20dd0_0 .net/2u *"_s14", 3 0, L_0x7f03d4b8ea40;  1 drivers
o0x7f03d4bd7fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f541a20eb0_0 name=_s42
v0x55f541a1ea70_0 .net *"_s5", 0 0, L_0x55f541b275d0;  1 drivers
v0x55f541a1eb30_0 .net *"_s7", 2 0, L_0x55f541b27670;  1 drivers
v0x55f541a1c2d0_0 .net "a", 3 0, v0x55f5419fd6a0_0;  1 drivers
v0x55f541a1c390_0 .net "a_xor", 3 0, L_0x55f541b27560;  1 drivers
v0x55f541a33d10_0 .net "aux1", 0 0, L_0x55f541b27f20;  1 drivers
v0x55f541a2d5e0_0 .net "aux2", 0 0, L_0x55f541b28450;  1 drivers
v0x55f541a2d680_0 .net "aux3", 0 0, L_0x55f541b28a90;  1 drivers
v0x55f541a19f70_0 .net "aux_xor", 3 0, L_0x7f03d4b8e9b0;  1 drivers
v0x55f541a1a030_0 .net "b", 3 0, L_0x7f03d4b8e7b8;  alias, 1 drivers
v0x55f541a27f50_0 .net "ci", 0 0, L_0x7f03d4b8e800;  alias, 1 drivers
v0x55f541a27ff0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
o0x7f03d4bd80e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541a267f0_0 .net "co", 0 0, o0x7f03d4bd80e8;  0 drivers
v0x55f541a268b0_0 .net "complement1_finish", 0 0, L_0x55f541b27850;  alias, 1 drivers
v0x55f541a24490_0 .net "complement1_sel", 0 0, v0x55f541a98ab0_0;  alias, 1 drivers
v0x55f541a24530_0 .var "counter", 3 0;
v0x55f541aca610_0 .net "done", 0 0, L_0x55f541b279c0;  1 drivers
v0x55f541aca6d0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ac9e60_0 .var "sum", 3 0;
v0x55f541ac9f20_0 .net "sum_aux", 3 0, L_0x55f541b2aad0;  1 drivers
v0x55f541ac0310_0 .net "sum_aux_v2", 3 0, L_0x55f541b27710;  1 drivers
L_0x55f541b275d0 .part v0x55f5419fd6a0_0, 3, 1;
L_0x55f541b27670 .part L_0x55f541b2aad0, 0, 3;
L_0x55f541b27710 .concat [ 3 1 0 0], L_0x55f541b27670, L_0x55f541b275d0;
L_0x55f541b27850 .cmp/eq 4, v0x55f541a24530_0, L_0x7f03d4b8e9f8;
L_0x55f541b279c0 .cmp/eq 4, v0x55f541a24530_0, L_0x7f03d4b8ea40;
L_0x55f541b28030 .part L_0x55f541b27560, 0, 1;
L_0x55f541b28120 .part L_0x7f03d4b8e7b8, 0, 1;
L_0x55f541b28560 .part L_0x55f541b27560, 1, 1;
L_0x55f541b28650 .part L_0x7f03d4b8e7b8, 1, 1;
L_0x55f541b28bf0 .part L_0x55f541b27560, 2, 1;
L_0x55f541b28d80 .part L_0x7f03d4b8e7b8, 2, 1;
L_0x55f541b2aad0 .concat [ 1 1 1 1], L_0x55f541b27e80, L_0x55f541b283b0, L_0x55f541b289f0, o0x7f03d4bd7fc8;
S_0x55f5419cd140 .scope module, "adder0" "full_adder" 8 34, 9 3 0, S_0x55f5419ccb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b27b00 .functor XOR 1, L_0x55f541b28030, L_0x55f541b28120, C4<0>, C4<0>;
L_0x55f541b27b70 .functor AND 1, L_0x55f541b27b00, L_0x7f03d4b8e800, C4<1>, C4<1>;
L_0x55f541b27d70 .functor AND 1, L_0x55f541b28030, L_0x55f541b28120, C4<1>, C4<1>;
L_0x55f541b27e80 .functor XOR 1, L_0x55f541b27b00, L_0x7f03d4b8e800, C4<0>, C4<0>;
L_0x55f541b27f20 .functor OR 1, L_0x55f541b27b70, L_0x55f541b27d70, C4<0>, C4<0>;
v0x55f541ac51e0_0 .net "a", 0 0, L_0x55f541b28030;  1 drivers
v0x55f541ac3cb0_0 .net "b", 0 0, L_0x55f541b28120;  1 drivers
v0x55f541ac3870_0 .net "ci", 0 0, L_0x7f03d4b8e800;  alias, 1 drivers
v0x55f541ac3430_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ac34d0_0 .net "co", 0 0, L_0x55f541b27f20;  alias, 1 drivers
v0x55f541a58180_0 .net "out_and1", 0 0, L_0x55f541b27b70;  1 drivers
v0x55f541a58220_0 .net "out_and2", 0 0, L_0x55f541b27d70;  1 drivers
v0x55f541a42be0_0 .net "out_xor", 0 0, L_0x55f541b27b00;  1 drivers
v0x55f541a42ca0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541a79bc0_0 .net "sum", 0 0, L_0x55f541b27e80;  1 drivers
S_0x55f5419cd9c0 .scope module, "adder1" "full_adder" 8 44, 9 3 0, S_0x55f5419ccb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b281c0 .functor XOR 1, L_0x55f541b28560, L_0x55f541b28650, C4<0>, C4<0>;
L_0x55f541b28230 .functor AND 1, L_0x55f541b281c0, L_0x55f541b27f20, C4<1>, C4<1>;
L_0x55f541b282f0 .functor AND 1, L_0x55f541b28560, L_0x55f541b28650, C4<1>, C4<1>;
L_0x55f541b283b0 .functor XOR 1, L_0x55f541b281c0, L_0x55f541b27f20, C4<0>, C4<0>;
L_0x55f541b28450 .functor OR 1, L_0x55f541b28230, L_0x55f541b282f0, C4<0>, C4<0>;
v0x55f541aa6d30_0 .net "a", 0 0, L_0x55f541b28560;  1 drivers
v0x55f541a58380_0 .net "b", 0 0, L_0x55f541b28650;  1 drivers
v0x55f541a58440_0 .net "ci", 0 0, L_0x55f541b27f20;  alias, 1 drivers
v0x55f541a5a010_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541a5a0b0_0 .net "co", 0 0, L_0x55f541b28450;  alias, 1 drivers
v0x55f541a8cd80_0 .net "out_and1", 0 0, L_0x55f541b28230;  1 drivers
v0x55f541a8ce20_0 .net "out_and2", 0 0, L_0x55f541b282f0;  1 drivers
v0x55f541a8d4d0_0 .net "out_xor", 0 0, L_0x55f541b281c0;  1 drivers
v0x55f541a8d590_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f5419d7890_0 .net "sum", 0 0, L_0x55f541b283b0;  1 drivers
S_0x55f541ada9e0 .scope module, "adder2" "full_adder" 8 54, 9 3 0, S_0x55f5419ccb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b28800 .functor XOR 1, L_0x55f541b28bf0, L_0x55f541b28d80, C4<0>, C4<0>;
L_0x55f541b28870 .functor AND 1, L_0x55f541b28800, L_0x55f541b28450, C4<1>, C4<1>;
L_0x55f541b28930 .functor AND 1, L_0x55f541b28bf0, L_0x55f541b28d80, C4<1>, C4<1>;
L_0x55f541b289f0 .functor XOR 1, L_0x55f541b28800, L_0x55f541b28450, C4<0>, C4<0>;
L_0x55f541b28a90 .functor OR 1, L_0x55f541b28870, L_0x55f541b28930, C4<0>, C4<0>;
v0x55f541ab4970_0 .net "a", 0 0, L_0x55f541b28bf0;  1 drivers
v0x55f541ab4a30_0 .net "b", 0 0, L_0x55f541b28d80;  1 drivers
v0x55f541ab41e0_0 .net "ci", 0 0, L_0x55f541b28450;  alias, 1 drivers
v0x55f541ab4280_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ab3a80_0 .net "co", 0 0, L_0x55f541b28a90;  alias, 1 drivers
v0x55f5419f4b80_0 .net "out_and1", 0 0, L_0x55f541b28870;  1 drivers
v0x55f5419f4c20_0 .net "out_and2", 0 0, L_0x55f541b28930;  1 drivers
v0x55f541aa7ca0_0 .net "out_xor", 0 0, L_0x55f541b28800;  1 drivers
v0x55f541aa7d60_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541a5b310_0 .net "sum", 0 0, L_0x55f541b289f0;  1 drivers
S_0x55f541adb0e0 .scope module, "controller" "xctrl" 5 82, 10 7 0, S_0x55f541ad78e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 9 "pc";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "mem_sel";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 10 "mem_addr";
    .port_info 7 /INPUT 32 "mem_data_from";
    .port_info 8 /OUTPUT 32 "mem_data_to";
L_0x55f541a39710 .functor OR 1, L_0x55f541b12000, L_0x55f541b12280, C4<0>, C4<0>;
L_0x55f541a38a90 .functor OR 1, L_0x55f541b125a0, L_0x55f541b127c0, C4<0>, C4<0>;
L_0x55f541a3a750 .functor OR 1, L_0x55f541a39710, L_0x55f541a38a90, C4<0>, C4<0>;
L_0x55f541ad1910 .functor OR 1, L_0x55f541b12c10, L_0x55f541b12e00, C4<0>, C4<0>;
L_0x55f541b12f40 .functor OR 1, L_0x55f541b13140, L_0x55f541b13500, C4<0>, C4<0>;
L_0x55f541ad24b0 .functor OR 1, L_0x55f541b13970, L_0x55f541b13c40, C4<0>, C4<0>;
L_0x55f541ac7610 .functor OR 1, L_0x55f541ad24b0, L_0x55f541b13f60, C4<0>, C4<0>;
L_0x55f5419b23a0 .functor OR 1, L_0x55f541b142f0, L_0x55f541b145f0, C4<0>, C4<0>;
L_0x55f541b14c20 .functor AND 1, L_0x55f541ac7610, L_0x55f541b149f0, C4<1>, C4<1>;
L_0x55f541b14d30 .functor OR 1, L_0x55f541b14c20, L_0x55f5419b23a0, C4<0>, C4<0>;
L_0x55f541b14ea0 .functor OR 1, L_0x55f541b12f40, L_0x55f5419b23a0, C4<0>, C4<0>;
L_0x55f541b14f10 .functor OR 1, L_0x55f541b14ea0, L_0x55f541ac7610, C4<0>, C4<0>;
L_0x55f541b15040 .functor OR 1, L_0x55f541a39710, L_0x55f541b12f40, C4<0>, C4<0>;
L_0x55f541b15720 .functor OR 1, L_0x55f541b151a0, L_0x55f541b154d0, C4<0>, C4<0>;
L_0x55f541b14fd0 .functor OR 1, L_0x55f541b15720, L_0x55f541b159a0, C4<0>, C4<0>;
L_0x55f541b15ae0 .functor OR 1, L_0x55f541b14fd0, L_0x55f541b15d90, C4<0>, C4<0>;
L_0x55f541b17120 .functor OR 1, L_0x55f541ad1910, L_0x55f541a38a90, C4<0>, C4<0>;
L_0x55f541b171e0 .functor OR 1, L_0x55f541b17120, L_0x55f541b14d30, C4<0>, C4<0>;
L_0x55f541b17750 .functor AND 1, L_0x55f541b171e0, L_0x55f541b17610, C4<1>, C4<1>;
L_0x55f541b17be0 .functor AND 1, L_0x55f541b17750, L_0x55f541b17aa0, C4<1>, C4<1>;
L_0x55f541b17da0 .functor BUFZ 1, L_0x55f541ad1910, C4<0>, C4<0>, C4<0>;
L_0x55f541b17e10 .functor BUFZ 32, v0x55f541a0cf30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f541b17f40 .functor AND 32, v0x55f541a0cf30_0, v0x55f541a0d110_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55f541b17fb0 .functor XOR 32, v0x55f541a0cf30_0, v0x55f541a0d110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541ad53c0_0 .net *"_s0", 31 0, L_0x55f541b01ee0;  1 drivers
v0x55f541ad4270_0 .net *"_s102", 31 0, L_0x55f541b14200;  1 drivers
L_0x7f03d4b8d648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541ad4350_0 .net *"_s105", 27 0, L_0x7f03d4b8d648;  1 drivers
L_0x7f03d4b8d690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f541a45ec0_0 .net/2u *"_s106", 31 0, L_0x7f03d4b8d690;  1 drivers
v0x55f541a45fa0_0 .net *"_s108", 0 0, L_0x55f541b142f0;  1 drivers
L_0x7f03d4b8d0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a8c880_0 .net *"_s11", 27 0, L_0x7f03d4b8d0a8;  1 drivers
v0x55f541a8c960_0 .net *"_s110", 31 0, L_0x55f541b14500;  1 drivers
L_0x7f03d4b8d6d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a8b700_0 .net *"_s113", 27 0, L_0x7f03d4b8d6d8;  1 drivers
L_0x7f03d4b8d720 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55f541a8b7e0_0 .net/2u *"_s114", 31 0, L_0x7f03d4b8d720;  1 drivers
v0x55f541a895b0_0 .net *"_s116", 0 0, L_0x55f541b145f0;  1 drivers
L_0x7f03d4b8d0f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55f541a89670_0 .net/2u *"_s12", 31 0, L_0x7f03d4b8d0f0;  1 drivers
v0x55f541a87440_0 .net *"_s120", 31 0, L_0x55f541b14900;  1 drivers
L_0x7f03d4b8d768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a85290_0 .net *"_s123", 27 0, L_0x7f03d4b8d768;  1 drivers
L_0x7f03d4b8d7b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a85370_0 .net/2u *"_s124", 31 0, L_0x7f03d4b8d7b0;  1 drivers
v0x55f541a83120_0 .net *"_s126", 0 0, L_0x55f541b149f0;  1 drivers
v0x55f541a831e0_0 .net *"_s128", 0 0, L_0x55f541b14c20;  1 drivers
v0x55f541a80fb0_0 .net *"_s132", 0 0, L_0x55f541b14ea0;  1 drivers
v0x55f541a81050_0 .net *"_s138", 31 0, L_0x55f541b150b0;  1 drivers
v0x55f541a77f00_0 .net *"_s14", 0 0, L_0x55f541b12280;  1 drivers
L_0x7f03d4b8d7f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a77fa0_0 .net *"_s141", 27 0, L_0x7f03d4b8d7f8;  1 drivers
L_0x7f03d4b8d840 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x55f541a75d90_0 .net/2u *"_s142", 31 0, L_0x7f03d4b8d840;  1 drivers
v0x55f541a75e50_0 .net *"_s144", 0 0, L_0x55f541b151a0;  1 drivers
v0x55f541a73bc0_0 .net *"_s146", 31 0, L_0x55f541b153e0;  1 drivers
L_0x7f03d4b8d888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a73c80_0 .net *"_s149", 27 0, L_0x7f03d4b8d888;  1 drivers
L_0x7f03d4b8d8d0 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x55f541a71ae0_0 .net/2u *"_s150", 31 0, L_0x7f03d4b8d8d0;  1 drivers
v0x55f541a71bc0_0 .net *"_s152", 0 0, L_0x55f541b154d0;  1 drivers
v0x55f541a6ed60_0 .net *"_s154", 0 0, L_0x55f541b15720;  1 drivers
v0x55f541a6ee20_0 .net *"_s156", 31 0, L_0x55f541b158b0;  1 drivers
L_0x7f03d4b8d918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a6cbf0_0 .net *"_s159", 27 0, L_0x7f03d4b8d918;  1 drivers
L_0x7f03d4b8d960 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x55f541a6ccd0_0 .net/2u *"_s160", 31 0, L_0x7f03d4b8d960;  1 drivers
v0x55f541a6aa20_0 .net *"_s162", 0 0, L_0x55f541b159a0;  1 drivers
v0x55f541a6aae0_0 .net *"_s164", 0 0, L_0x55f541b14fd0;  1 drivers
v0x55f541a68940_0 .net *"_s166", 31 0, L_0x55f541b15ca0;  1 drivers
L_0x7f03d4b8d9a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a68a00_0 .net *"_s169", 27 0, L_0x7f03d4b8d9a8;  1 drivers
L_0x7f03d4b8d9f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55f541ab2f40_0 .net/2u *"_s170", 31 0, L_0x7f03d4b8d9f0;  1 drivers
v0x55f541ab3020_0 .net *"_s172", 0 0, L_0x55f541b15d90;  1 drivers
v0x55f541ab3410_0 .net *"_s178", 31 0, L_0x55f541b16130;  1 drivers
v0x55f541ab34f0_0 .net *"_s18", 31 0, L_0x55f541b12460;  1 drivers
L_0x7f03d4b8da38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541ab1020_0 .net *"_s181", 27 0, L_0x7f03d4b8da38;  1 drivers
L_0x7f03d4b8da80 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55f541ab10e0_0 .net/2u *"_s182", 31 0, L_0x7f03d4b8da80;  1 drivers
v0x55f541aaeeb0_0 .net *"_s184", 0 0, L_0x55f541b16360;  1 drivers
v0x55f541aaef70_0 .net *"_s187", 15 0, L_0x55f541b164a0;  1 drivers
v0x55f541aacce0_0 .net *"_s189", 15 0, L_0x55f541b16690;  1 drivers
v0x55f541aacdc0_0 .net *"_s190", 31 0, L_0x55f541b16730;  1 drivers
v0x55f541aaac00_0 .net *"_s193", 0 0, L_0x55f541b16980;  1 drivers
v0x55f541aaace0_0 .net *"_s194", 3 0, L_0x55f541b16a20;  1 drivers
v0x55f541aa5050_0 .net *"_s197", 27 0, L_0x55f541b16c80;  1 drivers
v0x55f541aa5130_0 .net *"_s198", 31 0, L_0x55f541b16d20;  1 drivers
v0x55f541aa2ee0_0 .net *"_s202", 0 0, L_0x55f541b17120;  1 drivers
v0x55f541aa2fc0_0 .net *"_s204", 0 0, L_0x55f541b171e0;  1 drivers
v0x55f541aa0d30_0 .net *"_s206", 31 0, L_0x55f541b17390;  1 drivers
L_0x7f03d4b8dac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541aa0e10_0 .net *"_s209", 21 0, L_0x7f03d4b8dac8;  1 drivers
L_0x7f03d4b8d138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a9ec70_0 .net *"_s21", 27 0, L_0x7f03d4b8d138;  1 drivers
L_0x7f03d4b8db10 .functor BUFT 1, C4<00000000000000000000001000010000>, C4<0>, C4<0>, C4<0>;
v0x55f541a9beb0_0 .net/2u *"_s210", 31 0, L_0x7f03d4b8db10;  1 drivers
v0x55f541a9bf90_0 .net *"_s212", 0 0, L_0x55f541b17610;  1 drivers
v0x55f541a99d40_0 .net *"_s214", 0 0, L_0x55f541b17750;  1 drivers
v0x55f541a99e00_0 .net *"_s216", 31 0, L_0x55f541b17860;  1 drivers
L_0x7f03d4b8db58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a97b70_0 .net *"_s219", 21 0, L_0x7f03d4b8db58;  1 drivers
L_0x7f03d4b8d180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55f541a97c50_0 .net/2u *"_s22", 31 0, L_0x7f03d4b8d180;  1 drivers
L_0x7f03d4b8dba0 .functor BUFT 1, C4<00000000000000000000001000010001>, C4<0>, C4<0>, C4<0>;
v0x55f541a95a90_0 .net/2u *"_s220", 31 0, L_0x7f03d4b8dba0;  1 drivers
v0x55f541a95b70_0 .net *"_s222", 0 0, L_0x55f541b17aa0;  1 drivers
v0x55f541a63a00_0 .net *"_s24", 0 0, L_0x55f541b125a0;  1 drivers
v0x55f541a63ac0_0 .net *"_s26", 31 0, L_0x55f541b12720;  1 drivers
L_0x7f03d4b8d1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a61890_0 .net *"_s29", 27 0, L_0x7f03d4b8d1c8;  1 drivers
L_0x7f03d4b8d018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a61970_0 .net *"_s3", 27 0, L_0x7f03d4b8d018;  1 drivers
L_0x7f03d4b8d210 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55f541a5f720_0 .net/2u *"_s30", 31 0, L_0x7f03d4b8d210;  1 drivers
v0x55f541a5f800_0 .net *"_s32", 0 0, L_0x55f541b127c0;  1 drivers
v0x55f541a5d550_0 .net *"_s38", 31 0, L_0x55f541b12a90;  1 drivers
L_0x7f03d4b8d060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x55f541a5d630_0 .net/2u *"_s4", 31 0, L_0x7f03d4b8d060;  1 drivers
L_0x7f03d4b8d258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a5d140_0 .net *"_s41", 27 0, L_0x7f03d4b8d258;  1 drivers
L_0x7f03d4b8d2a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55f541a5d200_0 .net/2u *"_s42", 31 0, L_0x7f03d4b8d2a0;  1 drivers
v0x55f541a30cc0_0 .net *"_s44", 0 0, L_0x55f541b12c10;  1 drivers
v0x55f541a30d80_0 .net *"_s46", 31 0, L_0x55f541b12d60;  1 drivers
L_0x7f03d4b8d2e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541a28760_0 .net *"_s49", 27 0, L_0x7f03d4b8d2e8;  1 drivers
L_0x7f03d4b8d330 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x55f541a28840_0 .net/2u *"_s50", 31 0, L_0x7f03d4b8d330;  1 drivers
v0x55f541abdd30_0 .net *"_s52", 0 0, L_0x55f541b12e00;  1 drivers
v0x55f541abddf0_0 .net *"_s56", 31 0, L_0x55f541b13050;  1 drivers
L_0x7f03d4b8d378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541ac97d0_0 .net *"_s59", 27 0, L_0x7f03d4b8d378;  1 drivers
v0x55f541ac98b0_0 .net *"_s6", 0 0, L_0x55f541b12000;  1 drivers
L_0x7f03d4b8d3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541ad0c10_0 .net/2u *"_s60", 31 0, L_0x7f03d4b8d3c0;  1 drivers
v0x55f541ad0cf0_0 .net *"_s62", 0 0, L_0x55f541b13140;  1 drivers
v0x55f541aceaa0_0 .net *"_s64", 31 0, L_0x55f541b13300;  1 drivers
L_0x7f03d4b8d408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541aceb80_0 .net *"_s67", 27 0, L_0x7f03d4b8d408;  1 drivers
L_0x7f03d4b8d450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f541acc8f0_0 .net/2u *"_s68", 31 0, L_0x7f03d4b8d450;  1 drivers
v0x55f541abf4b0_0 .net *"_s70", 0 0, L_0x55f541b13500;  1 drivers
v0x55f541abf570_0 .net *"_s74", 31 0, L_0x55f541b13770;  1 drivers
L_0x7f03d4b8d498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541ac68f0_0 .net *"_s77", 27 0, L_0x7f03d4b8d498;  1 drivers
L_0x7f03d4b8d4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541ac69d0_0 .net/2u *"_s78", 31 0, L_0x7f03d4b8d4e0;  1 drivers
v0x55f541ac4780_0 .net *"_s8", 31 0, L_0x55f541b12140;  1 drivers
v0x55f541ac4860_0 .net *"_s80", 0 0, L_0x55f541b13970;  1 drivers
v0x55f541ac25b0_0 .net *"_s82", 31 0, L_0x55f541b13b50;  1 drivers
L_0x7f03d4b8d528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541ac2690_0 .net *"_s85", 27 0, L_0x7f03d4b8d528;  1 drivers
L_0x7f03d4b8d570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f5419cbf00_0 .net/2u *"_s86", 31 0, L_0x7f03d4b8d570;  1 drivers
v0x55f5419cbfe0_0 .net *"_s88", 0 0, L_0x55f541b13c40;  1 drivers
v0x55f5419e6f60_0 .net *"_s90", 0 0, L_0x55f541ad24b0;  1 drivers
v0x55f5419e7020_0 .net *"_s92", 31 0, L_0x55f541b13ab0;  1 drivers
L_0x7f03d4b8d5b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f5419e6d80_0 .net *"_s95", 27 0, L_0x7f03d4b8d5b8;  1 drivers
L_0x7f03d4b8d600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f5419e6e60_0 .net/2u *"_s96", 31 0, L_0x7f03d4b8d600;  1 drivers
v0x55f5419e06c0_0 .net *"_s98", 0 0, L_0x55f541b13f60;  1 drivers
v0x55f5419e0760_0 .var "adder_res", 31 0;
v0x55f5419e04e0_0 .net "alu_arith_ops", 0 0, L_0x55f541ac7610;  1 drivers
v0x55f5419e05a0_0 .var "alu_carry", 0 0;
v0x55f5419da760_0 .net "alu_imm_ops", 0 0, L_0x55f541b12f40;  1 drivers
v0x55f5419da820_0 .net "alu_logic_ops", 0 0, L_0x55f5419b23a0;  1 drivers
v0x55f5419da580_0 .net "alu_mem_ops", 0 0, L_0x55f541b14d30;  1 drivers
v0x55f5419da640_0 .var "alu_negative", 0 0;
v0x55f541a04d30_0 .net "alu_ops", 0 0, L_0x55f541b14f10;  1 drivers
v0x55f541a04df0_0 .var "alu_overflow", 0 0;
v0x55f541a04b50_0 .var "alu_result", 31 0;
v0x55f541a04c30_0 .net "and_res", 31 0, L_0x55f541b17f40;  1 drivers
v0x55f5419fda40_0 .net "branch_ops", 0 0, L_0x55f541b15ae0;  1 drivers
v0x55f5419fdb00_0 .var "carry_res_n", 0 0;
v0x55f5419fd860_0 .var "carry_res_n_1", 31 0;
v0x55f5419fd940_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f5419f7ae0_0 .net/s "imm", 31 0, L_0x55f541b16f90;  1 drivers
v0x55f5419f7bc0_0 .net "imm_ops", 0 0, L_0x55f541b15040;  1 drivers
v0x55f5419f7900_0 .net "instruction", 31 0, v0x55f541a80c90_0;  alias, 1 drivers
v0x55f5419f79e0_0 .net "load_imm_ops", 0 0, L_0x55f541a39710;  1 drivers
v0x55f541a13430_0 .net "load_mem_ops", 0 0, L_0x55f541a38a90;  1 drivers
v0x55f541a134f0_0 .net "load_ops", 0 0, L_0x55f541a3a750;  1 drivers
v0x55f541a13250_0 .var "mem_addr", 9 0;
v0x55f541a13310_0 .net "mem_data_from", 31 0, v0x55f541a98620_0;  alias, 1 drivers
v0x55f541a13070_0 .net "mem_data_to", 31 0, L_0x55f541b17e10;  alias, 1 drivers
v0x55f541a13130_0 .net "mem_sel", 0 0, L_0x55f541b17be0;  alias, 1 drivers
v0x55f541a0d2f0_0 .net "mem_we", 0 0, L_0x55f541b17da0;  alias, 1 drivers
v0x55f541a0d390_0 .net "opcode", 3 0, L_0x55f541b16090;  1 drivers
v0x55f541a0d110_0 .var "operand", 31 0;
v0x55f541a0d1f0_0 .var "pc", 8 0;
v0x55f541a0cf30_0 .var "regA", 31 0;
v0x55f541a0cfd0_0 .var "regB", 31 0;
v0x55f541a7cc40_0 .var "regC", 2 0;
v0x55f541a7cd20_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541a897e0_0 .net "store_mem_ops", 0 0, L_0x55f541ad1910;  1 drivers
v0x55f541a898a0_0 .net "xor_res", 31 0, L_0x55f541b17fb0;  1 drivers
E_0x55f541ac06a0/0 .event edge, v0x55f5419e04e0_0, v0x55f5419e0760_0, v0x55f5419fdb00_0, v0x55f5419fd860_0;
E_0x55f541ac06a0/1 .event edge, v0x55f541a0d390_0, v0x55f541a0d110_0, v0x55f541a0cf30_0, v0x55f541a04c30_0;
E_0x55f541ac06a0/2 .event edge, v0x55f541a898a0_0;
E_0x55f541ac06a0 .event/or E_0x55f541ac06a0/0, E_0x55f541ac06a0/1, E_0x55f541ac06a0/2;
E_0x55f5419f7870 .event edge, v0x55f541a0d390_0, v0x55f5419fd860_0, v0x55f541a0cf30_0, v0x55f541a0d110_0;
E_0x55f541abfc90 .event edge, v0x55f541a0d390_0, v0x55f541a0cf30_0, v0x55f541a0d110_0, v0x55f5419fd860_0;
E_0x55f5419f3640 .event edge, v0x55f541a0d390_0, v0x55f541a0cf30_0, v0x55f541a0d110_0;
E_0x55f5419da500/0 .event edge, v0x55f541a134f0_0, v0x55f541a04d30_0, v0x55f541a6cfa0_0, v0x55f541a0cfd0_0;
E_0x55f5419da500/1 .event edge, v0x55f541a7cc40_0, v0x55f5419f7bc0_0, v0x55f5419f7ae0_0, v0x55f541a95f50_0;
E_0x55f5419da500/2 .event edge, v0x55f541a98620_0;
E_0x55f5419da500 .event/or E_0x55f5419da500/0, E_0x55f5419da500/1, E_0x55f5419da500/2;
E_0x55f541ad5320 .event edge, v0x55f541a0d390_0, v0x55f541a0cfd0_0, v0x55f5419f7ae0_0;
L_0x55f541b01ee0 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d018;
L_0x55f541b12000 .cmp/eq 32, L_0x55f541b01ee0, L_0x7f03d4b8d060;
L_0x55f541b12140 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d0a8;
L_0x55f541b12280 .cmp/eq 32, L_0x55f541b12140, L_0x7f03d4b8d0f0;
L_0x55f541b12460 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d138;
L_0x55f541b125a0 .cmp/eq 32, L_0x55f541b12460, L_0x7f03d4b8d180;
L_0x55f541b12720 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d1c8;
L_0x55f541b127c0 .cmp/eq 32, L_0x55f541b12720, L_0x7f03d4b8d210;
L_0x55f541b12a90 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d258;
L_0x55f541b12c10 .cmp/eq 32, L_0x55f541b12a90, L_0x7f03d4b8d2a0;
L_0x55f541b12d60 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d2e8;
L_0x55f541b12e00 .cmp/eq 32, L_0x55f541b12d60, L_0x7f03d4b8d330;
L_0x55f541b13050 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d378;
L_0x55f541b13140 .cmp/eq 32, L_0x55f541b13050, L_0x7f03d4b8d3c0;
L_0x55f541b13300 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d408;
L_0x55f541b13500 .cmp/eq 32, L_0x55f541b13300, L_0x7f03d4b8d450;
L_0x55f541b13770 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d498;
L_0x55f541b13970 .cmp/eq 32, L_0x55f541b13770, L_0x7f03d4b8d4e0;
L_0x55f541b13b50 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d528;
L_0x55f541b13c40 .cmp/eq 32, L_0x55f541b13b50, L_0x7f03d4b8d570;
L_0x55f541b13ab0 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d5b8;
L_0x55f541b13f60 .cmp/eq 32, L_0x55f541b13ab0, L_0x7f03d4b8d600;
L_0x55f541b14200 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d648;
L_0x55f541b142f0 .cmp/eq 32, L_0x55f541b14200, L_0x7f03d4b8d690;
L_0x55f541b14500 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d6d8;
L_0x55f541b145f0 .cmp/eq 32, L_0x55f541b14500, L_0x7f03d4b8d720;
L_0x55f541b14900 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d768;
L_0x55f541b149f0 .cmp/ne 32, L_0x55f541b14900, L_0x7f03d4b8d7b0;
L_0x55f541b150b0 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d7f8;
L_0x55f541b151a0 .cmp/eq 32, L_0x55f541b150b0, L_0x7f03d4b8d840;
L_0x55f541b153e0 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d888;
L_0x55f541b154d0 .cmp/eq 32, L_0x55f541b153e0, L_0x7f03d4b8d8d0;
L_0x55f541b158b0 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d918;
L_0x55f541b159a0 .cmp/eq 32, L_0x55f541b158b0, L_0x7f03d4b8d960;
L_0x55f541b15ca0 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8d9a8;
L_0x55f541b15d90 .cmp/eq 32, L_0x55f541b15ca0, L_0x7f03d4b8d9f0;
L_0x55f541b16090 .part v0x55f541a80c90_0, 28, 4;
L_0x55f541b16130 .concat [ 4 28 0 0], L_0x55f541b16090, L_0x7f03d4b8da38;
L_0x55f541b16360 .cmp/eq 32, L_0x55f541b16130, L_0x7f03d4b8da80;
L_0x55f541b164a0 .part v0x55f541a80c90_0, 0, 16;
L_0x55f541b16690 .part v0x55f541a0cf30_0, 0, 16;
L_0x55f541b16730 .concat [ 16 16 0 0], L_0x55f541b16690, L_0x55f541b164a0;
L_0x55f541b16980 .part v0x55f541a80c90_0, 27, 1;
L_0x55f541b16a20 .concat [ 1 1 1 1], L_0x55f541b16980, L_0x55f541b16980, L_0x55f541b16980, L_0x55f541b16980;
L_0x55f541b16c80 .part v0x55f541a80c90_0, 0, 28;
L_0x55f541b16d20 .concat [ 28 4 0 0], L_0x55f541b16c80, L_0x55f541b16a20;
L_0x55f541b16f90 .functor MUXZ 32, L_0x55f541b16d20, L_0x55f541b16730, L_0x55f541b16360, C4<>;
L_0x55f541b17390 .concat [ 10 22 0 0], v0x55f541a13250_0, L_0x7f03d4b8dac8;
L_0x55f541b17610 .cmp/ne 32, L_0x55f541b17390, L_0x7f03d4b8db10;
L_0x55f541b17860 .concat [ 10 22 0 0], v0x55f541a13250_0, L_0x7f03d4b8db58;
L_0x55f541b17aa0 .cmp/ne 32, L_0x55f541b17860, L_0x7f03d4b8dba0;
S_0x55f541adb7e0 .scope module, "cprint" "xcprint" 5 216, 11 4 0, S_0x55f541ad78e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 8 "data_in";
v0x55f541a87720_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541a7cf10_0 .net "data_in", 7 0, L_0x55f541b29040;  1 drivers
v0x55f541a7cff0_0 .net "sel", 0 0, L_0x55f541b28ec0;  1 drivers
S_0x55f541ad9be0 .scope module, "displayDecoder" "xdispDecoder" 5 180, 12 3 0, S_0x55f541ad78e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "msg";
    .port_info 3 /INPUT 1 "display_sel";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 8 "bin";
    .port_info 6 /INPUT 1 "sgn";
    .port_info 7 /INPUT 2 "dot";
    .port_info 8 /OUTPUT 4 "disp_select";
    .port_info 9 /OUTPUT 8 "disp_value";
v0x55f541a7c900_0 .net "LED_activating_counter", 1 0, L_0x55f541b18810;  1 drivers
v0x55f541a737e0_0 .var "aux", 4 0;
v0x55f541a738c0_0 .var "bcd", 11 0;
v0x55f541a6a640_0 .net "bin", 7 0, v0x55f541afd6a0_0;  alias, 1 drivers
v0x55f541a6a720_0 .var "bin_reg", 7 0;
v0x55f541aac900_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541aac9a0_0 .var "disp_dot", 1 0;
v0x55f541aa0930_0 .var "disp_select", 3 0;
v0x55f541aa0a10_0 .var "disp_value", 7 0;
v0x55f541a97790_0 .net "display_sel", 0 0, v0x55f541a96c00_0;  alias, 1 drivers
L_0x7f03d4b8dd50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f541a97830_0 .net "dot", 1 0, L_0x7f03d4b8dd50;  1 drivers
v0x55f541a978d0_0 .var "j", 3 0;
L_0x7f03d4b8dcc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f541a42960_0 .net "msg", 1 0, L_0x7f03d4b8dcc0;  1 drivers
v0x55f541a42a40_0 .var "refresh_counter", 19 0;
v0x55f541acc4d0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
L_0x7f03d4b8dd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f541acc570_0 .net "sgn", 0 0, L_0x7f03d4b8dd08;  1 drivers
v0x55f541acc610_0 .net "wr_enable", 0 0, L_0x55f541b17da0;  alias, 1 drivers
E_0x55f541a63dc0/0 .event edge, v0x55f541a7c900_0, v0x55f541a42960_0, v0x55f541a738c0_0, v0x55f541a97830_0;
E_0x55f541a63dc0/1 .event edge, v0x55f541acc570_0;
E_0x55f541a63dc0 .event/or E_0x55f541a63dc0/0, E_0x55f541a63dc0/1;
E_0x55f541a7c860 .event edge, v0x55f541a737e0_0, v0x55f541aac9a0_0;
E_0x55f541a7c8a0 .event edge, v0x55f541a738c0_0, v0x55f541a6a720_0;
L_0x55f541b18810 .part v0x55f541a42a40_0, 18, 2;
S_0x55f541a78170 .scope module, "ram" "xram" 5 99, 13 4 0, S_0x55f541ad78e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "pc";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /INPUT 1 "data_sel";
    .port_info 4 /INPUT 1 "data_we";
    .port_info 5 /INPUT 9 "data_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data_out";
L_0x55f541b18180 .functor BUFZ 9, L_0x55f541b172f0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55f541b181f0 .functor BUFZ 1, L_0x55f541b17da0, C4<0>, C4<0>, C4<0>;
L_0x55f541b18260 .functor BUFZ 32, L_0x55f541b17e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f541b182d0 .functor BUFZ 1, v0x55f541a96350_0, C4<0>, C4<0>, C4<0>;
L_0x55f541b18340 .functor BUFZ 32, v0x55f541a85030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f541a89190_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541a89250_0 .net "data_addr", 8 0, L_0x55f541b172f0;  1 drivers
v0x55f541a89330_0 .net "data_addr_int", 8 0, L_0x55f541b18180;  1 drivers
v0x55f541a87020_0 .net "data_en_int", 0 0, L_0x55f541b182d0;  1 drivers
v0x55f541a870e0_0 .net "data_in", 31 0, L_0x55f541b17e10;  alias, 1 drivers
v0x55f541a84eb0_0 .net "data_in_int", 31 0, L_0x55f541b18260;  1 drivers
v0x55f541a84f70_0 .net "data_out", 31 0, L_0x55f541b18340;  alias, 1 drivers
v0x55f541a85030_0 .var "data_out_int", 31 0;
v0x55f541a82d40_0 .net "data_sel", 0 0, v0x55f541a96350_0;  alias, 1 drivers
v0x55f541a82de0_0 .net "data_we", 0 0, L_0x55f541b17da0;  alias, 1 drivers
v0x55f541a82e80_0 .net "data_we_int", 0 0, L_0x55f541b181f0;  1 drivers
L_0x7f03d4b8dbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f541a80bd0_0 .net "instr_en", 0 0, L_0x7f03d4b8dbe8;  1 drivers
v0x55f541a80c90_0 .var "instruction", 31 0;
v0x55f541a80d50 .array "mem", 0 511, 31 0;
v0x55f541a7ea60_0 .net "pc", 8 0, v0x55f541a0d1f0_0;  alias, 1 drivers
S_0x55f541a77b20 .scope module, "real_alu" "xALU" 5 192, 14 3 0, S_0x55f541ad78e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "alu_sel";
    .port_info 3 /INPUT 1 "wr_enable";
    .port_info 4 /INPUT 4 "first_nr";
    .port_info 5 /INPUT 4 "second_nr";
    .port_info 6 /INPUT 4 "operation";
    .port_info 7 /OUTPUT 8 "result_uncoded";
    .port_info 8 /OUTPUT 1 "alu_done";
L_0x7f03d4b8dd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f541b188b0 .functor XNOR 1, L_0x55f541b18f70, L_0x7f03d4b8dd98, C4<0>, C4<0>;
L_0x7f03d4b8dde0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f541b189c0 .functor XNOR 1, L_0x55f541acc9b0, L_0x7f03d4b8dde0, C4<0>, C4<0>;
L_0x55f541b18ad0 .functor OR 1, L_0x55f541b188b0, L_0x55f541b189c0, C4<0>, C4<0>;
L_0x7f03d4b8de28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55f541b18be0 .functor XNOR 1, L_0x55f541b255a0, L_0x7f03d4b8de28, C4<0>, C4<0>;
L_0x55f541b18d20 .functor OR 1, L_0x55f541b18ad0, L_0x55f541b18be0, C4<0>, C4<0>;
v0x55f541afc3b0_0 .net/2u *"_s0", 0 0, L_0x7f03d4b8dd98;  1 drivers
v0x55f541afc4b0_0 .net/2u *"_s10", 0 0, L_0x7f03d4b8de28;  1 drivers
v0x55f541afc590_0 .net *"_s12", 0 0, L_0x55f541b18be0;  1 drivers
v0x55f541afc630_0 .net *"_s2", 0 0, L_0x55f541b188b0;  1 drivers
v0x55f541afc6f0_0 .net/2u *"_s4", 0 0, L_0x7f03d4b8dde0;  1 drivers
v0x55f541afc7d0_0 .net *"_s6", 0 0, L_0x55f541b189c0;  1 drivers
v0x55f541afc890_0 .net *"_s8", 0 0, L_0x55f541b18ad0;  1 drivers
v0x55f541afc950_0 .var "alu_done", 0 0;
v0x55f541afc9f0_0 .net "alu_done_aux", 0 0, L_0x55f541b18d20;  1 drivers
v0x55f541afcb20_0 .net "alu_sel", 0 0, v0x55f541a9a730_0;  alias, 1 drivers
v0x55f541afcc50_0 .var "alu_sel_reg", 0 0;
v0x55f541afcd10_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541afcdb0_0 .net "division_done", 0 0, L_0x55f541b255a0;  1 drivers
v0x55f541afce80_0 .net "done_sum", 0 0, L_0x55f541b18f70;  1 drivers
v0x55f541afcf50_0 .net "first_nr", 3 0, v0x55f541a43480_0;  alias, 1 drivers
v0x55f541afd020_0 .var "first_nr_reg", 3 0;
v0x55f541afd0c0_0 .net "multiply_done", 0 0, L_0x55f541acc9b0;  1 drivers
v0x55f541afd2a0_0 .net "operation", 3 0, v0x55f5419e0320_0;  alias, 1 drivers
v0x55f541afd370_0 .var "operation_reg", 3 0;
v0x55f541afd410_0 .net "result_finish_adder", 7 0, v0x55f5419022e0_0;  1 drivers
v0x55f541afd500_0 .net "result_finish_div", 7 0, v0x55f541aeb760_0;  1 drivers
v0x55f541afd5d0_0 .net "result_finish_mult", 7 0, v0x55f541afbb50_0;  1 drivers
v0x55f541afd6a0_0 .var "result_uncoded", 7 0;
v0x55f541afd770_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541afd810_0 .net "second_nr", 3 0, v0x55f541a04990_0;  alias, 1 drivers
v0x55f541afd8e0_0 .var "second_nr_reg", 3 0;
v0x55f541afd980_0 .net "wr_enable", 0 0, L_0x55f541b17da0;  alias, 1 drivers
S_0x55f541a6e980 .scope module, "adder4bits" "full_adder_4bits" 14 32, 15 3 0, S_0x55f541a77b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /OUTPUT 1 "done_sum";
    .port_info 6 /OUTPUT 8 "sum";
L_0x7f03d4b8deb8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55f541ac49f0_0 .net/2u *"_s2", 3 0, L_0x7f03d4b8deb8;  1 drivers
L_0x7f03d4b8df00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55f541ac4ad0_0 .net/2u *"_s6", 3 0, L_0x7f03d4b8df00;  1 drivers
v0x55f5419530b0_0 .net "a", 3 0, v0x55f541afd020_0;  1 drivers
v0x55f541953170_0 .net "aux1", 0 0, L_0x55f541b19420;  1 drivers
v0x55f541953210_0 .net "aux2", 0 0, L_0x55f541b198e0;  1 drivers
v0x55f5419473c0_0 .net "aux3", 0 0, L_0x55f541b19e00;  1 drivers
v0x55f541947460_0 .net "aux_sum_final", 3 0, L_0x55f541b1a6c0;  1 drivers
v0x55f541947540_0 .net "b", 3 0, v0x55f541afd8e0_0;  1 drivers
L_0x7f03d4b8de70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f541947620_0 .net "ci", 0 0, L_0x7f03d4b8de70;  1 drivers
v0x55f5419476c0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f5419a9200_0 .net "co", 0 0, L_0x55f541b1a3c0;  1 drivers
v0x55f5419a92a0_0 .var "counter", 3 0;
v0x55f5419a9340_0 .net "done_aux", 0 0, L_0x55f541b18e80;  1 drivers
v0x55f5419a9400_0 .net "done_sum", 0 0, L_0x55f541b18f70;  alias, 1 drivers
v0x55f5419a94c0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f5419a9560_0 .net "start", 0 0, v0x55f541a9a730_0;  alias, 1 drivers
v0x55f5419022e0_0 .var "sum", 7 0;
L_0x55f541b18e80 .cmp/eq 4, v0x55f5419a92a0_0, L_0x7f03d4b8deb8;
L_0x55f541b18f70 .cmp/eq 4, v0x55f5419a92a0_0, L_0x7f03d4b8df00;
L_0x55f541b194e0 .part v0x55f541afd020_0, 0, 1;
L_0x55f541b19580 .part v0x55f541afd8e0_0, 0, 1;
L_0x55f541b199f0 .part v0x55f541afd020_0, 1, 1;
L_0x55f541b19a90 .part v0x55f541afd8e0_0, 1, 1;
L_0x55f541b19f10 .part v0x55f541afd020_0, 2, 1;
L_0x55f541b19fb0 .part v0x55f541afd8e0_0, 2, 1;
L_0x55f541b1a520 .part v0x55f541afd020_0, 3, 1;
L_0x55f541b1a5c0 .part v0x55f541afd8e0_0, 3, 1;
L_0x55f541b1a6c0 .concat8 [ 1 1 1 1], L_0x55f541b192f0, L_0x55f541b19840, L_0x55f541b19d60, L_0x55f541b1a320;
S_0x55f541a6c810 .scope module, "adder0" "full_adder" 15 24, 9 3 0, S_0x55f541a6e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b190b0 .functor XOR 1, L_0x55f541b194e0, L_0x55f541b19580, C4<0>, C4<0>;
L_0x55f541b19120 .functor AND 1, L_0x55f541b190b0, L_0x7f03d4b8de70, C4<1>, C4<1>;
L_0x55f541b191e0 .functor AND 1, L_0x55f541b194e0, L_0x55f541b19580, C4<1>, C4<1>;
L_0x55f541b192f0 .functor XOR 1, L_0x55f541b190b0, L_0x7f03d4b8de70, C4<0>, C4<0>;
L_0x55f541b19420 .functor OR 1, L_0x55f541b19120, L_0x55f541b191e0, C4<0>, C4<0>;
v0x55f541ab0c40_0 .net "a", 0 0, L_0x55f541b194e0;  1 drivers
v0x55f541ab0d00_0 .net "b", 0 0, L_0x55f541b19580;  1 drivers
v0x55f541ab0dc0_0 .net "ci", 0 0, L_0x7f03d4b8de70;  alias, 1 drivers
v0x55f541aaead0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541aaeb70_0 .net "co", 0 0, L_0x55f541b19420;  alias, 1 drivers
v0x55f541aaec60_0 .net "out_and1", 0 0, L_0x55f541b19120;  1 drivers
v0x55f541aa4c70_0 .net "out_and2", 0 0, L_0x55f541b191e0;  1 drivers
v0x55f541aa4d30_0 .net "out_xor", 0 0, L_0x55f541b190b0;  1 drivers
v0x55f541aa4df0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541aa2b00_0 .net "sum", 0 0, L_0x55f541b192f0;  1 drivers
S_0x55f541a9bad0 .scope module, "adder1" "full_adder" 15 34, 9 3 0, S_0x55f541a6e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b19650 .functor XOR 1, L_0x55f541b199f0, L_0x55f541b19a90, C4<0>, C4<0>;
L_0x55f541b196c0 .functor AND 1, L_0x55f541b19650, L_0x55f541b19420, C4<1>, C4<1>;
L_0x55f541b19780 .functor AND 1, L_0x55f541b199f0, L_0x55f541b19a90, C4<1>, C4<1>;
L_0x55f541b19840 .functor XOR 1, L_0x55f541b19650, L_0x55f541b19420, C4<0>, C4<0>;
L_0x55f541b198e0 .functor OR 1, L_0x55f541b196c0, L_0x55f541b19780, C4<0>, C4<0>;
v0x55f541a99960_0 .net "a", 0 0, L_0x55f541b199f0;  1 drivers
v0x55f541a99a20_0 .net "b", 0 0, L_0x55f541b19a90;  1 drivers
v0x55f541a99ae0_0 .net "ci", 0 0, L_0x55f541b19420;  alias, 1 drivers
v0x55f541a63620_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541a636c0_0 .net "co", 0 0, L_0x55f541b198e0;  alias, 1 drivers
v0x55f541a637b0_0 .net "out_and1", 0 0, L_0x55f541b196c0;  1 drivers
v0x55f541a614b0_0 .net "out_and2", 0 0, L_0x55f541b19780;  1 drivers
v0x55f541a61550_0 .net "out_xor", 0 0, L_0x55f541b19650;  1 drivers
v0x55f541a61610_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541a5f340_0 .net "sum", 0 0, L_0x55f541b19840;  1 drivers
S_0x55f541ad0810 .scope module, "adder2" "full_adder" 15 43, 9 3 0, S_0x55f541a6e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b19b70 .functor XOR 1, L_0x55f541b19f10, L_0x55f541b19fb0, C4<0>, C4<0>;
L_0x55f541b19be0 .functor AND 1, L_0x55f541b19b70, L_0x55f541b198e0, C4<1>, C4<1>;
L_0x55f541b19ca0 .functor AND 1, L_0x55f541b19f10, L_0x55f541b19fb0, C4<1>, C4<1>;
L_0x55f541b19d60 .functor XOR 1, L_0x55f541b19b70, L_0x55f541b198e0, C4<0>, C4<0>;
L_0x55f541b19e00 .functor OR 1, L_0x55f541b19be0, L_0x55f541b19ca0, C4<0>, C4<0>;
v0x55f541a5f4e0_0 .net "a", 0 0, L_0x55f541b19f10;  1 drivers
v0x55f541ace6a0_0 .net "b", 0 0, L_0x55f541b19fb0;  1 drivers
v0x55f541ace760_0 .net "ci", 0 0, L_0x55f541b198e0;  alias, 1 drivers
v0x55f541ac6510_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ac65b0_0 .net "co", 0 0, L_0x55f541b19e00;  alias, 1 drivers
v0x55f541ac66a0_0 .net "out_and1", 0 0, L_0x55f541b19be0;  1 drivers
v0x55f541ac43a0_0 .net "out_and2", 0 0, L_0x55f541b19ca0;  1 drivers
v0x55f541ac4460_0 .net "out_xor", 0 0, L_0x55f541b19b70;  1 drivers
v0x55f541ac4520_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541aaf1b0_0 .net "sum", 0 0, L_0x55f541b19d60;  1 drivers
S_0x55f541aacfb0 .scope module, "adder3" "full_adder" 15 52, 9 3 0, S_0x55f541a6e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1a0a0 .functor XOR 1, L_0x55f541b1a520, L_0x55f541b1a5c0, C4<0>, C4<0>;
L_0x55f541b1a110 .functor AND 1, L_0x55f541b1a0a0, L_0x55f541b19e00, C4<1>, C4<1>;
L_0x55f541b1a260 .functor AND 1, L_0x55f541b1a520, L_0x55f541b1a5c0, C4<1>, C4<1>;
L_0x55f541b1a320 .functor XOR 1, L_0x55f541b1a0a0, L_0x55f541b19e00, C4<0>, C4<0>;
L_0x55f541b1a3c0 .functor OR 1, L_0x55f541b1a110, L_0x55f541b1a260, C4<0>, C4<0>;
v0x55f541aa3150_0 .net "a", 0 0, L_0x55f541b1a520;  1 drivers
v0x55f541aa3230_0 .net "b", 0 0, L_0x55f541b1a5c0;  1 drivers
v0x55f541aa32f0_0 .net "ci", 0 0, L_0x55f541b19e00;  alias, 1 drivers
v0x55f541aa0fe0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541aa1080_0 .net "co", 0 0, L_0x55f541b1a3c0;  alias, 1 drivers
v0x55f541aa1170_0 .net "out_and1", 0 0, L_0x55f541b1a110;  1 drivers
v0x55f541a61b00_0 .net "out_and2", 0 0, L_0x55f541b1a260;  1 drivers
v0x55f541a61ba0_0 .net "out_xor", 0 0, L_0x55f541b1a0a0;  1 drivers
v0x55f541a61c60_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541aced80_0 .net "sum", 0 0, L_0x55f541b1a320;  1 drivers
S_0x55f541902460 .scope module, "divide" "division_block" 14 52, 16 3 0, S_0x55f541a77b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done_division";
v0x55f541aea280_0 .var "D_aux", 3 0;
L_0x7f03d4b8e698 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x55f541aea390_0 .net/2u *"_s12", 3 0, L_0x7f03d4b8e698;  1 drivers
L_0x7f03d4b8e6e0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55f541aea450_0 .net/2u *"_s16", 3 0, L_0x7f03d4b8e6e0;  1 drivers
L_0x7f03d4b8e5c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f541aea540_0 .net/2u *"_s2", 0 0, L_0x7f03d4b8e5c0;  1 drivers
L_0x7f03d4b8e728 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55f541aea620_0 .net/2u *"_s20", 3 0, L_0x7f03d4b8e728;  1 drivers
L_0x7f03d4b8e770 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55f541aea700_0 .net/2u *"_s24", 3 0, L_0x7f03d4b8e770;  1 drivers
v0x55f541aea7e0_0 .net *"_s5", 2 0, L_0x55f541b25250;  1 drivers
v0x55f541aea8c0_0 .net "a", 3 0, v0x55f541afd020_0;  alias, 1 drivers
v0x55f541aea980_0 .var "aux_sumy_v2", 7 0;
v0x55f541aeaa60_0 .net "b", 3 0, v0x55f541afd8e0_0;  alias, 1 drivers
v0x55f541aeab20_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541aeafd0_0 .var "complement_result_sel", 0 0;
v0x55f541aeb090_0 .var "counter", 3 0;
v0x55f541aeb170_0 .var "d_aux", 3 0;
v0x55f541aeb230_0 .net "done", 0 0, L_0x55f541b25850;  1 drivers
v0x55f541aeb2d0_0 .net "done_division", 0 0, L_0x55f541b255a0;  alias, 1 drivers
v0x55f541aeb390_0 .net "done_valid", 0 0, L_0x55f541b23a80;  1 drivers
v0x55f541aeb540_0 .net "done_valid_xor", 0 0, L_0x55f541b25640;  1 drivers
v0x55f541aeb600_0 .net "first_nr_aux", 3 0, v0x55f541ae6370_0;  1 drivers
v0x55f541aeb6c0_0 .net "multiply_done", 0 0, L_0x55f541b25760;  1 drivers
v0x55f541aeb760_0 .var "q", 7 0;
v0x55f541aeb840_0 .net "quociente", 3 0, v0x55f54193fc50_0;  1 drivers
v0x55f541aeb930_0 .net "quociente_XOR", 3 0, v0x55f541ae9ec0_0;  1 drivers
v0x55f541aeba00_0 .net "resto", 3 0, L_0x55f541b239e0;  1 drivers
v0x55f541aebad0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541aebb70_0 .net "second_nr_aux", 3 0, v0x55f541ae66a0_0;  1 drivers
v0x55f541aebc40_0 .net "start", 0 0, v0x55f541a9a730_0;  alias, 1 drivers
v0x55f541aebd30_0 .var "start_aux", 0 0;
L_0x55f541b25250 .part v0x55f54193fc50_0, 0, 3;
L_0x55f541b252f0 .concat [ 3 1 0 0], L_0x55f541b25250, L_0x7f03d4b8e5c0;
L_0x55f541b255a0 .cmp/eq 4, v0x55f541aeb090_0, L_0x7f03d4b8e698;
L_0x55f541b25640 .cmp/eq 4, v0x55f541aeb090_0, L_0x7f03d4b8e6e0;
L_0x55f541b25760 .cmp/eq 4, v0x55f541aeb090_0, L_0x7f03d4b8e728;
L_0x55f541b25850 .cmp/eq 4, v0x55f541aeb090_0, L_0x7f03d4b8e770;
S_0x55f5419906e0 .scope module, "div1" "div_par" 16 45, 17 3 0, S_0x55f541902460;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 4 "d";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 4 "q";
    .port_info 4 /OUTPUT 4 "r";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "valid";
v0x55f5419909e0_0 .net "D", 3 0, v0x55f541aea280_0;  1 drivers
v0x55f5418f5ae0_0 .var "Dext", 7 0;
L_0x7f03d4b8e4e8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55f5418f5ba0_0 .net/2u *"_s2", 2 0, L_0x7f03d4b8e4e8;  1 drivers
v0x55f5418f5c60_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f5418f5d00_0 .var "cnt", 2 0;
v0x55f5418f5e30_0 .net "d", 3 0, v0x55f541aeb170_0;  1 drivers
v0x55f54193fc50_0 .var "q", 3 0;
v0x55f54193fd10_0 .net "r", 3 0, L_0x55f541b239e0;  alias, 1 drivers
v0x55f54193fdf0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f54193fe90_0 .net "start", 0 0, v0x55f541aebd30_0;  1 drivers
v0x55f54193ff50_0 .net "valid", 0 0, L_0x55f541b23a80;  alias, 1 drivers
L_0x55f541b239e0 .part v0x55f5418f5ae0_0, 0, 4;
L_0x55f541b23a80 .cmp/eq 3, v0x55f5418f5d00_0, L_0x7f03d4b8e4e8;
S_0x55f54190a1f0 .scope module, "multiply_comple2" "division_complement_to_2" 16 34, 18 3 0, S_0x55f541902460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f541ae5e20_0 .net "ci", 0 0, L_0x7f03d4b8e338;  1 drivers
v0x55f541ae5ee0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ae5fa0_0 .var "complement1_finish", 0 0;
v0x55f541ae6070_0 .net "complement1_finish_nr1", 0 0, v0x55f541ae2000_0;  1 drivers
v0x55f541ae6140_0 .net "complement1_finish_nr2", 0 0, v0x55f541ae5690_0;  1 drivers
L_0x7f03d4b8e4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f541ae61e0_0 .net "complement1_sel", 0 0, L_0x7f03d4b8e4a0;  1 drivers
L_0x7f03d4b8e2f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541ae6280_0 .net "dumb_0", 3 0, L_0x7f03d4b8e2f0;  1 drivers
v0x55f541ae6370_0 .var "first_nr", 3 0;
v0x55f541ae6410_0 .net "first_nr_aux", 3 0, v0x55f541ae2300_0;  1 drivers
v0x55f541ae6560_0 .net "first_nr_reg", 3 0, v0x55f541afd020_0;  alias, 1 drivers
v0x55f541ae6600_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae66a0_0 .var "second_nr", 3 0;
v0x55f541ae6780_0 .net "second_nr_aux", 3 0, v0x55f541ae5a60_0;  1 drivers
v0x55f541ae6840_0 .net "second_nr_reg", 3 0, v0x55f541afd8e0_0;  alias, 1 drivers
S_0x55f54191dff0 .scope module, "division_complement_first_nr" "division_4bits_XOR" 18 26, 19 3 0, S_0x55f54190a1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e3c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55f541b20ec0 .functor XOR 4, v0x55f541afd020_0, L_0x7f03d4b8e3c8, C4<0000>, C4<0000>;
o0x7f03d4bdc228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f541988910_0 name=_s35
v0x55f541988a10_0 .net *"_s7", 0 0, L_0x55f541b20f80;  1 drivers
v0x55f541988af0_0 .net *"_s9", 2 0, L_0x55f541b21070;  1 drivers
v0x55f541988bb0_0 .net "a", 3 0, v0x55f541afd020_0;  alias, 1 drivers
v0x55f541ae19b0_0 .net "a_xor", 3 0, L_0x55f541b20ec0;  1 drivers
v0x55f541ae1a50_0 .net "aux1", 0 0, L_0x55f541b21500;  1 drivers
v0x55f541ae1af0_0 .net "aux2", 0 0, L_0x55f541b21b20;  1 drivers
v0x55f541ae1b90_0 .net "aux3", 0 0, L_0x55f541b22060;  1 drivers
v0x55f541ae1c30_0 .net "aux_xor", 3 0, L_0x7f03d4b8e3c8;  1 drivers
v0x55f541ae1d60_0 .net "b", 3 0, L_0x7f03d4b8e2f0;  alias, 1 drivers
v0x55f541ae1e20_0 .net "ci", 0 0, L_0x7f03d4b8e338;  alias, 1 drivers
v0x55f541ae1ec0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
o0x7f03d4bdc348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541ae1f60_0 .net "co", 0 0, o0x7f03d4bdc348;  0 drivers
v0x55f541ae2000_0 .var "complement1_finish", 0 0;
v0x55f541ae20c0_0 .net "complement1_sel", 0 0, L_0x7f03d4b8e4a0;  alias, 1 drivers
L_0x7f03d4b8e380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541ae2180_0 .net "dumby", 3 0, L_0x7f03d4b8e380;  1 drivers
v0x55f541ae2260_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae2300_0 .var "sum", 3 0;
v0x55f541ae23e0_0 .net "sum_aux", 3 0, L_0x55f541b2a300;  1 drivers
v0x55f541ae24c0_0 .net "sum_aux_v2", 3 0, L_0x55f541b21110;  1 drivers
L_0x55f541b20f80 .part L_0x7f03d4b8e380, 3, 1;
L_0x55f541b21070 .part L_0x55f541b2a300, 0, 3;
L_0x55f541b21110 .concat [ 3 1 0 0], L_0x55f541b21070, L_0x55f541b20f80;
L_0x55f541b21610 .part L_0x55f541b20ec0, 0, 1;
L_0x55f541b21700 .part L_0x7f03d4b8e2f0, 0, 1;
L_0x55f541b21c30 .part L_0x55f541b20ec0, 1, 1;
L_0x55f541b21cd0 .part L_0x7f03d4b8e2f0, 1, 1;
L_0x55f541b221c0 .part L_0x55f541b20ec0, 2, 1;
L_0x55f541b22340 .part L_0x7f03d4b8e2f0, 2, 1;
L_0x55f541b2a300 .concat [ 1 1 1 1], L_0x55f541b21490, L_0x55f541b21ab0, L_0x55f541b21ff0, o0x7f03d4bdc228;
S_0x55f54195bda0 .scope module, "adder0" "full_adder" 19 30, 9 3 0, S_0x55f54191dff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b21250 .functor XOR 1, L_0x55f541b21610, L_0x55f541b21700, C4<0>, C4<0>;
L_0x55f541b212c0 .functor AND 1, L_0x55f541b21250, L_0x7f03d4b8e338, C4<1>, C4<1>;
L_0x55f541b21380 .functor AND 1, L_0x55f541b21610, L_0x55f541b21700, C4<1>, C4<1>;
L_0x55f541b21490 .functor XOR 1, L_0x55f541b21250, L_0x7f03d4b8e338, C4<0>, C4<0>;
L_0x55f541b21500 .functor OR 1, L_0x55f541b212c0, L_0x55f541b21380, C4<0>, C4<0>;
v0x55f54195c090_0 .net "a", 0 0, L_0x55f541b21610;  1 drivers
v0x55f54191e300_0 .net "b", 0 0, L_0x55f541b21700;  1 drivers
v0x55f54190a4c0_0 .net "ci", 0 0, L_0x7f03d4b8e338;  alias, 1 drivers
v0x55f54190a560_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f54195cf50_0 .net "co", 0 0, L_0x55f541b21500;  alias, 1 drivers
v0x55f54195d010_0 .net "out_and1", 0 0, L_0x55f541b212c0;  1 drivers
v0x55f54195d0d0_0 .net "out_and2", 0 0, L_0x55f541b21380;  1 drivers
v0x55f54195d190_0 .net "out_xor", 0 0, L_0x55f541b21250;  1 drivers
v0x55f54195d250_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f54192c830_0 .net "sum", 0 0, L_0x55f541b21490;  1 drivers
S_0x55f54192ca10 .scope module, "adder1" "full_adder" 19 40, 9 3 0, S_0x55f54191dff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b21830 .functor XOR 1, L_0x55f541b21c30, L_0x55f541b21cd0, C4<0>, C4<0>;
L_0x55f541b218a0 .functor AND 1, L_0x55f541b21830, L_0x55f541b21500, C4<1>, C4<1>;
L_0x55f541b219a0 .functor AND 1, L_0x55f541b21c30, L_0x55f541b21cd0, C4<1>, C4<1>;
L_0x55f541b21ab0 .functor XOR 1, L_0x55f541b21830, L_0x55f541b21500, C4<0>, C4<0>;
L_0x55f541b21b20 .functor OR 1, L_0x55f541b218a0, L_0x55f541b219a0, C4<0>, C4<0>;
v0x55f541951770_0 .net "a", 0 0, L_0x55f541b21c30;  1 drivers
v0x55f541951830_0 .net "b", 0 0, L_0x55f541b21cd0;  1 drivers
v0x55f5419518f0_0 .net "ci", 0 0, L_0x55f541b21500;  alias, 1 drivers
v0x55f5419519c0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f5419555e0_0 .net "co", 0 0, L_0x55f541b21b20;  alias, 1 drivers
v0x55f541955680_0 .net "out_and1", 0 0, L_0x55f541b218a0;  1 drivers
v0x55f541955720_0 .net "out_and2", 0 0, L_0x55f541b219a0;  1 drivers
v0x55f5419557e0_0 .net "out_xor", 0 0, L_0x55f541b21830;  1 drivers
v0x55f5419558a0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f5419449d0_0 .net "sum", 0 0, L_0x55f541b21ab0;  1 drivers
S_0x55f541944bb0 .scope module, "adder2" "full_adder" 19 50, 9 3 0, S_0x55f54191dff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b21d70 .functor XOR 1, L_0x55f541b221c0, L_0x55f541b22340, C4<0>, C4<0>;
L_0x55f541b21de0 .functor AND 1, L_0x55f541b21d70, L_0x55f541b21b20, C4<1>, C4<1>;
L_0x55f541b21f30 .functor AND 1, L_0x55f541b221c0, L_0x55f541b22340, C4<1>, C4<1>;
L_0x55f541b21ff0 .functor XOR 1, L_0x55f541b21d70, L_0x55f541b21b20, C4<0>, C4<0>;
L_0x55f541b22060 .functor OR 1, L_0x55f541b21de0, L_0x55f541b21f30, C4<0>, C4<0>;
v0x55f541913c50_0 .net "a", 0 0, L_0x55f541b221c0;  1 drivers
v0x55f541913d10_0 .net "b", 0 0, L_0x55f541b22340;  1 drivers
v0x55f541913dd0_0 .net "ci", 0 0, L_0x55f541b21b20;  alias, 1 drivers
v0x55f541913ea0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541913f40_0 .net "co", 0 0, L_0x55f541b22060;  alias, 1 drivers
v0x55f5419b1f00_0 .net "out_and1", 0 0, L_0x55f541b21de0;  1 drivers
v0x55f5419b1fa0_0 .net "out_and2", 0 0, L_0x55f541b21f30;  1 drivers
v0x55f5419b2060_0 .net "out_xor", 0 0, L_0x55f541b21d70;  1 drivers
v0x55f5419b2120_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f5419b2250_0 .net "sum", 0 0, L_0x55f541b21ff0;  1 drivers
S_0x55f541ae26c0 .scope module, "division_complement_second_nr" "division_4bits_XOR" 18 38, 19 3 0, S_0x55f54190a1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e458 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55f541b223e0 .functor XOR 4, v0x55f541afd8e0_0, L_0x7f03d4b8e458, C4<0000>, C4<0000>;
o0x7f03d4bdce28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f541ae4bd0_0 name=_s35
v0x55f541ae4cd0_0 .net *"_s7", 0 0, L_0x55f541b22450;  1 drivers
v0x55f541ae4db0_0 .net *"_s9", 2 0, L_0x55f541b22540;  1 drivers
v0x55f541ae4e70_0 .net "a", 3 0, v0x55f541afd8e0_0;  alias, 1 drivers
v0x55f541ae4f60_0 .net "a_xor", 3 0, L_0x55f541b223e0;  1 drivers
v0x55f541ae5020_0 .net "aux1", 0 0, L_0x55f541b22b10;  1 drivers
v0x55f541ae5110_0 .net "aux2", 0 0, L_0x55f541b23070;  1 drivers
v0x55f541ae5200_0 .net "aux3", 0 0, L_0x55f541b23660;  1 drivers
v0x55f541ae52a0_0 .net "aux_xor", 3 0, L_0x7f03d4b8e458;  1 drivers
v0x55f541ae53f0_0 .net "b", 3 0, L_0x7f03d4b8e2f0;  alias, 1 drivers
v0x55f541ae54b0_0 .net "ci", 0 0, L_0x7f03d4b8e338;  alias, 1 drivers
v0x55f541ae5550_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
o0x7f03d4bdcf18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541ae55f0_0 .net "co", 0 0, o0x7f03d4bdcf18;  0 drivers
v0x55f541ae5690_0 .var "complement1_finish", 0 0;
v0x55f541ae5750_0 .net "complement1_sel", 0 0, L_0x7f03d4b8e4a0;  alias, 1 drivers
L_0x7f03d4b8e410 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541ae57f0_0 .net "dumby", 3 0, L_0x7f03d4b8e410;  1 drivers
v0x55f541ae58b0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae5a60_0 .var "sum", 3 0;
v0x55f541ae5b40_0 .net "sum_aux", 3 0, L_0x55f541b2a4f0;  1 drivers
v0x55f541ae5c20_0 .net "sum_aux_v2", 3 0, L_0x55f541b225e0;  1 drivers
L_0x55f541b22450 .part L_0x7f03d4b8e410, 3, 1;
L_0x55f541b22540 .part L_0x55f541b2a4f0, 0, 3;
L_0x55f541b225e0 .concat [ 3 1 0 0], L_0x55f541b22540, L_0x55f541b22450;
L_0x55f541b22c20 .part L_0x55f541b223e0, 0, 1;
L_0x55f541b22d40 .part L_0x7f03d4b8e2f0, 0, 1;
L_0x55f541b23180 .part L_0x55f541b223e0, 1, 1;
L_0x55f541b23220 .part L_0x7f03d4b8e2f0, 1, 1;
L_0x55f541b237c0 .part L_0x55f541b223e0, 2, 1;
L_0x55f541b23940 .part L_0x7f03d4b8e2f0, 2, 1;
L_0x55f541b2a4f0 .concat [ 1 1 1 1], L_0x55f541b22a70, L_0x55f541b22fd0, L_0x55f541b235c0, o0x7f03d4bdce28;
S_0x55f541ae29a0 .scope module, "adder0" "full_adder" 19 30, 9 3 0, S_0x55f541ae26c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b22720 .functor XOR 1, L_0x55f541b22c20, L_0x55f541b22d40, C4<0>, C4<0>;
L_0x55f541b22790 .functor AND 1, L_0x55f541b22720, L_0x7f03d4b8e338, C4<1>, C4<1>;
L_0x55f541b22960 .functor AND 1, L_0x55f541b22c20, L_0x55f541b22d40, C4<1>, C4<1>;
L_0x55f541b22a70 .functor XOR 1, L_0x55f541b22720, L_0x7f03d4b8e338, C4<0>, C4<0>;
L_0x55f541b22b10 .functor OR 1, L_0x55f541b22790, L_0x55f541b22960, C4<0>, C4<0>;
v0x55f541ae2c30_0 .net "a", 0 0, L_0x55f541b22c20;  1 drivers
v0x55f541ae2d10_0 .net "b", 0 0, L_0x55f541b22d40;  1 drivers
v0x55f541ae2dd0_0 .net "ci", 0 0, L_0x7f03d4b8e338;  alias, 1 drivers
v0x55f541ae2ec0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ae2f60_0 .net "co", 0 0, L_0x55f541b22b10;  alias, 1 drivers
v0x55f541ae3050_0 .net "out_and1", 0 0, L_0x55f541b22790;  1 drivers
v0x55f541ae3110_0 .net "out_and2", 0 0, L_0x55f541b22960;  1 drivers
v0x55f541ae31d0_0 .net "out_xor", 0 0, L_0x55f541b22720;  1 drivers
v0x55f541ae3290_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae3330_0 .net "sum", 0 0, L_0x55f541b22a70;  1 drivers
S_0x55f541ae3510 .scope module, "adder1" "full_adder" 19 40, 9 3 0, S_0x55f541ae26c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b22de0 .functor XOR 1, L_0x55f541b23180, L_0x55f541b23220, C4<0>, C4<0>;
L_0x55f541b22e50 .functor AND 1, L_0x55f541b22de0, L_0x55f541b22b10, C4<1>, C4<1>;
L_0x55f541b22f10 .functor AND 1, L_0x55f541b23180, L_0x55f541b23220, C4<1>, C4<1>;
L_0x55f541b22fd0 .functor XOR 1, L_0x55f541b22de0, L_0x55f541b22b10, C4<0>, C4<0>;
L_0x55f541b23070 .functor OR 1, L_0x55f541b22e50, L_0x55f541b22f10, C4<0>, C4<0>;
v0x55f541ae3770_0 .net "a", 0 0, L_0x55f541b23180;  1 drivers
v0x55f541ae3830_0 .net "b", 0 0, L_0x55f541b23220;  1 drivers
v0x55f541ae38f0_0 .net "ci", 0 0, L_0x55f541b22b10;  alias, 1 drivers
v0x55f541ae3990_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ae3a30_0 .net "co", 0 0, L_0x55f541b23070;  alias, 1 drivers
v0x55f541ae3b20_0 .net "out_and1", 0 0, L_0x55f541b22e50;  1 drivers
v0x55f541ae3bc0_0 .net "out_and2", 0 0, L_0x55f541b22f10;  1 drivers
v0x55f541ae3c80_0 .net "out_xor", 0 0, L_0x55f541b22de0;  1 drivers
v0x55f541ae3d40_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae3e70_0 .net "sum", 0 0, L_0x55f541b22fd0;  1 drivers
S_0x55f541ae4050 .scope module, "adder2" "full_adder" 19 50, 9 3 0, S_0x55f541ae26c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b233d0 .functor XOR 1, L_0x55f541b237c0, L_0x55f541b23940, C4<0>, C4<0>;
L_0x55f541b23440 .functor AND 1, L_0x55f541b233d0, L_0x55f541b23070, C4<1>, C4<1>;
L_0x55f541b23500 .functor AND 1, L_0x55f541b237c0, L_0x55f541b23940, C4<1>, C4<1>;
L_0x55f541b235c0 .functor XOR 1, L_0x55f541b233d0, L_0x55f541b23070, C4<0>, C4<0>;
L_0x55f541b23660 .functor OR 1, L_0x55f541b23440, L_0x55f541b23500, C4<0>, C4<0>;
v0x55f541ae4290_0 .net "a", 0 0, L_0x55f541b237c0;  1 drivers
v0x55f541ae4350_0 .net "b", 0 0, L_0x55f541b23940;  1 drivers
v0x55f541ae4410_0 .net "ci", 0 0, L_0x55f541b23070;  alias, 1 drivers
v0x55f541ae4510_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ae45b0_0 .net "co", 0 0, L_0x55f541b23660;  alias, 1 drivers
v0x55f541ae46a0_0 .net "out_and1", 0 0, L_0x55f541b23440;  1 drivers
v0x55f541ae4740_0 .net "out_and2", 0 0, L_0x55f541b23500;  1 drivers
v0x55f541ae4800_0 .net "out_xor", 0 0, L_0x55f541b233d0;  1 drivers
v0x55f541ae48c0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae49f0_0 .net "sum", 0 0, L_0x55f541b235c0;  1 drivers
S_0x55f541ae6a80 .scope module, "result_div" "division_4bits_XOR" 16 56, 19 3 0, S_0x55f541902460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e578 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55f541b23b70 .functor XOR 4, L_0x55f541b252f0, L_0x7f03d4b8e578, C4<0000>, C4<0000>;
o0x7f03d4bddc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f541ae9000_0 name=_s35
v0x55f541ae9100_0 .net *"_s7", 0 0, L_0x55f541b23c60;  1 drivers
v0x55f541ae91e0_0 .net *"_s9", 2 0, L_0x55f541b23d50;  1 drivers
v0x55f541ae92a0_0 .net "a", 3 0, L_0x55f541b252f0;  1 drivers
v0x55f541ae9380_0 .net "a_xor", 3 0, L_0x55f541b23b70;  1 drivers
v0x55f541ae9460_0 .net "aux1", 0 0, L_0x55f541b24320;  1 drivers
v0x55f541ae9550_0 .net "aux2", 0 0, L_0x55f541b24910;  1 drivers
v0x55f541ae9640_0 .net "aux3", 0 0, L_0x55f541b24ed0;  1 drivers
v0x55f541ae96e0_0 .net "aux_xor", 3 0, L_0x7f03d4b8e578;  1 drivers
L_0x7f03d4b8e608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541ae9830_0 .net "b", 3 0, L_0x7f03d4b8e608;  1 drivers
L_0x7f03d4b8e650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f541ae9910_0 .net "ci", 0 0, L_0x7f03d4b8e650;  1 drivers
v0x55f541ae99b0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
o0x7f03d4bddd58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541ae9a50_0 .net "co", 0 0, o0x7f03d4bddd58;  0 drivers
v0x55f541ae9af0_0 .var "complement1_finish", 0 0;
v0x55f541ae9bb0_0 .net "complement1_sel", 0 0, L_0x55f541b23a80;  alias, 1 drivers
L_0x7f03d4b8e530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541ae9c50_0 .net "dumby", 3 0, L_0x7f03d4b8e530;  1 drivers
v0x55f541ae9d10_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae9ec0_0 .var "sum", 3 0;
v0x55f541ae9fa0_0 .net "sum_aux", 3 0, L_0x55f541b2a6e0;  1 drivers
v0x55f541aea080_0 .net "sum_aux_v2", 3 0, L_0x55f541b23e20;  1 drivers
L_0x55f541b23c60 .part L_0x7f03d4b8e530, 3, 1;
L_0x55f541b23d50 .part L_0x55f541b2a6e0, 0, 3;
L_0x55f541b23e20 .concat [ 3 1 0 0], L_0x55f541b23d50, L_0x55f541b23c60;
L_0x55f541b24430 .part L_0x55f541b23b70, 0, 1;
L_0x55f541b24550 .part L_0x7f03d4b8e608, 0, 1;
L_0x55f541b24a20 .part L_0x55f541b23b70, 1, 1;
L_0x55f541b24ac0 .part L_0x7f03d4b8e608, 1, 1;
L_0x55f541b25030 .part L_0x55f541b23b70, 2, 1;
L_0x55f541b251b0 .part L_0x7f03d4b8e608, 2, 1;
L_0x55f541b2a6e0 .concat [ 1 1 1 1], L_0x55f541b24280, L_0x55f541b24870, L_0x55f541b24e30, o0x7f03d4bddc08;
S_0x55f541ae6d40 .scope module, "adder0" "full_adder" 19 30, 9 3 0, S_0x55f541ae6a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b23f90 .functor XOR 1, L_0x55f541b24430, L_0x55f541b24550, C4<0>, C4<0>;
L_0x55f541b24030 .functor AND 1, L_0x55f541b23f90, L_0x7f03d4b8e650, C4<1>, C4<1>;
L_0x55f541b24170 .functor AND 1, L_0x55f541b24430, L_0x55f541b24550, C4<1>, C4<1>;
L_0x55f541b24280 .functor XOR 1, L_0x55f541b23f90, L_0x7f03d4b8e650, C4<0>, C4<0>;
L_0x55f541b24320 .functor OR 1, L_0x55f541b24030, L_0x55f541b24170, C4<0>, C4<0>;
v0x55f541ae6fd0_0 .net "a", 0 0, L_0x55f541b24430;  1 drivers
v0x55f541ae70b0_0 .net "b", 0 0, L_0x55f541b24550;  1 drivers
v0x55f541ae7170_0 .net "ci", 0 0, L_0x7f03d4b8e650;  alias, 1 drivers
v0x55f541ae7210_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ae72b0_0 .net "co", 0 0, L_0x55f541b24320;  alias, 1 drivers
v0x55f541ae73c0_0 .net "out_and1", 0 0, L_0x55f541b24030;  1 drivers
v0x55f541ae7480_0 .net "out_and2", 0 0, L_0x55f541b24170;  1 drivers
v0x55f541ae7540_0 .net "out_xor", 0 0, L_0x55f541b23f90;  1 drivers
v0x55f541ae7600_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae7730_0 .net "sum", 0 0, L_0x55f541b24280;  1 drivers
S_0x55f541ae7910 .scope module, "adder1" "full_adder" 19 40, 9 3 0, S_0x55f541ae6a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b245f0 .functor XOR 1, L_0x55f541b24a20, L_0x55f541b24ac0, C4<0>, C4<0>;
L_0x55f541b24660 .functor AND 1, L_0x55f541b245f0, L_0x55f541b24320, C4<1>, C4<1>;
L_0x55f541b247b0 .functor AND 1, L_0x55f541b24a20, L_0x55f541b24ac0, C4<1>, C4<1>;
L_0x55f541b24870 .functor XOR 1, L_0x55f541b245f0, L_0x55f541b24320, C4<0>, C4<0>;
L_0x55f541b24910 .functor OR 1, L_0x55f541b24660, L_0x55f541b247b0, C4<0>, C4<0>;
v0x55f541ae7b70_0 .net "a", 0 0, L_0x55f541b24a20;  1 drivers
v0x55f541ae7c30_0 .net "b", 0 0, L_0x55f541b24ac0;  1 drivers
v0x55f541ae7cf0_0 .net "ci", 0 0, L_0x55f541b24320;  alias, 1 drivers
v0x55f541ae7dc0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ae7e60_0 .net "co", 0 0, L_0x55f541b24910;  alias, 1 drivers
v0x55f541ae7f50_0 .net "out_and1", 0 0, L_0x55f541b24660;  1 drivers
v0x55f541ae7ff0_0 .net "out_and2", 0 0, L_0x55f541b247b0;  1 drivers
v0x55f541ae80b0_0 .net "out_xor", 0 0, L_0x55f541b245f0;  1 drivers
v0x55f541ae8170_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae82a0_0 .net "sum", 0 0, L_0x55f541b24870;  1 drivers
S_0x55f541ae8480 .scope module, "adder2" "full_adder" 19 50, 9 3 0, S_0x55f541ae6a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b24bb0 .functor XOR 1, L_0x55f541b25030, L_0x55f541b251b0, C4<0>, C4<0>;
L_0x55f541b24c20 .functor AND 1, L_0x55f541b24bb0, L_0x55f541b24910, C4<1>, C4<1>;
L_0x55f541b24d70 .functor AND 1, L_0x55f541b25030, L_0x55f541b251b0, C4<1>, C4<1>;
L_0x55f541b24e30 .functor XOR 1, L_0x55f541b24bb0, L_0x55f541b24910, C4<0>, C4<0>;
L_0x55f541b24ed0 .functor OR 1, L_0x55f541b24c20, L_0x55f541b24d70, C4<0>, C4<0>;
v0x55f541ae86c0_0 .net "a", 0 0, L_0x55f541b25030;  1 drivers
v0x55f541ae8780_0 .net "b", 0 0, L_0x55f541b251b0;  1 drivers
v0x55f541ae8840_0 .net "ci", 0 0, L_0x55f541b24910;  alias, 1 drivers
v0x55f541ae8940_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541ae89e0_0 .net "co", 0 0, L_0x55f541b24ed0;  alias, 1 drivers
v0x55f541ae8ad0_0 .net "out_and1", 0 0, L_0x55f541b24c20;  1 drivers
v0x55f541ae8b70_0 .net "out_and2", 0 0, L_0x55f541b24d70;  1 drivers
v0x55f541ae8c30_0 .net "out_xor", 0 0, L_0x55f541b24bb0;  1 drivers
v0x55f541ae8cf0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541ae8e20_0 .net "sum", 0 0, L_0x55f541b24e30;  1 drivers
S_0x55f541aebe70 .scope module, "mult" "multiply_block" 14 42, 20 3 0, S_0x55f541a77b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "c";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "multiply_done";
L_0x7f03d4b8e2a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55f541afb770_0 .net/2u *"_s10", 3 0, L_0x7f03d4b8e2a8;  1 drivers
L_0x7f03d4b8e260 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55f541afb870_0 .net/2u *"_s6", 3 0, L_0x7f03d4b8e260;  1 drivers
v0x55f541afb950_0 .net "a", 3 0, v0x55f541afd020_0;  alias, 1 drivers
v0x55f541afb9f0_0 .var "aux_sumy_v2", 7 0;
v0x55f541afbab0_0 .net "b", 3 0, v0x55f541afd8e0_0;  alias, 1 drivers
v0x55f541afbb50_0 .var "c", 7 0;
v0x55f541afbc30_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541afbcd0_0 .var "complement_result_sel", 0 0;
v0x55f541afbd70_0 .var "counter", 3 0;
v0x55f541afbe30_0 .net "done", 0 0, L_0x55f541b20d80;  1 drivers
v0x55f541afbef0_0 .net "first_nr_aux", 3 0, v0x55f541af3df0_0;  1 drivers
v0x55f541afbfb0_0 .net "multiply_done", 0 0, L_0x55f541acc9b0;  alias, 1 drivers
v0x55f541afc050_0 .net "resulty", 7 0, v0x55f541afb440_0;  1 drivers
v0x55f541afc110_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541afc1b0_0 .net "second_nr_aux", 3 0, v0x55f541af4120_0;  1 drivers
v0x55f541afc250_0 .net "start", 0 0, v0x55f541a9a730_0;  alias, 1 drivers
L_0x55f541acc9b0 .cmp/eq 4, v0x55f541afbd70_0, L_0x7f03d4b8e260;
L_0x55f541b20d80 .cmp/eq 4, v0x55f541afbd70_0, L_0x7f03d4b8e2a8;
S_0x55f541aec130 .scope module, "multiply_comple2" "multiply_complement_to_2" 20 26, 21 3 0, S_0x55f541aebe70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8df90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f541af38a0_0 .net "ci", 0 0, L_0x7f03d4b8df90;  1 drivers
v0x55f541af3960_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af3a20_0 .var "complement1_finish", 0 0;
v0x55f541af3af0_0 .net "complement1_finish_nr1", 0 0, v0x55f541aef940_0;  1 drivers
v0x55f541af3bc0_0 .net "complement1_finish_nr2", 0 0, v0x55f541af3110_0;  1 drivers
L_0x7f03d4b8e0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f541af3c60_0 .net "complement1_sel", 0 0, L_0x7f03d4b8e0f8;  1 drivers
L_0x7f03d4b8df48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541af3d00_0 .net "dumb_0", 3 0, L_0x7f03d4b8df48;  1 drivers
v0x55f541af3df0_0 .var "first_nr", 3 0;
v0x55f541af3e90_0 .net "first_nr_aux", 3 0, v0x55f541aefd50_0;  1 drivers
v0x55f541af3fe0_0 .net "first_nr_reg", 3 0, v0x55f541afd020_0;  alias, 1 drivers
v0x55f541af4080_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af4120_0 .var "second_nr", 3 0;
v0x55f541af4200_0 .net "second_nr_aux", 3 0, v0x55f541af34e0_0;  1 drivers
v0x55f541af42c0_0 .net "second_nr_reg", 3 0, v0x55f541afd8e0_0;  alias, 1 drivers
S_0x55f541aec430 .scope module, "multiply_complement_first_nr" "multiply_4bits_XOR" 21 26, 22 3 0, S_0x55f541aec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e020 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55f541b1a850 .functor XOR 4, v0x55f541afd020_0, L_0x7f03d4b8e020, C4<0000>, C4<0000>;
o0x7f03d4bdec28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f541aeee30_0 name=_s35
v0x55f541aeef30_0 .net *"_s7", 0 0, L_0x55f541b1a910;  1 drivers
v0x55f541aef010_0 .net *"_s9", 2 0, L_0x55f541b1aa00;  1 drivers
v0x55f541aef0d0_0 .net "a", 3 0, v0x55f541afd020_0;  alias, 1 drivers
v0x55f541aef220_0 .net "a_xor", 3 0, L_0x55f541b1a850;  1 drivers
v0x55f541aef300_0 .net "aux1", 0 0, L_0x55f541b1aec0;  1 drivers
v0x55f541aef3a0_0 .net "aux2", 0 0, L_0x55f541b1b4f0;  1 drivers
v0x55f541aef490_0 .net "aux3", 0 0, L_0x55f541b1baa0;  1 drivers
v0x55f541aef530_0 .net "aux_xor", 3 0, L_0x7f03d4b8e020;  1 drivers
v0x55f541aef680_0 .net "b", 3 0, L_0x7f03d4b8df48;  alias, 1 drivers
v0x55f541aef760_0 .net "ci", 0 0, L_0x7f03d4b8df90;  alias, 1 drivers
v0x55f541aef800_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
o0x7f03d4bded48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541aef8a0_0 .net "co", 0 0, o0x7f03d4bded48;  0 drivers
v0x55f541aef940_0 .var "complement1_finish", 0 0;
v0x55f541aefa00_0 .net "complement1_sel", 0 0, L_0x7f03d4b8e0f8;  alias, 1 drivers
L_0x7f03d4b8dfd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541aefac0_0 .net "dumby", 3 0, L_0x7f03d4b8dfd8;  1 drivers
v0x55f541aefba0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541aefd50_0 .var "sum", 3 0;
v0x55f541aefe30_0 .net "sum_aux", 3 0, L_0x55f541b29f40;  1 drivers
v0x55f541aeff10_0 .net "sum_aux_v2", 3 0, L_0x55f541b1aaa0;  1 drivers
L_0x55f541b1a910 .part L_0x7f03d4b8dfd8, 3, 1;
L_0x55f541b1aa00 .part L_0x55f541b29f40, 0, 3;
L_0x55f541b1aaa0 .concat [ 3 1 0 0], L_0x55f541b1aa00, L_0x55f541b1a910;
L_0x55f541b1afd0 .part L_0x55f541b1a850, 0, 1;
L_0x55f541b1b0f0 .part L_0x7f03d4b8df48, 0, 1;
L_0x55f541b1b600 .part L_0x55f541b1a850, 1, 1;
L_0x55f541b1b6e0 .part L_0x7f03d4b8df48, 1, 1;
L_0x55f541b1bc00 .part L_0x55f541b1a850, 2, 1;
L_0x55f541b1bd80 .part L_0x7f03d4b8df48, 2, 1;
L_0x55f541b29f40 .concat [ 1 1 1 1], L_0x55f541b1ae20, L_0x55f541b1b450, L_0x55f541b1ba00, o0x7f03d4bdec28;
S_0x55f541aec760 .scope module, "adder0" "full_adder" 22 30, 9 3 0, S_0x55f541aec430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1abe0 .functor XOR 1, L_0x55f541b1afd0, L_0x55f541b1b0f0, C4<0>, C4<0>;
L_0x55f541b1ac50 .functor AND 1, L_0x55f541b1abe0, L_0x7f03d4b8df90, C4<1>, C4<1>;
L_0x55f541b1ad10 .functor AND 1, L_0x55f541b1afd0, L_0x55f541b1b0f0, C4<1>, C4<1>;
L_0x55f541b1ae20 .functor XOR 1, L_0x55f541b1abe0, L_0x7f03d4b8df90, C4<0>, C4<0>;
L_0x55f541b1aec0 .functor OR 1, L_0x55f541b1ac50, L_0x55f541b1ad10, C4<0>, C4<0>;
v0x55f541aeca50_0 .net "a", 0 0, L_0x55f541b1afd0;  1 drivers
v0x55f541aecb30_0 .net "b", 0 0, L_0x55f541b1b0f0;  1 drivers
v0x55f541aecbf0_0 .net "ci", 0 0, L_0x7f03d4b8df90;  alias, 1 drivers
v0x55f541aeccc0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541aecd60_0 .net "co", 0 0, L_0x55f541b1aec0;  alias, 1 drivers
v0x55f541aece70_0 .net "out_and1", 0 0, L_0x55f541b1ac50;  1 drivers
v0x55f541aecf30_0 .net "out_and2", 0 0, L_0x55f541b1ad10;  1 drivers
v0x55f541aecff0_0 .net "out_xor", 0 0, L_0x55f541b1abe0;  1 drivers
v0x55f541aed0b0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541aed150_0 .net "sum", 0 0, L_0x55f541b1ae20;  1 drivers
S_0x55f541aed330 .scope module, "adder1" "full_adder" 22 40, 9 3 0, S_0x55f541aec430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1b220 .functor XOR 1, L_0x55f541b1b600, L_0x55f541b1b6e0, C4<0>, C4<0>;
L_0x55f541b1b290 .functor AND 1, L_0x55f541b1b220, L_0x55f541b1aec0, C4<1>, C4<1>;
L_0x55f541b1b390 .functor AND 1, L_0x55f541b1b600, L_0x55f541b1b6e0, C4<1>, C4<1>;
L_0x55f541b1b450 .functor XOR 1, L_0x55f541b1b220, L_0x55f541b1aec0, C4<0>, C4<0>;
L_0x55f541b1b4f0 .functor OR 1, L_0x55f541b1b290, L_0x55f541b1b390, C4<0>, C4<0>;
v0x55f541aed590_0 .net "a", 0 0, L_0x55f541b1b600;  1 drivers
v0x55f541aed650_0 .net "b", 0 0, L_0x55f541b1b6e0;  1 drivers
v0x55f541aed710_0 .net "ci", 0 0, L_0x55f541b1aec0;  alias, 1 drivers
v0x55f541aed7e0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541aed880_0 .net "co", 0 0, L_0x55f541b1b4f0;  alias, 1 drivers
v0x55f541aed970_0 .net "out_and1", 0 0, L_0x55f541b1b290;  1 drivers
v0x55f541aeda10_0 .net "out_and2", 0 0, L_0x55f541b1b390;  1 drivers
v0x55f541aedad0_0 .net "out_xor", 0 0, L_0x55f541b1b220;  1 drivers
v0x55f541aedb90_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541aee0d0_0 .net "sum", 0 0, L_0x55f541b1b450;  1 drivers
S_0x55f541aee2b0 .scope module, "adder2" "full_adder" 22 50, 9 3 0, S_0x55f541aec430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1b780 .functor XOR 1, L_0x55f541b1bc00, L_0x55f541b1bd80, C4<0>, C4<0>;
L_0x55f541b1b7f0 .functor AND 1, L_0x55f541b1b780, L_0x55f541b1b4f0, C4<1>, C4<1>;
L_0x55f541b1b940 .functor AND 1, L_0x55f541b1bc00, L_0x55f541b1bd80, C4<1>, C4<1>;
L_0x55f541b1ba00 .functor XOR 1, L_0x55f541b1b780, L_0x55f541b1b4f0, C4<0>, C4<0>;
L_0x55f541b1baa0 .functor OR 1, L_0x55f541b1b7f0, L_0x55f541b1b940, C4<0>, C4<0>;
v0x55f541aee4f0_0 .net "a", 0 0, L_0x55f541b1bc00;  1 drivers
v0x55f541aee5b0_0 .net "b", 0 0, L_0x55f541b1bd80;  1 drivers
v0x55f541aee670_0 .net "ci", 0 0, L_0x55f541b1b4f0;  alias, 1 drivers
v0x55f541aee770_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541aee810_0 .net "co", 0 0, L_0x55f541b1baa0;  alias, 1 drivers
v0x55f541aee900_0 .net "out_and1", 0 0, L_0x55f541b1b7f0;  1 drivers
v0x55f541aee9a0_0 .net "out_and2", 0 0, L_0x55f541b1b940;  1 drivers
v0x55f541aeea60_0 .net "out_xor", 0 0, L_0x55f541b1b780;  1 drivers
v0x55f541aeeb20_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541aeec50_0 .net "sum", 0 0, L_0x55f541b1ba00;  1 drivers
S_0x55f541af0110 .scope module, "multiply_complement_second_nr" "multiply_4bits_XOR" 21 38, 22 3 0, S_0x55f541aec130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e0b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55f541b1be20 .functor XOR 4, v0x55f541afd8e0_0, L_0x7f03d4b8e0b0, C4<0000>, C4<0000>;
o0x7f03d4bdf828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55f541af2620_0 name=_s35
v0x55f541af2720_0 .net *"_s7", 0 0, L_0x55f541b1be90;  1 drivers
v0x55f541af2800_0 .net *"_s9", 2 0, L_0x55f541b1bf80;  1 drivers
v0x55f541af28c0_0 .net "a", 3 0, v0x55f541afd8e0_0;  alias, 1 drivers
v0x55f541af2a10_0 .net "a_xor", 3 0, L_0x55f541b1be20;  1 drivers
v0x55f541af2af0_0 .net "aux1", 0 0, L_0x55f541b1c4d0;  1 drivers
v0x55f541af2b90_0 .net "aux2", 0 0, L_0x55f541b1ca30;  1 drivers
v0x55f541af2c80_0 .net "aux3", 0 0, L_0x55f541b1d060;  1 drivers
v0x55f541af2d20_0 .net "aux_xor", 3 0, L_0x7f03d4b8e0b0;  1 drivers
v0x55f541af2e70_0 .net "b", 3 0, L_0x7f03d4b8df48;  alias, 1 drivers
v0x55f541af2f30_0 .net "ci", 0 0, L_0x7f03d4b8df90;  alias, 1 drivers
v0x55f541af2fd0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
o0x7f03d4bdf918 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541af3070_0 .net "co", 0 0, o0x7f03d4bdf918;  0 drivers
v0x55f541af3110_0 .var "complement1_finish", 0 0;
v0x55f541af31d0_0 .net "complement1_sel", 0 0, L_0x7f03d4b8e0f8;  alias, 1 drivers
L_0x7f03d4b8e068 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f541af3270_0 .net "dumby", 3 0, L_0x7f03d4b8e068;  1 drivers
v0x55f541af3330_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af34e0_0 .var "sum", 3 0;
v0x55f541af35c0_0 .net "sum_aux", 3 0, L_0x55f541b2a110;  1 drivers
v0x55f541af36a0_0 .net "sum_aux_v2", 3 0, L_0x55f541b1c020;  1 drivers
L_0x55f541b1be90 .part L_0x7f03d4b8e068, 3, 1;
L_0x55f541b1bf80 .part L_0x55f541b2a110, 0, 3;
L_0x55f541b1c020 .concat [ 3 1 0 0], L_0x55f541b1bf80, L_0x55f541b1be90;
L_0x55f541b1c5e0 .part L_0x55f541b1be20, 0, 1;
L_0x55f541b1c700 .part L_0x7f03d4b8df48, 0, 1;
L_0x55f541b1cb40 .part L_0x55f541b1be20, 1, 1;
L_0x55f541b1cc20 .part L_0x7f03d4b8df48, 1, 1;
L_0x55f541b1d1c0 .part L_0x55f541b1be20, 2, 1;
L_0x55f541b1d340 .part L_0x7f03d4b8df48, 2, 1;
L_0x55f541b2a110 .concat [ 1 1 1 1], L_0x55f541b1c430, L_0x55f541b1c990, L_0x55f541b1cfc0, o0x7f03d4bdf828;
S_0x55f541af03f0 .scope module, "adder0" "full_adder" 22 30, 9 3 0, S_0x55f541af0110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1c190 .functor XOR 1, L_0x55f541b1c5e0, L_0x55f541b1c700, C4<0>, C4<0>;
L_0x55f541b1c230 .functor AND 1, L_0x55f541b1c190, L_0x7f03d4b8df90, C4<1>, C4<1>;
L_0x55f541b1c320 .functor AND 1, L_0x55f541b1c5e0, L_0x55f541b1c700, C4<1>, C4<1>;
L_0x55f541b1c430 .functor XOR 1, L_0x55f541b1c190, L_0x7f03d4b8df90, C4<0>, C4<0>;
L_0x55f541b1c4d0 .functor OR 1, L_0x55f541b1c230, L_0x55f541b1c320, C4<0>, C4<0>;
v0x55f541af0680_0 .net "a", 0 0, L_0x55f541b1c5e0;  1 drivers
v0x55f541af0760_0 .net "b", 0 0, L_0x55f541b1c700;  1 drivers
v0x55f541af0820_0 .net "ci", 0 0, L_0x7f03d4b8df90;  alias, 1 drivers
v0x55f541af0910_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af09b0_0 .net "co", 0 0, L_0x55f541b1c4d0;  alias, 1 drivers
v0x55f541af0aa0_0 .net "out_and1", 0 0, L_0x55f541b1c230;  1 drivers
v0x55f541af0b60_0 .net "out_and2", 0 0, L_0x55f541b1c320;  1 drivers
v0x55f541af0c20_0 .net "out_xor", 0 0, L_0x55f541b1c190;  1 drivers
v0x55f541af0ce0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af0d80_0 .net "sum", 0 0, L_0x55f541b1c430;  1 drivers
S_0x55f541af0f60 .scope module, "adder1" "full_adder" 22 40, 9 3 0, S_0x55f541af0110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1c7a0 .functor XOR 1, L_0x55f541b1cb40, L_0x55f541b1cc20, C4<0>, C4<0>;
L_0x55f541b1c810 .functor AND 1, L_0x55f541b1c7a0, L_0x55f541b1c4d0, C4<1>, C4<1>;
L_0x55f541b1c8d0 .functor AND 1, L_0x55f541b1cb40, L_0x55f541b1cc20, C4<1>, C4<1>;
L_0x55f541b1c990 .functor XOR 1, L_0x55f541b1c7a0, L_0x55f541b1c4d0, C4<0>, C4<0>;
L_0x55f541b1ca30 .functor OR 1, L_0x55f541b1c810, L_0x55f541b1c8d0, C4<0>, C4<0>;
v0x55f541af11c0_0 .net "a", 0 0, L_0x55f541b1cb40;  1 drivers
v0x55f541af1280_0 .net "b", 0 0, L_0x55f541b1cc20;  1 drivers
v0x55f541af1340_0 .net "ci", 0 0, L_0x55f541b1c4d0;  alias, 1 drivers
v0x55f541af13e0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af1480_0 .net "co", 0 0, L_0x55f541b1ca30;  alias, 1 drivers
v0x55f541af1570_0 .net "out_and1", 0 0, L_0x55f541b1c810;  1 drivers
v0x55f541af1610_0 .net "out_and2", 0 0, L_0x55f541b1c8d0;  1 drivers
v0x55f541af16d0_0 .net "out_xor", 0 0, L_0x55f541b1c7a0;  1 drivers
v0x55f541af1790_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af18c0_0 .net "sum", 0 0, L_0x55f541b1c990;  1 drivers
S_0x55f541af1aa0 .scope module, "adder2" "full_adder" 22 50, 9 3 0, S_0x55f541af0110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1cdd0 .functor XOR 1, L_0x55f541b1d1c0, L_0x55f541b1d340, C4<0>, C4<0>;
L_0x55f541b1ce40 .functor AND 1, L_0x55f541b1cdd0, L_0x55f541b1ca30, C4<1>, C4<1>;
L_0x55f541b1cf00 .functor AND 1, L_0x55f541b1d1c0, L_0x55f541b1d340, C4<1>, C4<1>;
L_0x55f541b1cfc0 .functor XOR 1, L_0x55f541b1cdd0, L_0x55f541b1ca30, C4<0>, C4<0>;
L_0x55f541b1d060 .functor OR 1, L_0x55f541b1ce40, L_0x55f541b1cf00, C4<0>, C4<0>;
v0x55f541af1ce0_0 .net "a", 0 0, L_0x55f541b1d1c0;  1 drivers
v0x55f541af1da0_0 .net "b", 0 0, L_0x55f541b1d340;  1 drivers
v0x55f541af1e60_0 .net "ci", 0 0, L_0x55f541b1ca30;  alias, 1 drivers
v0x55f541af1f60_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af2000_0 .net "co", 0 0, L_0x55f541b1d060;  alias, 1 drivers
v0x55f541af20f0_0 .net "out_and1", 0 0, L_0x55f541b1ce40;  1 drivers
v0x55f541af2190_0 .net "out_and2", 0 0, L_0x55f541b1cf00;  1 drivers
v0x55f541af2250_0 .net "out_xor", 0 0, L_0x55f541b1cdd0;  1 drivers
v0x55f541af2310_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af2440_0 .net "sum", 0 0, L_0x55f541b1cfc0;  1 drivers
S_0x55f541af4460 .scope module, "multiply_complement_result" "multiply_8bits_XOR" 20 37, 23 3 0, S_0x55f541aebe70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 8 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f03d4b8e188 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55f541b1d3e0 .functor XOR 8, v0x55f541afb9f0_0, L_0x7f03d4b8e188, C4<00000000>, C4<00000000>;
v0x55f541afa380_0 .net "a", 7 0, v0x55f541afb9f0_0;  1 drivers
v0x55f541afa480_0 .net "a_xor", 7 0, L_0x55f541b1d3e0;  1 drivers
v0x55f541afa560_0 .net "aux1", 0 0, L_0x55f541b1d800;  1 drivers
v0x55f541afa600_0 .net "aux2", 0 0, L_0x55f541b1ddc0;  1 drivers
v0x55f541afa6f0_0 .net "aux3", 0 0, L_0x55f541b1e3b0;  1 drivers
v0x55f541afa830_0 .net "aux4", 0 0, L_0x55f541b1e9a0;  1 drivers
v0x55f541afa920_0 .net "aux5", 0 0, L_0x55f541b1efd0;  1 drivers
v0x55f541afaa10_0 .net "aux6", 0 0, L_0x55f541b1f580;  1 drivers
v0x55f541afab00_0 .net "aux7", 0 0, L_0x55f541b1fb90;  1 drivers
v0x55f541afac30_0 .net "aux8", 0 0, L_0x55f541b201c0;  1 drivers
v0x55f541afacd0_0 .net "aux_xor", 7 0, L_0x7f03d4b8e188;  1 drivers
L_0x7f03d4b8e1d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f541afad70_0 .net "b", 7 0, L_0x7f03d4b8e1d0;  1 drivers
L_0x7f03d4b8e218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f541afae50_0 .net "ci", 0 0, L_0x7f03d4b8e218;  1 drivers
v0x55f541afaef0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
o0x7f03d4be13e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f541afaf90_0 .net "co", 0 0, o0x7f03d4be13e8;  0 drivers
v0x55f541afb030_0 .var "complement1_finish", 0 0;
v0x55f541afb0f0_0 .net "complement1_sel", 0 0, v0x55f541afbcd0_0;  1 drivers
L_0x7f03d4b8e140 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55f541afb2c0_0 .net "dumby", 7 0, L_0x7f03d4b8e140;  1 drivers
v0x55f541afb3a0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541afb440_0 .var "sum", 7 0;
v0x55f541afb520_0 .net "sum_aux", 7 0, L_0x55f541b20600;  1 drivers
L_0x55f541b1d910 .part L_0x55f541b1d3e0, 0, 1;
L_0x55f541b1da00 .part L_0x7f03d4b8e1d0, 0, 1;
L_0x55f541b1ded0 .part L_0x55f541b1d3e0, 1, 1;
L_0x55f541b1df70 .part L_0x7f03d4b8e1d0, 1, 1;
L_0x55f541b1e4c0 .part L_0x55f541b1d3e0, 2, 1;
L_0x55f541b1e5f0 .part L_0x7f03d4b8e1d0, 2, 1;
L_0x55f541b1eab0 .part L_0x55f541b1d3e0, 3, 1;
L_0x55f541b1eb50 .part L_0x7f03d4b8e1d0, 3, 1;
L_0x55f541b1f0e0 .part L_0x55f541b1d3e0, 4, 1;
L_0x55f541b1f180 .part L_0x7f03d4b8e1d0, 4, 1;
L_0x55f541b1f690 .part L_0x55f541b1d3e0, 5, 1;
L_0x55f541b1f730 .part L_0x7f03d4b8e1d0, 5, 1;
L_0x55f541b1fca0 .part L_0x55f541b1d3e0, 6, 1;
L_0x55f541b1fe50 .part L_0x7f03d4b8e1d0, 6, 1;
L_0x55f541b20320 .part L_0x55f541b1d3e0, 7, 1;
L_0x55f541b203c0 .part L_0x7f03d4b8e1d0, 7, 1;
LS_0x55f541b20600_0_0 .concat8 [ 1 1 1 1], L_0x55f541b1d760, L_0x55f541b1dd20, L_0x55f541b1e310, L_0x55f541b1e900;
LS_0x55f541b20600_0_4 .concat8 [ 1 1 1 1], L_0x55f541b1ef30, L_0x55f541b1f4e0, L_0x55f541b1faf0, L_0x55f541b20120;
L_0x55f541b20600 .concat8 [ 4 4 0 0], LS_0x55f541b20600_0_0, LS_0x55f541b20600_0_4;
S_0x55f541af4740 .scope module, "adder0" "full_adder" 23 35, 9 3 0, S_0x55f541af4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1d4a0 .functor XOR 1, L_0x55f541b1d910, L_0x55f541b1da00, C4<0>, C4<0>;
L_0x55f541b1d510 .functor AND 1, L_0x55f541b1d4a0, L_0x7f03d4b8e218, C4<1>, C4<1>;
L_0x55f541b1d650 .functor AND 1, L_0x55f541b1d910, L_0x55f541b1da00, C4<1>, C4<1>;
L_0x55f541b1d760 .functor XOR 1, L_0x55f541b1d4a0, L_0x7f03d4b8e218, C4<0>, C4<0>;
L_0x55f541b1d800 .functor OR 1, L_0x55f541b1d510, L_0x55f541b1d650, C4<0>, C4<0>;
v0x55f541af49d0_0 .net "a", 0 0, L_0x55f541b1d910;  1 drivers
v0x55f541af4ab0_0 .net "b", 0 0, L_0x55f541b1da00;  1 drivers
v0x55f541af4b70_0 .net "ci", 0 0, L_0x7f03d4b8e218;  alias, 1 drivers
v0x55f541af4c40_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af4ce0_0 .net "co", 0 0, L_0x55f541b1d800;  alias, 1 drivers
v0x55f541af4df0_0 .net "out_and1", 0 0, L_0x55f541b1d510;  1 drivers
v0x55f541af4eb0_0 .net "out_and2", 0 0, L_0x55f541b1d650;  1 drivers
v0x55f541af4f70_0 .net "out_xor", 0 0, L_0x55f541b1d4a0;  1 drivers
v0x55f541af5030_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af5160_0 .net "sum", 0 0, L_0x55f541b1d760;  1 drivers
S_0x55f541af5340 .scope module, "adder1" "full_adder" 23 45, 9 3 0, S_0x55f541af4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1daa0 .functor XOR 1, L_0x55f541b1ded0, L_0x55f541b1df70, C4<0>, C4<0>;
L_0x55f541b1db10 .functor AND 1, L_0x55f541b1daa0, L_0x55f541b1d800, C4<1>, C4<1>;
L_0x55f541b1dc60 .functor AND 1, L_0x55f541b1ded0, L_0x55f541b1df70, C4<1>, C4<1>;
L_0x55f541b1dd20 .functor XOR 1, L_0x55f541b1daa0, L_0x55f541b1d800, C4<0>, C4<0>;
L_0x55f541b1ddc0 .functor OR 1, L_0x55f541b1db10, L_0x55f541b1dc60, C4<0>, C4<0>;
v0x55f541af55a0_0 .net "a", 0 0, L_0x55f541b1ded0;  1 drivers
v0x55f541af5660_0 .net "b", 0 0, L_0x55f541b1df70;  1 drivers
v0x55f541af5720_0 .net "ci", 0 0, L_0x55f541b1d800;  alias, 1 drivers
v0x55f541af57f0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af5890_0 .net "co", 0 0, L_0x55f541b1ddc0;  alias, 1 drivers
v0x55f541af5980_0 .net "out_and1", 0 0, L_0x55f541b1db10;  1 drivers
v0x55f541af5a20_0 .net "out_and2", 0 0, L_0x55f541b1dc60;  1 drivers
v0x55f541af5ae0_0 .net "out_xor", 0 0, L_0x55f541b1daa0;  1 drivers
v0x55f541af5ba0_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af5cd0_0 .net "sum", 0 0, L_0x55f541b1dd20;  1 drivers
S_0x55f541af5eb0 .scope module, "adder2" "full_adder" 23 55, 9 3 0, S_0x55f541af4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1e090 .functor XOR 1, L_0x55f541b1e4c0, L_0x55f541b1e5f0, C4<0>, C4<0>;
L_0x55f541b1e100 .functor AND 1, L_0x55f541b1e090, L_0x55f541b1ddc0, C4<1>, C4<1>;
L_0x55f541b1e250 .functor AND 1, L_0x55f541b1e4c0, L_0x55f541b1e5f0, C4<1>, C4<1>;
L_0x55f541b1e310 .functor XOR 1, L_0x55f541b1e090, L_0x55f541b1ddc0, C4<0>, C4<0>;
L_0x55f541b1e3b0 .functor OR 1, L_0x55f541b1e100, L_0x55f541b1e250, C4<0>, C4<0>;
v0x55f541af60f0_0 .net "a", 0 0, L_0x55f541b1e4c0;  1 drivers
v0x55f541af61b0_0 .net "b", 0 0, L_0x55f541b1e5f0;  1 drivers
v0x55f541af6270_0 .net "ci", 0 0, L_0x55f541b1ddc0;  alias, 1 drivers
v0x55f541af6370_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af6410_0 .net "co", 0 0, L_0x55f541b1e3b0;  alias, 1 drivers
v0x55f541af6500_0 .net "out_and1", 0 0, L_0x55f541b1e100;  1 drivers
v0x55f541af65a0_0 .net "out_and2", 0 0, L_0x55f541b1e250;  1 drivers
v0x55f541af6660_0 .net "out_xor", 0 0, L_0x55f541b1e090;  1 drivers
v0x55f541af6720_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af6850_0 .net "sum", 0 0, L_0x55f541b1e310;  1 drivers
S_0x55f541af6a30 .scope module, "adder3" "full_adder" 23 65, 9 3 0, S_0x55f541af4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1e6d0 .functor XOR 1, L_0x55f541b1eab0, L_0x55f541b1eb50, C4<0>, C4<0>;
L_0x55f541b1e740 .functor AND 1, L_0x55f541b1e6d0, L_0x55f541b1e3b0, C4<1>, C4<1>;
L_0x55f541b1e840 .functor AND 1, L_0x55f541b1eab0, L_0x55f541b1eb50, C4<1>, C4<1>;
L_0x55f541b1e900 .functor XOR 1, L_0x55f541b1e6d0, L_0x55f541b1e3b0, C4<0>, C4<0>;
L_0x55f541b1e9a0 .functor OR 1, L_0x55f541b1e740, L_0x55f541b1e840, C4<0>, C4<0>;
v0x55f541af6c70_0 .net "a", 0 0, L_0x55f541b1eab0;  1 drivers
v0x55f541af6d50_0 .net "b", 0 0, L_0x55f541b1eb50;  1 drivers
v0x55f541af6e10_0 .net "ci", 0 0, L_0x55f541b1e3b0;  alias, 1 drivers
v0x55f541af6ee0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af6f80_0 .net "co", 0 0, L_0x55f541b1e9a0;  alias, 1 drivers
v0x55f541af7070_0 .net "out_and1", 0 0, L_0x55f541b1e740;  1 drivers
v0x55f541af7110_0 .net "out_and2", 0 0, L_0x55f541b1e840;  1 drivers
v0x55f541af71d0_0 .net "out_xor", 0 0, L_0x55f541b1e6d0;  1 drivers
v0x55f541af7290_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af73c0_0 .net "sum", 0 0, L_0x55f541b1e900;  1 drivers
S_0x55f541af75a0 .scope module, "adder4" "full_adder" 23 75, 9 3 0, S_0x55f541af4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1ecd0 .functor XOR 1, L_0x55f541b1f0e0, L_0x55f541b1f180, C4<0>, C4<0>;
L_0x55f541b1ed40 .functor AND 1, L_0x55f541b1ecd0, L_0x55f541b1e9a0, C4<1>, C4<1>;
L_0x55f541b1ee70 .functor AND 1, L_0x55f541b1f0e0, L_0x55f541b1f180, C4<1>, C4<1>;
L_0x55f541b1ef30 .functor XOR 1, L_0x55f541b1ecd0, L_0x55f541b1e9a0, C4<0>, C4<0>;
L_0x55f541b1efd0 .functor OR 1, L_0x55f541b1ed40, L_0x55f541b1ee70, C4<0>, C4<0>;
v0x55f541af7830_0 .net "a", 0 0, L_0x55f541b1f0e0;  1 drivers
v0x55f541af7910_0 .net "b", 0 0, L_0x55f541b1f180;  1 drivers
v0x55f541af79d0_0 .net "ci", 0 0, L_0x55f541b1e9a0;  alias, 1 drivers
v0x55f541af7a70_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af7b10_0 .net "co", 0 0, L_0x55f541b1efd0;  alias, 1 drivers
v0x55f541af7c00_0 .net "out_and1", 0 0, L_0x55f541b1ed40;  1 drivers
v0x55f541af7ca0_0 .net "out_and2", 0 0, L_0x55f541b1ee70;  1 drivers
v0x55f541af7d60_0 .net "out_xor", 0 0, L_0x55f541b1ecd0;  1 drivers
v0x55f541af7e20_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af7f50_0 .net "sum", 0 0, L_0x55f541b1ef30;  1 drivers
S_0x55f541af8130 .scope module, "adder5" "full_adder" 23 85, 9 3 0, S_0x55f541af4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1f280 .functor XOR 1, L_0x55f541b1f690, L_0x55f541b1f730, C4<0>, C4<0>;
L_0x55f541b1f2f0 .functor AND 1, L_0x55f541b1f280, L_0x55f541b1efd0, C4<1>, C4<1>;
L_0x55f541b1f420 .functor AND 1, L_0x55f541b1f690, L_0x55f541b1f730, C4<1>, C4<1>;
L_0x55f541b1f4e0 .functor XOR 1, L_0x55f541b1f280, L_0x55f541b1efd0, C4<0>, C4<0>;
L_0x55f541b1f580 .functor OR 1, L_0x55f541b1f2f0, L_0x55f541b1f420, C4<0>, C4<0>;
v0x55f541af8370_0 .net "a", 0 0, L_0x55f541b1f690;  1 drivers
v0x55f541af8450_0 .net "b", 0 0, L_0x55f541b1f730;  1 drivers
v0x55f541af8510_0 .net "ci", 0 0, L_0x55f541b1efd0;  alias, 1 drivers
v0x55f541af85e0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af8680_0 .net "co", 0 0, L_0x55f541b1f580;  alias, 1 drivers
v0x55f541af8770_0 .net "out_and1", 0 0, L_0x55f541b1f2f0;  1 drivers
v0x55f541af8810_0 .net "out_and2", 0 0, L_0x55f541b1f420;  1 drivers
v0x55f541af88d0_0 .net "out_xor", 0 0, L_0x55f541b1f280;  1 drivers
v0x55f541af8990_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af8ac0_0 .net "sum", 0 0, L_0x55f541b1f4e0;  1 drivers
S_0x55f541af8ca0 .scope module, "adder6" "full_adder" 23 95, 9 3 0, S_0x55f541af4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1f840 .functor XOR 1, L_0x55f541b1fca0, L_0x55f541b1fe50, C4<0>, C4<0>;
L_0x55f541b1f8b0 .functor AND 1, L_0x55f541b1f840, L_0x55f541b1f580, C4<1>, C4<1>;
L_0x55f541b1fa30 .functor AND 1, L_0x55f541b1fca0, L_0x55f541b1fe50, C4<1>, C4<1>;
L_0x55f541b1faf0 .functor XOR 1, L_0x55f541b1f840, L_0x55f541b1f580, C4<0>, C4<0>;
L_0x55f541b1fb90 .functor OR 1, L_0x55f541b1f8b0, L_0x55f541b1fa30, C4<0>, C4<0>;
v0x55f541af8ee0_0 .net "a", 0 0, L_0x55f541b1fca0;  1 drivers
v0x55f541af8fc0_0 .net "b", 0 0, L_0x55f541b1fe50;  1 drivers
v0x55f541af9080_0 .net "ci", 0 0, L_0x55f541b1f580;  alias, 1 drivers
v0x55f541af9150_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af91f0_0 .net "co", 0 0, L_0x55f541b1fb90;  alias, 1 drivers
v0x55f541af92e0_0 .net "out_and1", 0 0, L_0x55f541b1f8b0;  1 drivers
v0x55f541af9380_0 .net "out_and2", 0 0, L_0x55f541b1fa30;  1 drivers
v0x55f541af9440_0 .net "out_xor", 0 0, L_0x55f541b1f840;  1 drivers
v0x55f541af9500_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541af9630_0 .net "sum", 0 0, L_0x55f541b1faf0;  1 drivers
S_0x55f541af9810 .scope module, "adder7" "full_adder" 23 105, 9 3 0, S_0x55f541af4460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "ci";
    .port_info 5 /OUTPUT 1 "co";
    .port_info 6 /OUTPUT 1 "sum";
L_0x55f541b1f7d0 .functor XOR 1, L_0x55f541b20320, L_0x55f541b203c0, C4<0>, C4<0>;
L_0x55f541b1ff70 .functor AND 1, L_0x55f541b1f7d0, L_0x55f541b1fb90, C4<1>, C4<1>;
L_0x55f541b20060 .functor AND 1, L_0x55f541b20320, L_0x55f541b203c0, C4<1>, C4<1>;
L_0x55f541b20120 .functor XOR 1, L_0x55f541b1f7d0, L_0x55f541b1fb90, C4<0>, C4<0>;
L_0x55f541b201c0 .functor OR 1, L_0x55f541b1ff70, L_0x55f541b20060, C4<0>, C4<0>;
v0x55f541af9a50_0 .net "a", 0 0, L_0x55f541b20320;  1 drivers
v0x55f541af9b30_0 .net "b", 0 0, L_0x55f541b203c0;  1 drivers
v0x55f541af9bf0_0 .net "ci", 0 0, L_0x55f541b1fb90;  alias, 1 drivers
v0x55f541af9cc0_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541af9d60_0 .net "co", 0 0, L_0x55f541b201c0;  alias, 1 drivers
v0x55f541af9e50_0 .net "out_and1", 0 0, L_0x55f541b1ff70;  1 drivers
v0x55f541af9ef0_0 .net "out_and2", 0 0, L_0x55f541b20060;  1 drivers
v0x55f541af9fb0_0 .net "out_xor", 0 0, L_0x55f541b1f7d0;  1 drivers
v0x55f541afa070_0 .net "rst", 0 0, v0x55f541b01cc0_0;  alias, 1 drivers
v0x55f541afa1a0_0 .net "sum", 0 0, L_0x55f541b20120;  1 drivers
S_0x55f541afdb40 .scope module, "regf" "xregf" 5 116, 24 4 0, S_0x55f541ad78e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v0x55f541afdd70_0 .net *"_s0", 31 0, L_0x55f541b18400;  1 drivers
v0x55f541afde70_0 .net *"_s2", 5 0, L_0x55f541b184a0;  1 drivers
L_0x7f03d4b8dc30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f541afdf50_0 .net *"_s5", 1 0, L_0x7f03d4b8dc30;  1 drivers
L_0x7f03d4b8dc78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f541afe040_0 .net/2u *"_s6", 31 0, L_0x7f03d4b8dc78;  1 drivers
v0x55f541afe120_0 .net "addr", 3 0, L_0x55f541b18720;  1 drivers
v0x55f541afe200_0 .net "clk", 0 0, v0x55f541b00b70_0;  alias, 1 drivers
v0x55f541afe2a0_0 .net "data_in", 31 0, L_0x55f541b17e10;  alias, 1 drivers
v0x55f541afe3b0_0 .net "data_out", 31 0, L_0x55f541b185e0;  alias, 1 drivers
v0x55f541afe470 .array "regf", 0 15, 31 0;
v0x55f541afe7a0_0 .net "sel", 0 0, v0x55f541a95eb0_0;  alias, 1 drivers
v0x55f541afe840_0 .net "we", 0 0, L_0x55f541b17da0;  alias, 1 drivers
L_0x55f541b18400 .array/port v0x55f541afe470, L_0x55f541b184a0;
L_0x55f541b184a0 .concat [ 4 2 0 0], L_0x55f541b18720, L_0x7f03d4b8dc30;
L_0x55f541b185e0 .functor MUXZ 32, L_0x7f03d4b8dc78, L_0x55f541b18400, v0x55f541a95eb0_0, C4<>;
    .scope S_0x55f541ad86e0;
T_0 ;
    %wait E_0x55f541ac2a90;
    %load/vec4 v0x55f541a76140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f541a9a0f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f541a97f80_0;
    %load/vec4 v0x55f541a73fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541a9a0f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f541adb0e0;
T_1 ;
    %wait E_0x55f541ad5320;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55f541a0cfd0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55f541a13250_0, 0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f5419f7ae0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55f541a13250_0, 0, 10;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f541adb0e0;
T_2 ;
    %wait E_0x55f5419da500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f541a0d110_0, 0, 32;
    %load/vec4 v0x55f541a134f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f541a04d30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %load/vec4 v0x55f541a13250_0;
    %pad/u 32;
    %cmpi/e 528, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55f541a0cfd0_0;
    %store/vec4 v0x55f541a0d110_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55f541a13250_0;
    %pad/u 32;
    %cmpi/e 529, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x55f541a7cc40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x55f541a0d110_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55f5419f7bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55f5419f7ae0_0;
    %store/vec4 v0x55f541a0d110_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55f541a13130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55f541a13310_0;
    %store/vec4 v0x55f541a0d110_0, 0, 32;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f541adb0e0;
T_3 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541a7cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55f541a0d1f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f541a0d1f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55f541a0d1f0_0, 0;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541a0cf30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55f5419f7ae0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55f541a0d1f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541a0cf30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55f5419f7ae0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55f541a0d1f0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541a0cf30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55f541a0cfd0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55f541a0d1f0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541a0cf30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55f541a0cfd0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55f541a0d1f0_0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f541adb0e0;
T_4 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541a7cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f541a0cf30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f541a134f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55f541a0d110_0;
    %assign/vec4 v0x55f541a0cf30_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55f541a04d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55f541a04b50_0;
    %assign/vec4 v0x55f541a0cf30_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55f5419fda40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55f541a0cf30_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55f541a0cf30_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f541adb0e0;
T_5 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541a7cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f541a0cfd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f541a13250_0;
    %pad/u 32;
    %pushi/vec4 528, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541a0d2f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55f541a0cf30_0;
    %assign/vec4 v0x55f541a0cfd0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f541adb0e0;
T_6 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541a7cd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f541a7cc40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f541a04d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55f5419da640_0;
    %load/vec4 v0x55f541a04df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f5419e05a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f541a7cc40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f541adb0e0;
T_7 ;
    %wait E_0x55f5419f3640;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55f5419fd860_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55f5419fd860_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f541adb0e0;
T_8 ;
    %wait E_0x55f541abfc90;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 1, 31, 6;
    %inv;
    %xor;
    %add;
    %load/vec4 v0x55f5419fd860_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55f5419fdb00_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 1, 31, 6;
    %xor;
    %add;
    %load/vec4 v0x55f5419fd860_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55f5419fdb00_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f541adb0e0;
T_9 ;
    %wait E_0x55f5419f7870;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55f5419fd860_0;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %sub;
    %store/vec4 v0x55f5419e0760_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f5419fd860_0;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %store/vec4 v0x55f5419e0760_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f541adb0e0;
T_10 ;
    %wait E_0x55f541ac06a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f541a04b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5419e05a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5419da640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a04df0_0, 0, 1;
    %load/vec4 v0x55f5419e04e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55f5419e0760_0;
    %store/vec4 v0x55f541a04b50_0, 0, 32;
    %load/vec4 v0x55f5419fdb00_0;
    %store/vec4 v0x55f5419e05a0_0, 0, 1;
    %load/vec4 v0x55f5419fdb00_0;
    %load/vec4 v0x55f5419fd860_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x55f541a04df0_0, 0, 1;
    %load/vec4 v0x55f5419e0760_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55f5419da640_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55f541a0d110_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55f541a0cf30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f541a04b50_0, 0, 32;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55f5419e05a0_0, 0, 1;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 30, 6;
    %xor;
    %store/vec4 v0x55f541a04df0_0, 0, 1;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x55f5419da640_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f541a04b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5419e05a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a04df0_0, 0, 1;
    %load/vec4 v0x55f541a0cf30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55f5419da640_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x55f541a04c30_0;
    %store/vec4 v0x55f541a04b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5419e05a0_0, 0, 1;
    %load/vec4 v0x55f541a04c30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55f5419da640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a04df0_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55f541a0d390_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55f541a898a0_0;
    %store/vec4 v0x55f541a04b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5419e05a0_0, 0, 1;
    %load/vec4 v0x55f541a898a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55f5419da640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a04df0_0, 0, 1;
T_10.8 ;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f541a78170;
T_11 ;
    %vpi_call/w 13 63 "$readmemh", "program.hex", v0x55f541a80d50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55f541a78170;
T_12 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541a80bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55f541a7ea60_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55f541a80d50, 4;
    %assign/vec4 v0x55f541a80c90_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f541a78170;
T_13 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541a87020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55f541a82e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55f541a84eb0_0;
    %load/vec4 v0x55f541a89330_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f541a80d50, 0, 4;
T_13.2 ;
    %load/vec4 v0x55f541a89330_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55f541a80d50, 4;
    %assign/vec4 v0x55f541a85030_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f541afdb40;
T_14 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541afe7a0_0;
    %load/vec4 v0x55f541afe840_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55f541afe2a0_0;
    %load/vec4 v0x55f541afe120_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f541afe470, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f541adbee0;
T_15 ;
    %wait E_0x55f541ac13f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a989f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a98e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a62f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a5a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a96cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a98ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a9a730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a96c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a96350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a95eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a98580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541a62ff0_0, 0, 1;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a96350_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1008, 0, 32;
    %and;
    %cmpi/e 512, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a95eb0_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a98580_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 700, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a96cc0_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 704, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a62f30_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 718, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a5a450_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 710, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a989f0_0, 0, 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 714, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a98e30_0, 0, 1;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 722, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a98ab0_0, 0, 1;
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 726, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a9a730_0, 0, 1;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x55f541a6cfa0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 730, 0, 32;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a96c00_0, 0, 1;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x55f541a95f50_0;
    %store/vec4 v0x55f541a62ff0_0, 0, 1;
T_15.21 ;
T_15.19 ;
T_15.17 ;
T_15.15 ;
T_15.13 ;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f541adbee0;
T_16 ;
    %wait E_0x55f541ac1830;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f541a98620_0, 0, 32;
    %load/vec4 v0x55f541a96350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55f541a967c0_0;
    %store/vec4 v0x55f541a98620_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f541a95eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55f541a96410_0;
    %store/vec4 v0x55f541a98620_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55f541a62f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55f541a5a510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f541a98620_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x55f541a5a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55f541a5a510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f541a98620_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55f541a989f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f541a98ef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f541a98620_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x55f541a98e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f541a99330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f541a98620_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x55f541a9a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f541a99270_0, 0, 1;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f541a6ae30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f541a98620_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x55f541a96c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f541a97060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f541a98620_0, 0, 32;
T_16.14 ;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55f541ad9be0;
T_17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f541aac9a0_0, 0, 2;
    %end;
    .thread T_17, $init;
    .scope S_0x55f541ad9be0;
T_18 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541acc4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f541a6a720_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f541acc610_0;
    %load/vec4 v0x55f541a97790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55f541a6a640_0;
    %assign/vec4 v0x55f541a6a720_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f541ad9be0;
T_19 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541acc4d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55f541a42a40_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f541a42a40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x55f541a42a40_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f541ad9be0;
T_20 ;
    %wait E_0x55f541a7c8a0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55f541a738c0_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f541a978d0_0, 0, 4;
T_20.0 ;
    %load/vec4 v0x55f541a978d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x55f541a6a720_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55f541a978d0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f541a738c0_0, 0, 12;
    %load/vec4 v0x55f541a978d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f541a738c0_0, 4, 4;
T_20.2 ;
    %load/vec4 v0x55f541a978d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f541a738c0_0, 4, 4;
T_20.4 ;
    %load/vec4 v0x55f541a978d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f541a738c0_0, 4, 4;
T_20.6 ;
    %load/vec4 v0x55f541a978d0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55f541a978d0_0, 0, 4;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55f541ad9be0;
T_21 ;
    %wait E_0x55f541a7c860;
    %load/vec4 v0x55f541a737e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.9 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.10 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.11 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.12 ;
    %pushi/vec4 175, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.13 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.14 ;
    %pushi/vec4 140, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.15 ;
    %pushi/vec4 193, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.16 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.17 ;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.18 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55f541aa0a10_0, 0, 8;
    %jmp T_21.20;
T_21.20 ;
    %pop/vec4 1;
    %load/vec4 v0x55f541aac9a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.21, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55f541aa0a10_0, 4, 1;
T_21.21 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55f541ad9be0;
T_22 ;
    %wait E_0x55f541a63dc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f541aac9a0_0, 0, 2;
    %load/vec4 v0x55f541a7c900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55f541aa0930_0, 0, 4;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.5, 4;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.6;
T_22.5 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
T_22.6 ;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55f541aa0930_0, 0, 4;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v0x55f541a97830_0;
    %load/vec4 v0x55f541a7c900_0;
    %cmp/e;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f541aac9a0_0, 0, 2;
T_22.9 ;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.11, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.12;
T_22.11 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.13, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.15, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
T_22.15 ;
T_22.14 ;
T_22.12 ;
T_22.8 ;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f541aa0930_0, 0, 4;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x55f541a97830_0;
    %load/vec4 v0x55f541a7c900_0;
    %cmp/e;
    %jmp/0xz  T_22.19, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f541aac9a0_0, 0, 2;
T_22.19 ;
    %load/vec4 v0x55f541a738c0_0;
    %parti/s 4, 8, 5;
    %pad/u 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.21, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.23, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.25, 4;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
T_22.25 ;
T_22.24 ;
T_22.22 ;
T_22.18 ;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f541aa0930_0, 0, 4;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.27, 4;
    %load/vec4 v0x55f541acc570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.29, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.30;
T_22.29 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
T_22.30 ;
    %jmp T_22.28;
T_22.27 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.31, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.32;
T_22.31 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.33, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
    %jmp T_22.34;
T_22.33 ;
    %load/vec4 v0x55f541a42960_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.35, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55f541a737e0_0, 0, 5;
T_22.35 ;
T_22.34 ;
T_22.32 ;
T_22.28 ;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55f541a6e980;
T_23 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f5419a94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f5419a92a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f5419022e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55f5419a9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f5419a92a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f5419022e0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55f5419a92a0_0;
    %cmpi/ne 11, 0, 4;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x55f5419a92a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f5419a92a0_0, 0;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55f541a6e980;
T_24 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f5419a9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55f5419530b0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541947540_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55f5419a9200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f541947460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f5419022e0_0, 0;
T_24.2 ;
    %load/vec4 v0x55f5419530b0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541947540_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0x55f5419a9200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f541947460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f5419022e0_0, 0;
T_24.4 ;
    %load/vec4 v0x55f5419530b0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541947540_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0x55f5419a9200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f541947460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f5419022e0_0, 0;
T_24.6 ;
    %load/vec4 v0x55f5419530b0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541947540_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v0x55f5419a9200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f541947460_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f5419022e0_0, 0;
T_24.8 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f541aec430;
T_25 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541aefba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541aefd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f541aef940_0, 0;
T_25.0 ;
    %load/vec4 v0x55f541aefa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55f541aef0d0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x55f541aef0d0_0;
    %assign/vec4 v0x55f541aefd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541aef940_0, 0;
T_25.4 ;
    %load/vec4 v0x55f541aef0d0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x55f541aeff10_0;
    %assign/vec4 v0x55f541aefd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541aef940_0, 0;
T_25.6 ;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55f541af0110;
T_26 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541af3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541af34e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f541af3110_0, 0;
T_26.0 ;
    %load/vec4 v0x55f541af31d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55f541af28c0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x55f541af28c0_0;
    %assign/vec4 v0x55f541af34e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541af3110_0, 0;
T_26.4 ;
    %load/vec4 v0x55f541af28c0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_26.6, 4;
    %load/vec4 v0x55f541af36a0_0;
    %assign/vec4 v0x55f541af34e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541af3110_0, 0;
T_26.6 ;
T_26.2 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55f541aec130;
T_27 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541af3bc0_0;
    %load/vec4 v0x55f541af3af0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541af3a20_0, 0;
    %load/vec4 v0x55f541af3e90_0;
    %assign/vec4 v0x55f541af3df0_0, 0;
    %load/vec4 v0x55f541af4200_0;
    %assign/vec4 v0x55f541af4120_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55f541af4460;
T_28 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541afb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f541afb440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f541afb030_0, 0;
T_28.0 ;
    %load/vec4 v0x55f541afb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x55f541afa380_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x55f541afb520_0;
    %assign/vec4 v0x55f541afb440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541afb030_0, 0;
T_28.4 ;
T_28.2 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55f541aebe70;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f541afbcd0_0, 0, 1;
    %end;
    .thread T_29, $init;
    .scope S_0x55f541aebe70;
T_30 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541afc110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f541afbd70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f541afb9f0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55f541afc250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541afbd70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f541afb9f0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x55f541afbd70_0;
    %cmpi/ne 11, 0, 4;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x55f541afbd70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f541afbd70_0, 0;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55f541aebe70;
T_31 ;
    %wait E_0x55f541ac0b40;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55f541afbd70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55f541afbd70_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55f541afb950_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f541afbab0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55f541afb9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55f541afbab0_0;
    %load/vec4 v0x55f541afbd70_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0x55f541afb950_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %add;
    %assign/vec4 v0x55f541afb9f0_0, 0;
T_31.0 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55f541afbd70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55f541afbd70_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55f541afb950_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f541afbab0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x55f541afb9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55f541afbef0_0;
    %load/vec4 v0x55f541afbd70_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_31.6, 8;
    %load/vec4 v0x55f541afbab0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_31.7, 8;
T_31.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.7, 8;
 ; End of false expr.
    %blend;
T_31.7;
    %add;
    %assign/vec4 v0x55f541afb9f0_0, 0;
T_31.4 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55f541afbd70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55f541afbd70_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55f541afb950_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f541afbab0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x55f541afb9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55f541afb950_0;
    %load/vec4 v0x55f541afbd70_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %load/vec4 v0x55f541afc1b0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %add;
    %assign/vec4 v0x55f541afb9f0_0, 0;
T_31.8 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55f541afbd70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55f541afbd70_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55f541afb950_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f541afbab0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x55f541afb9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55f541afbef0_0;
    %load/vec4 v0x55f541afbd70_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_31.14, 8;
    %load/vec4 v0x55f541afc1b0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_31.15, 8;
T_31.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_31.15, 8;
 ; End of false expr.
    %blend;
T_31.15;
    %add;
    %assign/vec4 v0x55f541afb9f0_0, 0;
T_31.12 ;
    %load/vec4 v0x55f541afbe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %load/vec4 v0x55f541afb950_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541afbab0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f541afb950_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541afbab0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.18, 9;
    %load/vec4 v0x55f541afc050_0;
    %assign/vec4 v0x55f541afbb50_0, 0;
T_31.18 ;
    %load/vec4 v0x55f541afb950_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541afbab0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f541afb950_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541afbab0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.20, 9;
    %load/vec4 v0x55f541afb9f0_0;
    %assign/vec4 v0x55f541afbb50_0, 0;
T_31.20 ;
T_31.16 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55f54191dff0;
T_32 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541ae2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541ae2300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f541ae2000_0, 0;
T_32.0 ;
    %load/vec4 v0x55f541ae20c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55f541988bb0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x55f541988bb0_0;
    %assign/vec4 v0x55f541ae2300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541ae2000_0, 0;
T_32.4 ;
    %load/vec4 v0x55f541988bb0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.6, 4;
    %load/vec4 v0x55f541ae24c0_0;
    %assign/vec4 v0x55f541ae2300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541ae2000_0, 0;
T_32.6 ;
T_32.2 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55f541ae26c0;
T_33 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541ae58b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541ae5a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f541ae5690_0, 0;
T_33.0 ;
    %load/vec4 v0x55f541ae5750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55f541ae4e70_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.4, 4;
    %load/vec4 v0x55f541ae4e70_0;
    %assign/vec4 v0x55f541ae5a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541ae5690_0, 0;
T_33.4 ;
    %load/vec4 v0x55f541ae4e70_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v0x55f541ae5c20_0;
    %assign/vec4 v0x55f541ae5a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541ae5690_0, 0;
T_33.6 ;
T_33.2 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55f54190a1f0;
T_34 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541ae6140_0;
    %load/vec4 v0x55f541ae6070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541ae5fa0_0, 0;
    %load/vec4 v0x55f541ae6410_0;
    %assign/vec4 v0x55f541ae6370_0, 0;
    %load/vec4 v0x55f541ae6780_0;
    %assign/vec4 v0x55f541ae66a0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55f5419906e0;
T_35 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f54193fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55f54193fc50_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55f5418f5d00_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55f5418f5d00_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55f5419909e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f5418f5ae0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x55f5418f5ae0_0;
    %load/vec4 v0x55f5418f5e30_0;
    %pad/u 8;
    %ix/getv 4, v0x55f5418f5d00_0;
    %shiftl 4;
    %cmp/u;
    %jmp/0xz  T_35.4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55f5418f5d00_0;
    %assign/vec4/off/d v0x55f54193fc50_0, 4, 5;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x55f5418f5ae0_0;
    %load/vec4 v0x55f5418f5e30_0;
    %pad/u 8;
    %ix/getv 4, v0x55f5418f5d00_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v0x55f5418f5ae0_0, 0;
T_35.5 ;
T_35.3 ;
    %load/vec4 v0x55f5418f5d00_0;
    %cmpi/ne 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_35.6, 8;
    %load/vec4 v0x55f5418f5d00_0;
    %subi 1, 0, 3;
    %jmp/1 T_35.7, 8;
T_35.6 ; End of true expr.
    %load/vec4 v0x55f5418f5d00_0;
    %jmp/0 T_35.7, 8;
 ; End of false expr.
    %blend;
T_35.7;
    %assign/vec4 v0x55f5418f5d00_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55f541ae6a80;
T_36 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541ae9d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541ae9ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f541ae9af0_0, 0;
T_36.0 ;
    %load/vec4 v0x55f541ae9bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x55f541ae92a0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_36.4, 4;
    %load/vec4 v0x55f541ae92a0_0;
    %assign/vec4 v0x55f541ae9ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541ae9af0_0, 0;
T_36.4 ;
    %load/vec4 v0x55f541ae92a0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.6, 4;
    %load/vec4 v0x55f541aea080_0;
    %assign/vec4 v0x55f541ae9ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541ae9af0_0, 0;
T_36.6 ;
T_36.2 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55f541902460;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f541aeafd0_0, 0, 1;
    %end;
    .thread T_37, $init;
    .scope S_0x55f541902460;
T_38 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541aebad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f541aeb090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f541aea980_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55f541aebc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541aeb090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f541aea980_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x55f541aeb090_0;
    %cmpi/ne 12, 0, 4;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x55f541aeb090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f541aeb090_0, 0;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55f541902460;
T_39 ;
    %wait E_0x55f541ac0b40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f541aebd30_0, 0;
    %load/vec4 v0x55f541aeb090_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541aea8c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f541aeaa60_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x55f541aea8c0_0;
    %assign/vec4 v0x55f541aea280_0, 0;
    %load/vec4 v0x55f541aeaa60_0;
    %assign/vec4 v0x55f541aeb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541aebd30_0, 0;
T_39.0 ;
    %load/vec4 v0x55f541aeb090_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541aea8c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f541aeaa60_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x55f541aeb600_0;
    %assign/vec4 v0x55f541aea280_0, 0;
    %load/vec4 v0x55f541aeaa60_0;
    %assign/vec4 v0x55f541aeb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541aebd30_0, 0;
T_39.2 ;
    %load/vec4 v0x55f541aeb090_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541aea8c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f541aeaa60_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x55f541aea8c0_0;
    %assign/vec4 v0x55f541aea280_0, 0;
    %load/vec4 v0x55f541aebb70_0;
    %assign/vec4 v0x55f541aeb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541aebd30_0, 0;
T_39.4 ;
    %load/vec4 v0x55f541aeb090_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541aea8c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55f541aeaa60_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v0x55f541aeb600_0;
    %assign/vec4 v0x55f541aea280_0, 0;
    %load/vec4 v0x55f541aebb70_0;
    %assign/vec4 v0x55f541aeb170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f541aebd30_0, 0;
T_39.6 ;
    %load/vec4 v0x55f541aeb540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.8, 8;
    %load/vec4 v0x55f541aea8c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541aeaa60_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f541aea8c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541aeaa60_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_39.10, 9;
    %pushi/vec4 31, 0, 5;
    %load/vec4 v0x55f541aeb930_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f541aeb760_0, 0;
T_39.10 ;
    %load/vec4 v0x55f541aea8c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541aeaa60_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55f541aea8c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541aeaa60_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_39.12, 9;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55f541aeb840_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f541aeb760_0, 0;
T_39.12 ;
T_39.8 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55f541a77b20;
T_40 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f541afd770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541afd020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541afd8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541afd370_0, 0;
T_40.0 ;
    %load/vec4 v0x55f541afcb20_0;
    %load/vec4 v0x55f541afd980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x55f541afcb20_0;
    %assign/vec4 v0x55f541afcc50_0, 0;
    %load/vec4 v0x55f541afcf50_0;
    %assign/vec4 v0x55f541afd020_0, 0;
    %load/vec4 v0x55f541afd810_0;
    %assign/vec4 v0x55f541afd8e0_0, 0;
    %load/vec4 v0x55f541afd2a0_0;
    %assign/vec4 v0x55f541afd370_0, 0;
T_40.2 ;
    %load/vec4 v0x55f541afd370_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_40.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55f541afd6a0_0, 0;
T_40.4 ;
    %load/vec4 v0x55f541afd370_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541afce80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x55f541afd410_0;
    %assign/vec4 v0x55f541afd6a0_0, 0;
T_40.6 ;
    %load/vec4 v0x55f541afd370_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541afd0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %load/vec4 v0x55f541afd5d0_0;
    %assign/vec4 v0x55f541afd6a0_0, 0;
T_40.8 ;
    %load/vec4 v0x55f541afd370_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f541afcdb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %load/vec4 v0x55f541afd500_0;
    %assign/vec4 v0x55f541afd6a0_0, 0;
T_40.10 ;
    %load/vec4 v0x55f541afd770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v0x55f541afc9f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f541afc950_0, 0;
T_40.12 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55f541ad63e0;
T_41 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541abe220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f541abe640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541ac5e20_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55f541abe5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541abe640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541ac5e20_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55f541abe640_0;
    %cmpi/ne 11, 0, 4;
    %jmp/0xz  T_41.4, 4;
    %load/vec4 v0x55f541abe640_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f541abe640_0, 0;
T_41.4 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55f541ad63e0;
T_42 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541abe180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x55f541ac59e0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x55f541acd730_0;
    %assign/vec4 v0x55f541ac5e20_0, 0;
T_42.2 ;
    %load/vec4 v0x55f541ac59e0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.4, 4;
    %load/vec4 v0x55f541ac59e0_0;
    %assign/vec4 v0x55f541ac5e20_0, 0;
T_42.4 ;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55f5419ccb10;
T_43 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541aca6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55f541a24530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541ac9e60_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55f541a24490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541a24530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541ac9e60_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x55f541a24530_0;
    %cmpi/ne 11, 0, 4;
    %jmp/0xz  T_43.4, 4;
    %load/vec4 v0x55f541a24530_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55f541a24530_0, 0;
T_43.4 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55f5419ccb10;
T_44 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541aca610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x55f541ac0310_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x55f541a1c2d0_0;
    %assign/vec4 v0x55f541ac9e60_0, 0;
T_44.2 ;
    %load/vec4 v0x55f541ac0310_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v0x55f541ac0310_0;
    %assign/vec4 v0x55f541ac9e60_0, 0;
T_44.4 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55f541ad7fe0;
T_45 ;
    %wait E_0x55f541ac0fb0;
    %load/vec4 v0x55f5419e0400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541a34510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f5419fd6a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f541a34190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5419f3f50_0, 0;
T_45.0 ;
    %load/vec4 v0x55f541a43090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x55f541a340d0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x55f541a34510_0, 0;
    %load/vec4 v0x55f541a340d0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x55f5419fd6a0_0, 0;
    %load/vec4 v0x55f541a340d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55f541a34190_0, 0;
T_45.2 ;
    %load/vec4 v0x55f541aa7740_0;
    %load/vec4 v0x55f541aa76a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5419f3f50_0, 0;
    %load/vec4 v0x55f541a34450_0;
    %assign/vec4 v0x55f541a43480_0, 0;
    %load/vec4 v0x55f541a04a70_0;
    %assign/vec4 v0x55f541a04990_0, 0;
    %load/vec4 v0x55f541a34190_0;
    %assign/vec4 v0x55f5419e0320_0, 0;
T_45.4 ;
    %load/vec4 v0x55f5419e0400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %load/vec4 v0x55f541a43130_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55f5419f3f50_0, 0;
T_45.6 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55f541adb7e0;
T_46 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541a7cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %vpi_call/w 11 12 "$write", "%c", v0x55f541a7cf10_0 {0 0 0};
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55f541ad71e0;
T_47 ;
    %vpi_call/w 4 61 "$dumpfile", "xtop.vcd" {0 0 0};
    %vpi_call/w 4 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f541ad71e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f541b00b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541b01cc0_0, 0, 1;
    %pushi/vec4 82, 0, 8;
    %store/vec4 v0x55f541b00a10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f541b00720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541b00660_0, 0, 1;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f541b01cc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541b01cc0_0, 0, 1;
    %vpi_func 4 80 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55f541b01d60_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55f541b00a10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f541b00720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f541b00660_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 4 89 "$finish" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f541b00cd0_0, 0, 32;
T_47.0 ;
    %load/vec4 v0x55f541b00cd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_47.1, 5;
    %ix/getv/s 4, v0x55f541b00cd0_0;
    %load/vec4a v0x55f541afe470, 4;
    %ix/getv/s 4, v0x55f541b00cd0_0;
    %store/vec4a v0x55f541b00c10, 4, 0;
    %load/vec4 v0x55f541b00cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f541b00cd0_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %vpi_call/w 4 97 "$writememh", "data_out.hex", v0x55f541b00c10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x55f541ad71e0;
T_48 ;
    %wait E_0x55f541ac0b40;
    %load/vec4 v0x55f541b01e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %vpi_func 4 107 "$time" 64 {0 0 0};
    %load/vec4 v0x55f541b01d60_0;
    %pad/u 64;
    %sub;
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 107 "$display", "Catched Trap at time  %0d clock cycles:", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55f541aff6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.2, 8;
    %pushi/vec4 1467115892, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_48.3, 8;
T_48.2 ; End of true expr.
    %pushi/vec4 5399905, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_48.3, 8;
 ; End of false expr.
    %blend;
T_48.3;
    %vpi_call/w 4 108 "$display", "%s address %d, PC 0x%x", S<0,vec4,u40>, v0x55f541aff360_0, v0x55f541afff00_0 {1 0 0};
    %vpi_call/w 4 109 "$finish" {0 0 0};
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55f541ad71e0;
T_49 ;
    %delay 5000, 0;
    %load/vec4 v0x55f541b00b70_0;
    %inv;
    %store/vec4 v0x55f541b00b70_0, 0, 1;
    %jmp T_49;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "-";
    "rtl/src/xled.v";
    "rtl/testbench/xtop_tb.v";
    "rtl/src/xtop.v";
    "rtl/src/xaddr_decoder.v";
    "rtl/src/xcomplement_to_2.v";
    "rtl/src/full_adder_4bits_XOR.v";
    "rtl/src/full_adder.v";
    "rtl/src/xctrl.v";
    "rtl/src/xcprint.v";
    "rtl/src/xdispDecoder.v";
    "rtl/src/xram.v";
    "rtl/src/xALU.v";
    "rtl/src/full_adder_4bits.v";
    "rtl/src/signed_shfit_division.v";
    "rtl/src/div_par.v";
    "rtl/src/division_xcomplement_to_2.v";
    "rtl/src/division_4bits_XOR.v";
    "rtl/src/signed_shfit_mult.v";
    "rtl/src/multiply_xcomplement_to_2.v";
    "rtl/src/multiply_4bits_XOR.v";
    "rtl/src/multiply_8bits_XOR.v";
    "rtl/src/xregf.v";
