##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1       | Frequency: 25.26 MHz  | Target: 8.00 MHz   | 
Clock: Clock_2       | Frequency: 67.25 MHz  | Target: 0.03 MHz   | 
Clock: Clock_3       | Frequency: 45.73 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK     | Frequency: 45.73 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL        | N/A                   | Target: 24.00 MHz  | 
Clock: MDC_S(0)/fb   | N/A                   | Target: 12.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        125000           85406       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        3.32917e+007     33276798    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3       Clock_3        41666.7          22147       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          33874       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_3        41666.7          19801       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
MDIO_M(0)_PAD:in  16434         Clock_1:R         
MDIO_S(0)_PAD:in  9042          MDC_S(0)/fb:R     


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Debug_MDIO(0)_PAD    31726         Clock_1:R         
Debug_MDIO_1(0)_PAD  33843         Clock_1:R         
LED_1(0)_PAD         32057         Clock_2:R         
LED_2(0)_PAD         32264         Clock_2:R         
MDC_M(0)_PAD:out     27143         Clock_1:R         
MDIO_M(0)_PAD:out    23161         Clock_1:R         
MDIO_S(0)_PAD:out    24243         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 25.26 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 85406p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36094
-------------------------------------   ----- 
End-of-path arrival time (ps)           36094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  85406  RISE       1
MDIO_M(0)/pin_input                iocell2         6056   7306  85406  RISE       1
MDIO_M(0)/pad_out                  iocell2        15855  23161  85406  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23161  85406  RISE       1
MDIO_M(0)/fb                       iocell2         6830  29991  85406  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   6104  36094  85406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 67.25 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33276798p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33276798  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   7559   8809  33276798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 45.73 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 19801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18356
-------------------------------------   ----- 
End-of-path arrival time (ps)           18356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_7  macrocell66   9356  18356  19801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 45.73 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 19801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18356
-------------------------------------   ----- 
End-of-path arrival time (ps)           18356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_7  macrocell66   9356  18356  19801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 19801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18356
-------------------------------------   ----- 
End-of-path arrival time (ps)           18356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_7  macrocell66   9356  18356  19801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 33874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  33874  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     4182   7292  33874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1


5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 22147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4670
--------------------------------------------   ----- 
End-of-path required time (ps)                 36997

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14850
-------------------------------------   ----- 
End-of-path arrival time (ps)           14850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q                    macrocell65     1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_1  datapathcell7   8470   9720  22147  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/co_msb     datapathcell7   5130  14850  22147  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci         datapathcell8      0  14850  22147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 85406p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36094
-------------------------------------   ----- 
End-of-path arrival time (ps)           36094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  85406  RISE       1
MDIO_M(0)/pin_input                iocell2         6056   7306  85406  RISE       1
MDIO_M(0)/pad_out                  iocell2        15855  23161  85406  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23161  85406  RISE       1
MDIO_M(0)/fb                       iocell2         6830  29991  85406  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   6104  36094  85406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33276798p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33276798  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   7559   8809  33276798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 19801p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18356
-------------------------------------   ----- 
End-of-path arrival time (ps)           18356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_7  macrocell66   9356  18356  19801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:WrDMA\/termout
Path End       : Net_1950/main_3
Capture Clock  : Net_1950/clock_0
Path slack     : 20199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17958
-------------------------------------   ----- 
End-of-path arrival time (ps)           17958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:WrDMA\/clock                                drqcell5            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:WrDMA\/termout  drqcell5      9000   9000  20199  RISE       1
Net_1950/main_3                 macrocell22   8958  17958  20199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:WrDMA\/termout
Path End       : Net_1952/main_1
Capture Clock  : Net_1952/clock_0
Path slack     : 20208p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17948
-------------------------------------   ----- 
End-of-path arrival time (ps)           17948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:WrDMA\/clock                                drqcell5            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:WrDMA\/termout  drqcell5      9000   9000  20199  RISE       1
Net_1952/main_1                 macrocell24   8948  17948  20208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1952/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA2\/termout
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 21205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16952
-------------------------------------   ----- 
End-of-path arrival time (ps)           16952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA2\/clock                               drqcell10           0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA2\/termout           drqcell10     9000   9000  21205  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_3  macrocell73   7952  16952  21205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA1\/termout
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 21258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16898
-------------------------------------   ----- 
End-of-path arrival time (ps)           16898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA1\/clock                               drqcell9            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA1\/termout           drqcell9      9000   9000  21258  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_2  macrocell73   7898  16898  21258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 21316p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16841
-------------------------------------   ----- 
End-of-path arrival time (ps)           16841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_5  macrocell71   7841  16841  21316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:InfoDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 21438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16718
-------------------------------------   ----- 
End-of-path arrival time (ps)           16718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:InfoDMA\/clock                              drqcell2            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:InfoDMA\/termout          drqcell2      9000   9000  21438  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_7  macrocell71   7718  16718  21438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:cfg_dma\/main_4
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 21466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16691
-------------------------------------   ----- 
End-of-path arrival time (ps)           16691
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout  drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:cfg_dma\/main_4   macrocell72   7691  16691  21466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 22147p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4670
--------------------------------------------   ----- 
End-of-path required time (ps)                 36997

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14850
-------------------------------------   ----- 
End-of-path arrival time (ps)           14850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q                    macrocell65     1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_1  datapathcell7   8470   9720  22147  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/co_msb     datapathcell7   5130  14850  22147  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/ci         datapathcell8      0  14850  22147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 22237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15920
-------------------------------------   ----- 
End-of-path arrival time (ps)           15920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout          drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_4  macrocell64   6920  15920  22237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:InfoDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 22357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15800
-------------------------------------   ----- 
End-of-path arrival time (ps)           15800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:InfoDMA\/clock                              drqcell2            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:InfoDMA\/termout          drqcell2      9000   9000  21438  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_6  macrocell64   6800  15800  22357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 23156p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout           drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_10  macrocell65   6001  15001  23156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:AddrDMA\/termout
Path End       : \MDIO_Interface:info_dma\/main_3
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 23156p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:AddrDMA\/clock                              drqcell1            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:AddrDMA\/termout  drqcell1      9000   9000  19801  RISE       1
\MDIO_Interface:info_dma\/main_3  macrocell70   6001  15001  23156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ci
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 24555p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12882
-------------------------------------   ----- 
End-of-path arrival time (ps)           12882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q                    macrocell53     1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_2  datapathcell5   6502   7752  24555  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/co_msb     datapathcell5   5130  12882  24555  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ci         datapathcell6      0  12882  24555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA2\/termout
Path End       : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock
Path slack     : 24981p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16186
-------------------------------------   ----- 
End-of-path arrival time (ps)           16186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA2\/clock                               drqcell10           0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA2\/termout                       drqcell10     9000   9000  21205  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_1  statuscell2   7186  16186  24981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock          statuscell2         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:FwDMA1\/termout
Path End       : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock
Path slack     : 25042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16125
-------------------------------------   ----- 
End-of-path arrival time (ps)           16125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:FwDMA1\/clock                               drqcell9            0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:FwDMA1\/termout                       drqcell9      9000   9000  21258  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/status_0  statuscell2   7125  16125  25042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwDmaStatus\/clock          statuscell2         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:BitCounter\/enable
Capture Clock  : \MDIO_Interface:bMDIO:BitCounter\/clock
Path slack     : 25359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 37607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12247
-------------------------------------   ----- 
End-of-path arrival time (ps)           12247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  25359  RISE       1
\MDIO_Interface:bMDIO:rising_mdc\/main_1  macrocell8    4710   5960  25359  RISE       1
\MDIO_Interface:bMDIO:rising_mdc\/q       macrocell8    3350   9310  25359  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/enable  count7cell    2938  12247  25359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 25757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9720
-------------------------------------   ---- 
End-of-path arrival time (ps)           9720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q                    macrocell65     1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_1  datapathcell7   8470   9720  25757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 26086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9080
-------------------------------------   ---- 
End-of-path arrival time (ps)           9080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q                    macrocell64     1250   1250  23704  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_2  datapathcell8   7830   9080  26086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 26363p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8804
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q                    macrocell65     1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_1  datapathcell8   7554   8804  26363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 26378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6500
--------------------------------------------   ----- 
End-of-path required time (ps)                 35167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8789
-------------------------------------   ---- 
End-of-path arrival time (ps)           8789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q                    macrocell66     1250   1250  25712  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/cs_addr_0  datapathcell8   7539   8789  26378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock
Path slack     : 26402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9205
-------------------------------------   ---- 
End-of-path arrival time (ps)           9205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q                 macrocell73      1250   1250  26402  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_1  datapathcell10   7955   9205  26402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 26619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11537
-------------------------------------   ----- 
End-of-path arrival time (ps)           11537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q         macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_1  macrocell63  10287  11537  26619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell63         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock
Path slack     : 26864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8742
-------------------------------------   ---- 
End-of-path arrival time (ps)           8742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q                 macrocell74     1250   1250  26864  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_0  datapathcell9   7492   8742  26864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 26917p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11240
-------------------------------------   ----- 
End-of-path arrival time (ps)           11240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q      macrocell59   1250   1250  26917  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_9  macrocell56   9990  11240  26917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:BitCounter\/load
Capture Clock  : \MDIO_Interface:bMDIO:BitCounter\/clock
Path slack     : 27105p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -5360
--------------------------------------------   ----- 
End-of-path required time (ps)                 36307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9201
-------------------------------------   ---- 
End-of-path arrival time (ps)           9201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q               macrocell28   1250   1250  27105  RISE       1
\MDIO_Interface:bMDIO:ld_count\/main_0  macrocell9    2297   3547  27105  RISE       1
\MDIO_Interface:bMDIO:ld_count\/q       macrocell9    3350   6897  27105  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/load  count7cell    2304   9201  27105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 27119p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11038
-------------------------------------   ----- 
End-of-path arrival time (ps)           11038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_8  macrocell65   9788  11038  27119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:info_dma\/main_2
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 27119p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11038
-------------------------------------   ----- 
End-of-path arrival time (ps)           11038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:info_dma\/main_2     macrocell70   9788  11038  27119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 27314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q                    macrocell64     1250   1250  23704  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_2  datapathcell7   6913   8163  27314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 27507p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10650
-------------------------------------   ----- 
End-of-path arrival time (ps)           10650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_4  macrocell66   9400  10650  27507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 27582p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10574
-------------------------------------   ----- 
End-of-path arrival time (ps)           10574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell37   1250   1250  27582  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_1  macrocell54   9324  10574  27582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 27588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q                    macrocell54     1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_1  datapathcell6   6768   8018  27588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:cfg_dma\/main_5
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 27784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10373
-------------------------------------   ----- 
End-of-path arrival time (ps)           10373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q  macrocell71   1250   1250  27784  RISE       1
\MDIO_Interface:cfg_dma\/main_5      macrocell72   9123  10373  27784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 27818p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10338
-------------------------------------   ----- 
End-of-path arrival time (ps)           10338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell71   1250   1250  27784  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_5  macrocell64   9088  10338  27818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 27832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10325
-------------------------------------   ----- 
End-of-path arrival time (ps)           10325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q  macrocell61   1250   1250  27832  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_9   macrocell59   9075  10325  27832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 27855p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7752
-------------------------------------   ---- 
End-of-path arrival time (ps)           7752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q                    macrocell53     1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_2  datapathcell5   6502   7752  27855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 27907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q  macrocell43   1250   1250  27907  RISE       1
\MDIO_Interface:bMDIO:capture\/main_3   macrocell39   9000  10250  27907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 27907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q   macrocell43   1250   1250  27907  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_4  macrocell45   9000  10250  27907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 28143p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q                    macrocell54     1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_1  datapathcell5   6214   7464  28143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:mdio_o\/main_0
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 28171p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  28171  RISE       1
\MDIO_Interface:mdio_o\/main_0             macrocell47   8045   9985  28171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 28302p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_0  macrocell50   8605   9855  28302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 28302p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_0  macrocell51   8605   9855  28302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_11
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 28317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q        macrocell71   1250   1250  27784  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_11  macrocell65   8589   9839  28317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:info_dma\/main_4
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 28317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q  macrocell71   1250   1250  27784  RISE       1
\MDIO_Interface:info_dma\/main_4     macrocell70   8589   9839  28317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 28324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q    macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_4  macrocell56   8583   9833  28324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 28356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9801
-------------------------------------   ---- 
End-of-path arrival time (ps)           9801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q         macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_0  macrocell63   8551   9801  28356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell63         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:rd_dma\/main_0
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 28411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9746
-------------------------------------   ---- 
End-of-path arrival time (ps)           9746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  28411  RISE       1
\MDIO_Interface:rd_dma\/main_0               macrocell28   8726   9746  28411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 28427p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9730
-------------------------------------   ---- 
End-of-path arrival time (ps)           9730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  28427  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_0  macrocell53   8480   9730  28427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 28427p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9730
-------------------------------------   ---- 
End-of-path arrival time (ps)           9730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  28427  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_0  macrocell54   8480   9730  28427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 28430p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9727
-------------------------------------   ---- 
End-of-path arrival time (ps)           9727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q    macrocell52   1250   1250  28430  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_3  macrocell56   8477   9727  28430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 28440p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9717
-------------------------------------   ---- 
End-of-path arrival time (ps)           9717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q     macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_0  macrocell45   8467   9717  28440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 28448p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell52   1250   1250  28430  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_3  macrocell50   8459   9709  28448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 28448p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell52   1250   1250  28430  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_3  macrocell51   8459   9709  28448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 28503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell37   1250   1250  27582  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_3  macrocell55   8404   9654  28503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 28504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9653
-------------------------------------   ---- 
End-of-path arrival time (ps)           9653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q    macrocell40   1250   1250  28504  RISE       1
\MDIO_Interface:bMDIO:capture\/main_0  macrocell39   8403   9653  28504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/route_si
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 28642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3500
--------------------------------------------   ----- 
End-of-path required time (ps)                 38167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell         1020   1020  28411  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/route_si    datapathcell11   8505   9525  28642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:cfg_dma\/main_3
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 28649p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q  macrocell68   1250   1250  28649  RISE       1
\MDIO_Interface:cfg_dma\/main_3    macrocell72   8257   9507  28649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 28719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q        macrocell30   1250   1250  28719  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_1  macrocell45   8187   9437  28719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 28723p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q                    macrocell53     1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_2  datapathcell6   5634   6884  28723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1951/main_0
Capture Clock  : Net_1951/clock_0
Path slack     : 28745p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell30   1250   1250  28719  RISE       1
Net_1951/main_0                    macrocell23   8162   9412  28745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:mdio_o\/main_2
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 28798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q  macrocell43   1250   1250  27907  RISE       1
\MDIO_Interface:mdio_o\/main_2          macrocell47   8109   9359  28798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:cfg_dma\/main_2
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 28812p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9345
-------------------------------------   ---- 
End-of-path arrival time (ps)           9345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:cfg_dma\/main_2      macrocell72   8095   9345  28812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u1\/so_comb
Path End       : \MDIO_Interface:mdio_o\/main_4
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 28945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u1\/so_comb  datapathcell12   2720   2720  28945  RISE       1
\MDIO_Interface:mdio_o\/main_4            macrocell47      6491   9211  28945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 28950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q         macrocell40      1250   1250  28504  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_2  datapathcell12   5277   6527  28950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_2
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 29015p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6462
-------------------------------------   ---- 
End-of-path arrival time (ps)           6462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q         macrocell40      1250   1250  28504  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_2  datapathcell11   5212   6462  29015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 29074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9083
-------------------------------------   ---- 
End-of-path arrival time (ps)           9083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell59   1250   1250  26917  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_5  macrocell65   7833   9083  29074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 29219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8937
-------------------------------------   ---- 
End-of-path arrival time (ps)           8937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q  macrocell60   1250   1250  29219  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_8    macrocell42   7687   8937  29219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 29230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8927
-------------------------------------   ---- 
End-of-path arrival time (ps)           8927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_3  macrocell64   7677   8927  29230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:addr_dma\/main_5
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 29230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8927
-------------------------------------   ---- 
End-of-path arrival time (ps)           8927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q  macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:addr_dma\/main_5     macrocell69   7677   8927  29230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:cfg_dma\/main_0
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 29233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:cfg_dma\/main_0      macrocell72   7674   8924  29233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 29246p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_3  macrocell66   7661   8911  29246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 29319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8837
-------------------------------------   ---- 
End-of-path arrival time (ps)           8837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q       macrocell30   1250   1250  28719  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_1  macrocell35   7587   8837  29319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 29319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8837
-------------------------------------   ---- 
End-of-path arrival time (ps)           8837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell30   1250   1250  28719  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_1  macrocell36   7587   8837  29319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 29319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8837
-------------------------------------   ---- 
End-of-path arrival time (ps)           8837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q          macrocell30   1250   1250  28719  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_1  macrocell37   7587   8837  29319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock
Path slack     : 29322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q                    macrocell66     1250   1250  25712  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/cs_addr_0  datapathcell7   4905   6155  29322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 29325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8832
-------------------------------------   ---- 
End-of-path arrival time (ps)           8832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  28411  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_0       macrocell31   7812   8832  29325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 29346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  28427  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_2  macrocell55   7561   8811  29346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 29348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q      macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_2  macrocell45   7558   8808  29348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:cfg_dma\/main_1
Capture Clock  : \MDIO_Interface:cfg_dma\/clock_0
Path slack     : 29361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:cfg_dma\/main_1      macrocell72   7546   8796  29361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:cfg_dma\/clock_0                           macrocell72         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 29396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8761
-------------------------------------   ---- 
End-of-path arrival time (ps)           8761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  25359  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_1  macrocell55   7511   8761  29396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 29406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell71   1250   1250  27784  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_8  macrocell66   7501   8751  29406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 29423p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell37   1250   1250  27582  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_1  macrocell65   7483   8733  29423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 29439p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8718
-------------------------------------   ---- 
End-of-path arrival time (ps)           8718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q    macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_5  macrocell56   7468   8718  29439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 29486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8671
-------------------------------------   ---- 
End-of-path arrival time (ps)           8671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q      macrocell37   1250   1250  27582  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_1  macrocell66   7421   8671  29486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 29537p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8620
-------------------------------------   ---- 
End-of-path arrival time (ps)           8620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell59   1250   1250  26917  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_8  macrocell54   7370   8620  29537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 29574p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q  macrocell62   1250   1250  29574  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_10  macrocell59   7332   8582  29574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 29612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8544
-------------------------------------   ---- 
End-of-path arrival time (ps)           8544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell57   1250   1250  29612  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_2  macrocell52   7294   8544  29612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock
Path slack     : 29618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q                 macrocell74      1250   1250  26864  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/cs_addr_0  datapathcell10   4739   5989  29618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u1\/clock             datapathcell10      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 29644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8512
-------------------------------------   ---- 
End-of-path arrival time (ps)           8512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q           macrocell57   1250   1250  29612  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_4  macrocell43   7262   8512  29644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 29704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q    macrocell41   1250   1250  29704  RISE       1
\MDIO_Interface:bMDIO:capture\/main_1  macrocell39   7203   8453  29704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 29706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8451
-------------------------------------   ---- 
End-of-path arrival time (ps)           8451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q  macrocell60   1250   1250  29219  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_8   macrocell59   7201   8451  29706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 29711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8446
-------------------------------------   ---- 
End-of-path arrival time (ps)           8446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  25359  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_2  macrocell41   7196   8446  29711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 29747p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8409
-------------------------------------   ---- 
End-of-path arrival time (ps)           8409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_1  macrocell41   7159   8409  29747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:mdio_o\/main_1
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 29802p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8354
-------------------------------------   ---- 
End-of-path arrival time (ps)           8354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q  macrocell32   1250   1250  29802  RISE       1
\MDIO_Interface:mdio_o\/main_1    macrocell47   7104   8354  29802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock
Path slack     : 29814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q                 macrocell73     1250   1250  26402  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/cs_addr_1  datapathcell9   4543   5793  29814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:FwAlu:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 29851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q      macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_0  macrocell57   7055   8305  29851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 29851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_2  macrocell65   7055   8305  29851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 29861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q                    macrocell55     1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cs_addr_0  datapathcell6   4495   5745  29861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 29870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q       macrocell73   1250   1250  26402  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_0  macrocell74   7037   8287  29870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:fw_dma2\/main_0
Capture Clock  : \MDIO_Interface:fw_dma2\/clock_0
Path slack     : 29870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q  macrocell73   1250   1250  26402  RISE       1
\MDIO_Interface:fw_dma2\/main_0      macrocell78   7037   8287  29870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 29881p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q         macrocell48      1250   1250  29881  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_0  datapathcell11   4346   5596  29881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 29907p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q         macrocell41      1250   1250  29704  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_1  datapathcell12   4319   5569  29907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1950/main_1
Capture Clock  : Net_1950/clock_0
Path slack     : 29964p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell30   1250   1250  28719  RISE       1
Net_1950/main_1                    macrocell22   6943   8193  29964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 29964p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q      macrocell30   1250   1250  28719  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_0  macrocell38   6943   8193  29964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 30066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q           macrocell52   1250   1250  28430  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_1  macrocell62   6841   8091  30066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 30146p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q     macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_2  macrocell68   6761   8011  30146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 30146p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_3  macrocell71   6761   8011  30146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 30183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7974
-------------------------------------   ---- 
End-of-path arrival time (ps)           7974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out  synccell      1020   1020  28411  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_0       macrocell30   6954   7974  30183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 30265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  28427  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_0  macrocell65   6642   7892  30265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 30278p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q  macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_0   macrocell56   6629   7879  30278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 30326p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q                    macrocell55     1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cs_addr_0  datapathcell5   4031   5281  30326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 30343p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7813
-------------------------------------   ---- 
End-of-path arrival time (ps)           7813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q       macrocell74   1250   1250  26864  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_1  macrocell73   6563   7813  30343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 30359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q                 macrocell28   1250   1250  27105  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_4  macrocell55   6547   7797  30359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 30390p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  26264  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_0    macrocell55   6747   7767  30390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 30414p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell59   1250   1250  26917  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_0  macrocell64   6493   7743  30414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_11
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 30424p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7733
-------------------------------------   ---- 
End-of-path arrival time (ps)           7733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q          macrocell59   1250   1250  26917  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_11  macrocell55   6483   7733  30424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_1
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 30436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q         macrocell41      1250   1250  29704  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/cs_addr_1  datapathcell11   3791   5041  30436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 30437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell35   1250   1250  30437  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_6  macrocell41   6470   7720  30437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 30458p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_1  macrocell48   6449   7699  30458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 30492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q       macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_3  macrocell43   6415   7665  30492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : Net_1952/main_0
Capture Clock  : Net_1952/clock_0
Path slack     : 30498p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q  macrocell30   1250   1250  28719  RISE       1
Net_1952/main_0                    macrocell24   6409   7659  30498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1952/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 30498p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell30   1250   1250  28719  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_3  macrocell41   6409   7659  30498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 30573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell56   1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_5  macrocell53   6334   7584  30573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 30573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7584
-------------------------------------   ---- 
End-of-path arrival time (ps)           7584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell56   1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_6  macrocell54   6334   7584  30573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:start_detect\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:start_detect\/clock_0
Path slack     : 30590p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q            macrocell29   1250   1250  25359  RISE       1
\MDIO_Interface:bMDIO:start_detect\/main_1  macrocell27   6316   7566  30590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 30590p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  25359  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_2  macrocell48   6316   7566  30590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 30753p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q    macrocell55   1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_6  macrocell56   6153   7403  30753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 30845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7312
-------------------------------------   ---- 
End-of-path arrival time (ps)           7312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_0  macrocell61   6062   7312  30845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_0
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 30882p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q         macrocell48      1250   1250  29881  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/cs_addr_0  datapathcell12   3345   4595  30882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 30964p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q       macrocell30   1250   1250  28719  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_2  macrocell30   5942   7192  30964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 30965p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_1\/q         macrocell30   1250   1250  28719  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_3  macrocell48   5942   7192  30965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_2
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 30973p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_2  controlcell3   1210   1210  30973  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_3           macrocell45    5973   7183  30973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_sram\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 31037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7120
-------------------------------------   ---- 
End-of-path arrival time (ps)           7120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_sram\/q       macrocell42   1250   1250  31037  RISE       1
\MDIO_Interface:bMDIO:capture\/main_2  macrocell39   5870   7120  31037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 31108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q      macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_1  macrocell57   5799   7049  31108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 31108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_3  macrocell65   5799   7049  31108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 31195p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  26264  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_0    macrocell41   5941   6961  31195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:capture\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u0\/f1_load
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u0\/clock
Path slack     : 31211p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7606
-------------------------------------   ---- 
End-of-path arrival time (ps)           7606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:capture\/q          macrocell39      1250   1250  31211  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/f1_load  datapathcell11   6356   7606  31211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:capture\/q
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/f1_load
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 31212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 38817

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:capture\/q          macrocell39      1250   1250  31211  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/f1_load  datapathcell12   6355   7605  31212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:is_page_en\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_page_en\/clock_0
Path slack     : 31220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q   macrocell60   1250   1250  29219  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/main_0  macrocell44   5686   6936  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 31245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  28171  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_3     macrocell30   4972   6912  31245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 31245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  28171  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_0      macrocell32   4972   6912  31245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 31245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  28171  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_2   macrocell33   4972   6912  31245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_3\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 31255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_3\/q       macrocell71   1250   1250  27784  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_6  macrocell71   5652   6902  31255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 31317p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell35   1250   1250  30437  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_6  macrocell48   5590   6840  31317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 31432p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_1  macrocell53   5475   6725  31432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 31432p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6725
-------------------------------------   ---- 
End-of-path arrival time (ps)           6725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_2  macrocell54   5475   6725  31432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 31436p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_0  macrocell71   5471   6721  31436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 31454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell41   1250   1250  29704  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_6  macrocell40   5452   6702  31454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 31487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q         macrocell56   1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_2  macrocell58   5420   6670  31487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 31500p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q          macrocell56   1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_9  macrocell55   5407   6657  31500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 31600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q     macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_1  macrocell68   5306   6556  31600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 31600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_2  macrocell71   5306   6556  31600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 31612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q             macrocell28   1250   1250  27105  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_1  macrocell76   5295   6545  31612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 31633p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell41   1250   1250  29704  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_9  macrocell48   5274   6524  31633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f1_blk_stat_comb
Path End       : \MDIO_Interface:bMDIO:next_page\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 31634p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f1_blk_stat_comb  datapathcell5   3580   3580  31634  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_4                       macrocell58     2942   6522  31634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f0_blk_stat_comb
Path End       : \MDIO_Interface:bMDIO:next_page\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 31640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  31640  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_3                       macrocell58     2937   6517  31640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 31683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q     macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_3  macrocell35   5224   6474  31683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 31683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_3  macrocell36   5224   6474  31683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 31683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q        macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_3  macrocell37   5224   6474  31683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 31687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell40   1250   1250  28504  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_8  macrocell41   5220   6470  31687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 31713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_0  macrocell33   5193   6443  31713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_page_en\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_page_en\/clock_0
Path slack     : 31735p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6422
-------------------------------------   ---- 
End-of-path arrival time (ps)           6422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q   macrocell61   1250   1250  27832  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/main_1  macrocell44   5172   6422  31735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell44         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 31754p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_5  macrocell41   5152   6402  31754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:addr_dma\/main_1
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 31755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q  macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:addr_dma\/main_1     macrocell69   5152   6402  31755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_page_en\/q
Path End       : \MDIO_Interface:bMDIO:capture\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:capture\/clock_0
Path slack     : 31778p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_page_en\/q    macrocell44   1250   1250  31778  RISE       1
\MDIO_Interface:bMDIO:capture\/main_4  macrocell39   5129   6379  31778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:capture\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_page_en\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 31778p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_page_en\/clock_0                  macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_page_en\/q      macrocell44   1250   1250  31778  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_5  macrocell45   5129   6379  31778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 31778p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc      count7cell    2050   2050  31778  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_1  macrocell33   4328   6378  31778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u0\/ce0
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 31807p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u0\/ce0       datapathcell11   1240   1240  31807  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/ce0i      datapathcell12      0   1240  31807  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/ce0_comb  datapathcell12   2270   3510  31807  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_8   macrocell33      2839   6349  31807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 31823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell57   1250   1250  29612  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_4  macrocell50   5083   6333  31823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 31823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q        macrocell57   1250   1250  29612  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_4  macrocell51   5083   6333  31823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 31823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell57   1250   1250  29612  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_2  macrocell61   5083   6333  31823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 31829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q  macrocell62   1250   1250  29574  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_10   macrocell42   5078   6328  31829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 31859p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q     macrocell58   1250   1250  31859  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_8  macrocell56   5047   6297  31859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 31973p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6184
-------------------------------------   ---- 
End-of-path arrival time (ps)           6184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q         macrocell68   1250   1250  28649  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_9  macrocell65   4934   6184  31973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 31980p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q       macrocell36   1250   1250  28427  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_0  macrocell66   4927   6177  31980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:sample_carry\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:sample_carry\/clock_0
Path slack     : 31990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6167
-------------------------------------   ---- 
End-of-path arrival time (ps)           6167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q         macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/main_2  macrocell63   4917   6167  31990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell63         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl1
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 31996p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl1       datapathcell5   1600   1600  31996  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl1i      datapathcell6      0   1600  31996  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl1_comb  datapathcell6   2270   3870  31996  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_1           macrocell49     2290   6160  31996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 32013p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q        macrocell48   1250   1250  29881  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_10  macrocell41   4894   6144  32013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl0
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 32112p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/cl0       datapathcell5   1520   1520  32112  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl0i      datapathcell6      0   1520  32112  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/cl0_comb  datapathcell6   2230   3750  32112  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_0           macrocell49     2295   6045  32112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 32133p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q   macrocell27   1250   1250  32133  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_1  macrocell31   4774   6024  32133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_4
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 32174p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_4  count7cell    1940   1940  28171  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_2     macrocell31   4042   5982  32174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 32184p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q     macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_0  macrocell68   4723   5973  32184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 32184p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_1  macrocell71   4723   5973  32184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32187p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  32187  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_4     macrocell30   4030   5970  32187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32187p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  32187  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_1      macrocell32   4030   5970  32187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 32187p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  32187  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_3   macrocell33   4030   5970  32187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdioSync\/out
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/route_si
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 32194p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3500
--------------------------------------------   ----- 
End-of-path required time (ps)                 38167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdioSync\/clock              synccell            0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdioSync\/out           synccell        1020   1020  28411  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/route_si  datapathcell5   4952   5972  32194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdc_dly\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32197p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdc_dly\/q          macrocell29   1250   1250  25359  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_2  macrocell40   4710   5960  32197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce1
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 32209p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce1       datapathcell5   1370   1370  32209  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce1i      datapathcell6      0   1370  32209  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce1_comb  datapathcell6   2260   3630  32209  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_3           macrocell49     2317   5947  32209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:rd_dma\/main_2
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 32210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q  macrocell27   1250   1250  32133  RISE       1
\MDIO_Interface:rd_dma\/main_2         macrocell28   4696   5946  32210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  32346  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_5     macrocell30   3870   5810  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  32346  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_2      macrocell32   3870   5810  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  32346  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_4   macrocell33   3870   5810  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce0
Path End       : \MDIO_Interface:bMDIO:addr_in_range\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_in_range\/clock_0
Path slack     : 32350p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/ce0       datapathcell5   1240   1240  32350  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce0i      datapathcell6      0   1240  32350  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/ce0_comb  datapathcell6   2270   3510  32350  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/main_2           macrocell49     2297   5807  32350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  32362  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_7     macrocell30   3854   5794  32362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  32362  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_4      macrocell32   3854   5794  32362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 32362p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  32362  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_6   macrocell33   3854   5794  32362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 32367p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  32367  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_6     macrocell30   3850   5790  32367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:ta_bits\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:ta_bits\/clock_0
Path slack     : 32367p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  32367  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/main_3      macrocell32   3850   5790  32367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 32367p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  32367  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_5   macrocell33   3850   5790  32367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 32392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q          macrocell32   1250   1250  29802  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_4  macrocell41   4515   5765  32392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_update\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_update\/clock_0
Path slack     : 32418p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q      macrocell55   1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:rs_update\/main_2  macrocell57   4489   5739  32418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 32418p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell55   1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_4  macrocell65   4489   5739  32418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:addr_match_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_match_dly\/clock_0
Path slack     : 32434p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q           macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/main_0  macrocell34   4473   5723  32434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/clock_0              macrocell34         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 32434p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q    macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_1  macrocell38   4473   5723  32434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 32445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q           macrocell50   1250   1250  32445  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_1  macrocell60   4461   5711  32445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:start_detect\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:start_detect\/clock_0
Path slack     : 32483p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  26264  RISE       1
\MDIO_Interface:bMDIO:start_detect\/main_0  macrocell27   4653   5673  32483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 32483p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  26264  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_0    macrocell48   4653   5673  32483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/so_comb
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 32499p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/so_comb  datapathcell6   2720   2720  32499  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_4               macrocell46     2938   5658  32499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:is_16bit\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 32499p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:is_16bit\/q         macrocell59   1250   1250  26917  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_2  macrocell66   4407   5657  32499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 32502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell40   1250   1250  28504  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_8  macrocell48   4404   5654  32502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 32518p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_2  macrocell64   4388   5638  32518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:addr_dma\/main_4
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 32518p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:addr_dma\/main_4     macrocell69   4388   5638  32518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 32525p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q    macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_5  macrocell55   4381   5631  32525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_pos_read\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 32533p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_pos_read\/q         macrocell37   1250   1250  27582  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_1  macrocell43   4374   5624  32533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 32586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell55   1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_4  macrocell53   4320   5570  32586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 32586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell55   1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_5  macrocell54   4320   5570  32586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 32647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_5  macrocell48   4260   5510  32647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 32652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q  macrocell61   1250   1250  27832  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_9    macrocell42   4255   5505  32652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 32711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_7  macrocell55   4196   5446  32711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_2\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32743p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_2\/q       macrocell40   1250   1250  28504  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_5  macrocell40   4164   5414  32743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:cfg_done\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cfg_done\/clock_0
Path slack     : 32811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q       macrocell68   1250   1250  28649  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/main_3  macrocell68   4096   5346  32811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfg_done\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_3\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_3\/clock_0
Path slack     : 32811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfg_done\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfg_done\/q         macrocell68   1250   1250  28649  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/main_4  macrocell71   4096   5346  32811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_3\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 32856p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell38   1250   1250  32856  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_4  macrocell40   4051   5301  32856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:addr_dma\/main_0
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 32868p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q  macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:addr_dma\/main_0     macrocell69   4039   5289  32868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : Net_1951/main_1
Capture Clock  : Net_1951/clock_0
Path slack     : 32896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q  macrocell53   1250   1250  24555  RISE       1
Net_1951/main_1                      macrocell23   4010   5260  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 32896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q     macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_1  macrocell46   4010   5260  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 32896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q      macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_0  macrocell58   4010   5260  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_3
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 32945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_3  count7cell    1940   1940  32187  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_3     macrocell31   3272   5212  32945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfp_addr\/q
Path End       : \MDIO_Interface:bMDIO:keep_high\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:keep_high\/clock_0
Path slack     : 32969p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfp_addr\/q        macrocell46   1250   1250  32969  RISE       1
\MDIO_Interface:bMDIO:keep_high\/main_6  macrocell45   3937   5187  32969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_2\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 33063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_2\/q       macrocell60   1250   1250  29219  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_3  macrocell60   3844   5094  33063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 33087p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q       macrocell74   1250   1250  26864  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_1  macrocell74   3820   5070  33087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_0\/q
Path End       : \MDIO_Interface:fw_dma2\/main_1
Capture Clock  : \MDIO_Interface:fw_dma2\/clock_0
Path slack     : 33087p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_0\/q  macrocell74   1250   1250  26864  RISE       1
\MDIO_Interface:fw_dma2\/main_1      macrocell78   3820   5070  33087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:mdc_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:mdc_dly\/clock_0
Path slack     : 33102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  26264  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/main_0       macrocell29   4035   5055  33102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdc_dly\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:genblk1:MdcSync\/out
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 33102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:genblk1:MdcSync\/clock               synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:genblk1:MdcSync\/out  synccell      1020   1020  26264  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_0    macrocell40   4035   5055  33102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_2\/clock_0
Path slack     : 33131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/main_1  macrocell64   3775   5025  33131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:addr_dma\/main_3
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 33131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:addr_dma\/main_3     macrocell69   3775   5025  33131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_9
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 33134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_1\/q       macrocell41   1250   1250  29704  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_9  macrocell41   3772   5022  33134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ta_bits\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ta_bits\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ta_bits\/q          macrocell32   1250   1250  29802  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_4  macrocell48   3767   5017  33140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_state_1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_1\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_1\/clock_0
Path slack     : 33158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_state_1\/q       macrocell73   1250   1250  26402  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/main_0  macrocell73   3749   4999  33158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_1\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_write\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 33166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_write\/q         macrocell35   1250   1250  30437  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_3  macrocell40   3740   4990  33166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:rd_dma\/main_1
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 33206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q  macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:rd_dma\/main_1        macrocell28   3700   4950  33206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 33221p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_0  macrocell52   3685   4935  33221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_2
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_2  count7cell    1940   1940  32346  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_4     macrocell31   2941   4881  33275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 33288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q       macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_7  macrocell65   3618   4868  33288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_1\/q
Path End       : \MDIO_Interface:info_dma\/main_1
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 33288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_1\/q  macrocell65   1250   1250  22147  RISE       1
\MDIO_Interface:info_dma\/main_1     macrocell70   3618   4868  33288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_0
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33294p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_0  count7cell    1940   1940  32362  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_6     macrocell31   2923   4863  33294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/count_1
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 33296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/count_1  count7cell    1940   1940  32367  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_5     macrocell31   2921   4861  33296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_1
Path End       : Net_1950/main_0
Capture Clock  : Net_1950/clock_0
Path slack     : 33300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_1  controlcell2   1210   1210  33300  RISE       1
Net_1950/main_0                          macrocell22    3647   4857  33300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_2
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 33313p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_2  controlcell2   1210   1210  33313  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_0     macrocell76    3634   4844  33313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match\/q
Path End       : \MDIO_Interface:bMDIO:addr_match\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:addr_match\/clock_0
Path slack     : 33325p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match\/q       macrocell33   1250   1250  29348  RISE       1
\MDIO_Interface:bMDIO:addr_match\/main_7  macrocell33   3582   4832  33325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_1\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 33336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_1\/q       macrocell61   1250   1250  27832  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_3  macrocell61   3571   4821  33336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 33368p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_6  macrocell55   3538   4788  33368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 33383p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q       macrocell48   1250   1250  29881  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_7  macrocell40   3524   4774  33383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_0\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_0\/clock_0
Path slack     : 33425p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_0\/q       macrocell52   1250   1250  28430  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/main_1  macrocell52   3482   4732  33425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_0\/clock_0                  macrocell52         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_0  macrocell60   3465   4715  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_in_range\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_in_range\/clock_0               macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_in_range\/q        macrocell49   1250   1250  30278  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_0  macrocell62   3465   4715  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_write\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 33453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc    count7cell    2050   2050  31778  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_0  macrocell35   2654   4704  33453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_address\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 33453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc      count7cell    2050   2050  31778  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_0  macrocell36   2654   4704  33453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 33453p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc       count7cell    2050   2050  31778  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_0  macrocell37   2654   4704  33453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_2\/clock_0
Path slack     : 33466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell57   1250   1250  29612  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/main_2  macrocell60   3441   4691  33466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_2\/clock_0              macrocell60         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_update\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 33466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_update\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_update\/q            macrocell57   1250   1250  29612  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_2  macrocell62   3441   4691  33466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:BitCounter\/tc
Path End       : \MDIO_Interface:rd_dma\/main_3
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 33466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:BitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:BitCounter\/tc  count7cell    2050   2050  31778  RISE       1
\MDIO_Interface:rd_dma\/main_3        macrocell28   2640   4690  33466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_0\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 33475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_0\/q       macrocell66   1250   1250  25712  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_5  macrocell66   3432   4682  33475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:current_page_0\/q
Path End       : \MDIO_Interface:bMDIO:current_page_0\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:current_page_0\/clock_0
Path slack     : 33475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:current_page_0\/q       macrocell62   1250   1250  29574  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/main_3  macrocell62   3431   4681  33475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_0\/clock_0              macrocell62         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 33484p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q        macrocell58   1250   1250  31859  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_6  macrocell53   3423   4673  33484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 33484p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q        macrocell58   1250   1250  31859  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_7  macrocell54   3423   4673  33484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_is_valid\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_is_valid\/q       macrocell43   1250   1250  27907  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_2  macrocell43   3417   4667  33490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_8
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 33502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q       macrocell55   1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_8  macrocell55   3405   4655  33502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : Net_1951/main_3
Capture Clock  : Net_1951/clock_0
Path slack     : 33502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q  macrocell55   1250   1250  27026  RISE       1
Net_1951/main_3                      macrocell23   3404   4654  33502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 33502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q     macrocell55   1250   1250  27026  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_3  macrocell46   3404   4654  33502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_write\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_write\/clock_0
Path slack     : 33515p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q       macrocell31   1250   1250  33515  RISE       1
\MDIO_Interface:bMDIO:op_write\/main_2  macrocell35   3391   4641  33515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_write\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_address\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_address\/clock_0
Path slack     : 33515p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q         macrocell31   1250   1250  33515  RISE       1
\MDIO_Interface:bMDIO:op_address\/main_2  macrocell36   3391   4641  33515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:op_pos_read\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:op_pos_read\/clock_0
Path slack     : 33515p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q          macrocell31   1250   1250  33515  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/main_2  macrocell37   3391   4641  33515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_pos_read\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : Net_1951/main_2
Capture Clock  : Net_1951/clock_0
Path slack     : 33538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q  macrocell54   1250   1250  24843  RISE       1
Net_1951/main_2                      macrocell23   3369   4619  33538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1951/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 33538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q     macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_2  macrocell46   3369   4619  33538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:next_page\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:next_page\/clock_0
Path slack     : 33538p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q      macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:next_page\/main_1  macrocell58   3369   4619  33538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_0\/q
Path End       : \MDIO_Interface:addr_dma\/main_2
Capture Clock  : \MDIO_Interface:addr_dma\/clock_0
Path slack     : 33623p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_0\/q  macrocell55   1250   1250  27026  RISE       1
\MDIO_Interface:addr_dma\/main_2     macrocell69   3283   4533  33623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:addr_dma\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:op_address\/q
Path End       : \MDIO_Interface:bMDIO:addr_is_valid\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:addr_is_valid\/clock_0
Path slack     : 33630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:op_address\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:op_address\/q          macrocell36   1250   1250  28427  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/main_0  macrocell43   3276   4526  33630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_is_valid\/clock_0               macrocell43         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:fw_dma1\/main_0
Capture Clock  : \MDIO_Interface:fw_dma1\/clock_0
Path slack     : 33742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q  macrocell76   1250   1250  33742  RISE       1
\MDIO_Interface:fw_dma1\/main_0  macrocell75   3164   4414  33742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 33782p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell38   1250   1250  32856  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_7  macrocell48   3124   4374  33782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d0_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 33785p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2320
--------------------------------------------   ----- 
End-of-path required time (ps)                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell56     1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d0_load  datapathcell5   4312   5562  33785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d0_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 33786p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2320
--------------------------------------------   ----- 
End-of-path required time (ps)                 39347

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell56     1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d0_load  datapathcell6   4311   5561  33786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_0
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 33874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_bus_stat_comb  datapathcell4   3110   3110  33874  RISE       1
\MDIO_host_2:MdioStatusReg\/status_0       statuscell1     4182   7292  33874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d1_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock
Path slack     : 33935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2170
--------------------------------------------   ----- 
End-of-path required time (ps)                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell56     1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/d1_load  datapathcell5   4312   5562  33935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d1_load
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 33936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -2170
--------------------------------------------   ----- 
End-of-path required time (ps)                 39497

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q                     macrocell56     1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/d1_load  datapathcell6   4311   5561  33936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_1\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_1\/clock_0
Path slack     : 33976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q       macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/main_6  macrocell65   2931   4181  33976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_1\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:ba_state_2\/q
Path End       : \MDIO_Interface:info_dma\/main_0
Capture Clock  : \MDIO_Interface:info_dma\/clock_0
Path slack     : 33976p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_2\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:ba_state_2\/q  macrocell64   1250   1250  23704  RISE       1
\MDIO_Interface:info_dma\/main_0     macrocell70   2931   4181  33976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:info_dma\/clock_0                          macrocell70         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req_dly\/q
Path End       : \MDIO_Interface:fw_dma1\/main_1
Capture Clock  : \MDIO_Interface:fw_dma1\/clock_0
Path slack     : 34047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req_dly\/q  macrocell77   1250   1250  34047  RISE       1
\MDIO_Interface:fw_dma1\/main_1      macrocell75   2860   4110  34047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:sample_carry\/q
Path End       : \MDIO_Interface:bMDIO:carry\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 34053p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:sample_carry\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:sample_carry\/q  macrocell63   1250   1250  34053  RISE       1
\MDIO_Interface:bMDIO:carry\/main_0    macrocell67   2854   4104  34053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:keep_high\/q
Path End       : \MDIO_Interface:mdio_o\/main_3
Capture Clock  : \MDIO_Interface:mdio_o\/clock_0
Path slack     : 34057p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4099
-------------------------------------   ---- 
End-of-path arrival time (ps)           4099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:keep_high\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:keep_high\/q  macrocell45   1250   1250  34057  RISE       1
\MDIO_Interface:mdio_o\/main_3      macrocell47   2849   4099  34057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:mdio_o\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 34113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q    macrocell51   1250   1250  34113  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_2  macrocell56   2794   4044  34113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q    macrocell50   1250   1250  32445  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_1  macrocell56   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q       macrocell50   1250   1250  32445  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_1  macrocell50   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_2\/q       macrocell50   1250   1250  32445  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_1  macrocell51   2789   4039  34118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_2\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q       macrocell51   1250   1250  34113  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/main_2  macrocell50   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_2\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_count_1\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_count_1\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q       macrocell51   1250   1250  34113  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/main_2  macrocell51   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_count_1\/q
Path End       : \MDIO_Interface:bMDIO:current_page_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:current_page_1\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_count_1\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_count_1\/q           macrocell51   1250   1250  34113  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/main_1  macrocell61   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:current_page_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:opcode_0\/q
Path End       : \MDIO_Interface:bMDIO:opcode_0\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:opcode_0\/clock_0
Path slack     : 34266p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:opcode_0\/q       macrocell31   1250   1250  33515  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/main_7  macrocell31   2641   3891  34266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_0\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:next_page\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_0\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_0\/clock_0
Path slack     : 34268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:next_page\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:next_page\/q         macrocell58   1250   1250  31859  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/main_10  macrocell55   2639   3889  34268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_0\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:mdio_enable\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_2\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_2\/clock_0
Path slack     : 34281p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:mdio_enable\/q      macrocell26   1250   1250  28302  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/main_1  macrocell40   2625   3875  34281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_2\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 34285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_2  macrocell53   2622   3872  34285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_2\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 34285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_2\/q       macrocell53   1250   1250  24555  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_3  macrocell54   2622   3872  34285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_load\/q
Path End       : \MDIO_Interface:bMDIO:rs_load\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:rs_load\/clock_0
Path slack     : 34285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_load\/q       macrocell56   1250   1250  30573  RISE       1
\MDIO_Interface:bMDIO:rs_load\/main_7  macrocell56   2621   3871  34285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_load\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_2\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_2\/clock_0
Path slack     : 34286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/main_3  macrocell53   2621   3871  34286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_2\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:rs_state_1\/q
Path End       : \MDIO_Interface:bMDIO:rs_state_1\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:rs_state_1\/clock_0
Path slack     : 34286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:rs_state_1\/q       macrocell54   1250   1250  24843  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/main_4  macrocell54   2621   3871  34286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:rs_state_1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:carry\/q
Path End       : \MDIO_Interface:bMDIO:carry\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 34297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:carry\/q       macrocell67   1250   1250  34297  RISE       1
\MDIO_Interface:bMDIO:carry\/main_1  macrocell67   2610   3860  34297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:carry\/q
Path End       : \MDIO_Interface:bMDIO:ba_state_0\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:ba_state_0\/clock_0
Path slack     : 34298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:carry\/q            macrocell67   1250   1250  34297  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/main_6  macrocell66   2609   3859  34298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:ba_state_0\/clock_0                  macrocell66         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fp_state_0\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_0\/main_10
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_0\/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fp_state_0\/q        macrocell48   1250   1250  29881  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/main_10  macrocell48   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_0\/clock_0                  macrocell48         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/co_msb_reg
Path End       : \MDIO_Interface:bMDIO:carry\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:carry\/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/co_msb_reg  datapathcell8    190    190  34311  RISE       1
\MDIO_Interface:bMDIO:carry\/main_2                     macrocell67     3655   3845  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:carry\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_7
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_7  controlcell5   1210   1210  34597  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_0                 macrocell42    2350   3560  34597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:start_detect\/q
Path End       : \MDIO_Interface:bMDIO:opcode_1\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:opcode_1\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:start_detect\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:start_detect\/q   macrocell27   1250   1250  32133  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/main_1  macrocell30   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:opcode_1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:fw_dma1\/q
Path End       : \MDIO_Interface:bMDIO:fw_state_0\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_state_0\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:fw_dma1\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:fw_dma1\/q                macrocell75   1250   1250  34603  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/main_2  macrocell74   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_state_0\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cfp_addr\/q
Path End       : \MDIO_Interface:bMDIO:cfp_addr\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:cfp_addr\/clock_0
Path slack     : 34606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cfp_addr\/q       macrocell46   1250   1250  32969  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/main_0  macrocell46   2301   3551  34606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cfp_addr\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_3
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_3  controlcell5   1210   1210  34606  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_4                 macrocell42    2340   3550  34606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_4
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_4  controlcell4   1210   1210  34608  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_3                  macrocell59    2339   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_4
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_4  controlcell5   1210   1210  34608  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_3                 macrocell42    2339   3549  34608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:rd_dma\/q
Path End       : \MDIO_Interface:rd_dma\/main_4
Capture Clock  : \MDIO_Interface:rd_dma\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:rd_dma\/q       macrocell28   1250   1250  27105  RISE       1
\MDIO_Interface:rd_dma\/main_4  macrocell28   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:rd_dma\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_5
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_5  controlcell4   1210   1210  34610  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_2                  macrocell59    2337   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_1
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_1  controlcell4   1210   1210  34617  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_6                  macrocell59    2330   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_5
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_5  controlcell5   1210   1210  34618  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_2                 macrocell42    2329   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_6
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_6  controlcell4   1210   1210  34619  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_1                  macrocell59    2328   3538  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_7
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_7  controlcell4   1210   1210  34620  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_0                  macrocell59    2327   3537  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_0
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_0  controlcell5   1210   1210  34621  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_7                 macrocell42    2326   3536  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_2
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_2  controlcell4   1210   1210  34622  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_5                  macrocell59    2325   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_2
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_5
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_2  controlcell5   1210   1210  34622  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_5                 macrocell42    2325   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_0
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_0  controlcell4   1210   1210  34627  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_7                  macrocell59    2320   3530  34627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_6
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_1
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34632p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_6  controlcell5   1210   1210  34632  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_1                 macrocell42    2314   3524  34632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_1
Path End       : \MDIO_Interface:bMDIO:is_sram\/main_6
Capture Clock  : \MDIO_Interface:bMDIO:is_sram\/clock_0
Path slack     : 34633p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:MemTypeCfg\/control_1  controlcell5   1210   1210  34633  RISE       1
\MDIO_Interface:bMDIO:is_sram\/main_6                 macrocell42    2314   3524  34633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_sram\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_3
Path End       : \MDIO_Interface:bMDIO:is_16bit\/main_4
Capture Clock  : \MDIO_Interface:bMDIO:is_16bit\/clock_0
Path slack     : 34637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:DataWidthCfg\/control_3  controlcell4   1210   1210  34637  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/main_4                  macrocell59    2310   3520  34637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:is_16bit\/clock_0                    macrocell59         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:CtlReg\/control_0
Path End       : \MDIO_Interface:bMDIO:mdio_enable\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:mdio_enable\/clock_0
Path slack     : 34639p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:CtlReg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:CtlReg\/control_0    controlcell2   1210   1210  34639  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/main_0  macrocell26    2307   3517  34639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:mdio_enable\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:bMDIO:fw_req\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:fw_req\/clock_0
Path slack     : 34657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q       macrocell76   1250   1250  33742  RISE       1
\MDIO_Interface:bMDIO:fw_req\/main_2  macrocell76   2250   3500  34657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:fw_req\/q
Path End       : \MDIO_Interface:bMDIO:fw_req_dly\/main_0
Capture Clock  : \MDIO_Interface:bMDIO:fw_req_dly\/clock_0
Path slack     : 34657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:fw_req\/q           macrocell76   1250   1250  33742  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/main_0  macrocell77   2250   3500  34657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fw_req_dly\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:addr_match_dly\/q
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_3
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 34670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:addr_match_dly\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:addr_match_dly\/q  macrocell34   1250   1250  34670  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_3    macrocell38   2236   3486  34670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:cor_reg\/q
Path End       : \MDIO_Interface:bMDIO:fp_state_1\/main_7
Capture Clock  : \MDIO_Interface:bMDIO:fp_state_1\/clock_0
Path slack     : 34681p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:cor_reg\/q          macrocell38   1250   1250  32856  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/main_7  macrocell41   2225   3475  34681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:fp_state_1\/clock_0                  macrocell41         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_1
Path End       : Net_1950/main_2
Capture Clock  : Net_1950/clock_0
Path slack     : 34695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_1  controlcell3   1210   1210  34695  RISE       1
Net_1950/main_2                                   macrocell22    2251   3461  34695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1950/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:CfgReg\/control_3
Path End       : \MDIO_Interface:bMDIO:cor_reg\/main_2
Capture Clock  : \MDIO_Interface:bMDIO:cor_reg\/clock_0
Path slack     : 34699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           3458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:CfgReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:CfgReg\/control_3  controlcell3   1210   1210  34699  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/main_2             macrocell38    2248   3458  34699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:cor_reg\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f1_bus_stat_comb
Path End       : \MDIO_host_2:MdioStatusReg\/status_3
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 35765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   41667
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/busclk                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_host_2:cntrl16:u1\/f1_bus_stat_comb  datapathcell4   3110   3110  35765  RISE       1
\MDIO_host_2:MdioStatusReg\/status_3       statuscell1     2292   5402  35765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrComp:u0\/sol_msb  datapathcell5    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/sir      datapathcell6      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrComp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/clock          datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u0\/sol_msb  datapathcell7    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/sir      datapathcell8      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:Advanced:AddrCalc:u1\/clock          datapathcell8       0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_Interface:bMDIO:MdioDp:u0\/sol_msb
Path End       : \MDIO_Interface:bMDIO:MdioDp:u1\/sir
Capture Clock  : \MDIO_Interface:bMDIO:MdioDp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   41667
- Setup time                                   -3020
--------------------------------------------   ----- 
End-of-path required time (ps)                 38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\MDIO_Interface:bMDIO:MdioDp:u0\/sol_msb  datapathcell11    720    720  37927  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/sir      datapathcell12      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\MDIO_Interface:bMDIO:MdioDp:u1\/clock                     datapathcell12      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2086/q
Path End       : \MDIO_host_2:cntrl16:u0\/route_si
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 85406p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3500
--------------------------------------------   ------ 
End-of-path required time (ps)                 121500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36094
-------------------------------------   ----- 
End-of-path arrival time (ps)           36094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
Net_2086/q                         macrocell12     1250   1250  85406  RISE       1
MDIO_M(0)/pin_input                iocell2         6056   7306  85406  RISE       1
MDIO_M(0)/pad_out                  iocell2        15855  23161  85406  RISE       1
MDIO_M(0)/pad_in                   iocell2            0  23161  85406  RISE       1
MDIO_M(0)/fb                       iocell2         6830  29991  85406  RISE       1
\MDIO_host_2:cntrl16:u0\/route_si  datapathcell3   6104  36094  85406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:MdioCounter\/load
Capture Clock  : \MDIO_host_2:MdioCounter\/clock
Path slack     : 99601p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -5360
--------------------------------------------   ------ 
End-of-path required time (ps)                 119640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20039
-------------------------------------   ----- 
End-of-path arrival time (ps)           20039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\MDIO_host_2:State_2\/q            macrocell16   1250   1250  99601  RISE       1
\MDIO_host_2:status_val_1\/main_0  macrocell3   10035  11285  99601  RISE       1
\MDIO_host_2:status_val_1\/q       macrocell3    3350  14635  99601  RISE       1
\MDIO_host_2:MdioCounter\/load     count7cell    5404  20039  99601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:cfg_1\/main_2
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 103135p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18355
-------------------------------------   ----- 
End-of-path arrival time (ps)           18355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  103135  RISE       1
Net_2054/main_2                    macrocell6    3588   5528  103135  RISE       1
Net_2054/q                         macrocell6    3350   8878  103135  RISE       1
\MDIO_host_2:cfg_1_split\/main_10  macrocell14   3824  12702  103135  RISE       1
\MDIO_host_2:cfg_1_split\/q        macrocell14   3350  16052  103135  RISE       1
\MDIO_host_2:cfg_1\/main_2         macrocell20   2303  18355  103135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:MdioCounter\/enable
Capture Clock  : \MDIO_host_2:MdioCounter\/clock
Path slack     : 105038p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -4060
--------------------------------------------   ------ 
End-of-path required time (ps)                 120940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15902
-------------------------------------   ----- 
End-of-path arrival time (ps)           15902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q           macrocell18   1250   1250  105038  RISE       1
\MDIO_host_2:en_count\/main_2     macrocell5    7097   8347  105038  RISE       1
\MDIO_host_2:en_count\/q          macrocell5    3350  11697  105038  RISE       1
\MDIO_host_2:MdioCounter\/enable  count7cell    4206  15902  105038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:MdioStatusReg\/status_2
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 106467p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18033
-------------------------------------   ----- 
End-of-path arrival time (ps)           18033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q               macrocell16   1250   1250   99601  RISE       1
\MDIO_host_2:status_val_2\/main_0     macrocell4   10560  11810  106467  RISE       1
\MDIO_host_2:status_val_2\/q          macrocell4    3350  15160  106467  RISE       1
\MDIO_host_2:MdioStatusReg\/status_2  statuscell1   2873  18033  106467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:MdioStatusReg\/status_1
Capture Clock  : \MDIO_host_2:MdioStatusReg\/clock
Path slack     : 106697p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17803
-------------------------------------   ----- 
End-of-path arrival time (ps)           17803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q               macrocell16   1250   1250   99601  RISE       1
\MDIO_host_2:status_val_1\/main_0     macrocell3   10035  11285   99601  RISE       1
\MDIO_host_2:status_val_1\/q          macrocell3    3350  14635   99601  RISE       1
\MDIO_host_2:MdioStatusReg\/status_1  statuscell1   3168  17803  106697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioStatusReg\/clock                          statuscell1         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_1\/main_0
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 109673p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell16   1250   1250   99601  RISE       1
\MDIO_host_2:State_1\/main_0  macrocell17  10567  11817  109673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_0\/main_0
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 109673p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell16   1250   1250   99601  RISE       1
\MDIO_host_2:State_0\/main_0  macrocell18  10567  11817  109673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : Net_2086/main_0
Capture Clock  : Net_2086/clock_0
Path slack     : 109680p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           11810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q  macrocell16   1250   1250   99601  RISE       1
Net_2086/main_0          macrocell12  10560  11810  109680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : Net_2069/main_1
Capture Clock  : Net_2069/clock_0
Path slack     : 109680p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           11810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q  macrocell16   1250   1250   99601  RISE       1
Net_2069/main_1          macrocell13  10560  11810  109680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_1
Path End       : \MDIO_host_2:cfg_0\/main_8
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 109723p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11767
-------------------------------------   ----- 
End-of-path arrival time (ps)           11767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_1  count7cell    1940   1940  103900  RISE       1
\MDIO_host_2:cfg_0\/main_8         macrocell21   9827  11767  109723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_0\/main_0
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 110205p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           11285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell16   1250   1250   99601  RISE       1
\MDIO_host_2:cfg_0\/main_0  macrocell21  10035  11285  110205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_4
Path End       : \MDIO_host_2:cfg_0\/main_5
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 110461p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11029
-------------------------------------   ----- 
End-of-path arrival time (ps)           11029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_4  count7cell    1940   1940  103135  RISE       1
\MDIO_host_2:cfg_0\/main_5         macrocell21   9089  11029  110461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_5
Path End       : \MDIO_host_2:cfg_0\/main_4
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 111208p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10282
-------------------------------------   ----- 
End-of-path arrival time (ps)           10282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_5  count7cell    1940   1940  103892  RISE       1
\MDIO_host_2:cfg_0\/main_4         macrocell21   8342  10282  111208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_1
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 111355p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7635
-------------------------------------   ---- 
End-of-path arrival time (ps)           7635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q               macrocell20     1250   1250  111355  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_1  datapathcell3   6385   7635  111355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_1\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_1
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 111901p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_1\/q               macrocell20     1250   1250  111355  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_1  datapathcell4   5839   7089  111901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_2
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 112128p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q               macrocell19     1250   1250  112128  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_2  datapathcell4   5612   6862  112128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_2
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 112130p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q               macrocell19     1250   1250  112128  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_2  datapathcell3   5610   6860  112130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_6
Path End       : \MDIO_host_2:cfg_0\/main_3
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 112390p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_6  count7cell    1940   1940  104087  RISE       1
\MDIO_host_2:cfg_0\/main_3         macrocell21   7160   9100  112390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_0
Path End       : \MDIO_host_2:cfg_0\/main_9
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 112394p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9096
-------------------------------------   ---- 
End-of-path arrival time (ps)           9096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_0  count7cell    1940   1940  104091  RISE       1
\MDIO_host_2:cfg_0\/main_9         macrocell21   7156   9096  112394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_2\/main_2
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 112649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell18   1250   1250  105038  RISE       1
\MDIO_host_2:State_2\/main_2  macrocell16   7591   8841  112649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_2\/main_2
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 112649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell18   1250   1250  105038  RISE       1
\MDIO_host_2:cfg_2\/main_2  macrocell19   7591   8841  112649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_2\/main_1
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 113192p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell17   1250   1250  106002  RISE       1
\MDIO_host_2:State_2\/main_1  macrocell16   7048   8298  113192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_2\/main_1
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 113192p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell17   1250   1250  106002  RISE       1
\MDIO_host_2:cfg_2\/main_1  macrocell19   7048   8298  113192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_2
Path End       : \MDIO_host_2:cfg_0\/main_7
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 113426p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8064
-------------------------------------   ---- 
End-of-path arrival time (ps)           8064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_2  count7cell    1940   1940  103907  RISE       1
\MDIO_host_2:cfg_0\/main_7         macrocell21   6124   8064  113426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/count_3
Path End       : \MDIO_host_2:cfg_0\/main_6
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 113602p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/count_3  count7cell    1940   1940  104076  RISE       1
\MDIO_host_2:cfg_0\/main_6         macrocell21   5948   7888  113602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb
Path End       : \MDIO_host_2:cfg_0\/main_10
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 113606p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb  datapathcell4   3580   3580  113606  RISE       1
\MDIO_host_2:cfg_0\/main_10                macrocell21     4304   7884  113606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/tc
Path End       : \MDIO_host_2:State_1\/main_4
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 113963p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/tc  count7cell    2050   2050  113963  RISE       1
\MDIO_host_2:State_1\/main_4  macrocell17   5477   7527  113963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/tc
Path End       : \MDIO_host_2:State_0\/main_4
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 113963p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/tc  count7cell    2050   2050  113963  RISE       1
\MDIO_host_2:State_0\/main_4  macrocell18   5477   7527  113963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_1\/main_1
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 114124p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell17   1250   1250  106002  RISE       1
\MDIO_host_2:cfg_1\/main_1  macrocell20   6116   7366  114124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb
Path End       : \MDIO_host_2:State_0\/main_5
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 114138p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/f0_blk_stat_comb  datapathcell4   3580   3580  113606  RISE       1
\MDIO_host_2:State_0\/main_5               macrocell18     3772   7352  114138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cntrl16:u0\/cs_addr_0
Capture Clock  : \MDIO_host_2:cntrl16:u0\/clock
Path slack     : 114401p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q               macrocell21     1250   1250  114401  RISE       1
\MDIO_host_2:cntrl16:u0\/cs_addr_0  datapathcell3   3339   4589  114401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cntrl16:u1\/cs_addr_0
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 114402p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -6010
--------------------------------------------   ------ 
End-of-path required time (ps)                 118990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q               macrocell21     1250   1250  114401  RISE       1
\MDIO_host_2:cntrl16:u1\/cs_addr_0  datapathcell4   3338   4588  114402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_1\/main_0
Capture Clock  : \MDIO_host_2:cfg_1\/clock_0
Path slack     : 115078p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell16   1250   1250   99601  RISE       1
\MDIO_host_2:cfg_1\/main_0  macrocell20   5162   6412  115078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_1\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_1\/main_3
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 115578p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  115578  RISE       1
\MDIO_host_2:State_1\/main_3            macrocell17    4702   5912  115578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_0\/main_3
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 115578p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  115578  RISE       1
\MDIO_host_2:State_0\/main_3            macrocell18    4702   5912  115578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u1\/so_comb
Path End       : Net_2086/main_3
Capture Clock  : Net_2086/clock_0
Path slack     : 116086p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u1\/so_comb  datapathcell4   2520   2520  116086  RISE       1
Net_2086/main_3                   macrocell12     2884   5404  116086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioCounter\/tc
Path End       : \MDIO_host_2:State_2\/main_4
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116214p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5276
-------------------------------------   ---- 
End-of-path arrival time (ps)           5276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioCounter\/tc  count7cell    2050   2050  113963  RISE       1
\MDIO_host_2:State_2\/main_4  macrocell16   3226   5276  116214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:MdioControlReg\/control_0
Path End       : \MDIO_host_2:State_2\/main_3
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 116316p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:MdioControlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\MDIO_host_2:MdioControlReg\/control_0  controlcell1   1210   1210  115578  RISE       1
\MDIO_host_2:State_2\/main_3            macrocell16    3964   5174  116316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : Net_2086/main_2
Capture Clock  : Net_2086/clock_0
Path slack     : 116970p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q  macrocell18   1250   1250  105038  RISE       1
Net_2086/main_2          macrocell12   3270   4520  116970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : Net_2069/main_3
Capture Clock  : Net_2069/clock_0
Path slack     : 116970p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q  macrocell18   1250   1250  105038  RISE       1
Net_2069/main_3          macrocell13   3270   4520  116970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_1\/main_2
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 116973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell18   1250   1250  105038  RISE       1
\MDIO_host_2:State_1\/main_2  macrocell17   3267   4517  116973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:State_0\/main_2
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 116973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q       macrocell18   1250   1250  105038  RISE       1
\MDIO_host_2:State_0\/main_2  macrocell18   3267   4517  116973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_0\/q
Path End       : \MDIO_host_2:cfg_0\/main_2
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117116p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_0\/q     macrocell18   1250   1250  105038  RISE       1
\MDIO_host_2:cfg_0\/main_2  macrocell21   3124   4374  117116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : Net_2086/main_1
Capture Clock  : Net_2086/clock_0
Path slack     : 117420p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q  macrocell17   1250   1250  106002  RISE       1
Net_2086/main_1          macrocell12   2820   4070  117420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2086/clock_0                                           macrocell12         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : Net_2069/main_2
Capture Clock  : Net_2069/clock_0
Path slack     : 117420p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q  macrocell17   1250   1250  106002  RISE       1
Net_2069/main_2          macrocell13   2820   4070  117420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_1\/main_1
Capture Clock  : \MDIO_host_2:State_1\/clock_0
Path slack     : 117423p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell17   1250   1250  106002  RISE       1
\MDIO_host_2:State_1\/main_1  macrocell17   2817   4067  117423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:State_0\/main_1
Capture Clock  : \MDIO_host_2:State_0\/clock_0
Path slack     : 117423p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q       macrocell17   1250   1250  106002  RISE       1
\MDIO_host_2:State_0\/main_1  macrocell18   2817   4067  117423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_0\/clock_0                              macrocell18         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_1\/q
Path End       : \MDIO_host_2:cfg_0\/main_1
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117427p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_1\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_1\/q     macrocell17   1250   1250  106002  RISE       1
\MDIO_host_2:cfg_0\/main_1  macrocell21   2813   4063  117427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:State_2\/main_0
Capture Clock  : \MDIO_host_2:State_2\/clock_0
Path slack     : 117939p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q       macrocell16   1250   1250   99601  RISE       1
\MDIO_host_2:State_2\/main_0  macrocell16   2301   3551  117939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:State_2\/q
Path End       : \MDIO_host_2:cfg_2\/main_0
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 117939p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:State_2\/clock_0                              macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:State_2\/q     macrocell16   1250   1250   99601  RISE       1
\MDIO_host_2:cfg_2\/main_0  macrocell19   2301   3551  117939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_2\/q
Path End       : \MDIO_host_2:cfg_2\/main_3
Capture Clock  : \MDIO_host_2:cfg_2\/clock_0
Path slack     : 117942p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_2\/q       macrocell19   1250   1250  112128  RISE       1
\MDIO_host_2:cfg_2\/main_3  macrocell19   2298   3548  117942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_2\/clock_0                                macrocell19         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2069/q
Path End       : Net_2069/main_0
Capture Clock  : Net_2069/clock_0
Path slack     : 117984p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2069/q       macrocell13   1250   1250  107193  RISE       1
Net_2069/main_0  macrocell13   2256   3506  117984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2069/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cfg_0\/q
Path End       : \MDIO_host_2:cfg_0\/main_11
Capture Clock  : \MDIO_host_2:cfg_0\/clock_0
Path slack     : 117996p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\MDIO_host_2:cfg_0\/q        macrocell21   1250   1250  114401  RISE       1
\MDIO_host_2:cfg_0\/main_11  macrocell21   2244   3494  117996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cfg_0\/clock_0                                macrocell21         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MDIO_host_2:cntrl16:u0\/sol_msb
Path End       : \MDIO_host_2:cntrl16:u1\/sir
Capture Clock  : \MDIO_host_2:cntrl16:u1\/clock
Path slack     : 121460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   125000
- Setup time                                    -3020
--------------------------------------------   ------ 
End-of-path required time (ps)                 121980

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u0\/clock                             datapathcell3       0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\MDIO_host_2:cntrl16:u0\/sol_msb  datapathcell3    520    520  121460  RISE       1
\MDIO_host_2:cntrl16:u1\/sir      datapathcell4      0    520  121460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MDIO_host_2:cntrl16:u1\/clock                             datapathcell4       0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33276798p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33276798  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   7559   8809  33276798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1881/main_1
Capture Clock  : Net_1881/clock_0
Path slack     : 33279243p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8914
-------------------------------------   ---- 
End-of-path arrival time (ps)           8914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  33279243  RISE       1
Net_1881/main_1                       macrocell11     6404   8914  33279243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1881/clock_0                                           macrocell11         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33280618p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell10     1250   1250  33276798  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3738   4988  33280618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33281014p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  33281014  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2302   4592  33281014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 33281014p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 33285607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  33281014  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2302   4592  33281014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1881/main_0
Capture Clock  : Net_1881/clock_0
Path slack     : 33283182p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  33276798  RISE       1
Net_1881/main_0                  macrocell11   3725   4975  33283182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1881/clock_0                                           macrocell11         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_1882/main_0
Capture Clock  : Net_1882/clock_0
Path slack     : 33283182p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell10   1250   1250  33276798  RISE       1
Net_1882/main_0                  macrocell15   3725   4975  33283182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1882/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1882/main_1
Capture Clock  : Net_1882/clock_0
Path slack     : 33283343p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   33291667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 33288157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  33283343  RISE       1
Net_1882/main_1                       macrocell15     2303   4813  33283343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1882/clock_0                                           macrocell15         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

