spice

.param qci1=1
.param in0=1

* test input

.verilog
load adms_cap.so
paramset mycap cap;
.c=1m;
endparamset
mycap #(.ic_p_n(qci1)) c1 (n1,0);
spice
c1 n2 0 1m ic=qci1

R1 n1 0 5k
R2 n2 0 5k

.print dc v(nodes)
.dc
.dc uic
.print tran v(nodes)
.tran 0 1 1 trace=a cont
.param qci1 2

.print ac v(nodes)
.ac 1 10 * 2

* BUG: ddv does not work for admscap
.print ddc v(nodes) dv(nodes) ddv(nodes) qci1
.ddc tr trstep=1e-3 qci1 0 1 .1
.end
