
---------- Begin Simulation Statistics ----------
final_tick                               13831049715390                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152170                       # Simulator instruction rate (inst/s)
host_mem_usage                               17020036                       # Number of bytes of host memory used
host_op_rate                                   167494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1642.90                       # Real time elapsed on the host
host_tick_rate                               68170291                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000019                       # Number of instructions simulated
sim_ops                                     275175516                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111997                       # Number of seconds simulated
sim_ticks                                111997120104                       # Number of ticks simulated
system.cpu.committedInsts                          19                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      9310874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops          765                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests     18622328                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops          765                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     20                       # Number of float alu accesses
system.cpu.num_fp_insts                            20                       # number of float instructions
system.cpu.num_fp_register_reads                   36                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  19                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     8                       # Number of integer alu accesses
system.cpu.num_int_insts                            8                       # number of integer instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.00%      5.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   5     25.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  6     30.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   7     35.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  1      5.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      5736824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       11484431                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5573939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11217592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           9299482                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4423553                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             275175496                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.345311                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.345311                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         455081058                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        206106757                       # number of floating regfile writes
system.switch_cpus.idleCycles                    5651                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         6483                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1661674                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.951115                       # Inst execution rate
system.switch_cpus.iew.exec_refs            153807785                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           31308003                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        40528255                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      77985996                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     31354613                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    275442142                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     122499782                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         5501                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     319886209                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         253914                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      69003774                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           7425                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      69429926                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1985                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         372768735                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             275307009                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.540463                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         201467698                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.818568                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              275309276                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        343649259                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        36232935                       # number of integer regfile writes
system.switch_cpus.ipc                       0.743323                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.743323                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      40337804     12.61%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     12.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        37276      0.01%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     12.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     77280948     24.16%     36.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1488387      0.47%     37.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     37.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     46934396     14.67%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     41012575     12.82%     64.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       129183      0.04%     64.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     81492098     25.47%     90.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     31179046      9.75%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      319891713                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       290457565                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    552230317                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    237284964                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    237559654                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            36283755                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.113425                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          487548      1.34%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      6545569     18.04%     19.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      5440403     14.99%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        7562756     20.84%     55.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33084      0.09%     55.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     13966179     38.49%     93.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      2248216      6.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       65717903                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    460164943                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     38022045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     38151082                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          275442142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         319891713                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       266609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         6076                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       454133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    336322006                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.951147                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.065641                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    264231806     78.57%     78.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8187073      2.43%     81.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      8004608      2.38%     83.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      5751708      1.71%     85.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15872358      4.72%     89.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     11940271      3.55%     93.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      8421930      2.50%     95.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6580083      1.96%     97.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      7332169      2.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    336322006                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.951131                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2300469                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       673393                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     77985996                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     31354613                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       162444813                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                336327657                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     72570604                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         72570605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     75627971                       # number of overall hits
system.cpu.dcache.overall_hits::total        75627972                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            7                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7289324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7289331                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            7                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24493086                       # number of overall misses
system.cpu.dcache.overall_misses::total      24493093                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 374708538950                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 374708538950                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 374708538950                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 374708538950                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     79859928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     79859936                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    100121057                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    100121065                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.875000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.091276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.091276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.875000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.244635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.244635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51405.115063                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51405.065698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15298.543391                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15298.539019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     85369410                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3977529                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.462926                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9310874                       # number of writebacks
system.cpu.dcache.writebacks::total           9310874                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6529777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6529777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6529777                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6529777                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       759547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       759547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9311392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9311392                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41508234549                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41508234549                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1113110481294                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1113110481294                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.093001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.093001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54648.671575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54648.671575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 119542.865481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119542.865481                       # average overall mshr miss latency
system.cpu.dcache.replacements                9310874                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     42520033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42520034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6037553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6037559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 328199587551                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 328199587551                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     48557586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     48557593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.857143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.124338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124338                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54359.702938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54359.648916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      5968228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5968228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        69325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        69325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6726761172                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6726761172                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 97032.256358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97032.256358                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     30050571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30050571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1251771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1251772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  46508951399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46508951399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     31302342                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31302343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.039990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37154.520594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37154.490913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       561549                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       561549                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       690222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       690222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  34781473377                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  34781473377                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.022050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 50391.719442                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50391.719442                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      3057367                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       3057367                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data     17203762                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total     17203762                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data     20261129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total     20261129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.849102                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.849102                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data      8551845                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total      8551845                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data 1071602246745                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1071602246745                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.422081                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.422081                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 125306.556275                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 125306.556275                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.975076                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            84939358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9311386                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.122096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.015060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.960016                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         810279906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        810279906                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           7                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           27                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     21909206                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21909233                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           27                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     21909206                       # number of overall hits
system.cpu.icache.overall_hits::total        21909233                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total            55                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3931731                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3931731                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3931731                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3931731                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     21909259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21909288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     21909259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21909288                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.068966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.068966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74183.603774                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71486.018182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74183.603774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71486.018182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3914082                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3914082                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3914082                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3914082                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73850.603774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73850.603774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73850.603774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73850.603774                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           27                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     21909206                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21909233                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3931731                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3931731                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     21909259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21909288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74183.603774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71486.018182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3914082                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3914082                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73850.603774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73850.603774                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            52.548504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21909288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                55                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          398350.690909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    50.548504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.098728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.102634                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         175274359                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        175274359                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          29                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         8621219                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty     12129249                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean      2821873                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         690223                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        690223                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      8621231                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          110                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     27933660                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total            27933770                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         3520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   1191824704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total           1191828224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                       5640248                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic               360975872                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples       14951702                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.000051                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.007153                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0             14950937     99.99%     99.99% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                  765      0.01%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total         14951702                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy      12402274311                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization           11.1                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy           52947                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      9302068620                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           8.3                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.data      3667798                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         3667798                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.data      3667798                       # number of overall hits
system.cpu.l2cache.overall_hits::total        3667798                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            7                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data      5643594                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       5643656                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            7                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data      5643594                       # number of overall misses
system.cpu.l2cache.overall_misses::total      5643656                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst      3878118                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data 1087337759814                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1087341637932                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst      3878118                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data 1087337759814                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1087341637932                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst           53                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      9311392                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      9311454                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst           53                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      9311392                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      9311454                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.606096                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.606098                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.606096                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.606098                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 73172.037736                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 192667.608587                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 192666.179146                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 73172.037736                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 192667.608587                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 192666.179146                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks      5640248                       # number of writebacks
system.cpu.l2cache.writebacks::total          5640248                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data      5643594                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      5643647                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data      5643594                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      5643647                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst      3860469                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data 1085458447008                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 1085462307477                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst      3860469                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data 1085458447008                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 1085462307477                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.606096                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.606097                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.606096                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.606097                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72839.037736                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 192334.609295                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 192333.487101                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72839.037736                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 192334.609295                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 192333.487101                       # average overall mshr miss latency
system.cpu.l2cache.replacements               5640248                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks      7899476                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      7899476                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      7899476                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      7899476                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks      1411398                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total      1411398                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks      1411398                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total      1411398                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       317255                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       317255                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       372967                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       372968                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data  32746852368                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  32746852368                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       690222                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       690223                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.540358                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.540359                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 87800.937799                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 87800.702387                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data       372967                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       372967                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data  32622654357                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  32622654357                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.540358                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.540357                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87467.937799                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 87467.937799                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data      3350543                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      3350543                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst           53                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data      5270627                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      5270688                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst      3878118                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data 1054590907446                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 1054594785564                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      8621170                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      8621231                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.611359                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.611361                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 73172.037736                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 200088.321076                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 200086.741155                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data      5270627                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      5270680                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst      3860469                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1052835792651                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1052839653120                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.611359                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.611360                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 72839.037736                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 199755.321834                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 199754.045611                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4095.186824                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs           18622316                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs          5644344                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             3.299288                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     1.329022                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.000686                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.002748                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     0.025787                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4093.828581                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.000324                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.999470                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999801                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          736                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         3360                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses        303601592                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses       303601592                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 13719052605286                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 111997110104                       # Cumulative time (in ticks) in various power states
system.cpu.thread30734.numInsts                     0                       # Number of Instructions committed
system.cpu.thread30734.numOps                       0                       # Number of Ops committed
system.cpu.thread30734.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             5270676                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       8410413                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1409709                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1393306                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             372968                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            372968                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        5270686                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port     16926780                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port    722120064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           5573946                       # Total snoops (count)
system.l3bus.snoopTraffic                   267560960                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           11321553                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 11321553    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             11321553                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           5762846712                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          3758660910                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               3.4                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data      5643592                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           5643654                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            7                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data      5643592                       # number of overall misses
system.l3cache.overall_misses::total          5643654                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst      3648681                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data 1062561203715                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 1062564852396                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst      3648681                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data 1062561203715                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 1062564852396                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst           53                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data      5643592                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         5643654                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst           53                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data      5643592                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        5643654                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 68843.037736                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 188277.466499                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 188276.044633                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 68843.037736                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 188277.466499                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 188276.044633                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        4180640                       # number of writebacks
system.l3cache.writebacks::total              4180640                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data      5643592                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      5643645                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data      5643592                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      5643645                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst      3295701                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data 1024974940935                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 1024978236636                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst      3295701                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data 1024974940935                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 1024978236636                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.999998                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.999998                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 62183.037736                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 181617.477120                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 181616.355500                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 62183.037736                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 181617.477120                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 181616.355500                       # average overall mshr miss latency
system.l3cache.replacements                   5573946                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      4229773                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      4229773                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      4229773                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      4229773                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1409709                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1409709                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1409709                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1409709                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus.data       372967                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         372968                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data  31132270226                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  31132270226                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus.data       372967                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       372968                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 83471.916352                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 83471.692547                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data       372967                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       372967                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data  28648310006                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  28648310006                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76811.916352                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76811.916352                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst           53                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data      5270625                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      5270686                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst      3648681                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data 1031428933489                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 1031432582170                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data      5270625                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      5270686                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 68843.037736                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 195693.856704                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 195692.284111                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data      5270625                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      5270678                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst      3295701                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 996326630929                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 996329926630                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 62183.037736                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 189033.868076                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 189032.592511                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            65287.884363                       # Cycle average of tags in use
system.l3cache.tags.total_refs                5639482                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              5639482                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719090038139                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 65287.884363                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.996214                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.996214                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65536                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          735                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6296                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        54955                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3550                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            186169658                       # Number of tag accesses
system.l3cache.tags.data_accesses           186169658                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   4180634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5643591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000047899736                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       260385                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       260386                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8552672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3992921                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5643644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4180634                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5643644                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4180634                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      62.20                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5643644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4180634                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  497026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  303824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  302554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  350190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  427052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  521357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  486362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  419574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  438969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  452012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 422216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 354658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 239280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 168836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 131935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 127798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  28944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  40306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  54465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  66269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  74554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 101524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 143512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 174541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 261005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 345080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 376792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 449772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 521857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 494692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 229029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 184564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                 139497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                 115907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  76217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  74166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  58042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  45769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  34337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  22546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   8552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   4378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       260386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.674118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.776078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.389119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       260385    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        260386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       260385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.372345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           253719     97.44%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1041      0.40%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4239      1.63%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1035      0.40%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              130      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              130      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               58      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        260385                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               361193216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            267560576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3225.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2389.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  111997036188                       # Total gap between requests
system.mem_ctrls.avgGap                      11400.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         3392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    361189376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    267556672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 30286.493053126767                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3224988068.127120018005                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2388960285.331873893738                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           53                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      5643591                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      4180634                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      1309675                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 812778951385                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6968959059042                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     24710.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data    144018.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1666962.25                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    361189376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     361193344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    267560576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    267560576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      5643584                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5643646                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      4180634                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       4180634                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         1143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         4000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        30286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3224988068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3225023498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         1143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        30286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        31429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2388995143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2388995143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2388995143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         1143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         4000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        30286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3224988068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5614018641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5643637                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             4180573                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       176183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       176176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       176155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       176299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       176385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       176444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       176535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       176547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       176555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       176563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       176568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       176640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       176640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       176640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       176598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       176557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       176507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       176486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       176486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       176457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       176384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       176313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       176214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       176129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       176128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       176135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       176128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       176128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       176140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       176179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       176201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       176137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       130403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       130406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       130463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       130517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       130587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       130697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       130790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       130800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       130817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       130867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       130872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       130944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       130944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       130944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       130902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       130861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       130811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       130790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       130790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       130761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       130688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       130617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       130611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       130545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       130516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       130446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       130405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       130364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       130339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       130355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       130358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       130363                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            714061762656                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           18804598484                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       812780261060                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               126525.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          144017.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4574612                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            3153914                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2095669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   300.020265                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   189.718734                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.873322                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       536994     25.62%     25.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       858666     40.97%     66.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       201791      9.63%     76.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        77544      3.70%     79.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        57263      2.73%     82.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        45747      2.18%     84.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        48675      2.32%     87.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        41726      1.99%     89.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       227263     10.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2095669                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             361192768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          267556672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3225.018355                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2388.960285                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   29.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               16.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              12.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    6535918666.368070                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8689357877.995258                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   23738925126.201683                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  15712648105.727985                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39927968593.528984                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 94472091565.789734                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 522939764.390173                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  189599849700.005554                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1692.899331                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        73250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10087350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 101909686854                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5270677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4180634                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1393305                       # Transaction distribution
system.membus.trans_dist::ReadExReq            372968                       # Transaction distribution
system.membus.trans_dist::ReadExResp           372968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5270685                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     16861237                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     16861237                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               16861237                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    628753856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    628753856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               628753856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5643653                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5643653    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5643653                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          9304104811                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10318451785                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1666885                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1648194                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         6488                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       613583                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          613576                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.998859                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              23                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       268439                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         6483                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    336283831                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.818283                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.173135                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    274633759     81.67%     81.67% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     18235100      5.42%     87.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      7537224      2.24%     89.33% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      4679920      1.39%     90.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      3418789      1.02%     91.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      1439069      0.43%     92.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      1399922      0.42%     92.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       964229      0.29%     92.87% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     23975819      7.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    336283831                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      275175496                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           109119439                       # Number of memory references committed
system.switch_cpus.commit.loads              77817089                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1661412                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          237256004                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           126086363                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             2                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     40323396     14.65%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        36864      0.01%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     14.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     77273279     28.08%     42.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv      1488387      0.54%     43.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     46934131     17.06%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     20823540      7.57%     67.91% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       129028      0.05%     67.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     56993549     20.71%     88.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     31173322     11.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    275175496                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     23975819                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          4265405                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     296748058                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          25978962                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       9322120                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           7425                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       608591                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      275489175                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts            28                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            77974557                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            31308003                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 83151                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  5069                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        12167                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              250590132                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1666885                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       613599                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             336302409                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           14860                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines          21909259                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    336322006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.820088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.221318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        290411586     86.35%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2441683      0.73%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          2029962      0.60%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          2601018      0.77%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          4898255      1.46%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          6252472      1.86%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          3853710      1.15%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          3135375      0.93%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         20697945      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    336322006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.004956                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.745077                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            21909259                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13831049715390                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             9155836                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          168876                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1985                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          52263                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        3968264                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 111997120104                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           7425                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          8301952                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       111770860                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          31151082                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     185090651                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      275458511                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents       12985332                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      124235496                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       52888209                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    246864868                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           837242010                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        254749735                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         455203876                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     246626099                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           238725                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          49464917                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                587751947                       # The number of ROB reads
system.switch_cpus.rob.writes               550926082                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           275175496                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
