

================================================================
== Vivado HLS Report for 'readmem'
================================================================
* Date:           Sun Dec 13 15:48:31 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_stable_content
* Solution:       pipeline_inside_no_dataflow
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 2.616 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27| 0.360 us | 0.360 us |   27|   27|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- A       |       12|       12|         4|          1|          1|    10|    yes   |
        |- B       |       11|       11|         3|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      150|    -|
|FIFO                 |        0|      -|        5|       44|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      144|    -|
|Register             |        -|      -|      120|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      125|      338|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |req_strm_V_fifo_U  |        0|  5|   0|    -|     4|   32|      128|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0|  5|   0|    0|     4|   32|      128|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_159_p2                     |     +    |      0|  0|   6|           4|           1|
    |i_fu_182_p2                       |     +    |      0|  0|   6|           4|           1|
    |sum_fu_199_p2                     |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln39_fu_153_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln44_fu_170_p2               |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln62_fu_176_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln66_fu_188_p2               |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |sum_1_fu_205_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 150|         123|          89|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |i_0_i2_reg_142           |   9|          2|    4|          8|
    |i_0_i_reg_118            |   9|          2|    4|          8|
    |in_strm_V_blk_n          |   9|          2|    1|          2|
    |out_strm_V_blk_n         |   9|          2|    1|          2|
    |req_strm_V_din           |  15|          3|   32|         96|
    |tb_address0              |  15|          3|    4|         12|
    |tmp_1_reg_129            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 144|         30|   83|        206|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |i_0_i2_reg_142                   |   4|   0|    4|          0|
    |i_0_i_reg_118                    |   4|   0|    4|          0|
    |icmp_ln44_reg_237                |   1|   0|    1|          0|
    |icmp_ln62_reg_241                |   1|   0|    1|          0|
    |icmp_ln62_reg_241_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln66_reg_250                |   1|   0|    1|          0|
    |tmp_1_reg_129                    |  32|   0|   32|          0|
    |tmp_reg_227                      |  32|   0|   32|          0|
    |tmp_reg_227_pp0_iter2_reg        |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 120|   0|  120|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    readmem   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    readmem   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    readmem   | return value |
|in_strm_V_dout     |  in |   32|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_empty_n  |  in |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|in_strm_V_read     | out |    1|   ap_fifo  |   in_strm_V  |    pointer   |
|out_strm_V_din     | out |   32|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_full_n  |  in |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|out_strm_V_write   | out |    1|   ap_fifo  |  out_strm_V  |    pointer   |
|tb_address0        | out |    4|  ap_memory |      tb      |     array    |
|tb_ce0             | out |    1|  ap_memory |      tb      |     array    |
|tb_q0              |  in |   32|  ap_memory |      tb      |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

