
attach ./modelgen_0.so


verilog

`modelgen
module test_cccs0(p, n, cp, cn);
electrical p, n, cp, cn;

analog begin
	real gain;
	gain = 17;
	I(p,n) <+ gain*I(cp,cn);
end

endmodule

!make test_cccs0.so > /dev/null
attach ./test_cccs0.so

test_cccs0 d1(0, 2, 1, 0);
resistor #(.r(1)) r0(2, 0);
isource #(.dc(i)) i1(0, 1);

parameter i=1
list
print dc v(nodes) i(d1.*) i(r0) iter(0)
dc i 0 2 .5

spice
.option noinsensitive
Iin 0 1 ac 1. dc 0.
R1 0 1 1
.print ac v(nodes)
.dc ; BUG
.ac 1

.end
