#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 10 14:31:54 2024
# Process ID: 21212
# Current directory: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19804 E:\ldpc_jiaoxue\ldpc_jiaoxue\encode_ex\encode_ex.xpr
# Log file: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/vivado.log
# Journal file: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.xpr
INFO: [Project 1-313] Project file moved from 'e:/encode_ex' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/new/ldpc_control.v w ]
add_files E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/new/ldpc_control.v
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1024} CONFIG.Read_Width_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name H1 -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {H1} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1024} CONFIG.Read_Width_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/ldpc/fpga_ldpc/my_code/coe/rom1.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips H1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'H1' to 'H1' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/ldpc/fpga_ldpc/my_code/coe/rom1.coe' provided. It will be converted relative to IP Instance files '../../../../../../../ldpc/fpga_ldpc/my_code/coe/rom1.coe'
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H1/H1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'H1'...
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H1/H1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'H1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'H1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'H1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'H1'...
catch { config_ip_cache -export [get_ips -all H1] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H1/H1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H1/H1.xci]
launch_runs -jobs 12 H1_synth_1
[Wed Apr 10 15:10:42 2024] Launched H1_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/H1_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H1/H1.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name H2 -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {H2} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1024} CONFIG.Read_Width_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/ldpc/fpga_ldpc/my_code/coe/rom2.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips H2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'H2' to 'H2' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/ldpc/fpga_ldpc/my_code/coe/rom2.coe' provided. It will be converted relative to IP Instance files '../../../../../../../ldpc/fpga_ldpc/my_code/coe/rom2.coe'
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H2/H2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'H2'...
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H2/H2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'H2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'H2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'H2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'H2'...
catch { config_ip_cache -export [get_ips -all H2] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H2/H2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H2/H2.xci]
launch_runs -jobs 12 H2_synth_1
[Wed Apr 10 15:11:11 2024] Launched H2_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/H2_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H2/H2.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name H3 -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {H3} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1024} CONFIG.Read_Width_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/ldpc/fpga_ldpc/my_code/coe/rom3.coe} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips H3]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'H3' to 'H3' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/ldpc/fpga_ldpc/my_code/coe/rom3.coe' provided. It will be converted relative to IP Instance files '../../../../../../../ldpc/fpga_ldpc/my_code/coe/rom3.coe'
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H3/H3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'H3'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H3/H3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'H3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'H3'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'H3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'H3'...
catch { config_ip_cache -export [get_ips -all H3] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H3/H3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H3/H3.xci]
launch_runs -jobs 12 H3_synth_1
[Wed Apr 10 15:11:45 2024] Launched H3_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/H3_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H3/H3.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name H4 -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {H4} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1024} CONFIG.Read_Width_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/ldpc/fpga_ldpc/my_code/coe/rom4.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips H4]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'H4' to 'H4' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/ldpc/fpga_ldpc/my_code/coe/rom4.coe' provided. It will be converted relative to IP Instance files '../../../../../../../ldpc/fpga_ldpc/my_code/coe/rom4.coe'
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H4/H4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'H4'...
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H4/H4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'H4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'H4'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'H4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'H4'...
catch { config_ip_cache -export [get_ips -all H4] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H4/H4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H4/H4.xci]
launch_runs -jobs 12 H4_synth_1
[Wed Apr 10 15:12:18 2024] Launched H4_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/H4_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/H4/H4.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/new/encode_p.v w ]
add_files E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/new/encode_p.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom1.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H1.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom2.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H2.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom3.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H3.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom4.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H4.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:06:27 on Apr 10,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/H4/sim/H4.v ../../../../encode_ex.srcs/sources_1/ip/H3/sim/H3.v ../../../../encode_ex.srcs/sources_1/ip/H2/sim/H2.v ../../../../encode_ex.srcs/sources_1/ip/H1/sim/H1.v ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/new/encode_p.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sources_1/new/ldpc_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Compiling module H4
# -- Compiling module H3
# -- Compiling module H2
# -- Compiling module H1
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Compiling module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Compiling module encode_p
# -- Skipping module encode_support
# -- Skipping module fifi_control
# -- Compiling module ldpc_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 16:06:27 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:06:27 on Apr 10,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:06:27 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=8396)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom1.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H1.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom2.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H2.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom3.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H3.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom4.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H4.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:10:21 on Apr 10,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/H4/sim/H4.v ../../../../encode_ex.srcs/sources_1/ip/H3/sim/H3.v ../../../../encode_ex.srcs/sources_1/ip/H2/sim/H2.v ../../../../encode_ex.srcs/sources_1/ip/H1/sim/H1.v ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/new/encode_p.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sources_1/new/ldpc_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module H4
# -- Skipping module H3
# -- Skipping module H2
# -- Skipping module H1
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_p
# -- Skipping module encode_support
# -- Skipping module fifi_control
# -- Compiling module ldpc_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 16:10:21 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:10:21 on Apr 10,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:10:21 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=22216)
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom1.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H1.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom2.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H2.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom3.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H3.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom4.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H4.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:22:49 on Apr 10,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/H4/sim/H4.v ../../../../encode_ex.srcs/sources_1/ip/H3/sim/H3.v ../../../../encode_ex.srcs/sources_1/ip/H2/sim/H2.v ../../../../encode_ex.srcs/sources_1/ip/H1/sim/H1.v ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/new/encode_p.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sources_1/new/ldpc_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module H4
# -- Skipping module H3
# -- Skipping module H2
# -- Skipping module H1
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_p
# -- Skipping module encode_support
# -- Skipping module fifi_control
# -- Compiling module ldpc_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 16:22:49 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:22:49 on Apr 10,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:22:49 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=21864)
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name wr_fifo -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE0_WIDTH {16} CONFIG.C_NUM_OF_PROBES {3} CONFIG.Component_Name {wr_fifo}] [get_ips wr_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'wr_fifo' to 'wr_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wr_fifo'...
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wr_fifo'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/wr_fifo/wr_fifo_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'wr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'wr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'wr_fifo'...
catch { config_ip_cache -export [get_ips -all wr_fifo] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
launch_runs -jobs 12 wr_fifo_synth_1
[Wed Apr 10 16:26:28 2024] Launched wr_fifo_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/wr_fifo_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name rd_fifo -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE0_WIDTH {16} CONFIG.C_NUM_OF_PROBES {5} CONFIG.Component_Name {rd_fifo}] [get_ips rd_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rd_fifo' to 'rd_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/rd_fifo/rd_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rd_fifo'...
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/rd_fifo/rd_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rd_fifo'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/rd_fifo/rd_fifo_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rd_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'rd_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rd_fifo'...
catch { config_ip_cache -export [get_ips -all rd_fifo] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/rd_fifo/rd_fifo.xci]
launch_runs -jobs 12 rd_fifo_synth_1
[Wed Apr 10 16:28:07 2024] Launched rd_fifo_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/rd_fifo_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/rd_fifo/rd_fifo.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE0_WIDTH {16}] [get_ips ila_0]
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 12 ila_0_synth_1
[Wed Apr 10 16:29:27 2024] Launched ila_0_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/encode/encode.xci' is already up-to-date
[Wed Apr 10 16:30:26 2024] Launched rd_fifo_synth_1, ila_0_synth_1, synth_1...
Run output will be captured here:
rd_fifo_synth_1: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/rd_fifo_synth_1/runme.log
ila_0_synth_1: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/ila_0_synth_1/runme.log
synth_1: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/synth_1/runme.log
[Wed Apr 10 16:30:26 2024] Launched impl_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u1/pll/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/.Xil/Vivado-24632-User-2021FZLJGL/dcp5/clk_wiz_0.edf:285]
Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp8/encode_exdes_board.xdc]
Finished Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp8/encode_exdes_board.xdc]
Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp8/encode_exdes_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2411.301 ; gain = 616.559
Finished Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp8/encode_exdes_early.xdc]
Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp8/encode_exdes.xdc]
Finished Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp8/encode_exdes.xdc]
Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp8/encode_exdes_late.xdc]
Finished Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp8/encode_exdes_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 2448.566 ; gain = 1.949
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.972 . Memory (MB): peak = 2448.566 ; gain = 1.949
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 132 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2584.551 ; gain = 994.117
set_property IOSTANDARD LVDS [get_ports [list DRP_CLK_IN_P]]
place_ports TRACK_DATA_OUT Y23
set_property IOSTANDARD LVCMOS33 [get_ports [list TRACK_DATA_OUT]]
set_property target_constrs_file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/constrs_1/imports/example_design/encode_exdes.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/encode/encode.xci' is already up-to-date
[Wed Apr 10 16:39:18 2024] Launched impl_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/runme.log
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203AE48BAA
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2852.699 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-10 16:45:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-10 16:45:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Apr-10 16:46:04
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Apr-10 16:46:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2024-Apr-10 16:46:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2024-Apr-10 16:46:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 12 clk_wiz_0_synth_1
[Wed Apr 10 16:48:12 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/encode/encode.xci' is already up-to-date
[Wed Apr 10 16:51:22 2024] Launched synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/synth_1/runme.log
[Wed Apr 10 16:51:22 2024] Launched impl_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203AE48BAA
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-10 16:56:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-10 16:56:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Apr-10 16:56:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Apr-10 16:56:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Apr-10 16:57:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Apr-10 16:57:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Apr-10 16:57:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Apr-10 16:57:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Apr-10 16:58:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Apr-10 16:58:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2906.219 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Apr-10 16:58:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Apr-10 16:58:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2024-Apr-10 16:58:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2024-Apr-10 16:58:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE2_WIDTH {4} CONFIG.C_PROBE1_WIDTH {4} CONFIG.C_NUM_OF_PROBES {3}] [get_ips ila_0]
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs -jobs 12 ila_0_synth_1
[Wed Apr 10 17:03:58 2024] Launched ila_0_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_PROBE1_WIDTH {5}] [get_ips ila_0]
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs -jobs 12 ila_0_synth_1
[Wed Apr 10 17:06:50 2024] Launched ila_0_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_1 -dir e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE0_WIDTH {5} CONFIG.C_NUM_OF_PROBES {2}] [get_ips ila_1]
generate_target {instantiation_template} [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_1'...
generate_target all [get_files  e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_1/ila_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_1'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_1/ila_1_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_1'...
catch { config_ip_cache -export [get_ips -all ila_1] }
export_ip_user_files -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_1/ila_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_1/ila_1.xci]
launch_runs -jobs 12 ila_1_synth_1
[Wed Apr 10 17:07:49 2024] Launched ila_1_synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/ila_1_synth_1/runme.log
export_simulation -of_objects [get_files e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/ila_1/ila_1.xci] -directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/sim_scripts -ip_user_files_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files -ipstatic_source_dir E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/Xlib} {questa=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/questa} {riviera=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/riviera} {activehdl=E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/encode/encode.xci' is already up-to-date
[Wed Apr 10 17:09:05 2024] Launched ila_0_synth_1, ila_1_synth_1, synth_1...
Run output will be captured here:
ila_0_synth_1: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/ila_0_synth_1/runme.log
ila_1_synth_1: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/ila_1_synth_1/runme.log
synth_1: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/synth_1/runme.log
[Wed Apr 10 17:09:05 2024] Launched impl_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203AE48BAA
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u2/p4/p_check' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u2/p2/p_check' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u2/p1/p_check' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u2/p3/p_check' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xc7k325t (JTAG device index = 0) and the probes file(s) E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx.
 The hw_probe  in the probes file has port index 2. This port does not exist in the ILA core at location (uuid_A8AFFD61FB825DECAD8B8643176F0A01).
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.840 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 7 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p1/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p2/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_5.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_6 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_6.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_7 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p4/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_7.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p4/p_check"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_7' trigger was armed at 2024-Apr-10 17:17:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p4/p_check"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p4/p_check"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_7' triggered at 2024-Apr-10 17:17:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_7.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_6' trigger was armed at 2024-Apr-10 17:18:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_6' triggered at 2024-Apr-10 17:18:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_6.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_5/hw_ila_data_5.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_7/hw_ila_data_7.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_6/hw_ila_data_6.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3100.840 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 7 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3101.145 ; gain = 0.305
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p1/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p2/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_5.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_6 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_6.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_7 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p4/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_7.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_6' trigger was armed at 2024-Apr-10 17:18:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_6' triggered at 2024-Apr-10 17:18:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_6.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p2/p_check"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_5' trigger was armed at 2024-Apr-10 17:19:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p2/p_check"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p2/p_check"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_5' triggered at 2024-Apr-10 17:19:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_5.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {u2/addra} {u2/data_out} {u2/s_cnt} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2024-Apr-10 17:19:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2024-Apr-10 17:19:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2024-Apr-10 17:19:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2024-Apr-10 17:19:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2024-Apr-10 17:20:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2024-Apr-10 17:20:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_5/hw_ila_data_5.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_6/hw_ila_data_6.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_7/hw_ila_data_7.wcfg}
close_hw
close_hw: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3104.316 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp30/encode_exdes_board.xdc]
Finished Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp30/encode_exdes_board.xdc]
Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp30/encode_exdes_early.xdc]
Finished Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp30/encode_exdes_early.xdc]
Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp30/encode_exdes.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/.Xil/Vivado-8964-User-2021FZLJGL/dbg_hub_CV.0/out/xsdbm.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [e:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/.Xil/Vivado-8964-User-2021FZLJGL/dbg_hub_CV.0/out/xsdbm.xdc:10]
Finished Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp30/encode_exdes.xdc]
Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp30/encode_exdes_late.xdc]
Finished Parsing XDC File [E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/.Xil/Vivado-21212-User-2021FZLJGL/dcp30/encode_exdes_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3469.477 ; gain = 7.242
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3469.477 ; gain = 7.242
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 290 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 284 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3579.438 ; gain = 475.121
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3617.004 ; gain = 37.566
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3675.672 ; gain = 57.906
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3675.672 ; gain = 57.906
close_design
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom1.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H1.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom2.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H2.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom3.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H3.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom4.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H4.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:22:58 on Apr 10,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/ila_0/sim/ila_0.v ../../../../encode_ex.srcs/sources_1/ip/ila_1/sim/ila_1.v ../../../../encode_ex.srcs/sources_1/ip/H4/sim/H4.v ../../../../encode_ex.srcs/sources_1/ip/H3/sim/H3.v ../../../../encode_ex.srcs/sources_1/ip/H2/sim/H2.v ../../../../encode_ex.srcs/sources_1/ip/H1/sim/H1.v ../../../../encode_ex.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v ../../../../encode_ex.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/new/encode_p.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sources_1/new/ldpc_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Compiling module ila_0
# -- Compiling module ila_1
# -- Skipping module H4
# -- Skipping module H3
# -- Skipping module H2
# -- Skipping module H1
# -- Compiling module rd_fifo
# -- Compiling module wr_fifo
# -- Skipping module fifo_generator_0
# -- Compiling module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Compiling module encode_p
# -- Skipping module encode_support
# -- Compiling module fifi_control
# -- Compiling module ldpc_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 17:22:58 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:22:58 on Apr 10,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:22:58 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=2192)
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3675.672 ; gain = 0.000
launch_simulation -install_path D:/modelsim/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modelsim/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx/Xlib/modelsim.ini' copied to run dir:'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'encode_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom1.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H1.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom2.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H2.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom3.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H3.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/rom4.coe'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/H4.mif'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_rx.dat'
INFO: [SIM-utils-43] Exported 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim/gt_rom_init_tx.dat'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Reading D:/modelsim/tcl/vsim/pref.tcl

# 10.5

# do {encode_TB_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying D:\xilinx\Xlib\modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:30:58 on Apr 10,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0" ../../../../encode_ex.srcs/sources_1/ip/ila_0/sim/ila_0.v ../../../../encode_ex.srcs/sources_1/ip/ila_1/sim/ila_1.v ../../../../encode_ex.srcs/sources_1/ip/H4/sim/H4.v ../../../../encode_ex.srcs/sources_1/ip/H3/sim/H3.v ../../../../encode_ex.srcs/sources_1/ip/H2/sim/H2.v ../../../../encode_ex.srcs/sources_1/ip/H1/sim/H1.v ../../../../encode_ex.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v ../../../../encode_ex.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v ../../../../encode_ex.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../../encode_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_tx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_rx_startup_fsm.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_init.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_cpll_railing.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode_multi_gt.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode/example_design/encode_sync_block.v ../../../../encode_ex.srcs/sources_1/ip/encode/encode.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_common_reset.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_exdes.v ../../../../encode_ex.srcs/sources_1/imports/example_design/encode_gt_frame_gen.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_gt_usrclk_source.v ../../../../encode_ex.srcs/sources_1/new/encode_p.v ../../../../encode_ex.srcs/sources_1/imports/example_design/support/encode_support.v ../../../../encode_ex.srcs/sources_1/new/fifo_control.v ../../../../encode_ex.srcs/sources_1/new/ldpc_control.v ../../../../encode_ex.srcs/sim_1/imports/simulation/encode_tb.v 
# -- Skipping module ila_0
# -- Skipping module ila_1
# -- Skipping module H4
# -- Skipping module H3
# -- Skipping module H2
# -- Skipping module H1
# -- Skipping module rd_fifo
# -- Skipping module wr_fifo
# -- Skipping module fifo_generator_0
# -- Skipping module clk_wiz_0_clk_wiz
# -- Skipping module clk_wiz_0
# -- Skipping module encode_TX_STARTUP_FSM
# -- Skipping module encode_RX_STARTUP_FSM
# -- Skipping module encode_init
# -- Skipping module encode_cpll_railing
# -- Skipping module encode_GT
# -- Skipping module encode_multi_gt
# -- Skipping module encode_sync_block
# -- Skipping module encode
# -- Skipping module encode_common
# -- Skipping module encode_common_reset
# -- Skipping module encode_exdes
# -- Skipping module encode_GT_FRAME_GEN
# -- Skipping module encode_GT_USRCLK_SOURCE
# -- Skipping module encode_p
# -- Skipping module encode_support
# -- Skipping module fifi_control
# -- Compiling module ldpc_control
# -- Skipping module encode_TB
# 
# Top level modules:
# 	encode_TB
# End time: 17:30:58 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 17:30:58 on Apr 10,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:30:58 on Apr 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.sim/sim_1/behav/modelsim'
Program launched (PID=24232)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3675.672 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.srcs/sources_1/ip/encode/encode.xci' is already up-to-date
[Wed Apr 10 17:32:50 2024] Launched synth_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/synth_1/runme.log
[Wed Apr 10 17:32:50 2024] Launched impl_1...
Run output will be captured here: E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203AE48BAA
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 7 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3675.672 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p1/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p2/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_5.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_6 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p3/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_6.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_7 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/p4/p_check"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_7.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.runs/impl_1/encode_exdes.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3675.672 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 7 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_5.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_6.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_7.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Apr-10 17:39:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/fifo_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-Apr-10 17:39:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2024-Apr-10 17:39:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u1/rd_look"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2024-Apr-10 17:39:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2024-Apr-10 17:39:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u2/ldpc_result"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2024-Apr-10 17:39:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_5/hw_ila_data_5.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_6/hw_ila_data_6.wcfg}
save_wave_config {E:/ldpc_jiaoxue/ldpc_jiaoxue/encode_ex/encode_ex.hw/hw_1/wave/hw_ila_data_7/hw_ila_data_7.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 17:44:33 2024...
