# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TopLevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Xavie/Projects/CSE-141L/Lab2 {C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:52:55 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Xavie/Projects/CSE-141L/Lab2" C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv 
# ** Error: C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv(8): (vlog-13006) Could not find the package (definitions).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 00:52:55 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./TopLevel_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/Xavie/Projects/CSE-141L/Lab2 {C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv}"
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:40 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv 
# ** Error: C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv(5): (vlog-13006) Could not find the package (definitions).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 00:55:40 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:40 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv 
# ** Error: C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv(2): (vlog-13006) Could not find the package (definitions).  Design read will continue, but expect a cascade of errors after this failure.  Furthermore if you experience a vopt-7 error immediately before this error then please check the package names or the library search paths on the command line.
# End time: 00:55:40 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:40 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 00:55:40 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:40 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:55:40 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:40 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv 
# -- Compiling module InstFetch
# 
# Top level modules:
# 	InstFetch
# End time: 00:55:40 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:40 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 00:55:40 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:40 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv 
# -- Compiling module LUT_Add
# 
# Top level modules:
# 	LUT_Add
# End time: 00:55:40 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:40 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv 
# -- Compiling module LUT_Imm
# 
# Top level modules:
# 	LUT_Imm
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:41 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv 
# ** Warning: (vlog-6) -- Waiting for lock by "Xavie@LAPTOP-Q81KKRPF, pid = 13084
# ". Lockfile is "C:/Users/Xavie/Projects/CSE-141L/Lab2/simulation/modelsim/rtl_work/_lock".
# End time: 00:55:41 on Mar 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# -- Compiling package ALU_sv_unit
# -- Importing package definitions
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv 
# -- Compiling package Ctrl_sv_unit
# -- Importing package definitions
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv 
# -- Compiling package ALU_sv_unit
# -- Importing package definitions
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv 
# -- Compiling package Ctrl_sv_unit
# -- Importing package definitions
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv 
# -- Compiling module InstFetch
# 
# Top level modules:
# 	InstFetch
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv 
# -- Compiling module LUT_Add
# 
# Top level modules:
# 	LUT_Add
# End time: 00:55:42 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:42 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv 
# -- Compiling module LUT_Imm
# 
# Top level modules:
# 	LUT_Imm
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv 
# -- Compiling package RegFile_sv_unit
# -- Importing package definitions
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv 
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# ** Warning: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv(184): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv(228): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	TopLevel_tb
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv 
# -- Compiling module InstFetch
# 
# Top level modules:
# 	InstFetch
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv 
# -- Compiling module LUT_Add
# 
# Top level modules:
# 	LUT_Add
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv 
# -- Compiling module LUT_Imm
# 
# Top level modules:
# 	LUT_Imm
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv 
# -- Compiling package RegFile_sv_unit
# -- Importing package definitions
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 00:55:43 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:43 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv 
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 00:55:44 on Mar 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:44 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# ** Warning: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv(184): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv(228): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	TopLevel_tb
# End time: 00:55:44 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:44 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv 
# -- Compiling package RegFile_sv_unit
# -- Importing package definitions
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 00:55:44 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:44 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv 
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 00:55:44 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:44 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# ** Warning: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv(184): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv(228): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	TopLevel_tb
# End time: 00:55:44 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:44 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/ALU.sv 
# -- Compiling package ALU_sv_unit
# -- Importing package definitions
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Ctrl.sv 
# -- Compiling package Ctrl_sv_unit
# -- Importing package definitions
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/DataMem.sv 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/Definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstFetch.sv 
# -- Compiling module InstFetch
# 
# Top level modules:
# 	InstFetch
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Add.sv 
# -- Compiling module LUT_Add
# 
# Top level modules:
# 	LUT_Add
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/LUT_Imm.sv 
# -- Compiling module LUT_Imm
# 
# Top level modules:
# 	LUT_Imm
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/RegFile.sv 
# -- Compiling package RegFile_sv_unit
# -- Importing package definitions
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel.sv 
# -- Compiling module TopLevel
# 
# Top level modules:
# 	TopLevel
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:55:45 on Mar 19,2021
# vlog -reportprogress 300 -work work C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv 
# -- Compiling module TopLevel_tb
# ** Warning: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv(184): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Xavie/Projects/CSE-141L/Lab2/TopLevel_tb.sv(228): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	TopLevel_tb
# End time: 00:55:45 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
