
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.95

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _205_/A (INV_X1)
    49   87.15    0.20    0.21    3.21 ^ _205_/ZN (INV_X1)
                                         _000_ (net)
                  0.20    0.00    3.21 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.21   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)


Startpoint: stage_vl.internal_data[7]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vl.internal_data[7]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_vl.internal_data[7]$_DFFE_PP0P_/CK (DFFR_X1)
     2    0.95    0.01    0.10    0.10 ^ stage_vl.internal_data[7]$_DFFE_PP0P_/Q (DFFR_X1)
                                         vl_exe[0] (net)
                  0.01    0.00    0.10 ^ _231_/A (MUX2_X1)
     1    1.13    0.01    0.03    0.13 ^ _231_/Z (MUX2_X1)
                                         _011_ (net)
                  0.01    0.00    0.13 ^ stage_vl.internal_data[7]$_DFFE_PP0P_/D (DFFR_X1)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_vl.internal_data[7]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _205_/A (INV_X1)
    49   87.15    0.20    0.21    3.21 ^ _205_/ZN (INV_X1)
                                         _000_ (net)
                  0.20    0.00    3.21 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.21   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.01   15.01   library recovery time
                                 15.01   data required time
-----------------------------------------------------------------------------
                                 15.01   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                 11.80   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vl_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     6    9.15    0.00    0.00    3.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.00    0.00    3.00 v _283_/B2 (AOI22_X1)
     1    1.70    0.02    0.04    3.04 ^ _283_/ZN (AOI22_X1)
                                         _078_ (net)
                  0.02    0.00    3.04 ^ _284_/A (INV_X1)
     1    0.00    0.01    0.00    3.05 v _284_/ZN (INV_X1)
                                         csr_wr_data_vl_exe[0] (net)
                  0.01    0.00    3.05 v csr_wr_data_vl_exe[0] (out)
                                  3.05   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -3.05   data arrival time
-----------------------------------------------------------------------------
                                  8.95   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    1.55    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v _205_/A (INV_X1)
    49   87.15    0.20    0.21    3.21 ^ _205_/ZN (INV_X1)
                                         _000_ (net)
                  0.20    0.00    3.21 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.21   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ ext_stage_wr_vl.internal_data[1]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.01   15.01   library recovery time
                                 15.01   data required time
-----------------------------------------------------------------------------
                                 15.01   data required time
                                 -3.21   data arrival time
-----------------------------------------------------------------------------
                                 11.80   slack (MET)


Startpoint: vec_data_in_exe[0] (input port clocked by clk)
Endpoint: csr_wr_data_vl_exe[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     6    9.15    0.00    0.00    3.00 v vec_data_in_exe[0] (in)
                                         vec_data_in_exe[0] (net)
                  0.00    0.00    3.00 v _283_/B2 (AOI22_X1)
     1    1.70    0.02    0.04    3.04 ^ _283_/ZN (AOI22_X1)
                                         _078_ (net)
                  0.02    0.00    3.04 ^ _284_/A (INV_X1)
     1    0.00    0.01    0.00    3.05 v _284_/ZN (INV_X1)
                                         csr_wr_data_vl_exe[0] (net)
                  0.01    0.00    3.05 v csr_wr_data_vl_exe[0] (out)
                                  3.05   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -3.05   data arrival time
-----------------------------------------------------------------------------
                                  8.95   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.87e-05   9.22e-07   4.18e-06   2.38e-05  72.9%
Combinational          3.39e-06   1.45e-06   4.03e-06   8.87e-06  27.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.21e-05   2.38e-06   8.21e-06   3.27e-05 100.0%
                          67.6%       7.3%      25.1%
