//===-- MOSAsmPrinter.cpp - MOS LLVM assembly writer ----------------------===//
//
// Part of LLVM-MOS, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file contains a printer that converts from our internal representation
// of machine-dependent LLVM code to GAS-format MOS assembly language.
//
//===----------------------------------------------------------------------===//

#include "MCTargetDesc/MOSMCTargetDesc.h"
#include "MOSMCInstLower.h"
#include "MOSRegisterInfo.h"
#include "MOSSubtarget.h"
#include "TargetInfo/MOSTargetInfo.h"

#include "llvm/ADT/StringSet.h"
#include "llvm/CodeGen/AsmPrinter.h"
#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/IR/Module.h"
#include "llvm/MC/MCStreamer.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/TargetRegistry.h"

using namespace llvm;

#define DEBUG_TYPE "asm-printer"

namespace {

class MOSAsmPrinter : public AsmPrinter {
  MOSMCInstLower InstLowering;

public:
  explicit MOSAsmPrinter(TargetMachine &TM,
                         std::unique_ptr<MCStreamer> Streamer)
      : AsmPrinter(TM, std::move(Streamer)), InstLowering(OutContext, *this) {}

  // Generated by TableGen.
  bool emitPseudoExpansionLowering(MCStreamer &OutStreamer,
                                   const MachineInstr *MI);

  // Wrapper needed for tblgenned pseudo lowering.
  void lowerOperand(const MachineOperand &MO, MCOperand &MCOp);

  void emitInstruction(const MachineInstr *MI) override;

  bool PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
                       const char *ExtraCode, raw_ostream &OS) override;

  bool PrintAsmMemoryOperand(const MachineInstr *MI, unsigned OpNo,
                             const char *ExtraCode, raw_ostream &OS) override;
};

// Simple pseudo-instructions have their lowering (with expansion to real
// instructions) auto-generated.
#include "MOSGenMCPseudoLowering.inc"

void MOSAsmPrinter::emitInstruction(const MachineInstr *MI) {
  // Do any auto-generated pseudo lowerings.
  if (emitPseudoExpansionLowering(*OutStreamer, MI))
    return;

  MCInst Inst;
  InstLowering.lower(MI, Inst);
  EmitToStreamer(*OutStreamer, Inst);
}

void MOSAsmPrinter::lowerOperand(const MachineOperand &MO, MCOperand &MCOp) {
  if (!InstLowering.lowerOperand(MO, MCOp))
    llvm_unreachable("Failed to lower operand.");
}

bool MOSAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
                                    const char *ExtraCode, raw_ostream &OS) {
  if (!AsmPrinter::PrintAsmOperand(MI, OpNo, ExtraCode, OS))
    return false;

  const MachineOperand &MO = MI->getOperand(OpNo);
  const MOSRegisterInfo &TRI =
      *MO.getParent()->getMF()->getSubtarget<MOSSubtarget>().getRegisterInfo();

  switch (MO.getType()) {
  default:
    errs() << "Unsupported inline asm operand: " << MO << "\n";
    return true;
  case MachineOperand::MO_Register:
    Register Reg = MO.getReg();
    if (MOS::Imag16RegClass.contains(Reg) || MOS::Imag8RegClass.contains(Reg))
      OS << "mos8(" << TRI.getImag8SymbolName(Reg) << ")";
    else
      OS << TRI.getRegAsmName(Reg);
    break;
  }
  return false;
}

bool MOSAsmPrinter::PrintAsmMemoryOperand(const MachineInstr *MI, unsigned OpNo,
                                          const char *ExtraCode,
                                          raw_ostream &OS) {
  // Memory operands are simply stored in pointer registers; no extra work is
  // required.
  return PrintAsmOperand(MI, OpNo, ExtraCode, OS);
}

} // namespace

// Force static initialization.
extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeMOSAsmPrinter() {
  RegisterAsmPrinter<MOSAsmPrinter> X(getTheMOSTarget());
}
