Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 475a4e1784dc426e87d14c2291a6ccb5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FIR_filter_tb_behav xil_defaultlib.FIR_filter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.DFF [dff_default]
Compiling architecture behavioral of entity xil_defaultlib.depth_reg [\depth_reg(n=9)\]
Compiling architecture behavioral of entity xil_defaultlib.Control_Unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.MAC [mac_default]
Compiling architecture behavioral of entity xil_defaultlib.FIR_filter_unit [fir_filter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter_tb
Built simulation snapshot FIR_filter_tb_behav
