$version Generated by VerilatedVcd $end
$date Fri Nov 18 13:27:09 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 & ImmOp [31:0] $end
  $var wire  1 % ImmSrc $end
  $var wire  1 # clk $end
  $var wire 32 $ inst [31:0] $end
  $scope module sign_ext $end
   $var wire 32 & ImmOp [31:0] $end
   $var wire  1 % ImmSrc $end
   $var wire  1 # clk $end
   $var wire 12 ' imm [11:0] $end
   $var wire 32 $ inst [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b11111110000000000001111110000000 $
0%
b00000000000000000000000000000000 &
b000000000000 '
#1
1#
#2
0#
#3
1#
b11111111111111111111111111111111 &
b111111111111 '
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
