
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcsg324-1 -flatten_hierarchy none
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.xco

INFO: [IP_Flow 19-2162] IP 'tri_mode_eth_mac_v5_5' is locked:
* IP definition 'tri_mode_eth_mac (5.5)' for IP 'tri_mode_eth_mac_v5_5' has been replaced in the IP Catalog by 'Tri Mode Ethernet MAC (9.0)'.
* Current project part 'xc7a35tcsg324-1' and the part 'xc7k325tfbg900-1' used to customize the IP 'tri_mode_eth_mac_v5_5' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7373 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.801 ; gain = 76.000 ; free physical = 1099 ; free virtual = 4901
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:39]
	Parameter g_NSLV bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'system_clocks' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:33]
INFO: [Synth 8-113] binding component instance 'BUFG_SYS_CLK' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:59]
INFO: [Synth 8-113] binding component instance 'BUFG_SYS_CLK_x4' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:65]
INFO: [Synth 8-113] binding component instance 'BUFG_SYS_CLK_x2' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:71]
INFO: [Synth 8-113] binding component instance 'BUFG_TDC_CLK' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:78]
INFO: [Synth 8-113] binding component instance 'BUFG_SYS_CLK_FB' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:84]
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:90]
INFO: [Synth 8-113] binding component instance 'buf200' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:95]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_ADV_TX_PLL' to cell 'MMCME2_ADV' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:104]
INFO: [Synth 8-638] synthesizing module 'clock_div' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/clock_div.vhd:25]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/clock_div.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/clock_div.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'system_clocks' (2#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/system_clocks.vhd:33]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5_fifo_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:309]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_block' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:106' bound to instance 'trimac_block' of component 'tri_mode_eth_mac_v5_5_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:339]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:315]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_sync_block' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:68' bound to instance 'rxspeedis10100gen' of component 'tri_mode_eth_mac_v5_5_sync_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:362]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5_sync_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:81]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:86]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync' to cell 'FD' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:105]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg' to cell 'FD' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_eth_mac_v5_5_sync_block' (3#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:81]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_sync_block' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:68' bound to instance 'txspeedis10100gen' of component 'tri_mode_eth_mac_v5_5_sync_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:370]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_mii_if' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_mii_if.vhd:78' bound to instance 'mii_interface' of component 'tri_mode_eth_mac_v5_5_mii_if' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:410]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5_mii_if' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_mii_if.vhd:114]
INFO: [Synth 8-113] binding component instance 'bufg_mii_tx_clk' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_mii_if.vhd:134]
INFO: [Synth 8-113] binding component instance 'bufg_mii_rx_clk' to cell 'BUFG' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_mii_if.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_eth_mac_v5_5_mii_if' (4#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_mii_if.vhd:114]
INFO: [Synth 8-637] synthesizing blackbox instance 'trimac_core' of component 'tri_mode_eth_mac_v5_5' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_eth_mac_v5_5_block' (5#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:163]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_reset_sync' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:67' bound to instance 'rx_mac_reset_gen' of component 'tri_mode_eth_mac_v5_5_reset_sync' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:397]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5_reset_sync' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:81]
	Parameter INITIALISE bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:83]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:101]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_eth_mac_v5_5_reset_sync' (6#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:81]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_reset_sync' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:67' bound to instance 'tx_mac_reset_gen' of component 'tri_mode_eth_mac_v5_5_reset_sync' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:405]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd:75' bound to instance 'user_side_FIFO' of component 'tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:418]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd:118]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_tx_client_fifo' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:109' bound to instance 'tx_fifo_i' of component 'tri_mode_eth_mac_v5_5_tx_client_fifo' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd:183]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5_tx_client_fifo' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:142]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:267]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:285]
INFO: [Synth 8-226] default block is never used [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:358]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_sync_block' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:68' bound to instance 'resync_rd_tran_frame_tog' of component 'tri_mode_eth_mac_v5_5_sync_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:957]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_sync_block' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:68' bound to instance 'resync_wr_frame_in_fifo' of component 'tri_mode_eth_mac_v5_5_sync_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1101]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_sync_block' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:68' bound to instance 'resync_rd_txfer_tog' of component 'tri_mode_eth_mac_v5_5_sync_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1474]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramgen_l' of component 'BRAM_TDP_MACRO' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1625]
INFO: [Synth 8-638] synthesizing module 'unimacro_BRAM_TDP_MACRO' [/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:224]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram18_bl' to cell 'RAMB18E1' [/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:2140]
INFO: [Synth 8-256] done synthesizing module 'unimacro_BRAM_TDP_MACRO' (7#1) [/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:224]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramgen_u' of component 'BRAM_TDP_MACRO' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1654]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_eth_mac_v5_5_tx_client_fifo' (8#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:142]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_rx_client_fifo' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:120' bound to instance 'rx_fifo_i' of component 'tri_mode_eth_mac_v5_5_rx_client_fifo' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd:214]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5_rx_client_fifo' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:147]
INFO: [Synth 8-226] default block is never used [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:304]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_sync_block' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:68' bound to instance 'resync_wr_store_frame_tog' of component 'tri_mode_eth_mac_v5_5_sync_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:483]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5_sync_block' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:68' bound to instance 'sync_rd_addr_tog' of component 'tri_mode_eth_mac_v5_5_sync_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:841]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramgen_l' of component 'BRAM_TDP_MACRO' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:942]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_TDP_MACRO' declared at '/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:36' bound to instance 'ramgen_u' of component 'BRAM_TDP_MACRO' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:971]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_eth_mac_v5_5_rx_client_fifo' (9#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo' (10#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_eth_mac_v5_5_fifo_block' (11#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_fifo_block.vhd:160]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_ctrl.vhd:66]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_ctrl.vhd:60]
WARNING: [Synth 8-506] null port 'oob_out' ignored [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_ctrl.vhd:61]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_if_flat.vhd:65]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_ipaddr_block.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element IP_addr_rx_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_ipaddr_block.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (12#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rarp_block.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rarp_block.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rarp_block.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element addr_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rarp_block.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element tick_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rarp_block.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rarp_block.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element rarp_req_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rarp_block.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (13#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rarp_block.vhd:24]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:225]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:37]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:176]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:181]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:186]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element arp_we_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:186]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (14#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_arp.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element next_low_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:407]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:484]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:84]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:43]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:266]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:271]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:276]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:360]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:365]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:370]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:375]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:380]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:124]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:121]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:471]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element payload_we_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element do_sum_payload_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_payload_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:365]
WARNING: [Synth 8-6014] Unused sequential element int_data_payload_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:370]
WARNING: [Synth 8-6014] Unused sequential element int_valid_payload_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:375]
WARNING: [Synth 8-6014] Unused sequential element cksum_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:380]
WARNING: [Synth 8-6014] Unused sequential element next_addr_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:406]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element byteswap_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:471]
WARNING: [Synth 8-6014] Unused sequential element ipbus_in_hdr_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:513]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (15#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_payload.vhd:33]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element ping_we_i_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element int_valid_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element int_data_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:251]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:349]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:75]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:80]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:85]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:224]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:229]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:234]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:283]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:41]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element ping_end_addr_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element ping_send_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element do_sum_ping_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (16#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_ping.vhd:31]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_resend.vhd:23]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_resend.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element resend_pkt_id_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_resend.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (17#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_resend.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element request_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:183]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:247]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:36]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:219]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (18#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_build_status.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:49]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bufsize_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element nbuf_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element new_event_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element async_ready_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element rarp_arp_ping_ipbus_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element payload_status_resend_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element got_event_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element event_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:227]
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element next_pkt_id_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (19#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_status_buffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_byte_sum.vhd:25]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_byte_sum.vhd:88]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_byte_sum.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element carry_bit_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_byte_sum.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element hi_byte_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_byte_sum.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (20#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_byte_sum.vhd:25]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_do_rx_reset.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element rx_reset_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_do_rx_reset.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (21#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:35]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:45]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:46]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:172]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:47]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:48]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:286]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:405]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:438]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:460]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_arp_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_rarp_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ip_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ping_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ipbus_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element ipbus_status_mask_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_reliable_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element pkt_reliable_drop_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_status_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:405]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_resend_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element pkt_broadcast_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (22#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_packet_parser.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element rxram_dropped_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element rxram_end_addr_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element rxram_send_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element dia_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:131]
WARNING: [Synth 8-6014] Unused sequential element addra_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element wea_int_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:133]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element ram_ready_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (23#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_dualportram.vhd:22]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (24#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_dualportram.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_send_i_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:141]
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element free_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element clean_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element busy_sig_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element sending_reg was removed.  [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:145]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (25#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_shim.vhd:30]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (26#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxram_shim.vhd:30]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_dualportram_rx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_dualportram_rx.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (27#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_dualportram_rx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (27#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_dualportram_tx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_dualportram_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (28#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_dualportram_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxtransactor_if_simple.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (29#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:45]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:64]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:98]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:65]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:207]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:212]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:235]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:240]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:245]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:314]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:319]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:324]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:329]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:404]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:409]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:167]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:172]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:197]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:135]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:461]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:67]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:547]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:451]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:581]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:88]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:440]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:494]
INFO: [Synth 8-4471] merging register 'mac_tx_last_sig_reg' into 'mac_tx_last_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:68]
INFO: [Synth 8-4471] merging register 'mac_tx_valid_sig_reg' into 'mac_tx_valid_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:69]
INFO: [Synth 8-4471] merging register 'set_addr_reg' into 'set_addr_int_reg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:437]
INFO: [Synth 8-4471] merging register 'addr_to_set_reg[12:0]' into 'addr_to_set_int_reg[12:0]' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:438]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (30#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_tx_mux.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_txtransactor_if_simple.vhd:35]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (31#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_txtransactor_if_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:43]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (32#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (33#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_if_flat.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/transactor_if.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (34#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/transactor_if.vhd:33]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/transactor_sm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (35#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/transactor_sm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (36#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor' (37#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'stretcher' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'stretcher' (38#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (39#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_ctrl.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_fabric.vhd:27]
	Parameter NSLV bound to: 3 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric' (40#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_fabric.vhd:27]
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ipbus_dpram' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_dpram.vhd:6' bound to instance 'size_reg' of component 'ipbus_dpram' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:287]
INFO: [Synth 8-638] synthesizing module 'ipbus_dpram' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_dpram.vhd:24]
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dpram' (41#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_dpram.vhd:24]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'ipbus_dpram' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_dpram.vhd:6' bound to instance 'sq_regs' of component 'ipbus_dpram' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:302]
INFO: [Synth 8-638] synthesizing module 'ipbus_dpram__parameterized1' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_dpram.vhd:24]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_dpram__parameterized1' (41#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_dpram.vhd:24]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'ipbus_dpram' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/ipbus_dpram.vhd:6' bound to instance 'fir_regs' of component 'ipbus_dpram' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
INFO: [Synth 8-3491] module 'vio_0' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/.Xil/Vivado-7364-nicola-Latitude-E6410/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_start' of component 'vio_0' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:344]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/.Xil/Vivado-7364-nicola-Latitude-E6410/realtime/vio_0_stub.vhdl:16]
	Parameter WTIME bound to: 32 - type: integer 
	Parameter TXBITS bound to: 32 - type: integer 
	Parameter RXBITS bound to: 8 - type: integer 
	Parameter N_BYTES bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'spi_master_flash' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master_flash.vhd:6' bound to instance 'flash_master' of component 'spi_master_flash' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:358]
INFO: [Synth 8-638] synthesizing module 'spi_master_flash' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master_flash.vhd:29]
	Parameter WTIME bound to: 32 - type: integer 
	Parameter TXBITS bound to: 32 - type: integer 
	Parameter RXBITS bound to: 8 - type: integer 
	Parameter N_BYTES bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master_flash.vhd:172]
	Parameter WTIME bound to: 32 - type: integer 
	Parameter TXBITS bound to: 32 - type: integer 
	Parameter RXBITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master.vhd:6' bound to instance 'flash_master' of component 'spi_master' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master_flash.vhd:186]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master.vhd:26]
	Parameter WTIME bound to: 32 - type: integer 
	Parameter TXBITS bound to: 32 - type: integer 
	Parameter RXBITS bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'state_fsm' is read in the process but is not in the sensitivity list [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (42#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'spi_master_flash' (43#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/spi_master/spi_master_flash.vhd:29]
	Parameter PERIOD bound to: 20 - type: integer 
	Parameter DUTY_CYC bound to: 50 - type: integer 
	Parameter SAMPLE_N bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'square_wave' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/square_wave.vhd:13' bound to instance 'square_w' of component 'square_wave' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:389]
INFO: [Synth 8-638] synthesizing module 'square_wave' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/square_wave.vhd:27]
	Parameter PERIOD bound to: 20 - type: integer 
	Parameter DUTY_CYC bound to: 50 - type: integer 
	Parameter SAMPLE_N bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_wave' (44#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/square_wave.vhd:27]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'master_fir' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/master_fir.vhd:34' bound to instance 'fir_p' of component 'master_fir' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:405]
INFO: [Synth 8-638] synthesizing module 'master_fir' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/master_fir.vhd:48]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-5640] Port 'we_out' is missing in component declaration [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/master_fir.vhd:50]
WARNING: [Synth 8-5640] Port 'address_out' is missing in component declaration [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/master_fir.vhd:50]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fir' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:13' bound to instance 'fir_p2' of component 'fir' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/master_fir.vhd:160]
INFO: [Synth 8-638] synthesizing module 'fir' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:25]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ila_2' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/.Xil/Vivado-7364-nicola-Latitude-E6410/realtime/ila_2_stub.vhdl:5' bound to instance 'fir_ila' of component 'ila_2' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:94]
INFO: [Synth 8-638] synthesizing module 'ila_2' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/.Xil/Vivado-7364-nicola-Latitude-E6410/realtime/ila_2_stub.vhdl:20]
INFO: [Synth 8-3491] module 'ffd' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/ff.vhd:34' bound to instance 'ff1' of component 'ffd' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:107]
INFO: [Synth 8-638] synthesizing module 'ffd' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/ff.vhd:42]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ffd' (45#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/ff.vhd:42]
INFO: [Synth 8-3491] module 'ffd' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/ff.vhd:34' bound to instance 'ff2' of component 'ffd' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:108]
INFO: [Synth 8-3491] module 'ffd' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/ff.vhd:34' bound to instance 'ff3' of component 'ffd' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:109]
INFO: [Synth 8-3491] module 'ffd' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/ff.vhd:34' bound to instance 'ff4' of component 'ffd' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:110]
INFO: [Synth 8-3491] module 'ffd' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/ff.vhd:34' bound to instance 'ff_out' of component 'ffd' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:111]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ff_out'. This will prevent further optimization [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:111]
WARNING: [Synth 8-3848] Net we_out in module/entity fir does not have driver. [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:21]
WARNING: [Synth 8-3848] Net address_out in module/entity fir does not have driver. [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'fir' (46#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/other/fir.vhd:25]
INFO: [Synth 8-3491] module 'ila_1' declared at '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/.Xil/Vivado-7364-nicola-Latitude-E6410/realtime/ila_1_stub.vhdl:5' bound to instance 'master_fir_ila' of component 'ila_1' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/master_fir.vhd:167]
INFO: [Synth 8-638] synthesizing module 'ila_1' [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/.Xil/Vivado-7364-nicola-Latitude-E6410/realtime/ila_1_stub.vhdl:17]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fir_p2'. This will prevent further optimization [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/master_fir.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'master_fir' (47#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/new/master_fir.vhd:48]
WARNING: [Synth 8-614] signal 'start_sq' is read in the process but is not in the sensitivity list [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:418]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'flash_master'. This will prevent further optimization [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'square_w'. This will prevent further optimization [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:389]
WARNING: [Synth 8-3848] Net sys_rst in module/entity top_level does not have driver. [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:63]
WARNING: [Synth 8-3848] Net mac_rx_error in module/entity top_level does not have driver. [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'top_level' (48#1) [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:39]
WARNING: [Synth 8-3331] design fir has unconnected port we_out
WARNING: [Synth 8-3331] design fir has unconnected port address_out[9]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[8]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[7]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[6]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[5]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[4]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[3]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[2]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[1]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[0]
WARNING: [Synth 8-3331] design spi_master_flash has unconnected port start
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port ipb_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port rst
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][9]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][8]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][7]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][6]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][5]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][4]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][3]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][2]
WARNING: [Synth 8-3331] design ipbus_dpram has unconnected port ipb_in[ipb_addr][1]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[7]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[6]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[5]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[4]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[3]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[2]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[1]
WARNING: [Synth 8-3331] design udp_txtransactor_if has unconnected port ipbus_out_hdr[0]
WARNING: [Synth 8-3331] design UDP_if has unconnected port raddr[11]
WARNING: [Synth 8-3331] design UDP_if has unconnected port raddr[10]
WARNING: [Synth 8-3331] design UDP_if has unconnected port raddr[9]
WARNING: [Synth 8-3331] design UDP_if has unconnected port waddr[11]
WARNING: [Synth 8-3331] design UDP_if has unconnected port waddr[10]
WARNING: [Synth 8-3331] design UDP_if has unconnected port waddr[9]
WARNING: [Synth 8-3331] design tri_mode_eth_mac_v5_5_tx_client_fifo has unconnected port tx_collision
WARNING: [Synth 8-3331] design tri_mode_eth_mac_v5_5_tx_client_fifo has unconnected port tx_retransmit
WARNING: [Synth 8-3331] design tri_mode_eth_mac_v5_5_mii_if has unconnected port tx_reset
WARNING: [Synth 8-3331] design tri_mode_eth_mac_v5_5_mii_if has unconnected port rx_reset
WARNING: [Synth 8-3331] design tri_mode_eth_mac_v5_5_block has unconnected port gtx_clk
WARNING: [Synth 8-3331] design top_level has unconnected port xc7a_rst_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.426 ; gain = 158.625 ; free physical = 1070 ; free virtual = 4876
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_system_clocks:nuke to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:184]
WARNING: [Synth 8-3295] tying undriven pin ipbus:mac_rx_error to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:245]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[31] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[30] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[29] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[28] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[27] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[26] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[25] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[24] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[23] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[22] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[21] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[20] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[19] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[18] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[17] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
WARNING: [Synth 8-3295] tying undriven pin fir_regs:d[16] to constant 0 [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/top_level.vhd:317]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.426 ; gain = 158.625 ; free physical = 1079 ; free virtual = 4885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.426 ; gain = 158.625 ; free physical = 1079 ; free virtual = 4885
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_start'
Finished Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_start'
Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'fir_p/master_fir_ila'
Finished Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'fir_p/master_fir_ila'
Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'fir_p/fir_p2/fir_ila'
Finished Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'fir_p/fir_p2/fir_ila'
Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/constrs_1/new/mapping.xdc]
Finished Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/constrs_1/new/mapping.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/constrs_1/new/mapping.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/constrs_1/new/timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/constrs_1/new/timing.xdc:7]
Finished Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  FD => FDRE: 14 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1769.754 ; gain = 0.000 ; free physical = 802 ; free virtual = 4623
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1769.754 ; gain = 491.953 ; free physical = 910 ; free virtual = 4731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1769.754 ; gain = 491.953 ; free physical = 910 ; free virtual = 4731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for eth_mac_block_1/trimac_block/trimac_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_start. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir_p/master_fir_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir_p/fir_p2/fir_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1769.754 ; gain = 491.953 ; free physical = 909 ; free virtual = 4731
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1002]
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_eth_mac_v5_5_tx_client_fifo'
INFO: [Synth 8-5544] ROM "tx_axis_mac_tdata_int_handshake" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_finish" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_droperr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_mac_tvalid_int_retransmiterr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_txfer_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_addr_reload" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_eof_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:545]
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_eth_mac_v5_5_rx_client_fifo'
INFO: [Synth 8-5544] ROM "fifo_overflow" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_store_frame_tog" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_start_addr_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_fifo_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tlast_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_axis_fifo_tvalid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "buf_to_load_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_data_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/udp_clock_crossing_if.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-5544] ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_fsm_reg' in module 'spi_master'
INFO: [Synth 8-5545] ROM "get_ready_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master_flash'
INFO: [Synth 8-5545] ROM "bcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ready_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_word" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cnt_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_start" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_fsm_reg' in module 'square_wave'
INFO: [Synth 8-5545] ROM "gen_is_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_is_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "samples" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tcnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_fsm_reg' in module 'master_fir'
INFO: [Synth 8-5545] ROM "samples" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "samples" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fir_clk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                               01 |                               00
                  data_s |                               11 |                               01
                ovflow_s |                               00 |                               11
                   eof_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'tri_mode_eth_mac_v5_5_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                         00000001 |                              000
                queue1_s |                         00000010 |                              001
                queue2_s |                         00000100 |                              010
                queue3_s |                         00001000 |                              011
             queue_sof_s |                         00010000 |                              100
                  data_s |                         00100000 |                              110
                   eof_s |                         01000000 |                              111
                   sof_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'tri_mode_eth_mac_v5_5_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                               00
                  s_send |                               01 |                               01
               s_receive |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_fsm_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                               00
               s_getbyte |                               01 |                               01
             s_buildword |                               10 |                               10
                  s_stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master_flash'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
                    s_up |                              010 |                               01
                  s_down |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_fsm_reg' using encoding 'one-hot' in module 'square_wave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                               00
                  s_read |                               01 |                               01
                 s_write |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_fsm_reg' using encoding 'sequential' in module 'master_fir'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1769.754 ; gain = 491.953 ; free physical = 893 ; free virtual = 4716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   5 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 45    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 11    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 41    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 250   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              32K Bit         RAMs := 3     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   3 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 31    
	   5 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 36    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   3 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 54    
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 11    
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 22    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 6     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 234   
	   4 Input      1 Bit        Muxes := 31    
	   5 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 9     
	  18 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module system_clocks 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module tri_mode_eth_mac_v5_5_mii_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module tri_mode_eth_mac_v5_5_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tri_mode_eth_mac_v5_5_tx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module tri_mode_eth_mac_v5_5_rx_client_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module stretcher 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ipbus_fabric 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_dpram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ipbus_dpram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 11    
Module spi_master_flash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 12    
Module square_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 4     
Module ffd 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module master_fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_ready_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_fsm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ready_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "we_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_word" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tcnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "samples" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_is_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_is_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0xd0).
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0xd4).
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0xd0).
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0xc6).
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*(B:0xc6).
DSP Report: operator multOp is absorbed into DSP multOp.
INFO: [Synth 8-5545] ROM "samples" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design fir has unconnected port we_out
WARNING: [Synth 8-3331] design fir has unconnected port address_out[9]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[8]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[7]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[6]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[5]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[4]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[3]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[2]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[1]
WARNING: [Synth 8-3331] design fir has unconnected port address_out[0]
WARNING: [Synth 8-3331] design spi_master_flash has unconnected port start
WARNING: [Synth 8-3331] design ipbus_dpram__parameterized1 has unconnected port rst
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__6' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__3' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__3' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__3' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[0]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[1]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[2]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[3]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[4]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[5]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[6]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/data_buffer_reg[7]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/we_buffer_reg[0]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__2' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__2' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__4' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__6' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__4' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__6' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__1' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__6' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__1' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__1' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[2]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__1' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__1' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__1' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__2'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[6]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[7]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[8]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[10]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__0' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__1'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_mask_reg[11]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__3 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[0]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[1]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[2]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[3]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[24]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[4]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[5]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[6]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[7]' (FDSE) to 'ipbus/udp_if/status_buffer/header_reg[29]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[8]' (FDSE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[9]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[10]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[11]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[12]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[13]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[14]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[15]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[16]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[17]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[18]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[19]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[20]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[21]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[22]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[23]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[24]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[25]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[25]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[26]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[26]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[27]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[27]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[28]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[28]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[30]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[30]' (FDRE) to 'ipbus/udp_if/status_buffer/header_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[63] )
INFO: [Synth 8-3886] merging instance 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[0]' (FDRE) to 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[71] )
INFO: [Synth 8-3886] merging instance 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[5]' (FDRE) to 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[1]' (FDRE) to 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[2]' (FDRE) to 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[3]' (FDRE) to 'eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (eth_mac_block_1/user_side_FIFO/rx_fifo_i/\wr_rd_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[80] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[0]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[81] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[1]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[82] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[2]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[83] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[3]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[84] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[4]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[85] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[5]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[86] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[6]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[87] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[7]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__5' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__5' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__5' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__5' (FDSE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__5'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/ARP/\buf_to_load_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[4]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\unreliable_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\reliable_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[99] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[100] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[101] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus/udp_if/status_buffer/\header_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/payload/\payload_len_reg[15]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\pkt_data_reg[3]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/rx_packet_parser/\pkt_data_reg[5]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/ping/\int_data_ping_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/ping/\int_data_ping_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/ARP/\arp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/RARP_block/\rarp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus/udp_if/status_buffer/\header_reg[115] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (d25_reg) is unused and will be removed from module clock_div.
WARNING: [Synth 8-3332] Sequential element (d28_reg) is unused and will be removed from module clock_div.
WARNING: [Synth 8-3332] Sequential element (nuke_i_reg) is unused and will be removed from module system_clocks.
WARNING: [Synth 8-3332] Sequential element (nuke_d_reg) is unused and will be removed from module system_clocks.
WARNING: [Synth 8-3332] Sequential element (mii_tx_er_reg) is unused and will be removed from module tri_mode_eth_mac_v5_5_mii_if.
WARNING: [Synth 8-3332] Sequential element (rx_er_to_mac_reg) is unused and will be removed from module tri_mode_eth_mac_v5_5_mii_if.
WARNING: [Synth 8-3332] Sequential element (wr_addr_diff_reg[1]) is unused and will be removed from module tri_mode_eth_mac_v5_5_tx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_addr_diff_reg[0]) is unused and will be removed from module tri_mode_eth_mac_v5_5_tx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_fifo_status_reg[3]) is unused and will be removed from module tri_mode_eth_mac_v5_5_tx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_fifo_status_reg[2]) is unused and will be removed from module tri_mode_eth_mac_v5_5_tx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_fifo_status_reg[1]) is unused and will be removed from module tri_mode_eth_mac_v5_5_tx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_fifo_status_reg[0]) is unused and will be removed from module tri_mode_eth_mac_v5_5_tx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_rd_addr_reg[4]) is unused and will be removed from module tri_mode_eth_mac_v5_5_rx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_addr_diff_reg[1]) is unused and will be removed from module tri_mode_eth_mac_v5_5_rx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_addr_diff_reg[0]) is unused and will be removed from module tri_mode_eth_mac_v5_5_rx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (rx_axis_mac_tready_reg) is unused and will be removed from module tri_mode_eth_mac_v5_5_rx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_fifo_status_reg[3]) is unused and will be removed from module tri_mode_eth_mac_v5_5_rx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_fifo_status_reg[2]) is unused and will be removed from module tri_mode_eth_mac_v5_5_rx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_fifo_status_reg[1]) is unused and will be removed from module tri_mode_eth_mac_v5_5_rx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_fifo_status_reg[0]) is unused and will be removed from module tri_mode_eth_mac_v5_5_rx_client_fifo.
WARNING: [Synth 8-3332] Sequential element (req_end_reg[0]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[62]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (rarp_end_addr_reg[12]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[6]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[5]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[2]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[1]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (buf_to_load_int_reg[15]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (arp_end_addr_reg[12]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[10]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_buf_reg[12]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_buf_reg[11]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_int_reg[12]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_int_reg[11]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (payload_len_reg[15]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (int_data_ping_reg[7]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (int_data_ping_reg[2]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_status.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[6]) is unused and will be removed from module udp_build_status.
WARNING: [Synth 8-3332] Sequential element (header_reg[127]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[126]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[125]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[124]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[123]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[122]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[121]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[120]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[119]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[118]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[117]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[116]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[115]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[114]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[113]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[112]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[111]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[110]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[109]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[108]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[107]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[106]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[105]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[104]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[103]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[102]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[101]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[100]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[99]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[98]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[97]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[96]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[95]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[94]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[93]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[92]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[91]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[90]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[89]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[88]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[87]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[86]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[85]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[84]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[83]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[82]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[81]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[80]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[79]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[78]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[77]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[76]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[75]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[74]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[73]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[72]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[71]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[70]) is unused and will be removed from module udp_status_buffer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 1769.754 ; gain = 491.953 ; free physical = 844 ; free virtual = 4678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_DualPortRAM:             | ram_reg    | 4 K x 8(NO_CHANGE)     | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM_rx:          | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:          | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:          | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:          | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_tx:          | ram_reg    | 8 K x 32(NO_CHANGE)    | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ipbus_dpram:                 | ram_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|ipbus_dpram__parameterized1: | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|ipbus_dpram__parameterized1: | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*(B:0xd0)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*(B:0xd4)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*(B:0xd0)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*(B:0xc6)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*(B:0xc6)  | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/internal_ram/i_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_0/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_0/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_1/ram2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_1/ram2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_2/ram3_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_2/ram3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_3/ram4_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/i_3/ram4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/i_0/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance size_reg/i_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sq_regs/i_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sq_regs/i_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance fir_regs/i_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:31 . Memory (MB): peak = 1769.754 ; gain = 491.953 ; free physical = 691 ; free virtual = 4533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:35 . Memory (MB): peak = 1799.785 ; gain = 521.984 ; free physical = 676 ; free virtual = 4518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_DualPortRAM:             | ram_reg    | 4 K x 8(NO_CHANGE)     | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM_rx:          | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:          | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:          | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx:          | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8(NO_CHANGE)     | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_tx:          | ram_reg    | 8 K x 32(NO_CHANGE)    | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ipbus_dpram:                 | ram_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|ipbus_dpram__parameterized1: | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|ipbus_dpram__parameterized1: | ram_reg    | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/internal_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram3_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram4_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance size_reg/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sq_regs/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sq_regs/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fir_regs/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 1807.793 ; gain = 529.992 ; free physical = 674 ; free virtual = 4516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:105]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:101]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:114]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:734]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:734]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:734]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:734]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:734]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:734]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:734]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:734]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:754]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:486]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:885]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:854]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:854]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:854]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:854]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:854]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:854]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:568]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:568]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:568]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:105]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:116]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:2140]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/Vivado/2018.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd:2140]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:669]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:871]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:763]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:763]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:742]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:766]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_rx_client_fifo.vhd:629]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_block.vhd:382]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:105]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_sync_block.vhd:116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:101]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_reset_sync.vhd:114]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1468]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:846]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:770]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:739]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/imports/tri_mode_eth_mac_v5_5_tx_client_fifo.vhd:1378]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 1807.793 ; gain = 529.992 ; free physical = 674 ; free virtual = 4515
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 1807.793 ; gain = 529.992 ; free physical = 674 ; free virtual = 4515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:51 . Memory (MB): peak = 1807.793 ; gain = 529.992 ; free physical = 674 ; free virtual = 4516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                          | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tri_mode_eth_mac_v5_5_rx_client_fifo | wr_data_bram_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|udp_packet_parser                    | pkt_mask_reg[33]     | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|udp_packet_parser                    | pkt_mask_reg[21]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser                    | pkt_mask_reg[29]__3  | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser                    | pkt_mask_reg[35]     | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|udp_packet_parser                    | pkt_mask_reg[44]     | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|udp_packet_parser                    | pkt_mask_reg[41]__0  | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser                    | pkt_mask_reg[19]__3  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser                    | pkt_data_reg[102]    | 5      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|udp_packet_parser                    | pkt_data_reg[97]     | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_packet_parser                    | pkt_data_reg[93]     | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser                    | pkt_data_reg[79]     | 6      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser                    | pkt_data_reg[111]__0 | 10     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|udp_packet_parser                    | pkt_data_reg[90]__0  | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|udp_packet_parser                    | pkt_data_reg[119]__0 | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|udp_packet_parser                    | pkt_data_reg[88]__1  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------------------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |tri_mode_eth_mac_v5_5 |         1|
|2     |ila_2                 |         1|
|3     |ila_1                 |         1|
|4     |vio_0                 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |ila_1_bbox_3                 |     1|
|2     |ila_2_bbox_2                 |     1|
|3     |tri_mode_eth_mac_v5_5_bbox_0 |     1|
|4     |vio_0_bbox_1                 |     1|
|5     |BUFG                         |    10|
|6     |CARRY4                       |   252|
|7     |DSP48E1                      |     5|
|8     |LUT1                         |   251|
|9     |LUT2                         |   648|
|10    |LUT3                         |   797|
|11    |LUT4                         |   409|
|12    |LUT5                         |   625|
|13    |LUT6                         |  1027|
|14    |MMCME2_ADV                   |     1|
|15    |MUXF7                        |    10|
|16    |MUXF8                        |     3|
|17    |RAMB18E1                     |     4|
|18    |RAMB36E1                     |     1|
|19    |RAMB36E1_1                   |    16|
|20    |RAMB36E1_2                   |     3|
|21    |SRL16                        |     1|
|22    |SRL16E                       |    43|
|23    |SRLC32E                      |     4|
|24    |FD                           |    14|
|25    |FDCE                         |   293|
|26    |FDPE                         |    14|
|27    |FDRE                         |  3446|
|28    |FDSE                         |   321|
|29    |IBUF                         |     8|
|30    |OBUF                         |    12|
+------+-----------------------------+------+

Report Instance Areas: 
+------+----------------------------------+------------------------------------------+------+
|      |Instance                          |Module                                    |Cells |
+------+----------------------------------+------------------------------------------+------+
|1     |top                               |                                          |  8306|
|2     |  Inst_system_clocks              |system_clocks                             |    40|
|3     |    clkdiv                        |clock_div__1                              |    27|
|4     |  eth_mac_block_1                 |tri_mode_eth_mac_v5_5_fifo_block          |   702|
|5     |    trimac_block                  |tri_mode_eth_mac_v5_5_block               |   104|
|6     |      rxspeedis10100gen           |tri_mode_eth_mac_v5_5_sync_block__1       |     2|
|7     |      txspeedis10100gen           |tri_mode_eth_mac_v5_5_sync_block__2       |     2|
|8     |      mii_interface               |tri_mode_eth_mac_v5_5_mii_if              |    12|
|9     |    rx_mac_reset_gen              |tri_mode_eth_mac_v5_5_reset_sync__1       |     2|
|10    |    tx_mac_reset_gen              |tri_mode_eth_mac_v5_5_reset_sync          |     2|
|11    |    user_side_FIFO                |tri_mode_eth_mac_v5_5_ten_100_1g_eth_fifo |   592|
|12    |      tx_fifo_i                   |tri_mode_eth_mac_v5_5_tx_client_fifo      |   338|
|13    |        resync_rd_tran_frame_tog  |tri_mode_eth_mac_v5_5_sync_block__3       |     2|
|14    |        resync_wr_frame_in_fifo   |tri_mode_eth_mac_v5_5_sync_block__4       |     2|
|15    |        resync_rd_txfer_tog       |tri_mode_eth_mac_v5_5_sync_block__5       |     2|
|16    |        ramgen_l                  |unimacro_BRAM_TDP_MACRO__1                |     1|
|17    |        ramgen_u                  |unimacro_BRAM_TDP_MACRO__2                |     1|
|18    |      rx_fifo_i                   |tri_mode_eth_mac_v5_5_rx_client_fifo      |   254|
|19    |        resync_wr_store_frame_tog |tri_mode_eth_mac_v5_5_sync_block__6       |     2|
|20    |        sync_rd_addr_tog          |tri_mode_eth_mac_v5_5_sync_block          |     2|
|21    |        ramgen_l                  |unimacro_BRAM_TDP_MACRO__3                |     1|
|22    |        ramgen_u                  |unimacro_BRAM_TDP_MACRO                   |     1|
|23    |  ipbus                           |ipbus_ctrl                                |  5972|
|24    |    udp_if                        |UDP_if                                    |  5256|
|25    |      IPADDR                      |udp_ipaddr_block                          |   179|
|26    |      RARP_block                  |udp_rarp_block                            |   767|
|27    |      ARP                         |udp_build_arp                             |   239|
|28    |      payload                     |udp_build_payload                         |   357|
|29    |      ping                        |udp_build_ping                            |   222|
|30    |      resend                      |udp_build_resend                          |    65|
|31    |      status                      |udp_build_status                          |   352|
|32    |      status_buffer               |udp_status_buffer                         |   642|
|33    |      rx_byte_sum                 |udp_byte_sum__1                           |   109|
|34    |      rx_reset_block              |udp_do_rx_reset                           |    14|
|35    |      rx_packet_parser            |udp_packet_parser                         |   699|
|36    |      rx_ram_mux                  |udp_rxram_mux                             |    82|
|37    |      internal_ram                |udp_DualPortRAM                           |     1|
|38    |      internal_ram_selector       |udp_buffer_selector                       |    18|
|39    |      internal_ram_shim           |udp_rxram_shim                            |    59|
|40    |      ipbus_rx_ram                |udp_DualPortRAM_rx                        |    12|
|41    |      rx_ram_selector             |udp_buffer_selector__parameterized0__1    |   120|
|42    |      ipbus_tx_ram                |udp_DualPortRAM_tx                        |    18|
|43    |      tx_ram_selector             |udp_buffer_selector__parameterized0       |   190|
|44    |      tx_byte_sum                 |udp_byte_sum                              |    84|
|45    |      rx_transactor               |udp_rxtransactor_if                       |     7|
|46    |      tx_main                     |udp_tx_mux                                |   477|
|47    |      tx_transactor               |udp_txtransactor_if                       |   455|
|48    |      clock_crossing_if           |udp_clock_crossing_if                     |    75|
|49    |    trans                         |transactor                                |   716|
|50    |      iface                       |transactor_if                             |   296|
|51    |      sm                          |transactor_sm                             |   386|
|52    |      cfg                         |transactor_cfg                            |    34|
|53    |  fabric                          |ipbus_fabric                              |    40|
|54    |  size_reg                        |ipbus_dpram                               |     5|
|55    |  sq_regs                         |ipbus_dpram__parameterized1__1            |     5|
|56    |  fir_regs                        |ipbus_dpram__parameterized1               |     5|
|57    |  flash_master                    |spi_master_flash                          |   786|
|58    |    flash_master                  |spi_master                                |   433|
|59    |  square_w                        |square_wave                               |   197|
|60    |  fir_p                           |master_fir                                |   483|
|61    |    fir_p2                        |fir                                       |   340|
|62    |      ff1                         |ffd__1                                    |    16|
|63    |      ff2                         |ffd__2                                    |    16|
|64    |      ff3                         |ffd__3                                    |    16|
|65    |      ff4                         |ffd__4                                    |    16|
|66    |      ff_out                      |ffd                                       |    16|
+------+----------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:51 . Memory (MB): peak = 1807.793 ; gain = 529.992 ; free physical = 674 ; free virtual = 4516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 733 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 1807.793 ; gain = 196.664 ; free physical = 742 ; free virtual = 4583
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:51 . Memory (MB): peak = 1807.801 ; gain = 529.992 ; free physical = 742 ; free virtual = 4583
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20180321 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20180321 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tri_mode_eth_mac_v5_5.ngc ...
WARNING:NetListWriters:298 - No output is written to tri_mode_eth_mac_v5_5.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   TXGEN/TX_SM1/GND_52_o_GND_52_o_sub_12_OUT<7 : 2> on block TEN_100_MAC_GEN is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   TXGEN/TX_SM1/DATA_REG[0][7]_GND_52_o_mux_60_OUT<5 : 1> on block
   TEN_100_MAC_GEN is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus TXGEN/TX_SM1/PREAMBLE_PIPE<13 : 0> on
   block TEN_100_MAC_GEN is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file tri_mode_eth_mac_v5_5.edif ...
ngc2edif: Total memory usage is 110288 kilobytes

Reading core file '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.ngc' for (cell view 'tri_mode_eth_mac_v5_5', library 'work')
Parsing EDIF File [./.ngc2edfcache/tri_mode_eth_mac_v5_5_ngc_8357349a.edif]
Finished Parsing EDIF File [./.ngc2edfcache/tri_mode_eth_mac_v5_5_ngc_8357349a.edif]
INFO: [Netlist 29-17] Analyzing 1042 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20180321
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 514 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  AND2 => LUT2: 12 instances
  FD => FDRE: 120 instances
  FDE => FDRE: 219 instances
  FDP => FDPE: 4 instances
  FDR => FDRE: 91 instances
  FDS => FDSE: 6 instances
  INV => LUT1: 14 instances
  MUXF5 => LUT3: 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
750 Infos, 433 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:56 . Memory (MB): peak = 1817.332 ; gain = 539.531 ; free physical = 729 ; free virtual = 4593
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Vivado/vivado_projects/final_project-v2018/final_project-v2018.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1841.344 ; gain = 0.000 ; free physical = 728 ; free virtual = 4594
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 21:19:50 2019...
