Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Wed May 25 23:29:31 2022
| Host         : FabiansLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_TIMER_timing_summary_routed.rpt -pb top_TIMER_timing_summary_routed.pb -rpx top_TIMER_timing_summary_routed.rpx -warn_on_violation
| Design       : top_TIMER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   181         
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (250)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (368)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (250)
--------------------------
 There are 153 register/latch pins with no clock driven by root clock pin: clk_placuta (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: UnitControl/clk_num_increment/stare_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: UnitControl/stare_aux_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: UnitControl/stare_aux_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: UnitControl/stare_aux_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: afisor/divse/stare_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: debM/aux_rez_debouncer_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: num_top_level_unire/div_increment_min_sec/stare_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: num_top_level_unire/div_unit_sec_primu_num/stare_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: num_top_level_unire/num1/tcountdown_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: num_top_level_unire/num1/tcountup_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: num_top_level_unire/num2/tcountdown_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: num_top_level_unire/num2/tcountup_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: num_top_level_unire/num3/tcountdown_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: num_top_level_unire/num3/tcountup_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (368)
--------------------------------------------------
 There are 368 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  380          inf        0.000                      0                  380           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           380 Endpoints
Min Delay           380 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_top_level_unire/num2/aux_iesire_numarator_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.139ns  (logic 4.439ns (43.778%)  route 5.700ns (56.222%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE                         0.000     0.000 r  num_top_level_unire/num2/aux_iesire_numarator_reg[1]/C
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  num_top_level_unire/num2/aux_iesire_numarator_reg[1]/Q
                         net (fo=7, routed)           1.028     1.484    num_top_level_unire/num2/aux_iesire_numarator_reg_n_0_[1]
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.150     1.634 r  num_top_level_unire/num2/led_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.804     2.437    num_top_level_unire/num4/zero_afis2
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.328     2.765 r  num_top_level_unire/num4/led_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.869     6.634    led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.139 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    10.139    led
    U16                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/num_sel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 4.523ns (52.384%)  route 4.111ns (47.616%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  afisor/num_sel/counter_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  afisor/num_sel/counter_reg[0]/Q
                         net (fo=10, routed)          1.349     1.867    num_top_level_unire/num2/seg_g_OBUF_inst_i_1_1[0]
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.991 r  num_top_level_unire/num2/seg_a_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.046     3.037    num_top_level_unire/num2/sel0[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I0_O)        0.148     3.185 r  num_top_level_unire/num2/seg_b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.716     4.901    seg_b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.733     8.635 r  seg_b_OBUF_inst/O
                         net (fo=0)                   0.000     8.635    seg_b
    W6                                                                r  seg_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_top_level_unire/num3/aux_iesire_numarator_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.487ns (51.985%)  route 4.145ns (48.015%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE                         0.000     0.000 r  num_top_level_unire/num3/aux_iesire_numarator_reg[3]/C
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  num_top_level_unire/num3/aux_iesire_numarator_reg[3]/Q
                         net (fo=7, routed)           1.327     1.783    num_top_level_unire/num2/seg_g_OBUF_inst_i_1_2[3]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.907 f  num_top_level_unire/num2/seg_a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.957     2.864    num_top_level_unire/num2/sel0[3]
    SLICE_X64Y16         LUT4 (Prop_lut4_I1_O)        0.152     3.016 r  num_top_level_unire/num2/seg_g_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.861     4.877    seg_g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.755     8.632 r  seg_g_OBUF_inst/O
                         net (fo=0)                   0.000     8.632    seg_g
    U7                                                                r  seg_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/num_sel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.302ns (50.580%)  route 4.203ns (49.420%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  afisor/num_sel/counter_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  afisor/num_sel/counter_reg[0]/Q
                         net (fo=10, routed)          1.349     1.867    num_top_level_unire/num2/seg_g_OBUF_inst_i_1_1[0]
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.991 r  num_top_level_unire/num2/seg_a_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.046     3.037    num_top_level_unire/num2/sel0[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.161 r  num_top_level_unire/num2/seg_d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.808     4.969    seg_d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.505 r  seg_d_OBUF_inst/O
                         net (fo=0)                   0.000     8.505    seg_d
    V8                                                                r  seg_d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/num_sel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.277ns (51.014%)  route 4.107ns (48.986%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  afisor/num_sel/counter_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  afisor/num_sel/counter_reg[0]/Q
                         net (fo=10, routed)          1.349     1.867    num_top_level_unire/num2/seg_g_OBUF_inst_i_1_1[0]
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124     1.991 r  num_top_level_unire/num2/seg_a_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.044     3.035    num_top_level_unire/num2/sel0[1]
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.159 r  num_top_level_unire/num2/seg_a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.713     4.873    seg_a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.383 r  seg_a_OBUF_inst/O
                         net (fo=0)                   0.000     8.383    seg_a
    W7                                                                r  seg_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/num_sel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.377ns  (logic 4.500ns (53.721%)  route 3.877ns (46.279%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  afisor/num_sel/counter_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  afisor/num_sel/counter_reg[0]/Q
                         net (fo=10, routed)          1.366     1.884    num_top_level_unire/num2/seg_g_OBUF_inst_i_1_1[0]
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.008 f  num_top_level_unire/num2/seg_a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.833     2.841    num_top_level_unire/num2/sel0[2]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.150     2.991 r  num_top_level_unire/num2/seg_f_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.678     4.669    seg_f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.708     8.377 r  seg_f_OBUF_inst/O
                         net (fo=0)                   0.000     8.377    seg_f
    V5                                                                r  seg_f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/num_sel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.301ns (51.441%)  route 4.060ns (48.559%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  afisor/num_sel/counter_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  afisor/num_sel/counter_reg[0]/Q
                         net (fo=10, routed)          1.366     1.884    num_top_level_unire/num2/seg_g_OBUF_inst_i_1_1[0]
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124     2.008 f  num_top_level_unire/num2/seg_a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.833     2.841    num_top_level_unire/num2/sel0[2]
    SLICE_X64Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.965 r  num_top_level_unire/num2/seg_c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.861     4.826    seg_c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.361 r  seg_c_OBUF_inst/O
                         net (fo=0)                   0.000     8.361    seg_c
    U8                                                                r  seg_c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_top_level_unire/num3/aux_iesire_numarator_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.176ns  (logic 4.224ns (51.665%)  route 3.952ns (48.335%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE                         0.000     0.000 r  num_top_level_unire/num3/aux_iesire_numarator_reg[3]/C
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  num_top_level_unire/num3/aux_iesire_numarator_reg[3]/Q
                         net (fo=7, routed)           1.327     1.783    num_top_level_unire/num2/seg_g_OBUF_inst_i_1_2[3]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.907 f  num_top_level_unire/num2/seg_a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.957     2.864    num_top_level_unire/num2/sel0[3]
    SLICE_X64Y16         LUT4 (Prop_lut4_I0_O)        0.124     2.988 r  num_top_level_unire/num2/seg_e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     4.656    seg_e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.176 r  seg_e_OBUF_inst/O
                         net (fo=0)                   0.000     8.176    seg_e
    U5                                                                r  seg_e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/num_sel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 4.395ns (63.251%)  route 2.553ns (36.749%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  afisor/num_sel/counter_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  afisor/num_sel/counter_reg[0]/Q
                         net (fo=10, routed)          0.696     1.214    afisor/num_sel/Q[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.150     1.364 r  afisor/num_sel/an1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.858     3.221    an1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.727     6.948 r  an1_OBUF_inst/O
                         net (fo=0)                   0.000     6.948    an1
    U2                                                                r  an1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 afisor/num_sel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 4.393ns (64.943%)  route 2.371ns (35.057%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  afisor/num_sel/counter_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  afisor/num_sel/counter_reg[0]/Q
                         net (fo=10, routed)          0.698     1.216    afisor/num_sel/Q[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.148     1.364 r  afisor/num_sel/an3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     3.037    an3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.727     6.764 r  an3_OBUF_inst/O
                         net (fo=0)                   0.000     6.764    an3
    V4                                                                r  an3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_top_level_unire/num3/aux_iesire_numarator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            num_top_level_unire/num3/aux_iesire_numarator_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.426%)  route 0.156ns (45.574%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE                         0.000     0.000 r  num_top_level_unire/num3/aux_iesire_numarator_reg[0]/C
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  num_top_level_unire/num3/aux_iesire_numarator_reg[0]/Q
                         net (fo=8, routed)           0.156     0.297    num_top_level_unire/num3/Q[0]
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  num_top_level_unire/num3/aux_iesire_numarator[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.342    num_top_level_unire/num3/aux_iesire_numarator[1]_i_1__0_n_0
    SLICE_X64Y15         FDCE                                         r  num_top_level_unire/num3/aux_iesire_numarator_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_top_level_unire/num4/aux_iesire_numarator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            num_top_level_unire/num4/aux_iesire_numarator_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.227ns (63.905%)  route 0.128ns (36.095%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE                         0.000     0.000 r  num_top_level_unire/num4/aux_iesire_numarator_reg[0]/C
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  num_top_level_unire/num4/aux_iesire_numarator_reg[0]/Q
                         net (fo=7, routed)           0.128     0.256    num_top_level_unire/num4/Q[0]
    SLICE_X65Y15         LUT6 (Prop_lut6_I1_O)        0.099     0.355 r  num_top_level_unire/num4/aux_iesire_numarator[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.355    num_top_level_unire/num4/aux_iesire_numarator[3]_i_1__1_n_0
    SLICE_X65Y15         FDCE                                         r  num_top_level_unire/num4/aux_iesire_numarator_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_top_level_unire/num4/aux_iesire_numarator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            num_top_level_unire/num4/aux_iesire_numarator_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.227ns (63.726%)  route 0.129ns (36.274%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE                         0.000     0.000 r  num_top_level_unire/num4/aux_iesire_numarator_reg[0]/C
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  num_top_level_unire/num4/aux_iesire_numarator_reg[0]/Q
                         net (fo=7, routed)           0.129     0.257    num_top_level_unire/num4/Q[0]
    SLICE_X65Y15         LUT6 (Prop_lut6_I3_O)        0.099     0.356 r  num_top_level_unire/num4/aux_iesire_numarator[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    num_top_level_unire/num4/aux_iesire_numarator[2]_i_1_n_0
    SLICE_X65Y15         FDCE                                         r  num_top_level_unire/num4/aux_iesire_numarator_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UnitControl/clk_num_increment/clk_divizat_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UnitControl/clk_num_increment/clk_divizat_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE                         0.000     0.000 r  UnitControl/clk_num_increment/clk_divizat_reg[12]/C
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UnitControl/clk_num_increment/clk_divizat_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    UnitControl/clk_num_increment/clk_divizat[12]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  UnitControl/clk_num_increment/clk_divizat0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.368    UnitControl/clk_num_increment/data0[12]
    SLICE_X59Y16         FDRE                                         r  UnitControl/clk_num_increment/clk_divizat_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UnitControl/clk_num_increment/clk_divizat_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UnitControl/clk_num_increment/clk_divizat_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE                         0.000     0.000 r  UnitControl/clk_num_increment/clk_divizat_reg[16]/C
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UnitControl/clk_num_increment/clk_divizat_reg[16]/Q
                         net (fo=2, routed)           0.119     0.260    UnitControl/clk_num_increment/clk_divizat[16]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  UnitControl/clk_num_increment/clk_divizat0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.368    UnitControl/clk_num_increment/data0[16]
    SLICE_X59Y17         FDRE                                         r  UnitControl/clk_num_increment/clk_divizat_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UnitControl/clk_num_increment/clk_divizat_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UnitControl/clk_num_increment/clk_divizat_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE                         0.000     0.000 r  UnitControl/clk_num_increment/clk_divizat_reg[20]/C
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UnitControl/clk_num_increment/clk_divizat_reg[20]/Q
                         net (fo=2, routed)           0.119     0.260    UnitControl/clk_num_increment/clk_divizat[20]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  UnitControl/clk_num_increment/clk_divizat0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.368    UnitControl/clk_num_increment/data0[20]
    SLICE_X59Y18         FDRE                                         r  UnitControl/clk_num_increment/clk_divizat_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UnitControl/clk_num_increment/clk_divizat_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UnitControl/clk_num_increment/clk_divizat_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE                         0.000     0.000 r  UnitControl/clk_num_increment/clk_divizat_reg[4]/C
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UnitControl/clk_num_increment/clk_divizat_reg[4]/Q
                         net (fo=2, routed)           0.119     0.260    UnitControl/clk_num_increment/clk_divizat[4]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  UnitControl/clk_num_increment/clk_divizat0_carry/O[3]
                         net (fo=1, routed)           0.000     0.368    UnitControl/clk_num_increment/data0[4]
    SLICE_X59Y14         FDRE                                         r  UnitControl/clk_num_increment/clk_divizat_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UnitControl/clk_num_increment/clk_divizat_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UnitControl/clk_num_increment/clk_divizat_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE                         0.000     0.000 r  UnitControl/clk_num_increment/clk_divizat_reg[8]/C
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UnitControl/clk_num_increment/clk_divizat_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    UnitControl/clk_num_increment/clk_divizat[8]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  UnitControl/clk_num_increment/clk_divizat0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.368    UnitControl/clk_num_increment/data0[8]
    SLICE_X59Y15         FDRE                                         r  UnitControl/clk_num_increment/clk_divizat_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debP/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debP/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  debP/counter_reg[3]/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debP/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    debP/counter_reg[3]
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  debP/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.369    debP/counter_reg[0]_i_2__0_n_4
    SLICE_X33Y12         FDRE                                         r  debP/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debS/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debS/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  debS/counter_reg[3]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debS/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    debS/counter_reg[3]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  debS/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    debS/counter_reg[0]_i_2_n_4
    SLICE_X55Y12         FDRE                                         r  debS/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





