--GB92_sload_path[14] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_7_C3
--operation mode is normal

GB92_sload_path[14]_lut_out = GB92L92 $ !GB92_sload_path[14];
GB92_sload_path[14]_reg_input = !SC32_aeb_out & GB92_sload_path[14]_lut_out;
GB92_sload_path[14] = DFFE(GB92_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );


--GB92_sload_path[13] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_7_C3
--operation mode is counter

GB92_sload_path[13]_lut_out = GB92_sload_path[13] $ GB92L72;
GB92_sload_path[13]_reg_input = !SC32_aeb_out & GB92_sload_path[13]_lut_out;
GB92_sload_path[13] = DFFE(GB92_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L92 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_C3
--operation mode is counter

GB92L92 = CARRY(!GB92L72 # !GB92_sload_path[13]);


--GB92_sload_path[12] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_7_C3
--operation mode is counter

GB92_sload_path[12]_lut_out = GB92_sload_path[12] $ !GB92L52;
GB92_sload_path[12]_reg_input = !SC32_aeb_out & GB92_sload_path[12]_lut_out;
GB92_sload_path[12] = DFFE(GB92_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L72 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_C3
--operation mode is counter

GB92L72 = CARRY(GB92_sload_path[12] & !GB92L52);


--GB92_sload_path[11] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_7_C3
--operation mode is counter

GB92_sload_path[11]_lut_out = GB92_sload_path[11] $ GB92L32;
GB92_sload_path[11]_reg_input = !SC32_aeb_out & GB92_sload_path[11]_lut_out;
GB92_sload_path[11] = DFFE(GB92_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L52 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_C3
--operation mode is counter

GB92L52 = CARRY(!GB92L32 # !GB92_sload_path[11]);


--GB92_sload_path[10] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_7_C3
--operation mode is counter

GB92_sload_path[10]_lut_out = GB92_sload_path[10] $ !GB92L12;
GB92_sload_path[10]_reg_input = !SC32_aeb_out & GB92_sload_path[10]_lut_out;
GB92_sload_path[10] = DFFE(GB92_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L32 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_C3
--operation mode is counter

GB92L32 = CARRY(GB92_sload_path[10] & !GB92L12);


--GB92_sload_path[9] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_5_C3
--operation mode is counter

GB92_sload_path[9]_lut_out = GB92_sload_path[9] $ GB92L91;
GB92_sload_path[9]_reg_input = !SC32_aeb_out & GB92_sload_path[9]_lut_out;
GB92_sload_path[9] = DFFE(GB92_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L12 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_C3
--operation mode is counter

GB92L12 = CARRY(!GB92L91 # !GB92_sload_path[9]);


--GB92_sload_path[8] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_5_C3
--operation mode is counter

GB92_sload_path[8]_lut_out = GB92_sload_path[8] $ !GB92L71;
GB92_sload_path[8]_reg_input = !SC32_aeb_out & GB92_sload_path[8]_lut_out;
GB92_sload_path[8] = DFFE(GB92_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L91 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_C3
--operation mode is counter

GB92L91 = CARRY(GB92_sload_path[8] & !GB92L71);


--GB92_sload_path[7] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_C3
--operation mode is counter

GB92_sload_path[7]_lut_out = GB92_sload_path[7] $ GB92L51;
GB92_sload_path[7]_reg_input = !SC32_aeb_out & GB92_sload_path[7]_lut_out;
GB92_sload_path[7] = DFFE(GB92_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L71 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_C3
--operation mode is counter

GB92L71 = CARRY(!GB92L51 # !GB92_sload_path[7]);


--GB92_sload_path[6] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_C3
--operation mode is counter

GB92_sload_path[6]_lut_out = GB92_sload_path[6] $ !GB92L31;
GB92_sload_path[6]_reg_input = !SC32_aeb_out & GB92_sload_path[6]_lut_out;
GB92_sload_path[6] = DFFE(GB92_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L51 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_C3
--operation mode is counter

GB92L51 = CARRY(GB92_sload_path[6] & !GB92L31);


--GB92_sload_path[5] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_C3
--operation mode is counter

GB92_sload_path[5]_lut_out = GB92_sload_path[5] $ GB92L11;
GB92_sload_path[5]_reg_input = !SC32_aeb_out & GB92_sload_path[5]_lut_out;
GB92_sload_path[5] = DFFE(GB92_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L31 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_C3
--operation mode is counter

GB92L31 = CARRY(!GB92L11 # !GB92_sload_path[5]);


--GB92_sload_path[4] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_C3
--operation mode is counter

GB92_sload_path[4]_lut_out = GB92_sload_path[4] $ !GB92L9;
GB92_sload_path[4]_reg_input = !SC32_aeb_out & GB92_sload_path[4]_lut_out;
GB92_sload_path[4] = DFFE(GB92_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L11 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_C3
--operation mode is counter

GB92L11 = CARRY(GB92_sload_path[4] & !GB92L9);


--GB92_sload_path[3] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_C3
--operation mode is counter

GB92_sload_path[3]_lut_out = GB92_sload_path[3] $ GB92L7;
GB92_sload_path[3]_reg_input = !SC32_aeb_out & GB92_sload_path[3]_lut_out;
GB92_sload_path[3] = DFFE(GB92_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L9 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_C3
--operation mode is counter

GB92L9 = CARRY(!GB92L7 # !GB92_sload_path[3]);


--GB92_sload_path[2] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_C3
--operation mode is counter

GB92_sload_path[2]_lut_out = GB92_sload_path[2] $ !GB92L5;
GB92_sload_path[2]_reg_input = !SC32_aeb_out & GB92_sload_path[2]_lut_out;
GB92_sload_path[2] = DFFE(GB92_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L7 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_C3
--operation mode is counter

GB92L7 = CARRY(GB92_sload_path[2] & !GB92L5);


--GB92_sload_path[1] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_C3
--operation mode is counter

GB92_sload_path[1]_lut_out = GB92_sload_path[1] $ GB92L3;
GB92_sload_path[1]_reg_input = !SC32_aeb_out & GB92_sload_path[1]_lut_out;
GB92_sload_path[1] = DFFE(GB92_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L5 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_C3
--operation mode is counter

GB92L5 = CARRY(!GB92L3 # !GB92_sload_path[1]);


--GB92_sload_path[0] is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_C3
--operation mode is qfbk_counter

GB92_sload_path[0]_lut_out = !GB92_sload_path[0];
GB92_sload_path[0]_reg_input = !SC32_aeb_out & GB92_sload_path[0]_lut_out;
GB92_sload_path[0] = DFFE(GB92_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), KB1L141Q, , );

--GB92L3 is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_C3
--operation mode is qfbk_counter

GB92L3 = CARRY(GB92_sload_path[0]);


--GB81_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_L1
--operation mode is normal

GB81_sload_path[5]_lut_out = GB81_sload_path[5] $ (GB81L11 & PD1_valid_wreq);
GB81_sload_path[5] = DFFE(GB81_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );


--GB81_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_L1
--operation mode is arithmetic

GB81_sload_path[4]_lut_out = GB81_sload_path[4] $ (PD1_valid_wreq & !GB81L9);
GB81_sload_path[4] = DFFE(GB81_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_L1
--operation mode is arithmetic

GB81L11 = CARRY(GB81_sload_path[4] & !GB81L9);


--GB81_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_L1
--operation mode is arithmetic

GB81_sload_path[3]_lut_out = GB81_sload_path[3] $ (PD1_valid_wreq & GB81L7);
GB81_sload_path[3] = DFFE(GB81_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_L1
--operation mode is arithmetic

GB81L9 = CARRY(!GB81L7 # !GB81_sload_path[3]);


--GB81_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_L1
--operation mode is arithmetic

GB81_sload_path[2]_lut_out = GB81_sload_path[2] $ (PD1_valid_wreq & !GB81L5);
GB81_sload_path[2] = DFFE(GB81_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_L1
--operation mode is arithmetic

GB81L7 = CARRY(GB81_sload_path[2] & !GB81L5);


--GB81_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_L1
--operation mode is arithmetic

GB81_sload_path[1]_lut_out = GB81_sload_path[1] $ (PD1_valid_wreq & GB81L3);
GB81_sload_path[1] = DFFE(GB81_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_L1
--operation mode is arithmetic

GB81L5 = CARRY(!GB81L3 # !GB81_sload_path[1]);


--GB81_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_L1
--operation mode is qfbk_counter

GB81_sload_path[0]_lut_out = PD1_valid_wreq $ GB81_sload_path[0];
GB81_sload_path[0] = DFFE(GB81_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB81L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_L1
--operation mode is qfbk_counter

GB81L3 = CARRY(GB81_sload_path[0]);


--GB71_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_L1
--operation mode is normal

GB71_sload_path[4]_lut_out = GB71_sload_path[4] $ (ND1L1 & !GB71L9);
GB71_sload_path[4] = DFFE(GB71_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );


--GB71_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_L1
--operation mode is arithmetic

GB71_sload_path[3]_lut_out = GB71_sload_path[3] $ (ND1L1 & GB71L7);
GB71_sload_path[3] = DFFE(GB71_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB71L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_L1
--operation mode is arithmetic

GB71L9 = CARRY(!GB71L7 # !GB71_sload_path[3]);


--GB71_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_L1
--operation mode is arithmetic

GB71_sload_path[2]_lut_out = GB71_sload_path[2] $ (ND1L1 & !GB71L5);
GB71_sload_path[2] = DFFE(GB71_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB71L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_L1
--operation mode is arithmetic

GB71L7 = CARRY(GB71_sload_path[2] & !GB71L5);


--GB71_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_L1
--operation mode is arithmetic

GB71_sload_path[1]_lut_out = GB71_sload_path[1] $ (ND1L1 & GB71L3);
GB71_sload_path[1] = DFFE(GB71_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB71L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_L1
--operation mode is arithmetic

GB71L5 = CARRY(!GB71L3 # !GB71_sload_path[1]);


--GB71_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_L1
--operation mode is qfbk_counter

GB71_sload_path[0]_lut_out = ND1L1 $ GB71_sload_path[0];
GB71_sload_path[0] = DFFE(GB71_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB71L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_L1
--operation mode is qfbk_counter

GB71L3 = CARRY(GB71_sload_path[0]);


--GB61_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_L1
--operation mode is qfbk_counter

GB61_sload_path[0]_lut_out = !GB61_sload_path[0];
GB61_sload_path[0]_sload_eqn = (PD1L1 & GB61_sload_path[0]) # (!PD1L1 & GB61_sload_path[0]_lut_out);
GB61_sload_path[0] = DFFE(GB61_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_3_L1
--operation mode is qfbk_counter

GB61_the_carries[1] = CARRY(PD1_valid_wreq $ !GB61_sload_path[0]);


--GB61_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_3_L1
--operation mode is counter

GB61_pre_out[1]_lut_out = GB61_pre_out[1] $ GB61_the_carries[1];
GB61_pre_out[1]_sload_eqn = (PD1L1 & GB61_pre_out[1]) # (!PD1L1 & GB61_pre_out[1]_lut_out);
GB61_pre_out[1] = DFFE(GB61_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_3_L1
--operation mode is counter

GB61_the_carries[2] = CARRY(GB61_pre_out[1] $ PD1_valid_wreq # !GB61_the_carries[1]);


--GB61_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_3_L1
--operation mode is counter

GB61_pre_out[2]_lut_out = GB61_pre_out[2] $ !GB61_the_carries[2];
GB61_pre_out[2]_sload_eqn = (PD1L1 & GB61_pre_out[2]) # (!PD1L1 & GB61_pre_out[2]_lut_out);
GB61_pre_out[2] = DFFE(GB61_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_3_L1
--operation mode is counter

GB61_the_carries[3] = CARRY(!GB61_the_carries[2] & (GB61_pre_out[2] $ !PD1_valid_wreq));


--GB61_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_3_L1
--operation mode is counter

GB61_pre_out[3]_lut_out = GB61_pre_out[3] $ GB61_the_carries[3];
GB61_pre_out[3]_sload_eqn = (PD1L1 & GB61_pre_out[3]) # (!PD1L1 & GB61_pre_out[3]_lut_out);
GB61_pre_out[3] = DFFE(GB61_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_3_L1
--operation mode is counter

GB61_the_carries[4] = CARRY(GB61_pre_out[3] $ PD1_valid_wreq # !GB61_the_carries[3]);


--GB61_pre_out[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_3_L1
--operation mode is counter

GB61_pre_out[4]_lut_out = GB61_pre_out[4] $ !GB61_the_carries[4];
GB61_pre_out[4]_sload_eqn = (PD1L1 & GB61_pre_out[4]) # (!PD1L1 & GB61_pre_out[4]_lut_out);
GB61_pre_out[4] = DFFE(GB61_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );

--GB61_the_carries[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_3_L1
--operation mode is counter

GB61_the_carries[5] = CARRY(!GB61_the_carries[4] & (GB61_pre_out[4] $ !PD1_valid_wreq));


--GB61_pre_out[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_3_L1
--operation mode is normal

GB61_pre_out[5]_lut_out = GB61_pre_out[5] $ GB61_the_carries[5];
GB61_pre_out[5]_sload_eqn = (PD1L1 & GB61_pre_out[5]) # (!PD1L1 & GB61_pre_out[5]_lut_out);
GB61_pre_out[5] = DFFE(GB61_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), GD1L11Q, , );


--GB51_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_10_L3
--operation mode is counter

GB51_q[5]_lut_out = GB51_q[5] $ GB51L11;
GB51_q[5]_sload_eqn = (GD1L61Q & VCC) # (!GD1L61Q & GB51_q[5]_lut_out);
GB51_q[5] = DFFE(GB51_q[5]_sload_eqn, GLOBAL(JE1_outclock0), GD1L51Q, , );

--GB51_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_10_L3
--operation mode is counter

GB51_cout = CARRY(GB51_q[5] # !GB51L11);


--GB51_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_10_L3
--operation mode is counter

GB51_q[4]_lut_out = GB51_q[4] $ !GB51L9;
GB51_q[4]_sload_eqn = (GD1L61Q & ~GND) # (!GD1L61Q & GB51_q[4]_lut_out);
GB51_q[4] = DFFE(GB51_q[4]_sload_eqn, GLOBAL(JE1_outclock0), GD1L51Q, , );

--GB51L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_L3
--operation mode is counter

GB51L11 = CARRY(!GB51_q[4] & !GB51L9);


--GB51_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_10_L3
--operation mode is counter

GB51_q[3]_lut_out = GB51_q[3] $ GB51L7;
GB51_q[3]_sload_eqn = (GD1L61Q & VCC) # (!GD1L61Q & GB51_q[3]_lut_out);
GB51_q[3] = DFFE(GB51_q[3]_sload_eqn, GLOBAL(JE1_outclock0), GD1L51Q, , );

--GB51L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_L3
--operation mode is counter

GB51L9 = CARRY(GB51_q[3] # !GB51L7);


--GB51_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_10_L3
--operation mode is counter

GB51_q[2]_lut_out = GB51_q[2] $ !GB51L5;
GB51_q[2]_sload_eqn = (GD1L61Q & VCC) # (!GD1L61Q & GB51_q[2]_lut_out);
GB51_q[2] = DFFE(GB51_q[2]_sload_eqn, GLOBAL(JE1_outclock0), GD1L51Q, , );

--GB51L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_L3
--operation mode is counter

GB51L7 = CARRY(!GB51_q[2] & !GB51L5);


--GB51_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_10_L3
--operation mode is counter

GB51_q[1]_lut_out = GB51_q[1] $ GB51L3;
GB51_q[1]_sload_eqn = (GD1L61Q & VCC) # (!GD1L61Q & GB51_q[1]_lut_out);
GB51_q[1] = DFFE(GB51_q[1]_sload_eqn, GLOBAL(JE1_outclock0), GD1L51Q, , );

--GB51L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_L3
--operation mode is counter

GB51L5 = CARRY(GB51_q[1] # !GB51L3);


--GB51_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_10_L3
--operation mode is qfbk_counter

GB51_q[0]_lut_out = !GB51_q[0];
GB51_q[0]_sload_eqn = (GD1L61Q & VCC) # (!GD1L61Q & GB51_q[0]_lut_out);
GB51_q[0] = DFFE(GB51_q[0]_sload_eqn, GLOBAL(JE1_outclock0), GD1L51Q, , );

--GB51L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_L3
--operation mode is qfbk_counter

GB51L3 = CARRY(!GB51_q[0]);


--GB8_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_A3
--operation mode is qfbk_counter

GB8_sload_path[0]_lut_out = !GB8_sload_path[0];
GB8_sload_path[0] = DFFE(GB8_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_3_A3
--operation mode is qfbk_counter

GB8_the_carries[1] = CARRY(LB1_inst36 $ !GB8_sload_path[0]);


--GB8_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_3_A3
--operation mode is arithmetic

GB8_pre_out[1]_lut_out = GB8_pre_out[1] $ GB8_the_carries[1];
GB8_pre_out[1] = DFFE(GB8_pre_out[1]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_3_A3
--operation mode is arithmetic

GB8_the_carries[2] = CARRY(GB8_pre_out[1] $ LB1_inst36 # !GB8_the_carries[1]);


--GB8_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_3_A3
--operation mode is arithmetic

GB8_pre_out[2]_lut_out = GB8_pre_out[2] $ !GB8_the_carries[2];
GB8_pre_out[2] = DFFE(GB8_pre_out[2]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_3_A3
--operation mode is arithmetic

GB8_the_carries[3] = CARRY(!GB8_the_carries[2] & (GB8_pre_out[2] $ !LB1_inst36));


--GB8_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_3_A3
--operation mode is arithmetic

GB8_pre_out[3]_lut_out = GB8_pre_out[3] $ GB8_the_carries[3];
GB8_pre_out[3] = DFFE(GB8_pre_out[3]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_3_A3
--operation mode is arithmetic

GB8_the_carries[4] = CARRY(GB8_pre_out[3] $ LB1_inst36 # !GB8_the_carries[3]);


--GB8_pre_out[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_3_A3
--operation mode is arithmetic

GB8_pre_out[4]_lut_out = GB8_pre_out[4] $ !GB8_the_carries[4];
GB8_pre_out[4] = DFFE(GB8_pre_out[4]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_3_A3
--operation mode is arithmetic

GB8_the_carries[5] = CARRY(!GB8_the_carries[4] & (GB8_pre_out[4] $ !LB1_inst36));


--GB8_pre_out[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_3_A3
--operation mode is arithmetic

GB8_pre_out[5]_lut_out = GB8_pre_out[5] $ GB8_the_carries[5];
GB8_pre_out[5] = DFFE(GB8_pre_out[5]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_3_A3
--operation mode is arithmetic

GB8_the_carries[6] = CARRY(GB8_pre_out[5] $ LB1_inst36 # !GB8_the_carries[5]);


--GB8_pre_out[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_3_A3
--operation mode is arithmetic

GB8_pre_out[6]_lut_out = GB8_pre_out[6] $ !GB8_the_carries[6];
GB8_pre_out[6] = DFFE(GB8_pre_out[6]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);

--GB8_the_carries[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_3_A3
--operation mode is arithmetic

GB8_the_carries[7] = CARRY(!GB8_the_carries[6] & (GB8_pre_out[6] $ !LB1_inst36));


--GB8_pre_out[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_3_A3
--operation mode is normal

GB8_pre_out[7]_lut_out = GB8_pre_out[7] $ GB8_the_carries[7];
GB8_pre_out[7] = DFFE(GB8_pre_out[7]_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , LB1_inst22);


--GB9_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC10_14_A3
--operation mode is counter

GB9_q[7]_lut_out = GB9_q[7] $ (LB1_inst35 & GB9L51);
GB9_q[7]_sload_eqn = (TB1L72Q & FD1_dffs[7]) # (!TB1L72Q & GB9_q[7]_lut_out);
GB9_q[7] = DFFE(GB9_q[7]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC10_14_A3
--operation mode is counter

GB9_cout = CARRY(GB9_q[7] # !GB9L51);


--GB9_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC9_14_A3
--operation mode is counter

GB9_q[6]_lut_out = GB9_q[6] $ (LB1_inst35 & !GB9L31);
GB9_q[6]_sload_eqn = (TB1L72Q & FD1_dffs[6]) # (!TB1L72Q & GB9_q[6]_lut_out);
GB9_q[6] = DFFE(GB9_q[6]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC9_14_A3
--operation mode is counter

GB9L51 = CARRY(!GB9_q[6] & !GB9L31);


--GB9_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC8_14_A3
--operation mode is counter

GB9_q[5]_lut_out = GB9_q[5] $ (LB1_inst35 & GB9L11);
GB9_q[5]_sload_eqn = (TB1L72Q & FD1_dffs[5]) # (!TB1L72Q & GB9_q[5]_lut_out);
GB9_q[5] = DFFE(GB9_q[5]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC8_14_A3
--operation mode is counter

GB9L31 = CARRY(GB9_q[5] # !GB9L11);


--GB9_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC7_14_A3
--operation mode is counter

GB9_q[4]_lut_out = GB9_q[4] $ (LB1_inst35 & !GB9L9);
GB9_q[4]_sload_eqn = (TB1L72Q & FD1_dffs[4]) # (!TB1L72Q & GB9_q[4]_lut_out);
GB9_q[4] = DFFE(GB9_q[4]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC7_14_A3
--operation mode is counter

GB9L11 = CARRY(!GB9_q[4] & !GB9L9);


--GB9_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC6_14_A3
--operation mode is counter

GB9_q[3]_lut_out = GB9_q[3] $ (LB1_inst35 & GB9L7);
GB9_q[3]_sload_eqn = (TB1L72Q & FD1_dffs[3]) # (!TB1L72Q & GB9_q[3]_lut_out);
GB9_q[3] = DFFE(GB9_q[3]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC6_14_A3
--operation mode is counter

GB9L9 = CARRY(GB9_q[3] # !GB9L7);


--GB9_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC5_14_A3
--operation mode is counter

GB9_q[2]_lut_out = GB9_q[2] $ (LB1_inst35 & !GB9L5);
GB9_q[2]_sload_eqn = (TB1L72Q & FD1_dffs[2]) # (!TB1L72Q & GB9_q[2]_lut_out);
GB9_q[2] = DFFE(GB9_q[2]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC5_14_A3
--operation mode is counter

GB9L7 = CARRY(!GB9_q[2] & !GB9L5);


--GB9_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC4_14_A3
--operation mode is counter

GB9_q[1]_lut_out = GB9_q[1] $ (LB1_inst35 & GB9L3);
GB9_q[1]_sload_eqn = (TB1L72Q & FD1_dffs[1]) # (!TB1L72Q & GB9_q[1]_lut_out);
GB9_q[1] = DFFE(GB9_q[1]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC4_14_A3
--operation mode is counter

GB9L5 = CARRY(GB9_q[1] # !GB9L3);


--GB9_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC3_14_A3
--operation mode is counter

GB9_q[0]_lut_out = LB1_inst35 $ GB9_q[0];
GB9_q[0]_sload_eqn = (TB1L72Q & FD1_dffs[0]) # (!TB1L72Q & GB9_q[0]_lut_out);
GB9_q[0] = DFFE(GB9_q[0]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB9L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC3_14_A3
--operation mode is counter

GB9L3 = CARRY(!GB9_q[0]);


--GB01_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_16_A3
--operation mode is counter

GB01_q[7]_lut_out = GB01_q[7] $ (LB1_inst35 & GB01L51);
GB01_q[7]_sload_eqn = (TB1L62Q & FD1_dffs[7]) # (!TB1L62Q & GB01_q[7]_lut_out);
GB01_q[7] = DFFE(GB01_q[7]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_16_A3
--operation mode is counter

GB01_cout = CARRY(GB01_q[7] # !GB01L51);


--GB01_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_16_A3
--operation mode is counter

GB01_q[6]_lut_out = GB01_q[6] $ (LB1_inst35 & !GB01L31);
GB01_q[6]_sload_eqn = (TB1L62Q & FD1_dffs[6]) # (!TB1L62Q & GB01_q[6]_lut_out);
GB01_q[6] = DFFE(GB01_q[6]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_16_A3
--operation mode is counter

GB01L51 = CARRY(!GB01_q[6] & !GB01L31);


--GB01_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_16_A3
--operation mode is counter

GB01_q[5]_lut_out = GB01_q[5] $ (LB1_inst35 & GB01L11);
GB01_q[5]_sload_eqn = (TB1L62Q & FD1_dffs[5]) # (!TB1L62Q & GB01_q[5]_lut_out);
GB01_q[5] = DFFE(GB01_q[5]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_16_A3
--operation mode is counter

GB01L31 = CARRY(GB01_q[5] # !GB01L11);


--GB01_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_16_A3
--operation mode is counter

GB01_q[4]_lut_out = GB01_q[4] $ (LB1_inst35 & !GB01L9);
GB01_q[4]_sload_eqn = (TB1L62Q & FD1_dffs[4]) # (!TB1L62Q & GB01_q[4]_lut_out);
GB01_q[4] = DFFE(GB01_q[4]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_A3
--operation mode is counter

GB01L11 = CARRY(!GB01_q[4] & !GB01L9);


--GB01_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_16_A3
--operation mode is counter

GB01_q[3]_lut_out = GB01_q[3] $ (LB1_inst35 & GB01L7);
GB01_q[3]_sload_eqn = (TB1L62Q & FD1_dffs[3]) # (!TB1L62Q & GB01_q[3]_lut_out);
GB01_q[3] = DFFE(GB01_q[3]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_A3
--operation mode is counter

GB01L9 = CARRY(GB01_q[3] # !GB01L7);


--GB01_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_16_A3
--operation mode is counter

GB01_q[2]_lut_out = GB01_q[2] $ (LB1_inst35 & !GB01L5);
GB01_q[2]_sload_eqn = (TB1L62Q & FD1_dffs[2]) # (!TB1L62Q & GB01_q[2]_lut_out);
GB01_q[2] = DFFE(GB01_q[2]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_A3
--operation mode is counter

GB01L7 = CARRY(!GB01_q[2] & !GB01L5);


--GB01_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_16_A3
--operation mode is counter

GB01_q[1]_lut_out = GB01_q[1] $ (LB1_inst35 & GB01L3);
GB01_q[1]_sload_eqn = (TB1L62Q & FD1_dffs[1]) # (!TB1L62Q & GB01_q[1]_lut_out);
GB01_q[1] = DFFE(GB01_q[1]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_A3
--operation mode is counter

GB01L5 = CARRY(GB01_q[1] # !GB01L3);


--GB01_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_16_A3
--operation mode is counter

GB01_q[0]_lut_out = GB01_q[0] $ (LB1_inst35 & !GB9_cout);
GB01_q[0]_sload_eqn = (TB1L62Q & FD1_dffs[0]) # (!TB1L62Q & GB01_q[0]_lut_out);
GB01_q[0] = DFFE(GB01_q[0]_sload_eqn, GLOBAL(JE1_outclock0), LB1_inst5, , );

--GB01L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_A3
--operation mode is counter

GB01L3 = CARRY(!GB01_q[0] & !GB9_cout);


--GB7_sload_path[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[9] at LC10_10_F3
--operation mode is normal

GB7_sload_path[9]_lut_out = GB7_sload_path[9] $ (EC1_valid_wreq & GB7L91);
GB7_sload_path[9] = DFFE(GB7_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--GB7_sload_path[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[8] at LC9_10_F3
--operation mode is arithmetic

GB7_sload_path[8]_lut_out = GB7_sload_path[8] $ (EC1_valid_wreq & !GB7L71);
GB7_sload_path[8] = DFFE(GB7_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_10_F3
--operation mode is arithmetic

GB7L91 = CARRY(GB7_sload_path[8] & !GB7L71);


--GB7_sload_path[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[7] at LC8_10_F3
--operation mode is arithmetic

GB7_sload_path[7]_lut_out = GB7_sload_path[7] $ (EC1_valid_wreq & GB7L51);
GB7_sload_path[7] = DFFE(GB7_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_10_F3
--operation mode is arithmetic

GB7L71 = CARRY(!GB7L51 # !GB7_sload_path[7]);


--GB7_sload_path[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[6] at LC7_10_F3
--operation mode is arithmetic

GB7_sload_path[6]_lut_out = GB7_sload_path[6] $ (EC1_valid_wreq & !GB7L31);
GB7_sload_path[6] = DFFE(GB7_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_10_F3
--operation mode is arithmetic

GB7L51 = CARRY(GB7_sload_path[6] & !GB7L31);


--GB7_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_10_F3
--operation mode is arithmetic

GB7_sload_path[5]_lut_out = GB7_sload_path[5] $ (EC1_valid_wreq & GB7L11);
GB7_sload_path[5] = DFFE(GB7_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_10_F3
--operation mode is arithmetic

GB7L31 = CARRY(!GB7L11 # !GB7_sload_path[5]);


--GB7_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_F3
--operation mode is arithmetic

GB7_sload_path[4]_lut_out = GB7_sload_path[4] $ (EC1_valid_wreq & !GB7L9);
GB7_sload_path[4] = DFFE(GB7_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_F3
--operation mode is arithmetic

GB7L11 = CARRY(GB7_sload_path[4] & !GB7L9);


--GB7_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_F3
--operation mode is arithmetic

GB7_sload_path[3]_lut_out = GB7_sload_path[3] $ (EC1_valid_wreq & GB7L7);
GB7_sload_path[3] = DFFE(GB7_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_F3
--operation mode is arithmetic

GB7L9 = CARRY(!GB7L7 # !GB7_sload_path[3]);


--GB7_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_F3
--operation mode is arithmetic

GB7_sload_path[2]_lut_out = GB7_sload_path[2] $ (EC1_valid_wreq & !GB7L5);
GB7_sload_path[2] = DFFE(GB7_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_F3
--operation mode is arithmetic

GB7L7 = CARRY(GB7_sload_path[2] & !GB7L5);


--GB7_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_F3
--operation mode is arithmetic

GB7_sload_path[1]_lut_out = GB7_sload_path[1] $ (EC1_valid_wreq & GB7L3);
GB7_sload_path[1] = DFFE(GB7_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_F3
--operation mode is arithmetic

GB7L5 = CARRY(!GB7L3 # !GB7_sload_path[1]);


--GB7_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_F3
--operation mode is qfbk_counter

GB7_sload_path[0]_lut_out = EC1_valid_wreq $ GB7_sload_path[0];
GB7_sload_path[0] = DFFE(GB7_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB7L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_F3
--operation mode is qfbk_counter

GB7L3 = CARRY(GB7_sload_path[0]);


--GB6_sload_path[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[8] at LC9_16_F3
--operation mode is normal

GB6_sload_path[8]_lut_out = GB6_sload_path[8] $ (DC1L1 & !GB6L71);
GB6_sload_path[8] = DFFE(GB6_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--GB6_sload_path[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[7] at LC8_16_F3
--operation mode is arithmetic

GB6_sload_path[7]_lut_out = GB6_sload_path[7] $ (DC1L1 & GB6L51);
GB6_sload_path[7] = DFFE(GB6_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB6L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_16_F3
--operation mode is arithmetic

GB6L71 = CARRY(!GB6L51 # !GB6_sload_path[7]);


--GB6_sload_path[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[6] at LC7_16_F3
--operation mode is arithmetic

GB6_sload_path[6]_lut_out = GB6_sload_path[6] $ (DC1L1 & !GB6L31);
GB6_sload_path[6] = DFFE(GB6_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB6L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_16_F3
--operation mode is arithmetic

GB6L51 = CARRY(GB6_sload_path[6] & !GB6L31);


--GB6_sload_path[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_F3
--operation mode is arithmetic

GB6_sload_path[5]_lut_out = GB6_sload_path[5] $ (DC1L1 & GB6L11);
GB6_sload_path[5] = DFFE(GB6_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB6L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_16_F3
--operation mode is arithmetic

GB6L31 = CARRY(!GB6L11 # !GB6_sload_path[5]);


--GB6_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_F3
--operation mode is arithmetic

GB6_sload_path[4]_lut_out = GB6_sload_path[4] $ (DC1L1 & !GB6L9);
GB6_sload_path[4] = DFFE(GB6_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB6L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_F3
--operation mode is arithmetic

GB6L11 = CARRY(GB6_sload_path[4] & !GB6L9);


--GB6_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_F3
--operation mode is arithmetic

GB6_sload_path[3]_lut_out = GB6_sload_path[3] $ (DC1L1 & GB6L7);
GB6_sload_path[3] = DFFE(GB6_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB6L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_F3
--operation mode is arithmetic

GB6L9 = CARRY(!GB6L7 # !GB6_sload_path[3]);


--GB6_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_F3
--operation mode is arithmetic

GB6_sload_path[2]_lut_out = GB6_sload_path[2] $ (DC1L1 & !GB6L5);
GB6_sload_path[2] = DFFE(GB6_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB6L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_F3
--operation mode is arithmetic

GB6L7 = CARRY(GB6_sload_path[2] & !GB6L5);


--GB6_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_F3
--operation mode is arithmetic

GB6_sload_path[1]_lut_out = GB6_sload_path[1] $ (DC1L1 & GB6L3);
GB6_sload_path[1] = DFFE(GB6_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB6L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_F3
--operation mode is arithmetic

GB6L5 = CARRY(!GB6L3 # !GB6_sload_path[1]);


--GB6_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_F3
--operation mode is qfbk_counter

GB6_sload_path[0]_lut_out = DC1L1 $ GB6_sload_path[0];
GB6_sload_path[0] = DFFE(GB6_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB6L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_F3
--operation mode is qfbk_counter

GB6L3 = CARRY(GB6_sload_path[0]);


--GB5_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_F3
--operation mode is qfbk_counter

GB5_sload_path[0]_lut_out = !GB5_sload_path[0];
GB5_sload_path[0]_sload_eqn = (EC1L1 & GB5_sload_path[0]) # (!EC1L1 & GB5_sload_path[0]_lut_out);
GB5_sload_path[0] = DFFE(GB5_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_3_F3
--operation mode is qfbk_counter

GB5_the_carries[1] = CARRY(EC1_valid_wreq $ !GB5_sload_path[0]);


--GB5_pre_out[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_3_F3
--operation mode is counter

GB5_pre_out[1]_lut_out = GB5_pre_out[1] $ GB5_the_carries[1];
GB5_pre_out[1]_sload_eqn = (EC1L1 & GB5_pre_out[1]) # (!EC1L1 & GB5_pre_out[1]_lut_out);
GB5_pre_out[1] = DFFE(GB5_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_3_F3
--operation mode is counter

GB5_the_carries[2] = CARRY(GB5_pre_out[1] $ EC1_valid_wreq # !GB5_the_carries[1]);


--GB5_pre_out[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_3_F3
--operation mode is counter

GB5_pre_out[2]_lut_out = GB5_pre_out[2] $ !GB5_the_carries[2];
GB5_pre_out[2]_sload_eqn = (EC1L1 & GB5_pre_out[2]) # (!EC1L1 & GB5_pre_out[2]_lut_out);
GB5_pre_out[2] = DFFE(GB5_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_3_F3
--operation mode is counter

GB5_the_carries[3] = CARRY(!GB5_the_carries[2] & (GB5_pre_out[2] $ !EC1_valid_wreq));


--GB5_pre_out[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_3_F3
--operation mode is counter

GB5_pre_out[3]_lut_out = GB5_pre_out[3] $ GB5_the_carries[3];
GB5_pre_out[3]_sload_eqn = (EC1L1 & GB5_pre_out[3]) # (!EC1L1 & GB5_pre_out[3]_lut_out);
GB5_pre_out[3] = DFFE(GB5_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_3_F3
--operation mode is counter

GB5_the_carries[4] = CARRY(GB5_pre_out[3] $ EC1_valid_wreq # !GB5_the_carries[3]);


--GB5_pre_out[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_3_F3
--operation mode is counter

GB5_pre_out[4]_lut_out = GB5_pre_out[4] $ !GB5_the_carries[4];
GB5_pre_out[4]_sload_eqn = (EC1L1 & GB5_pre_out[4]) # (!EC1L1 & GB5_pre_out[4]_lut_out);
GB5_pre_out[4] = DFFE(GB5_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_3_F3
--operation mode is counter

GB5_the_carries[5] = CARRY(!GB5_the_carries[4] & (GB5_pre_out[4] $ !EC1_valid_wreq));


--GB5_pre_out[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_3_F3
--operation mode is counter

GB5_pre_out[5]_lut_out = GB5_pre_out[5] $ GB5_the_carries[5];
GB5_pre_out[5]_sload_eqn = (EC1L1 & GB5_pre_out[5]) # (!EC1L1 & GB5_pre_out[5]_lut_out);
GB5_pre_out[5] = DFFE(GB5_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[6] at LC6_3_F3
--operation mode is counter

GB5_the_carries[6] = CARRY(GB5_pre_out[5] $ EC1_valid_wreq # !GB5_the_carries[5]);


--GB5_pre_out[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[6] at LC7_3_F3
--operation mode is counter

GB5_pre_out[6]_lut_out = GB5_pre_out[6] $ !GB5_the_carries[6];
GB5_pre_out[6]_sload_eqn = (EC1L1 & GB5_pre_out[6]) # (!EC1L1 & GB5_pre_out[6]_lut_out);
GB5_pre_out[6] = DFFE(GB5_pre_out[6]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[7] at LC7_3_F3
--operation mode is counter

GB5_the_carries[7] = CARRY(!GB5_the_carries[6] & (GB5_pre_out[6] $ !EC1_valid_wreq));


--GB5_pre_out[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[7] at LC8_3_F3
--operation mode is counter

GB5_pre_out[7]_lut_out = GB5_pre_out[7] $ GB5_the_carries[7];
GB5_pre_out[7]_sload_eqn = (EC1L1 & GB5_pre_out[7]) # (!EC1L1 & GB5_pre_out[7]_lut_out);
GB5_pre_out[7] = DFFE(GB5_pre_out[7]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[8] at LC8_3_F3
--operation mode is counter

GB5_the_carries[8] = CARRY(GB5_pre_out[7] $ EC1_valid_wreq # !GB5_the_carries[7]);


--GB5_pre_out[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[8] at LC9_3_F3
--operation mode is counter

GB5_pre_out[8]_lut_out = GB5_pre_out[8] $ !GB5_the_carries[8];
GB5_pre_out[8]_sload_eqn = (EC1L1 & GB5_pre_out[8]) # (!EC1L1 & GB5_pre_out[8]_lut_out);
GB5_pre_out[8] = DFFE(GB5_pre_out[8]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );

--GB5_the_carries[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[9] at LC9_3_F3
--operation mode is counter

GB5_the_carries[9] = CARRY(!GB5_the_carries[8] & (GB5_pre_out[8] $ !EC1_valid_wreq));


--GB5_pre_out[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[9] at LC10_3_F3
--operation mode is normal

GB5_pre_out[9]_lut_out = GB5_the_carries[9] $ GB5_pre_out[9];
GB5_pre_out[9]_sload_eqn = (EC1L1 & GB5_pre_out[9]) # (!EC1L1 & GB5_pre_out[9]_lut_out);
GB5_pre_out[9] = DFFE(GB5_pre_out[9]_sload_eqn, GLOBAL(JE1_outclock0), !TB1L5, , );


--YC63_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_8_T1
--operation mode is normal

YC63_sout_node[4]_lut_out = YC33_cs_buffer[4] $ !YC63_cout[3];
YC63_sout_node[4] = DFFE(YC63_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );


--YC03_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_9_T1
--operation mode is normal

YC03_sout_node[5]_lut_out = YC03_cout[4];
YC03_sout_node[5] = DFFE(YC03_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );


--YC33_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4] at LC9_7_T1
--operation mode is normal

YC33_cs_buffer[4] = YC33_cout[3] $ !YC63_sout_node[4];


--YC72_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_15_T1
--operation mode is normal

YC72_sout_node[4]_lut_out = YC42_cs_buffer[4] $ !YC72_cout[3];
YC72_sout_node[4] = DFFE(YC72_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );


--YC12_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_16_T1
--operation mode is normal

YC12_sout_node[5]_lut_out = YC12_cout[4];
YC12_sout_node[5] = DFFE(YC12_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );


--YC42_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4] at LC10_14_T1
--operation mode is normal

YC42_cs_buffer[4] = YC42_cout[3] $ !YC72_sout_node[4];


--YC81_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC10_3_T1
--operation mode is normal

YC81_sout_node[4]_lut_out = YC51_cs_buffer[4] $ !YC81_cout[3];
YC81_sout_node[4] = DFFE(YC81_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );


--YC21_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_5_T1
--operation mode is normal

YC21_sout_node[5]_lut_out = YC21_cout[4];
YC21_sout_node[5] = DFFE(YC21_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );


--YC51_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4] at LC5_3_T1
--operation mode is normal

YC51_cs_buffer[4] = YC51_cout[3] $ !YC81_sout_node[4];


--YC9_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_11_Y1
--operation mode is normal

YC9_sout_node[4]_lut_out = YC6_cs_buffer[4] $ !YC9_cout[3];
YC9_sout_node[4] = DFFE(YC9_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );


--YC3_sout_node[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_13_Y1
--operation mode is normal

YC3_sout_node[5]_lut_out = YC3_cout[4];
YC3_sout_node[5] = DFFE(YC3_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );


--YC6_cs_buffer[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4] at LC10_11_Y1
--operation mode is normal

YC6_cs_buffer[4] = YC6_cout[3] $ !YC9_sout_node[4];


--GB21_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_15_N2
--operation mode is arithmetic

GB21_sload_path[1]_lut_out = GB21_sload_path[1] $ GB21L3;
GB21_sload_path[1] = DFFE(GB21_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );

--GB21_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC2_15_N2
--operation mode is arithmetic

GB21_cout = CARRY(!GB21L3 # !GB21_sload_path[1]);


--GB21_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_15_N2
--operation mode is qfbk_counter

GB21_sload_path[0]_lut_out = !GB21_sload_path[0];
GB21_sload_path[0] = DFFE(GB21_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );

--GB21L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_N2
--operation mode is qfbk_counter

GB21L3 = CARRY(GB21_sload_path[0]);


--GB11_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_Q3
--operation mode is normal

GB11_sload_path[4]_lut_out = GB11_sload_path[4] $ !GB11L9;
GB11_sload_path[4] = DFFE(GB11_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );


--GB11_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_Q3
--operation mode is arithmetic

GB11_sload_path[3]_lut_out = GB11_sload_path[3] $ GB11L7;
GB11_sload_path[3] = DFFE(GB11_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );

--GB11L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_Q3
--operation mode is arithmetic

GB11L9 = CARRY(!GB11L7 # !GB11_sload_path[3]);


--GB11_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_Q3
--operation mode is arithmetic

GB11_sload_path[2]_lut_out = GB11_sload_path[2] $ !GB11L5;
GB11_sload_path[2] = DFFE(GB11_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );

--GB11L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_Q3
--operation mode is arithmetic

GB11L7 = CARRY(GB11_sload_path[2] & !GB11L5);


--GB11_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_Q3
--operation mode is arithmetic

GB11_sload_path[1]_lut_out = GB11_sload_path[1] $ GB11L3;
GB11_sload_path[1] = DFFE(GB11_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );

--GB11L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_Q3
--operation mode is arithmetic

GB11L5 = CARRY(!GB11L3 # !GB11_sload_path[1]);


--GB11_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_Q3
--operation mode is qfbk_counter

GB11_sload_path[0]_lut_out = !GB11_sload_path[0];
GB11_sload_path[0] = DFFE(GB11_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), GC1L5Q, , );

--GB11L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_Q3
--operation mode is qfbk_counter

GB11L3 = CARRY(GB11_sload_path[0]);


--GB31_sload_path[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_O3
--operation mode is counter

GB31_sload_path[4]_lut_out = GB31_sload_path[4] $ !GB31L9;
GB31_sload_path[4]_reg_input = !SC9_aeb_out & GB31_sload_path[4]_lut_out;
GB31_sload_path[4] = DFFE(GB31_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_O3
--operation mode is counter

GB31L11 = CARRY(GB31_sload_path[4] & !GB31L9);


--GB31_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_O3
--operation mode is counter

GB31_sload_path[3]_lut_out = GB31_sload_path[3] $ GB31L7;
GB31_sload_path[3]_reg_input = !SC9_aeb_out & GB31_sload_path[3]_lut_out;
GB31_sload_path[3] = DFFE(GB31_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_O3
--operation mode is counter

GB31L9 = CARRY(!GB31L7 # !GB31_sload_path[3]);


--GB31_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_O3
--operation mode is counter

GB31_sload_path[2]_lut_out = GB31_sload_path[2] $ !GB31L5;
GB31_sload_path[2]_reg_input = !SC9_aeb_out & GB31_sload_path[2]_lut_out;
GB31_sload_path[2] = DFFE(GB31_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_O3
--operation mode is counter

GB31L7 = CARRY(GB31_sload_path[2] & !GB31L5);


--GB31_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_O3
--operation mode is counter

GB31_sload_path[1]_lut_out = GB31_sload_path[1] $ GB31L3;
GB31_sload_path[1]_reg_input = !SC9_aeb_out & GB31_sload_path[1]_lut_out;
GB31_sload_path[1] = DFFE(GB31_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_O3
--operation mode is counter

GB31L5 = CARRY(!GB31L3 # !GB31_sload_path[1]);


--GB31_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_O3
--operation mode is qfbk_counter

GB31_sload_path[0]_lut_out = !GB31_sload_path[0];
GB31_sload_path[0]_reg_input = !SC9_aeb_out & GB31_sload_path[0]_lut_out;
GB31_sload_path[0] = DFFE(GB31_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), ED1L5Q, , );

--GB31L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_O3
--operation mode is qfbk_counter

GB31L3 = CARRY(GB31_sload_path[0]);


--GB31L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_10_O3
--operation mode is arithmetic

GB31L12 = SC9_aeb_out # GB31L11;

--GB31_cout is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_10_O3
--operation mode is arithmetic

GB31_cout = CARRY(!SC9_aeb_out & !GB31L11);


--GB41_sload_path[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_O3
--operation mode is normal

GB41_sload_path[3]_lut_out = GB41L7 $ GB41_sload_path[3];
GB41_sload_path[3] = DFFE(GB41_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , GB31L31);


--GB41_sload_path[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_O3
--operation mode is arithmetic

GB41_sload_path[2]_lut_out = GB41_sload_path[2] $ !GB41L5;
GB41_sload_path[2] = DFFE(GB41_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , GB31L31);

--GB41L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_O3
--operation mode is arithmetic

GB41L7 = CARRY(GB41_sload_path[2] & !GB41L5);


--GB41_sload_path[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_O3
--operation mode is arithmetic

GB41_sload_path[1]_lut_out = GB41_sload_path[1] $ GB41L3;
GB41_sload_path[1] = DFFE(GB41_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , GB31L31);

--GB41L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_O3
--operation mode is arithmetic

GB41L5 = CARRY(!GB41L3 # !GB41_sload_path[1]);


--GB41_sload_path[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_O3
--operation mode is qfbk_counter

GB41_sload_path[0]_lut_out = !GB41_sload_path[0];
GB41_sload_path[0] = DFFE(GB41_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , GB31L31);

--GB41L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_O3
--operation mode is qfbk_counter

GB41L3 = CARRY(GB41_sload_path[0]);


--GB72_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC4_15_I3
--operation mode is arithmetic

GB72_sload_path[2]_lut_out = GB72_sload_path[2] $ !GB72L5;
GB72_sload_path[2] = DFFE(GB72_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), WD1L36Q, , WD1L26Q);

--GB72_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC4_15_I3
--operation mode is arithmetic

GB72_cout = CARRY(GB72_sload_path[2] & !GB72L5);


--GB72_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC3_15_I3
--operation mode is arithmetic

GB72_sload_path[1]_lut_out = GB72_sload_path[1] $ GB72L3;
GB72_sload_path[1] = DFFE(GB72_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), WD1L36Q, , WD1L26Q);

--GB72L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC3_15_I3
--operation mode is arithmetic

GB72L5 = CARRY(!GB72L3 # !GB72_sload_path[1]);


--GB72_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC2_15_I3
--operation mode is arithmetic

GB72_sload_path[0]_lut_out = !GB72_sload_path[0];
GB72_sload_path[0] = DFFE(GB72_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), WD1L36Q, , WD1L26Q);

--GB72L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC2_15_I3
--operation mode is arithmetic

GB72L3 = CARRY(GB72_sload_path[0]);


--GB82_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC9_15_I3
--operation mode is arithmetic

GB82_sload_path[2]_lut_out = GB82_sload_path[2] $ GB82L6;
GB82_sload_path[2] = DFFE(GB82_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), WD1L36Q, , WD1L26Q);

--GB82_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC9_15_I3
--operation mode is arithmetic

GB82_cout = CARRY(!GB82L6 # !GB82_sload_path[2]);


--GB82_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC8_15_I3
--operation mode is arithmetic

GB82_sload_path[1]_lut_out = GB82_sload_path[1] $ !GB82L4;
GB82_sload_path[1] = DFFE(GB82_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), WD1L36Q, , WD1L26Q);

--GB82L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC8_15_I3
--operation mode is arithmetic

GB82L6 = CARRY(GB82_sload_path[1] & !GB82L4);


--GB82_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC7_15_I3
--operation mode is arithmetic

GB82_sload_path[0]_lut_out = GB82_sload_path[0] $ GB82L3;
GB82_sload_path[0] = DFFE(GB82_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), WD1L36Q, , WD1L26Q);

--GB82L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC7_15_I3
--operation mode is arithmetic

GB82L4 = CARRY(!GB82L3 # !GB82_sload_path[0]);


--GB62_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_L2
--operation mode is normal

GB62_sload_path[7]_lut_out = GB62_sload_path[7] $ GB62L51;
GB62_sload_path[7] = DFFE(GB62_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , WD1L76Q);


--GB62_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_L2
--operation mode is arithmetic

GB62_sload_path[6]_lut_out = GB62_sload_path[6] $ !GB62L31;
GB62_sload_path[6] = DFFE(GB62_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , WD1L76Q);

--GB62L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_L2
--operation mode is arithmetic

GB62L51 = CARRY(GB62_sload_path[6] & !GB62L31);


--GB62_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_L2
--operation mode is arithmetic

GB62_sload_path[5]_lut_out = GB62_sload_path[5] $ GB62L11;
GB62_sload_path[5] = DFFE(GB62_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , WD1L76Q);

--GB62L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_L2
--operation mode is arithmetic

GB62L31 = CARRY(!GB62L11 # !GB62_sload_path[5]);


--GB62_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_L2
--operation mode is arithmetic

GB62_sload_path[4]_lut_out = GB62_sload_path[4] $ !GB62L9;
GB62_sload_path[4] = DFFE(GB62_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , WD1L76Q);

--GB62L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_L2
--operation mode is arithmetic

GB62L11 = CARRY(GB62_sload_path[4] & !GB62L9);


--GB62_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_L2
--operation mode is arithmetic

GB62_sload_path[3]_lut_out = GB62_sload_path[3] $ GB62L7;
GB62_sload_path[3] = DFFE(GB62_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , WD1L76Q);

--GB62L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_L2
--operation mode is arithmetic

GB62L9 = CARRY(!GB62L7 # !GB62_sload_path[3]);


--GB62_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_L2
--operation mode is arithmetic

GB62_sload_path[2]_lut_out = GB62_sload_path[2] $ !GB62L5;
GB62_sload_path[2] = DFFE(GB62_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , WD1L76Q);

--GB62L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_L2
--operation mode is arithmetic

GB62L7 = CARRY(GB62_sload_path[2] & !GB62L5);


--GB62_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_L2
--operation mode is arithmetic

GB62_sload_path[1]_lut_out = GB62_sload_path[1] $ GB62L3;
GB62_sload_path[1] = DFFE(GB62_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , WD1L76Q);

--GB62L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_L2
--operation mode is arithmetic

GB62L5 = CARRY(!GB62L3 # !GB62_sload_path[1]);


--GB62_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_L2
--operation mode is qfbk_counter

GB62_sload_path[0]_lut_out = !GB62_sload_path[0];
GB62_sload_path[0] = DFFE(GB62_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , WD1L76Q);

--GB62L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_L2
--operation mode is qfbk_counter

GB62L3 = CARRY(GB62_sload_path[0]);


--GB32_sload_path[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[9] at LC10_14_F1
--operation mode is normal

GB32_sload_path[9]_lut_out = GB32_sload_path[9] $ (EC2_valid_wreq & GB32L91);
GB32_sload_path[9] = DFFE(GB32_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--GB32_sload_path[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[8] at LC9_14_F1
--operation mode is arithmetic

GB32_sload_path[8]_lut_out = GB32_sload_path[8] $ (EC2_valid_wreq & !GB32L71);
GB32_sload_path[8] = DFFE(GB32_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L91 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_14_F1
--operation mode is arithmetic

GB32L91 = CARRY(GB32_sload_path[8] & !GB32L71);


--GB32_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[7] at LC8_14_F1
--operation mode is arithmetic

GB32_sload_path[7]_lut_out = GB32_sload_path[7] $ (EC2_valid_wreq & GB32L51);
GB32_sload_path[7] = DFFE(GB32_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_14_F1
--operation mode is arithmetic

GB32L71 = CARRY(!GB32L51 # !GB32_sload_path[7]);


--GB32_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_F1
--operation mode is arithmetic

GB32_sload_path[6]_lut_out = GB32_sload_path[6] $ (EC2_valid_wreq & !GB32L31);
GB32_sload_path[6] = DFFE(GB32_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_14_F1
--operation mode is arithmetic

GB32L51 = CARRY(GB32_sload_path[6] & !GB32L31);


--GB32_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_F1
--operation mode is arithmetic

GB32_sload_path[5]_lut_out = GB32_sload_path[5] $ (EC2_valid_wreq & GB32L11);
GB32_sload_path[5] = DFFE(GB32_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_F1
--operation mode is arithmetic

GB32L31 = CARRY(!GB32L11 # !GB32_sload_path[5]);


--GB32_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_F1
--operation mode is arithmetic

GB32_sload_path[4]_lut_out = GB32_sload_path[4] $ (EC2_valid_wreq & !GB32L9);
GB32_sload_path[4] = DFFE(GB32_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_F1
--operation mode is arithmetic

GB32L11 = CARRY(GB32_sload_path[4] & !GB32L9);


--GB32_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_F1
--operation mode is arithmetic

GB32_sload_path[3]_lut_out = GB32_sload_path[3] $ (EC2_valid_wreq & GB32L7);
GB32_sload_path[3] = DFFE(GB32_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_F1
--operation mode is arithmetic

GB32L9 = CARRY(!GB32L7 # !GB32_sload_path[3]);


--GB32_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_F1
--operation mode is arithmetic

GB32_sload_path[2]_lut_out = GB32_sload_path[2] $ (EC2_valid_wreq & !GB32L5);
GB32_sload_path[2] = DFFE(GB32_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_F1
--operation mode is arithmetic

GB32L7 = CARRY(GB32_sload_path[2] & !GB32L5);


--GB32_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_F1
--operation mode is arithmetic

GB32_sload_path[1]_lut_out = GB32_sload_path[1] $ (EC2_valid_wreq & GB32L3);
GB32_sload_path[1] = DFFE(GB32_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_F1
--operation mode is arithmetic

GB32L5 = CARRY(!GB32L3 # !GB32_sload_path[1]);


--GB32_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_F1
--operation mode is qfbk_counter

GB32_sload_path[0]_lut_out = EC2_valid_wreq $ GB32_sload_path[0];
GB32_sload_path[0] = DFFE(GB32_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB32L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_F1
--operation mode is qfbk_counter

GB32L3 = CARRY(GB32_sload_path[0]);


--GB22_sload_path[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[8] at LC9_16_K1
--operation mode is normal

GB22_sload_path[8]_lut_out = GB22_sload_path[8] $ (DC2L1 & !GB22L71);
GB22_sload_path[8] = DFFE(GB22_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--GB22_sload_path[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[7] at LC8_16_K1
--operation mode is arithmetic

GB22_sload_path[7]_lut_out = GB22_sload_path[7] $ (DC2L1 & GB22L51);
GB22_sload_path[7] = DFFE(GB22_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_16_K1
--operation mode is arithmetic

GB22L71 = CARRY(!GB22L51 # !GB22_sload_path[7]);


--GB22_sload_path[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[6] at LC7_16_K1
--operation mode is arithmetic

GB22_sload_path[6]_lut_out = GB22_sload_path[6] $ (DC2L1 & !GB22L31);
GB22_sload_path[6] = DFFE(GB22_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_16_K1
--operation mode is arithmetic

GB22L51 = CARRY(GB22_sload_path[6] & !GB22L31);


--GB22_sload_path[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_K1
--operation mode is arithmetic

GB22_sload_path[5]_lut_out = GB22_sload_path[5] $ (DC2L1 & GB22L11);
GB22_sload_path[5] = DFFE(GB22_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_16_K1
--operation mode is arithmetic

GB22L31 = CARRY(!GB22L11 # !GB22_sload_path[5]);


--GB22_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_K1
--operation mode is arithmetic

GB22_sload_path[4]_lut_out = GB22_sload_path[4] $ (DC2L1 & !GB22L9);
GB22_sload_path[4] = DFFE(GB22_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_K1
--operation mode is arithmetic

GB22L11 = CARRY(GB22_sload_path[4] & !GB22L9);


--GB22_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_K1
--operation mode is arithmetic

GB22_sload_path[3]_lut_out = GB22_sload_path[3] $ (DC2L1 & GB22L7);
GB22_sload_path[3] = DFFE(GB22_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_K1
--operation mode is arithmetic

GB22L9 = CARRY(!GB22L7 # !GB22_sload_path[3]);


--GB22_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_K1
--operation mode is arithmetic

GB22_sload_path[2]_lut_out = GB22_sload_path[2] $ (DC2L1 & !GB22L5);
GB22_sload_path[2] = DFFE(GB22_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_K1
--operation mode is arithmetic

GB22L7 = CARRY(GB22_sload_path[2] & !GB22L5);


--GB22_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_K1
--operation mode is arithmetic

GB22_sload_path[1]_lut_out = GB22_sload_path[1] $ (DC2L1 & GB22L3);
GB22_sload_path[1] = DFFE(GB22_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_K1
--operation mode is arithmetic

GB22L5 = CARRY(!GB22L3 # !GB22_sload_path[1]);


--GB22_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_K1
--operation mode is qfbk_counter

GB22_sload_path[0]_lut_out = DC2L1 $ GB22_sload_path[0];
GB22_sload_path[0] = DFFE(GB22_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB22L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_K1
--operation mode is qfbk_counter

GB22L3 = CARRY(GB22_sload_path[0]);


--GB12_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_I3
--operation mode is qfbk_counter

GB12_sload_path[0]_lut_out = !GB12_sload_path[0];
GB12_sload_path[0]_sload_eqn = (EC2L1 & GB12_sload_path[0]) # (!EC2L1 & GB12_sload_path[0]_lut_out);
GB12_sload_path[0] = DFFE(GB12_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_7_I3
--operation mode is qfbk_counter

GB12_the_carries[1] = CARRY(EC2_valid_wreq $ !GB12_sload_path[0]);


--GB12_pre_out[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_7_I3
--operation mode is counter

GB12_pre_out[1]_lut_out = GB12_pre_out[1] $ GB12_the_carries[1];
GB12_pre_out[1]_sload_eqn = (EC2L1 & GB12_pre_out[1]) # (!EC2L1 & GB12_pre_out[1]_lut_out);
GB12_pre_out[1] = DFFE(GB12_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_7_I3
--operation mode is counter

GB12_the_carries[2] = CARRY(EC2_valid_wreq $ GB12_pre_out[1] # !GB12_the_carries[1]);


--GB12_pre_out[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_7_I3
--operation mode is counter

GB12_pre_out[2]_lut_out = GB12_pre_out[2] $ !GB12_the_carries[2];
GB12_pre_out[2]_sload_eqn = (EC2L1 & GB12_pre_out[2]) # (!EC2L1 & GB12_pre_out[2]_lut_out);
GB12_pre_out[2] = DFFE(GB12_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_7_I3
--operation mode is counter

GB12_the_carries[3] = CARRY(!GB12_the_carries[2] & (EC2_valid_wreq $ !GB12_pre_out[2]));


--GB12_pre_out[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_7_I3
--operation mode is counter

GB12_pre_out[3]_lut_out = GB12_pre_out[3] $ GB12_the_carries[3];
GB12_pre_out[3]_sload_eqn = (EC2L1 & GB12_pre_out[3]) # (!EC2L1 & GB12_pre_out[3]_lut_out);
GB12_pre_out[3] = DFFE(GB12_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_7_I3
--operation mode is counter

GB12_the_carries[4] = CARRY(GB12_pre_out[3] $ EC2_valid_wreq # !GB12_the_carries[3]);


--GB12_pre_out[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_7_I3
--operation mode is counter

GB12_pre_out[4]_lut_out = GB12_pre_out[4] $ !GB12_the_carries[4];
GB12_pre_out[4]_sload_eqn = (EC2L1 & GB12_pre_out[4]) # (!EC2L1 & GB12_pre_out[4]_lut_out);
GB12_pre_out[4] = DFFE(GB12_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_7_I3
--operation mode is counter

GB12_the_carries[5] = CARRY(!GB12_the_carries[4] & (GB12_pre_out[4] $ !EC2_valid_wreq));


--GB12_pre_out[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_7_I3
--operation mode is counter

GB12_pre_out[5]_lut_out = GB12_pre_out[5] $ GB12_the_carries[5];
GB12_pre_out[5]_sload_eqn = (EC2L1 & GB12_pre_out[5]) # (!EC2L1 & GB12_pre_out[5]_lut_out);
GB12_pre_out[5] = DFFE(GB12_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[6] at LC6_7_I3
--operation mode is counter

GB12_the_carries[6] = CARRY(EC2_valid_wreq $ GB12_pre_out[5] # !GB12_the_carries[5]);


--GB12_pre_out[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[6] at LC7_7_I3
--operation mode is counter

GB12_pre_out[6]_lut_out = GB12_pre_out[6] $ !GB12_the_carries[6];
GB12_pre_out[6]_sload_eqn = (EC2L1 & GB12_pre_out[6]) # (!EC2L1 & GB12_pre_out[6]_lut_out);
GB12_pre_out[6] = DFFE(GB12_pre_out[6]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[7] at LC7_7_I3
--operation mode is counter

GB12_the_carries[7] = CARRY(!GB12_the_carries[6] & (GB12_pre_out[6] $ !EC2_valid_wreq));


--GB12_pre_out[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[7] at LC8_7_I3
--operation mode is counter

GB12_pre_out[7]_lut_out = GB12_pre_out[7] $ GB12_the_carries[7];
GB12_pre_out[7]_sload_eqn = (EC2L1 & GB12_pre_out[7]) # (!EC2L1 & GB12_pre_out[7]_lut_out);
GB12_pre_out[7] = DFFE(GB12_pre_out[7]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[8] at LC8_7_I3
--operation mode is counter

GB12_the_carries[8] = CARRY(GB12_pre_out[7] $ EC2_valid_wreq # !GB12_the_carries[7]);


--GB12_pre_out[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[8] at LC9_7_I3
--operation mode is counter

GB12_pre_out[8]_lut_out = GB12_pre_out[8] $ !GB12_the_carries[8];
GB12_pre_out[8]_sload_eqn = (EC2L1 & GB12_pre_out[8]) # (!EC2L1 & GB12_pre_out[8]_lut_out);
GB12_pre_out[8] = DFFE(GB12_pre_out[8]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );

--GB12_the_carries[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[9] at LC9_7_I3
--operation mode is counter

GB12_the_carries[9] = CARRY(!GB12_the_carries[8] & (GB12_pre_out[8] $ !EC2_valid_wreq));


--GB12_pre_out[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[9] at LC10_7_I3
--operation mode is normal

GB12_pre_out[9]_lut_out = GB12_pre_out[9] $ GB12_the_carries[9];
GB12_pre_out[9]_sload_eqn = (EC2L1 & GB12_pre_out[9]) # (!EC2L1 & GB12_pre_out[9]_lut_out);
GB12_pre_out[9] = DFFE(GB12_pre_out[9]_sload_eqn, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--GB42_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC10_1_L3
--operation mode is counter

GB42_q[7]_lut_out = GB42_q[7] $ (WD1L3 & GB42L51);
GB42_q[7]_sload_eqn = (WD1L98Q & UC85L3) # (!WD1L98Q & GB42_q[7]_lut_out);
GB42_q[7] = DFFE(GB42_q[7]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC10_1_L3
--operation mode is counter

GB42_cout = CARRY(GB42_q[7] # !GB42L51);


--GB42_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC9_1_L3
--operation mode is counter

GB42_q[6]_lut_out = GB42_q[6] $ (WD1L3 & !GB42L31);
GB42_q[6]_sload_eqn = (WD1L98Q & UC35L3) # (!WD1L98Q & GB42_q[6]_lut_out);
GB42_q[6] = DFFE(GB42_q[6]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC9_1_L3
--operation mode is counter

GB42L51 = CARRY(!GB42_q[6] & !GB42L31);


--GB42_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC8_1_L3
--operation mode is counter

GB42_q[5]_lut_out = GB42_q[5] $ (WD1L3 & GB42L11);
GB42_q[5]_sload_eqn = (WD1L98Q & UC84L3) # (!WD1L98Q & GB42_q[5]_lut_out);
GB42_q[5] = DFFE(GB42_q[5]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC8_1_L3
--operation mode is counter

GB42L31 = CARRY(GB42_q[5] # !GB42L11);


--GB42_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC7_1_L3
--operation mode is counter

GB42_q[4]_lut_out = GB42_q[4] $ (WD1L3 & !GB42L9);
GB42_q[4]_sload_eqn = (WD1L98Q & UC34L3) # (!WD1L98Q & GB42_q[4]_lut_out);
GB42_q[4] = DFFE(GB42_q[4]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC7_1_L3
--operation mode is counter

GB42L11 = CARRY(!GB42_q[4] & !GB42L9);


--GB42_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC6_1_L3
--operation mode is counter

GB42_q[3]_lut_out = GB42_q[3] $ (WD1L3 & GB42L7);
GB42_q[3]_sload_eqn = (WD1L98Q & UC83L3) # (!WD1L98Q & GB42_q[3]_lut_out);
GB42_q[3] = DFFE(GB42_q[3]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC6_1_L3
--operation mode is counter

GB42L9 = CARRY(GB42_q[3] # !GB42L7);


--GB42_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC5_1_L3
--operation mode is counter

GB42_q[2]_lut_out = GB42_q[2] $ (WD1L3 & !GB42L5);
GB42_q[2]_sload_eqn = (WD1L98Q & UC33L2) # (!WD1L98Q & GB42_q[2]_lut_out);
GB42_q[2] = DFFE(GB42_q[2]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC5_1_L3
--operation mode is counter

GB42L7 = CARRY(!GB42_q[2] & !GB42L5);


--GB42_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC4_1_L3
--operation mode is counter

GB42_q[1]_lut_out = GB42_q[1] $ (WD1L3 & GB42L3);
GB42_q[1]_sload_eqn = (WD1L98Q & UC82L3) # (!WD1L98Q & GB42_q[1]_lut_out);
GB42_q[1] = DFFE(GB42_q[1]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC4_1_L3
--operation mode is counter

GB42L5 = CARRY(GB42_q[1] # !GB42L3);


--GB42_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC3_1_L3
--operation mode is counter

GB42_q[0]_lut_out = GB42_q[0] $ WD1L3;
GB42_q[0]_sload_eqn = (WD1L98Q & UC32L3) # (!WD1L98Q & GB42_q[0]_lut_out);
GB42_q[0] = DFFE(GB42_q[0]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB42L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC3_1_L3
--operation mode is counter

GB42L3 = CARRY(!GB42_q[0]);


--GB52_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_3_L3
--operation mode is counter

GB52_q[7]_lut_out = GB52_q[7] $ (WD1L3 & GB52L51);
GB52_q[7]_sload_eqn = (WD1L88Q & UC85L3) # (!WD1L88Q & GB52_q[7]_lut_out);
GB52_q[7] = DFFE(GB52_q[7]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_3_L3
--operation mode is counter

GB52_cout = CARRY(GB52_q[7] # !GB52L51);


--GB52_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_3_L3
--operation mode is counter

GB52_q[6]_lut_out = GB52_q[6] $ (WD1L3 & !GB52L31);
GB52_q[6]_sload_eqn = (WD1L88Q & UC35L3) # (!WD1L88Q & GB52_q[6]_lut_out);
GB52_q[6] = DFFE(GB52_q[6]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_3_L3
--operation mode is counter

GB52L51 = CARRY(!GB52_q[6] & !GB52L31);


--GB52_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_3_L3
--operation mode is counter

GB52_q[5]_lut_out = GB52_q[5] $ (WD1L3 & GB52L11);
GB52_q[5]_sload_eqn = (WD1L88Q & UC84L3) # (!WD1L88Q & GB52_q[5]_lut_out);
GB52_q[5] = DFFE(GB52_q[5]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_3_L3
--operation mode is counter

GB52L31 = CARRY(GB52_q[5] # !GB52L11);


--GB52_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_3_L3
--operation mode is counter

GB52_q[4]_lut_out = GB52_q[4] $ (WD1L3 & !GB52L9);
GB52_q[4]_sload_eqn = (WD1L88Q & UC34L3) # (!WD1L88Q & GB52_q[4]_lut_out);
GB52_q[4] = DFFE(GB52_q[4]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_L3
--operation mode is counter

GB52L11 = CARRY(!GB52_q[4] & !GB52L9);


--GB52_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_3_L3
--operation mode is counter

GB52_q[3]_lut_out = GB52_q[3] $ (WD1L3 & GB52L7);
GB52_q[3]_sload_eqn = (WD1L88Q & UC83L3) # (!WD1L88Q & GB52_q[3]_lut_out);
GB52_q[3] = DFFE(GB52_q[3]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_L3
--operation mode is counter

GB52L9 = CARRY(GB52_q[3] # !GB52L7);


--GB52_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_3_L3
--operation mode is counter

GB52_q[2]_lut_out = GB52_q[2] $ (WD1L3 & !GB52L5);
GB52_q[2]_sload_eqn = (WD1L88Q & UC33L2) # (!WD1L88Q & GB52_q[2]_lut_out);
GB52_q[2] = DFFE(GB52_q[2]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_L3
--operation mode is counter

GB52L7 = CARRY(!GB52_q[2] & !GB52L5);


--GB52_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_3_L3
--operation mode is counter

GB52_q[1]_lut_out = GB52_q[1] $ (WD1L3 & GB52L3);
GB52_q[1]_sload_eqn = (WD1L88Q & UC82L3) # (!WD1L88Q & GB52_q[1]_lut_out);
GB52_q[1] = DFFE(GB52_q[1]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_L3
--operation mode is counter

GB52L5 = CARRY(GB52_q[1] # !GB52L3);


--GB52_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_3_L3
--operation mode is counter

GB52_q[0]_lut_out = GB52_q[0] $ (WD1L3 & !GB42_cout);
GB52_q[0]_sload_eqn = (WD1L88Q & UC32L3) # (!WD1L88Q & GB52_q[0]_lut_out);
GB52_q[0] = DFFE(GB52_q[0]_sload_eqn, GLOBAL(JE1_outclock0), , , );

--GB52L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_L3
--operation mode is counter

GB52L3 = CARRY(!GB52_q[0] & !GB42_cout);


--GB91_sload_path[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_M3
--operation mode is counter

GB91_sload_path[4]_lut_out = GB91_sload_path[4] $ !GB91L9;
GB91_sload_path[4]_reg_input = !SC51_aeb_out & GB91_sload_path[4]_lut_out;
GB91_sload_path[4] = DFFE(GB91_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_M3
--operation mode is counter

GB91L11 = CARRY(GB91_sload_path[4] & !GB91L9);


--GB91_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_M3
--operation mode is counter

GB91_sload_path[3]_lut_out = GB91_sload_path[3] $ GB91L7;
GB91_sload_path[3]_reg_input = !SC51_aeb_out & GB91_sload_path[3]_lut_out;
GB91_sload_path[3] = DFFE(GB91_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_M3
--operation mode is counter

GB91L9 = CARRY(!GB91L7 # !GB91_sload_path[3]);


--GB91_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_M3
--operation mode is counter

GB91_sload_path[2]_lut_out = GB91_sload_path[2] $ !GB91L5;
GB91_sload_path[2]_reg_input = !SC51_aeb_out & GB91_sload_path[2]_lut_out;
GB91_sload_path[2] = DFFE(GB91_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_M3
--operation mode is counter

GB91L7 = CARRY(GB91_sload_path[2] & !GB91L5);


--GB91_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_M3
--operation mode is counter

GB91_sload_path[1]_lut_out = GB91_sload_path[1] $ GB91L3;
GB91_sload_path[1]_reg_input = !SC51_aeb_out & GB91_sload_path[1]_lut_out;
GB91_sload_path[1] = DFFE(GB91_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_M3
--operation mode is counter

GB91L5 = CARRY(!GB91L3 # !GB91_sload_path[1]);


--GB91_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_M3
--operation mode is qfbk_counter

GB91_sload_path[0]_lut_out = !GB91_sload_path[0];
GB91_sload_path[0]_reg_input = !SC51_aeb_out & GB91_sload_path[0]_lut_out;
GB91_sload_path[0] = DFFE(GB91_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , );

--GB91L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_M3
--operation mode is qfbk_counter

GB91L3 = CARRY(GB91_sload_path[0]);


--GB91L12 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_7_M3
--operation mode is arithmetic

GB91L12 = SC51_aeb_out # GB91L11;

--GB91_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_7_M3
--operation mode is arithmetic

GB91_cout = CARRY(!SC51_aeb_out & !GB91L11);


--GB02_sload_path[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_M3
--operation mode is counter

GB02_sload_path[3]_lut_out = GB02_sload_path[3] $ GB02L7;
GB02_sload_path[3]_reg_input = !SC61_aeb_out & GB02_sload_path[3]_lut_out;
GB02_sload_path[3] = DFFE(GB02_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , GB91L31);

--GB02L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_M3
--operation mode is counter

GB02L9 = CARRY(!GB02L7 # !GB02_sload_path[3]);


--GB02_sload_path[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_M3
--operation mode is counter

GB02_sload_path[2]_lut_out = GB02_sload_path[2] $ !GB02L5;
GB02_sload_path[2]_reg_input = !SC61_aeb_out & GB02_sload_path[2]_lut_out;
GB02_sload_path[2] = DFFE(GB02_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , GB91L31);

--GB02L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_M3
--operation mode is counter

GB02L7 = CARRY(GB02_sload_path[2] & !GB02L5);


--GB02_sload_path[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_M3
--operation mode is counter

GB02_sload_path[1]_lut_out = GB02_sload_path[1] $ GB02L3;
GB02_sload_path[1]_reg_input = !SC61_aeb_out & GB02_sload_path[1]_lut_out;
GB02_sload_path[1] = DFFE(GB02_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , GB91L31);

--GB02L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_M3
--operation mode is counter

GB02L5 = CARRY(!GB02L3 # !GB02_sload_path[1]);


--GB02_sload_path[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_M3
--operation mode is qfbk_counter

GB02_sload_path[0]_lut_out = !GB02_sload_path[0];
GB02_sload_path[0]_reg_input = !SC61_aeb_out & GB02_sload_path[0]_lut_out;
GB02_sload_path[0] = DFFE(GB02_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), EE1L9Q, , GB91L31);

--GB02L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_M3
--operation mode is qfbk_counter

GB02L3 = CARRY(GB02_sload_path[0]);


--GB02L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_13_M3
--operation mode is arithmetic

GB02L81 = SC61_aeb_out # !GB02L9;

--GB02_cout is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_13_M3
--operation mode is arithmetic

GB02_cout = CARRY(SC61_aeb_out # !GB02L9);


--NE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC3_9_A1
--operation mode is normal

NE1_lcell_hgrant = GND;


--NE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC5_10_D2
--operation mode is normal

NE1_lcell_hresp0 = !B1L4Q;


--NE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC5_9_A1
--operation mode is normal

NE1_lcell_hresp1 = VCC;


--JE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_3
JE2_outclock1 = PLL(CLK1p, , );


--JE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
JE1_outclock0 = PLL(CLK2p, , );

--JE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_2
JE1_outclock1 = PLL(CLK2p, , );


--UB1L37 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~1 at LC1_9_Q1
--operation mode is arithmetic

UB1L37 = UB1_ind[0] $ UB1_ina[0];

--UB1L47 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~1COUT at LC1_9_Q1
--operation mode is arithmetic

UB1L47 = CARRY(UB1_ina[0] # !UB1_ind[0]);


--UB1L57 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~2 at LC2_9_Q1
--operation mode is arithmetic

UB1L57 = UB1_ina[1] $ UB1_ind[1] $ !UB1L47;

--UB1L67 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~2COUT at LC2_9_Q1
--operation mode is arithmetic

UB1L67 = CARRY(UB1_ina[1] & UB1_ind[1] & !UB1L47 # !UB1_ina[1] & (UB1_ind[1] # !UB1L47));


--UB1L77 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~3 at LC3_9_Q1
--operation mode is arithmetic

UB1L77 = UB1_ind[2] $ UB1_ina[2] $ UB1L67;

--UB1L87 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~3COUT at LC3_9_Q1
--operation mode is arithmetic

UB1L87 = CARRY(UB1_ind[2] & UB1_ina[2] & !UB1L67 # !UB1_ind[2] & (UB1_ina[2] # !UB1L67));


--UB1L97 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~4 at LC4_9_Q1
--operation mode is arithmetic

UB1L97 = UB1_ind[3] $ UB1_ina[3] $ !UB1L87;

--UB1L08 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~4COUT at LC4_9_Q1
--operation mode is arithmetic

UB1L08 = CARRY(UB1_ind[3] & (!UB1L87 # !UB1_ina[3]) # !UB1_ind[3] & !UB1_ina[3] & !UB1L87);


--UB1L18 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~5 at LC5_9_Q1
--operation mode is arithmetic

UB1L18 = UB1_ina[4] $ UB1_ind[4] $ UB1L08;

--UB1L28 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~5COUT at LC5_9_Q1
--operation mode is arithmetic

UB1L28 = CARRY(UB1_ina[4] & (!UB1L08 # !UB1_ind[4]) # !UB1_ina[4] & !UB1_ind[4] & !UB1L08);


--UB1L38 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~6 at LC6_9_Q1
--operation mode is arithmetic

UB1L38 = UB1_ind[5] $ UB1_ina[5] $ !UB1L28;

--UB1L48 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~6COUT at LC6_9_Q1
--operation mode is arithmetic

UB1L48 = CARRY(UB1_ind[5] & (!UB1L28 # !UB1_ina[5]) # !UB1_ind[5] & !UB1_ina[5] & !UB1L28);


--UB1L58 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~7 at LC7_9_Q1
--operation mode is arithmetic

UB1L58 = UB1_ind[6] $ UB1_ina[6] $ UB1L48;

--UB1L68 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~7COUT at LC7_9_Q1
--operation mode is arithmetic

UB1L68 = CARRY(UB1_ind[6] & UB1_ina[6] & !UB1L48 # !UB1_ind[6] & (UB1_ina[6] # !UB1L48));


--UB1L78 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~8 at LC8_9_Q1
--operation mode is arithmetic

UB1L78 = UB1_ind[7] $ UB1_ina[7] $ !UB1L68;

--UB1L88 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~8COUT at LC8_9_Q1
--operation mode is arithmetic

UB1L88 = CARRY(UB1_ind[7] & (!UB1L68 # !UB1_ina[7]) # !UB1_ind[7] & !UB1_ina[7] & !UB1L68);


--UB1L98 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~9 at LC9_9_Q1
--operation mode is arithmetic

UB1L98 = UB1_ind[8] $ UB1_ina[8] $ UB1L88;

--UB1L09 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~9COUT at LC9_9_Q1
--operation mode is arithmetic

UB1L09 = CARRY(UB1_ind[8] & UB1_ina[8] & !UB1L88 # !UB1_ind[8] & (UB1_ina[8] # !UB1L88));


--UB1L19 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_1~10 at LC10_9_Q1
--operation mode is normal

UB1L19 = UB1_ina[9] $ UB1L09 $ !UB1_ind[9];


--UB1L39 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~1 at LC1_12_Q1
--operation mode is arithmetic

UB1L39 = UB1_ind[0] $ UB1_ina[0];

--UB1L49 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~1COUT at LC1_12_Q1
--operation mode is arithmetic

UB1L49 = CARRY(UB1_ind[0] # !UB1_ina[0]);


--UB1L59 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~2 at LC2_12_Q1
--operation mode is arithmetic

UB1L59 = UB1_ina[1] $ UB1_ind[1] $ !UB1L49;

--UB1L69 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~2COUT at LC2_12_Q1
--operation mode is arithmetic

UB1L69 = CARRY(UB1_ina[1] & (!UB1L49 # !UB1_ind[1]) # !UB1_ina[1] & !UB1_ind[1] & !UB1L49);


--UB1L79 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~3 at LC3_12_Q1
--operation mode is arithmetic

UB1L79 = UB1_ind[2] $ UB1_ina[2] $ UB1L69;

--UB1L89 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~3COUT at LC3_12_Q1
--operation mode is arithmetic

UB1L89 = CARRY(UB1_ind[2] & (!UB1L69 # !UB1_ina[2]) # !UB1_ind[2] & !UB1_ina[2] & !UB1L69);


--UB1L99 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~4 at LC4_12_Q1
--operation mode is arithmetic

UB1L99 = UB1_ind[3] $ UB1_ina[3] $ !UB1L89;

--UB1L001 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~4COUT at LC4_12_Q1
--operation mode is arithmetic

UB1L001 = CARRY(UB1_ind[3] & UB1_ina[3] & !UB1L89 # !UB1_ind[3] & (UB1_ina[3] # !UB1L89));


--UB1L101 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~5 at LC5_12_Q1
--operation mode is arithmetic

UB1L101 = UB1_ina[4] $ UB1_ind[4] $ UB1L001;

--UB1L201 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~5COUT at LC5_12_Q1
--operation mode is arithmetic

UB1L201 = CARRY(UB1_ina[4] & UB1_ind[4] & !UB1L001 # !UB1_ina[4] & (UB1_ind[4] # !UB1L001));


--UB1L301 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~6 at LC6_12_Q1
--operation mode is arithmetic

UB1L301 = UB1_ind[5] $ UB1_ina[5] $ !UB1L201;

--UB1L401 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~6COUT at LC6_12_Q1
--operation mode is arithmetic

UB1L401 = CARRY(UB1_ind[5] & UB1_ina[5] & !UB1L201 # !UB1_ind[5] & (UB1_ina[5] # !UB1L201));


--UB1L501 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~7 at LC7_12_Q1
--operation mode is arithmetic

UB1L501 = UB1_ind[6] $ UB1_ina[6] $ UB1L401;

--UB1L601 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~7COUT at LC7_12_Q1
--operation mode is arithmetic

UB1L601 = CARRY(UB1_ind[6] & (!UB1L401 # !UB1_ina[6]) # !UB1_ind[6] & !UB1_ina[6] & !UB1L401);


--UB1L701 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~8 at LC8_12_Q1
--operation mode is arithmetic

UB1L701 = UB1_ind[7] $ UB1_ina[7] $ !UB1L601;

--UB1L801 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~8COUT at LC8_12_Q1
--operation mode is arithmetic

UB1L801 = CARRY(UB1_ind[7] & UB1_ina[7] & !UB1L601 # !UB1_ind[7] & (UB1_ina[7] # !UB1L601));


--UB1L901 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~9 at LC9_12_Q1
--operation mode is arithmetic

UB1L901 = UB1_ind[8] $ UB1_ina[8] $ UB1L801;

--UB1L011 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~9COUT at LC9_12_Q1
--operation mode is arithmetic

UB1L011 = CARRY(UB1_ind[8] & (!UB1L801 # !UB1_ina[8]) # !UB1_ind[8] & !UB1_ina[8] & !UB1L801);


--UB1L111 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_5~10 at LC10_12_Q1
--operation mode is normal

UB1L111 = UB1_ina[9] $ UB1L011 $ !UB1_ind[9];


--CB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0 at LC5_1_H2
--operation mode is arithmetic

CB2L3 = !CB2_readout_cnt[0];

--CB2L4 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0COUT at LC5_1_H2
--operation mode is arithmetic

CB2L4 = CARRY(CB2_readout_cnt[0]);


--CB2L5 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1 at LC6_1_H2
--operation mode is arithmetic

CB2L5 = CB2_readout_cnt[1] $ CB2L4;

--CB2L6 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1COUT at LC6_1_H2
--operation mode is arithmetic

CB2L6 = CARRY(!CB2L4 # !CB2_readout_cnt[1]);


--CB2L7 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2 at LC7_1_H2
--operation mode is arithmetic

CB2L7 = CB2_readout_cnt[2] $ !CB2L6;

--CB2L8 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2COUT at LC7_1_H2
--operation mode is arithmetic

CB2L8 = CARRY(CB2_readout_cnt[2] & !CB2L6);


--CB2L9 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3 at LC8_1_H2
--operation mode is arithmetic

CB2L9 = CB2_readout_cnt[3] $ CB2L8;

--CB2L01 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3COUT at LC8_1_H2
--operation mode is arithmetic

CB2L01 = CARRY(!CB2L8 # !CB2_readout_cnt[3]);


--CB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4 at LC9_1_H2
--operation mode is arithmetic

CB2L11 = CB2_readout_cnt[4] $ !CB2L01;

--CB2L21 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4COUT at LC9_1_H2
--operation mode is arithmetic

CB2L21 = CARRY(CB2_readout_cnt[4] & !CB2L01);


--CB2L31 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5 at LC10_1_H2
--operation mode is arithmetic

CB2L31 = CB2_readout_cnt[5] $ CB2L21;

--CB2L41 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5COUT at LC10_1_H2
--operation mode is arithmetic

CB2L41 = CARRY(!CB2L21 # !CB2_readout_cnt[5]);


--CB2L51 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6 at LC1_3_H2
--operation mode is arithmetic

CB2L51 = CB2_readout_cnt[6] $ !CB2L41;

--CB2L61 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6COUT at LC1_3_H2
--operation mode is arithmetic

CB2L61 = CARRY(CB2_readout_cnt[6] & !CB2L41);


--CB2L71 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7 at LC2_3_H2
--operation mode is arithmetic

CB2L71 = CB2_readout_cnt[7] $ CB2L61;

--CB2L81 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7COUT at LC2_3_H2
--operation mode is arithmetic

CB2L81 = CARRY(!CB2L61 # !CB2_readout_cnt[7]);


--CB2L91 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8 at LC3_3_H2
--operation mode is arithmetic

CB2L91 = CB2_readout_cnt[8] $ !CB2L81;

--CB2L02 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8COUT at LC3_3_H2
--operation mode is arithmetic

CB2L02 = CARRY(CB2_readout_cnt[8] & !CB2L81);


--CB2L12 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9 at LC4_3_H2
--operation mode is arithmetic

CB2L12 = CB2_readout_cnt[9] $ CB2L02;

--CB2L22 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9COUT at LC4_3_H2
--operation mode is arithmetic

CB2L22 = CARRY(!CB2L02 # !CB2_readout_cnt[9]);


--CB2L32 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10 at LC5_3_H2
--operation mode is arithmetic

CB2L32 = CB2_readout_cnt[10] $ !CB2L22;

--CB2L42 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10COUT at LC5_3_H2
--operation mode is arithmetic

CB2L42 = CARRY(CB2_readout_cnt[10] & !CB2L22);


--CB2L52 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11 at LC6_3_H2
--operation mode is arithmetic

CB2L52 = CB2_readout_cnt[11] $ CB2L42;

--CB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11COUT at LC6_3_H2
--operation mode is arithmetic

CB2L62 = CARRY(!CB2L42 # !CB2_readout_cnt[11]);


--CB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12 at LC7_3_H2
--operation mode is arithmetic

CB2L72 = CB2_readout_cnt[12] $ !CB2L62;

--CB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12COUT at LC7_3_H2
--operation mode is arithmetic

CB2L82 = CARRY(CB2_readout_cnt[12] & !CB2L62);


--CB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13 at LC8_3_H2
--operation mode is arithmetic

CB2L92 = CB2_readout_cnt[13] $ CB2L82;

--CB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13COUT at LC8_3_H2
--operation mode is arithmetic

CB2L03 = CARRY(!CB2L82 # !CB2_readout_cnt[13]);


--CB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14 at LC9_3_H2
--operation mode is arithmetic

CB2L13 = CB2_readout_cnt[14] $ !CB2L03;

--CB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14COUT at LC9_3_H2
--operation mode is arithmetic

CB2L23 = CARRY(CB2_readout_cnt[14] & !CB2L03);


--CB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15 at LC10_3_H2
--operation mode is arithmetic

CB2L33 = CB2_readout_cnt[15] $ CB2L23;

--CB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15COUT at LC10_3_H2
--operation mode is arithmetic

CB2L43 = CARRY(!CB2L23 # !CB2_readout_cnt[15]);


--CB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16 at LC1_5_H2
--operation mode is arithmetic

CB2L53 = CB2_readout_cnt[16] $ !CB2L43;

--CB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16COUT at LC1_5_H2
--operation mode is arithmetic

CB2L63 = CARRY(CB2_readout_cnt[16] & !CB2L43);


--CB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17 at LC2_5_H2
--operation mode is arithmetic

CB2L73 = CB2_readout_cnt[17] $ CB2L63;

--CB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17COUT at LC2_5_H2
--operation mode is arithmetic

CB2L83 = CARRY(!CB2L63 # !CB2_readout_cnt[17]);


--CB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18 at LC3_5_H2
--operation mode is arithmetic

CB2L93 = CB2_readout_cnt[18] $ !CB2L83;

--CB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18COUT at LC3_5_H2
--operation mode is arithmetic

CB2L04 = CARRY(CB2_readout_cnt[18] & !CB2L83);


--CB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19 at LC4_5_H2
--operation mode is arithmetic

CB2L14 = CB2_readout_cnt[19] $ CB2L04;

--CB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19COUT at LC4_5_H2
--operation mode is arithmetic

CB2L24 = CARRY(!CB2L04 # !CB2_readout_cnt[19]);


--CB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20 at LC5_5_H2
--operation mode is arithmetic

CB2L34 = CB2_readout_cnt[20] $ !CB2L24;

--CB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20COUT at LC5_5_H2
--operation mode is arithmetic

CB2L44 = CARRY(CB2_readout_cnt[20] & !CB2L24);


--CB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21 at LC6_5_H2
--operation mode is arithmetic

CB2L54 = CB2_readout_cnt[21] $ CB2L44;

--CB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21COUT at LC6_5_H2
--operation mode is arithmetic

CB2L64 = CARRY(!CB2L44 # !CB2_readout_cnt[21]);


--CB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22 at LC7_5_H2
--operation mode is arithmetic

CB2L74 = CB2_readout_cnt[22] $ !CB2L64;

--CB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22COUT at LC7_5_H2
--operation mode is arithmetic

CB2L84 = CARRY(CB2_readout_cnt[22] & !CB2L64);


--CB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23 at LC8_5_H2
--operation mode is arithmetic

CB2L94 = CB2_readout_cnt[23] $ CB2L84;

--CB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23COUT at LC8_5_H2
--operation mode is arithmetic

CB2L05 = CARRY(!CB2L84 # !CB2_readout_cnt[23]);


--CB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24 at LC9_5_H2
--operation mode is arithmetic

CB2L15 = CB2_readout_cnt[24] $ !CB2L05;

--CB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24COUT at LC9_5_H2
--operation mode is arithmetic

CB2L25 = CARRY(CB2_readout_cnt[24] & !CB2L05);


--CB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25 at LC10_5_H2
--operation mode is arithmetic

CB2L35 = CB2_readout_cnt[25] $ CB2L25;

--CB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25COUT at LC10_5_H2
--operation mode is arithmetic

CB2L45 = CARRY(!CB2L25 # !CB2_readout_cnt[25]);


--CB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26 at LC1_7_H2
--operation mode is arithmetic

CB2L55 = CB2_readout_cnt[26] $ !CB2L45;

--CB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26COUT at LC1_7_H2
--operation mode is arithmetic

CB2L65 = CARRY(CB2_readout_cnt[26] & !CB2L45);


--CB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27 at LC2_7_H2
--operation mode is arithmetic

CB2L75 = CB2_readout_cnt[27] $ CB2L65;

--CB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27COUT at LC2_7_H2
--operation mode is arithmetic

CB2L85 = CARRY(!CB2L65 # !CB2_readout_cnt[27]);


--CB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28 at LC3_7_H2
--operation mode is arithmetic

CB2L95 = CB2_readout_cnt[28] $ !CB2L85;

--CB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28COUT at LC3_7_H2
--operation mode is arithmetic

CB2L06 = CARRY(CB2_readout_cnt[28] & !CB2L85);


--CB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29 at LC4_7_H2
--operation mode is arithmetic

CB2L16 = CB2_readout_cnt[29] $ CB2L06;

--CB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29COUT at LC4_7_H2
--operation mode is arithmetic

CB2L26 = CARRY(!CB2L06 # !CB2_readout_cnt[29]);


--CB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30 at LC5_7_H2
--operation mode is arithmetic

CB2L36 = CB2_readout_cnt[30] $ !CB2L26;

--CB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30COUT at LC5_7_H2
--operation mode is arithmetic

CB2L46 = CARRY(CB2_readout_cnt[30] & !CB2L26);


--CB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~31 at LC6_7_H2
--operation mode is normal

CB2L56 = CB2_readout_cnt[31] $ CB2L46;


--BB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0 at LC5_8_U4
--operation mode is arithmetic

BB2L46 = !BB2_digitize_cnt[0];

--BB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0COUT at LC5_8_U4
--operation mode is arithmetic

BB2L56 = CARRY(BB2_digitize_cnt[0]);


--BB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1 at LC6_8_U4
--operation mode is arithmetic

BB2L66 = BB2_digitize_cnt[1] $ BB2L56;

--BB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1COUT at LC6_8_U4
--operation mode is arithmetic

BB2L76 = CARRY(!BB2L56 # !BB2_digitize_cnt[1]);


--BB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2 at LC7_8_U4
--operation mode is arithmetic

BB2L86 = BB2_digitize_cnt[2] $ !BB2L76;

--BB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2COUT at LC7_8_U4
--operation mode is arithmetic

BB2L96 = CARRY(BB2_digitize_cnt[2] & !BB2L76);


--BB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3 at LC8_8_U4
--operation mode is arithmetic

BB2L07 = BB2_digitize_cnt[3] $ BB2L96;

--BB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3COUT at LC8_8_U4
--operation mode is arithmetic

BB2L17 = CARRY(!BB2L96 # !BB2_digitize_cnt[3]);


--BB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4 at LC9_8_U4
--operation mode is arithmetic

BB2L27 = BB2_digitize_cnt[4] $ !BB2L17;

--BB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4COUT at LC9_8_U4
--operation mode is arithmetic

BB2L37 = CARRY(BB2_digitize_cnt[4] & !BB2L17);


--BB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5 at LC10_8_U4
--operation mode is arithmetic

BB2L47 = BB2_digitize_cnt[5] $ BB2L37;

--BB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5COUT at LC10_8_U4
--operation mode is arithmetic

BB2L57 = CARRY(!BB2L37 # !BB2_digitize_cnt[5]);


--BB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6 at LC1_10_U4
--operation mode is arithmetic

BB2L67 = BB2_digitize_cnt[6] $ !BB2L57;

--BB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6COUT at LC1_10_U4
--operation mode is arithmetic

BB2L77 = CARRY(BB2_digitize_cnt[6] & !BB2L57);


--BB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7 at LC2_10_U4
--operation mode is arithmetic

BB2L87 = BB2_digitize_cnt[7] $ BB2L77;

--BB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7COUT at LC2_10_U4
--operation mode is arithmetic

BB2L97 = CARRY(!BB2L77 # !BB2_digitize_cnt[7]);


--BB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8 at LC3_10_U4
--operation mode is arithmetic

BB2L08 = BB2_digitize_cnt[8] $ !BB2L97;

--BB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8COUT at LC3_10_U4
--operation mode is arithmetic

BB2L18 = CARRY(BB2_digitize_cnt[8] & !BB2L97);


--BB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9 at LC4_10_U4
--operation mode is arithmetic

BB2L28 = BB2_digitize_cnt[9] $ BB2L18;

--BB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9COUT at LC4_10_U4
--operation mode is arithmetic

BB2L38 = CARRY(!BB2L18 # !BB2_digitize_cnt[9]);


--BB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10 at LC5_10_U4
--operation mode is arithmetic

BB2L48 = BB2_digitize_cnt[10] $ !BB2L38;

--BB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10COUT at LC5_10_U4
--operation mode is arithmetic

BB2L58 = CARRY(BB2_digitize_cnt[10] & !BB2L38);


--BB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11 at LC6_10_U4
--operation mode is arithmetic

BB2L68 = BB2_digitize_cnt[11] $ BB2L58;

--BB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11COUT at LC6_10_U4
--operation mode is arithmetic

BB2L78 = CARRY(!BB2L58 # !BB2_digitize_cnt[11]);


--BB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12 at LC7_10_U4
--operation mode is arithmetic

BB2L88 = BB2_digitize_cnt[12] $ !BB2L78;

--BB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12COUT at LC7_10_U4
--operation mode is arithmetic

BB2L98 = CARRY(BB2_digitize_cnt[12] & !BB2L78);


--BB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13 at LC8_10_U4
--operation mode is arithmetic

BB2L09 = BB2_digitize_cnt[13] $ BB2L98;

--BB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13COUT at LC8_10_U4
--operation mode is arithmetic

BB2L19 = CARRY(!BB2L98 # !BB2_digitize_cnt[13]);


--BB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14 at LC9_10_U4
--operation mode is arithmetic

BB2L29 = BB2_digitize_cnt[14] $ !BB2L19;

--BB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14COUT at LC9_10_U4
--operation mode is arithmetic

BB2L39 = CARRY(BB2_digitize_cnt[14] & !BB2L19);


--BB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15 at LC10_10_U4
--operation mode is arithmetic

BB2L49 = BB2_digitize_cnt[15] $ BB2L39;

--BB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15COUT at LC10_10_U4
--operation mode is arithmetic

BB2L59 = CARRY(!BB2L39 # !BB2_digitize_cnt[15]);


--BB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16 at LC1_12_U4
--operation mode is arithmetic

BB2L69 = BB2_digitize_cnt[16] $ !BB2L59;

--BB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16COUT at LC1_12_U4
--operation mode is arithmetic

BB2L79 = CARRY(BB2_digitize_cnt[16] & !BB2L59);


--BB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17 at LC2_12_U4
--operation mode is arithmetic

BB2L89 = BB2_digitize_cnt[17] $ BB2L79;

--BB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17COUT at LC2_12_U4
--operation mode is arithmetic

BB2L99 = CARRY(!BB2L79 # !BB2_digitize_cnt[17]);


--BB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18 at LC3_12_U4
--operation mode is arithmetic

BB2L001 = BB2_digitize_cnt[18] $ !BB2L99;

--BB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18COUT at LC3_12_U4
--operation mode is arithmetic

BB2L101 = CARRY(BB2_digitize_cnt[18] & !BB2L99);


--BB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19 at LC4_12_U4
--operation mode is arithmetic

BB2L201 = BB2_digitize_cnt[19] $ BB2L101;

--BB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19COUT at LC4_12_U4
--operation mode is arithmetic

BB2L301 = CARRY(!BB2L101 # !BB2_digitize_cnt[19]);


--BB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20 at LC5_12_U4
--operation mode is arithmetic

BB2L401 = BB2_digitize_cnt[20] $ !BB2L301;

--BB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20COUT at LC5_12_U4
--operation mode is arithmetic

BB2L501 = CARRY(BB2_digitize_cnt[20] & !BB2L301);


--BB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21 at LC6_12_U4
--operation mode is arithmetic

BB2L601 = BB2_digitize_cnt[21] $ BB2L501;

--BB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21COUT at LC6_12_U4
--operation mode is arithmetic

BB2L701 = CARRY(!BB2L501 # !BB2_digitize_cnt[21]);


--BB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22 at LC7_12_U4
--operation mode is arithmetic

BB2L801 = BB2_digitize_cnt[22] $ !BB2L701;

--BB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22COUT at LC7_12_U4
--operation mode is arithmetic

BB2L901 = CARRY(BB2_digitize_cnt[22] & !BB2L701);


--BB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23 at LC8_12_U4
--operation mode is arithmetic

BB2L011 = BB2_digitize_cnt[23] $ BB2L901;

--BB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23COUT at LC8_12_U4
--operation mode is arithmetic

BB2L111 = CARRY(!BB2L901 # !BB2_digitize_cnt[23]);


--BB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24 at LC9_12_U4
--operation mode is arithmetic

BB2L211 = BB2_digitize_cnt[24] $ !BB2L111;

--BB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24COUT at LC9_12_U4
--operation mode is arithmetic

BB2L311 = CARRY(BB2_digitize_cnt[24] & !BB2L111);


--BB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25 at LC10_12_U4
--operation mode is arithmetic

BB2L411 = BB2_digitize_cnt[25] $ BB2L311;

--BB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25COUT at LC10_12_U4
--operation mode is arithmetic

BB2L511 = CARRY(!BB2L311 # !BB2_digitize_cnt[25]);


--BB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26 at LC1_14_U4
--operation mode is arithmetic

BB2L611 = BB2_digitize_cnt[26] $ !BB2L511;

--BB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26COUT at LC1_14_U4
--operation mode is arithmetic

BB2L711 = CARRY(BB2_digitize_cnt[26] & !BB2L511);


--BB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27 at LC2_14_U4
--operation mode is arithmetic

BB2L811 = BB2_digitize_cnt[27] $ BB2L711;

--BB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27COUT at LC2_14_U4
--operation mode is arithmetic

BB2L911 = CARRY(!BB2L711 # !BB2_digitize_cnt[27]);


--BB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28 at LC3_14_U4
--operation mode is arithmetic

BB2L021 = BB2_digitize_cnt[28] $ !BB2L911;

--BB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28COUT at LC3_14_U4
--operation mode is arithmetic

BB2L121 = CARRY(BB2_digitize_cnt[28] & !BB2L911);


--BB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29 at LC4_14_U4
--operation mode is arithmetic

BB2L221 = BB2_digitize_cnt[29] $ BB2L121;

--BB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29COUT at LC4_14_U4
--operation mode is arithmetic

BB2L321 = CARRY(!BB2L121 # !BB2_digitize_cnt[29]);


--BB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30 at LC5_14_U4
--operation mode is arithmetic

BB2L421 = BB2_digitize_cnt[30] $ !BB2L321;

--BB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30COUT at LC5_14_U4
--operation mode is arithmetic

BB2L521 = CARRY(BB2_digitize_cnt[30] & !BB2L321);


--BB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~31 at LC6_14_U4
--operation mode is normal

BB2L621 = BB2L521 $ BB2_digitize_cnt[31];


--BB2L1 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0 at LC5_9_V2
--operation mode is arithmetic

BB2L1 = !BB2_settle_cnt[0];

--BB2L2 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0COUT at LC5_9_V2
--operation mode is arithmetic

BB2L2 = CARRY(BB2_settle_cnt[0]);


--BB2L3 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1 at LC6_9_V2
--operation mode is arithmetic

BB2L3 = BB2_settle_cnt[1] $ BB2L2;

--BB2L4 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1COUT at LC6_9_V2
--operation mode is arithmetic

BB2L4 = CARRY(!BB2L2 # !BB2_settle_cnt[1]);


--BB2L5 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2 at LC7_9_V2
--operation mode is arithmetic

BB2L5 = BB2_settle_cnt[2] $ !BB2L4;

--BB2L6 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2COUT at LC7_9_V2
--operation mode is arithmetic

BB2L6 = CARRY(BB2_settle_cnt[2] & !BB2L4);


--BB2L7 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3 at LC8_9_V2
--operation mode is arithmetic

BB2L7 = BB2_settle_cnt[3] $ BB2L6;

--BB2L8 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3COUT at LC8_9_V2
--operation mode is arithmetic

BB2L8 = CARRY(!BB2L6 # !BB2_settle_cnt[3]);


--BB2L9 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4 at LC9_9_V2
--operation mode is arithmetic

BB2L9 = BB2_settle_cnt[4] $ !BB2L8;

--BB2L01 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4COUT at LC9_9_V2
--operation mode is arithmetic

BB2L01 = CARRY(BB2_settle_cnt[4] & !BB2L8);


--BB2L11 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5 at LC10_9_V2
--operation mode is arithmetic

BB2L11 = BB2_settle_cnt[5] $ BB2L01;

--BB2L21 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5COUT at LC10_9_V2
--operation mode is arithmetic

BB2L21 = CARRY(!BB2L01 # !BB2_settle_cnt[5]);


--BB2L31 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6 at LC1_11_V2
--operation mode is arithmetic

BB2L31 = BB2_settle_cnt[6] $ !BB2L21;

--BB2L41 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6COUT at LC1_11_V2
--operation mode is arithmetic

BB2L41 = CARRY(BB2_settle_cnt[6] & !BB2L21);


--BB2L51 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7 at LC2_11_V2
--operation mode is arithmetic

BB2L51 = BB2_settle_cnt[7] $ BB2L41;

--BB2L61 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7COUT at LC2_11_V2
--operation mode is arithmetic

BB2L61 = CARRY(!BB2L41 # !BB2_settle_cnt[7]);


--BB2L71 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8 at LC3_11_V2
--operation mode is arithmetic

BB2L71 = BB2_settle_cnt[8] $ !BB2L61;

--BB2L81 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8COUT at LC3_11_V2
--operation mode is arithmetic

BB2L81 = CARRY(BB2_settle_cnt[8] & !BB2L61);


--BB2L91 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9 at LC4_11_V2
--operation mode is arithmetic

BB2L91 = BB2_settle_cnt[9] $ BB2L81;

--BB2L02 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9COUT at LC4_11_V2
--operation mode is arithmetic

BB2L02 = CARRY(!BB2L81 # !BB2_settle_cnt[9]);


--BB2L12 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10 at LC5_11_V2
--operation mode is arithmetic

BB2L12 = BB2_settle_cnt[10] $ !BB2L02;

--BB2L22 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10COUT at LC5_11_V2
--operation mode is arithmetic

BB2L22 = CARRY(BB2_settle_cnt[10] & !BB2L02);


--BB2L32 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11 at LC6_11_V2
--operation mode is arithmetic

BB2L32 = BB2_settle_cnt[11] $ BB2L22;

--BB2L42 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11COUT at LC6_11_V2
--operation mode is arithmetic

BB2L42 = CARRY(!BB2L22 # !BB2_settle_cnt[11]);


--BB2L52 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12 at LC7_11_V2
--operation mode is arithmetic

BB2L52 = BB2_settle_cnt[12] $ !BB2L42;

--BB2L62 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12COUT at LC7_11_V2
--operation mode is arithmetic

BB2L62 = CARRY(BB2_settle_cnt[12] & !BB2L42);


--BB2L72 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13 at LC8_11_V2
--operation mode is arithmetic

BB2L72 = BB2_settle_cnt[13] $ BB2L62;

--BB2L82 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13COUT at LC8_11_V2
--operation mode is arithmetic

BB2L82 = CARRY(!BB2L62 # !BB2_settle_cnt[13]);


--BB2L92 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14 at LC9_11_V2
--operation mode is arithmetic

BB2L92 = BB2_settle_cnt[14] $ !BB2L82;

--BB2L03 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14COUT at LC9_11_V2
--operation mode is arithmetic

BB2L03 = CARRY(BB2_settle_cnt[14] & !BB2L82);


--BB2L13 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15 at LC10_11_V2
--operation mode is arithmetic

BB2L13 = BB2_settle_cnt[15] $ BB2L03;

--BB2L23 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15COUT at LC10_11_V2
--operation mode is arithmetic

BB2L23 = CARRY(!BB2L03 # !BB2_settle_cnt[15]);


--BB2L33 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16 at LC1_13_V2
--operation mode is arithmetic

BB2L33 = BB2_settle_cnt[16] $ !BB2L23;

--BB2L43 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16COUT at LC1_13_V2
--operation mode is arithmetic

BB2L43 = CARRY(BB2_settle_cnt[16] & !BB2L23);


--BB2L53 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17 at LC2_13_V2
--operation mode is arithmetic

BB2L53 = BB2_settle_cnt[17] $ BB2L43;

--BB2L63 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17COUT at LC2_13_V2
--operation mode is arithmetic

BB2L63 = CARRY(!BB2L43 # !BB2_settle_cnt[17]);


--BB2L73 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18 at LC3_13_V2
--operation mode is arithmetic

BB2L73 = BB2_settle_cnt[18] $ !BB2L63;

--BB2L83 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18COUT at LC3_13_V2
--operation mode is arithmetic

BB2L83 = CARRY(BB2_settle_cnt[18] & !BB2L63);


--BB2L93 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19 at LC4_13_V2
--operation mode is arithmetic

BB2L93 = BB2_settle_cnt[19] $ BB2L83;

--BB2L04 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19COUT at LC4_13_V2
--operation mode is arithmetic

BB2L04 = CARRY(!BB2L83 # !BB2_settle_cnt[19]);


--BB2L14 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20 at LC5_13_V2
--operation mode is arithmetic

BB2L14 = BB2_settle_cnt[20] $ !BB2L04;

--BB2L24 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20COUT at LC5_13_V2
--operation mode is arithmetic

BB2L24 = CARRY(BB2_settle_cnt[20] & !BB2L04);


--BB2L34 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21 at LC6_13_V2
--operation mode is arithmetic

BB2L34 = BB2_settle_cnt[21] $ BB2L24;

--BB2L44 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21COUT at LC6_13_V2
--operation mode is arithmetic

BB2L44 = CARRY(!BB2L24 # !BB2_settle_cnt[21]);


--BB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22 at LC7_13_V2
--operation mode is arithmetic

BB2L54 = BB2_settle_cnt[22] $ !BB2L44;

--BB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22COUT at LC7_13_V2
--operation mode is arithmetic

BB2L64 = CARRY(BB2_settle_cnt[22] & !BB2L44);


--BB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23 at LC8_13_V2
--operation mode is arithmetic

BB2L74 = BB2_settle_cnt[23] $ BB2L64;

--BB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23COUT at LC8_13_V2
--operation mode is arithmetic

BB2L84 = CARRY(!BB2L64 # !BB2_settle_cnt[23]);


--BB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24 at LC9_13_V2
--operation mode is arithmetic

BB2L94 = BB2_settle_cnt[24] $ !BB2L84;

--BB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24COUT at LC9_13_V2
--operation mode is arithmetic

BB2L05 = CARRY(BB2_settle_cnt[24] & !BB2L84);


--BB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25 at LC10_13_V2
--operation mode is arithmetic

BB2L15 = BB2_settle_cnt[25] $ BB2L05;

--BB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25COUT at LC10_13_V2
--operation mode is arithmetic

BB2L25 = CARRY(!BB2L05 # !BB2_settle_cnt[25]);


--BB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26 at LC1_15_V2
--operation mode is arithmetic

BB2L35 = BB2_settle_cnt[26] $ !BB2L25;

--BB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26COUT at LC1_15_V2
--operation mode is arithmetic

BB2L45 = CARRY(BB2_settle_cnt[26] & !BB2L25);


--BB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27 at LC2_15_V2
--operation mode is arithmetic

BB2L55 = BB2_settle_cnt[27] $ BB2L45;

--BB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27COUT at LC2_15_V2
--operation mode is arithmetic

BB2L65 = CARRY(!BB2L45 # !BB2_settle_cnt[27]);


--BB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28 at LC3_15_V2
--operation mode is arithmetic

BB2L75 = BB2_settle_cnt[28] $ !BB2L65;

--BB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28COUT at LC3_15_V2
--operation mode is arithmetic

BB2L85 = CARRY(BB2_settle_cnt[28] & !BB2L65);


--BB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29 at LC4_15_V2
--operation mode is arithmetic

BB2L95 = BB2_settle_cnt[29] $ BB2L85;

--BB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29COUT at LC4_15_V2
--operation mode is arithmetic

BB2L06 = CARRY(!BB2L85 # !BB2_settle_cnt[29]);


--BB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30 at LC5_15_V2
--operation mode is arithmetic

BB2L16 = BB2_settle_cnt[30] $ !BB2L06;

--BB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30COUT at LC5_15_V2
--operation mode is arithmetic

BB2L26 = CARRY(BB2_settle_cnt[30] & !BB2L06);


--BB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~31 at LC6_15_V2
--operation mode is normal

BB2L36 = BB2L26 $ BB2_settle_cnt[31];


--CB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0 at LC5_9_V4
--operation mode is arithmetic

CB1L3 = !CB1_readout_cnt[0];

--CB1L4 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0COUT at LC5_9_V4
--operation mode is arithmetic

CB1L4 = CARRY(CB1_readout_cnt[0]);


--CB1L5 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1 at LC6_9_V4
--operation mode is arithmetic

CB1L5 = CB1_readout_cnt[1] $ CB1L4;

--CB1L6 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1COUT at LC6_9_V4
--operation mode is arithmetic

CB1L6 = CARRY(!CB1L4 # !CB1_readout_cnt[1]);


--CB1L7 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2 at LC7_9_V4
--operation mode is arithmetic

CB1L7 = CB1_readout_cnt[2] $ !CB1L6;

--CB1L8 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2COUT at LC7_9_V4
--operation mode is arithmetic

CB1L8 = CARRY(CB1_readout_cnt[2] & !CB1L6);


--CB1L9 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3 at LC8_9_V4
--operation mode is arithmetic

CB1L9 = CB1_readout_cnt[3] $ CB1L8;

--CB1L01 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3COUT at LC8_9_V4
--operation mode is arithmetic

CB1L01 = CARRY(!CB1L8 # !CB1_readout_cnt[3]);


--CB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4 at LC9_9_V4
--operation mode is arithmetic

CB1L11 = CB1_readout_cnt[4] $ !CB1L01;

--CB1L21 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4COUT at LC9_9_V4
--operation mode is arithmetic

CB1L21 = CARRY(CB1_readout_cnt[4] & !CB1L01);


--CB1L31 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5 at LC10_9_V4
--operation mode is arithmetic

CB1L31 = CB1_readout_cnt[5] $ CB1L21;

--CB1L41 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5COUT at LC10_9_V4
--operation mode is arithmetic

CB1L41 = CARRY(!CB1L21 # !CB1_readout_cnt[5]);


--CB1L51 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6 at LC1_11_V4
--operation mode is arithmetic

CB1L51 = CB1_readout_cnt[6] $ !CB1L41;

--CB1L61 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6COUT at LC1_11_V4
--operation mode is arithmetic

CB1L61 = CARRY(CB1_readout_cnt[6] & !CB1L41);


--CB1L71 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7 at LC2_11_V4
--operation mode is arithmetic

CB1L71 = CB1_readout_cnt[7] $ CB1L61;

--CB1L81 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7COUT at LC2_11_V4
--operation mode is arithmetic

CB1L81 = CARRY(!CB1L61 # !CB1_readout_cnt[7]);


--CB1L91 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8 at LC3_11_V4
--operation mode is arithmetic

CB1L91 = CB1_readout_cnt[8] $ !CB1L81;

--CB1L02 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8COUT at LC3_11_V4
--operation mode is arithmetic

CB1L02 = CARRY(CB1_readout_cnt[8] & !CB1L81);


--CB1L12 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9 at LC4_11_V4
--operation mode is arithmetic

CB1L12 = CB1_readout_cnt[9] $ CB1L02;

--CB1L22 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9COUT at LC4_11_V4
--operation mode is arithmetic

CB1L22 = CARRY(!CB1L02 # !CB1_readout_cnt[9]);


--CB1L32 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10 at LC5_11_V4
--operation mode is arithmetic

CB1L32 = CB1_readout_cnt[10] $ !CB1L22;

--CB1L42 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10COUT at LC5_11_V4
--operation mode is arithmetic

CB1L42 = CARRY(CB1_readout_cnt[10] & !CB1L22);


--CB1L52 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11 at LC6_11_V4
--operation mode is arithmetic

CB1L52 = CB1_readout_cnt[11] $ CB1L42;

--CB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11COUT at LC6_11_V4
--operation mode is arithmetic

CB1L62 = CARRY(!CB1L42 # !CB1_readout_cnt[11]);


--CB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12 at LC7_11_V4
--operation mode is arithmetic

CB1L72 = CB1_readout_cnt[12] $ !CB1L62;

--CB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12COUT at LC7_11_V4
--operation mode is arithmetic

CB1L82 = CARRY(CB1_readout_cnt[12] & !CB1L62);


--CB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13 at LC8_11_V4
--operation mode is arithmetic

CB1L92 = CB1_readout_cnt[13] $ CB1L82;

--CB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13COUT at LC8_11_V4
--operation mode is arithmetic

CB1L03 = CARRY(!CB1L82 # !CB1_readout_cnt[13]);


--CB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14 at LC9_11_V4
--operation mode is arithmetic

CB1L13 = CB1_readout_cnt[14] $ !CB1L03;

--CB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14COUT at LC9_11_V4
--operation mode is arithmetic

CB1L23 = CARRY(CB1_readout_cnt[14] & !CB1L03);


--CB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15 at LC10_11_V4
--operation mode is arithmetic

CB1L33 = CB1_readout_cnt[15] $ CB1L23;

--CB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15COUT at LC10_11_V4
--operation mode is arithmetic

CB1L43 = CARRY(!CB1L23 # !CB1_readout_cnt[15]);


--CB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16 at LC1_13_V4
--operation mode is arithmetic

CB1L53 = CB1_readout_cnt[16] $ !CB1L43;

--CB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16COUT at LC1_13_V4
--operation mode is arithmetic

CB1L63 = CARRY(CB1_readout_cnt[16] & !CB1L43);


--CB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17 at LC2_13_V4
--operation mode is arithmetic

CB1L73 = CB1_readout_cnt[17] $ CB1L63;

--CB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17COUT at LC2_13_V4
--operation mode is arithmetic

CB1L83 = CARRY(!CB1L63 # !CB1_readout_cnt[17]);


--CB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18 at LC3_13_V4
--operation mode is arithmetic

CB1L93 = CB1_readout_cnt[18] $ !CB1L83;

--CB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18COUT at LC3_13_V4
--operation mode is arithmetic

CB1L04 = CARRY(CB1_readout_cnt[18] & !CB1L83);


--CB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19 at LC4_13_V4
--operation mode is arithmetic

CB1L14 = CB1_readout_cnt[19] $ CB1L04;

--CB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19COUT at LC4_13_V4
--operation mode is arithmetic

CB1L24 = CARRY(!CB1L04 # !CB1_readout_cnt[19]);


--CB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20 at LC5_13_V4
--operation mode is arithmetic

CB1L34 = CB1_readout_cnt[20] $ !CB1L24;

--CB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20COUT at LC5_13_V4
--operation mode is arithmetic

CB1L44 = CARRY(CB1_readout_cnt[20] & !CB1L24);


--CB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21 at LC6_13_V4
--operation mode is arithmetic

CB1L54 = CB1_readout_cnt[21] $ CB1L44;

--CB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21COUT at LC6_13_V4
--operation mode is arithmetic

CB1L64 = CARRY(!CB1L44 # !CB1_readout_cnt[21]);


--CB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22 at LC7_13_V4
--operation mode is arithmetic

CB1L74 = CB1_readout_cnt[22] $ !CB1L64;

--CB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22COUT at LC7_13_V4
--operation mode is arithmetic

CB1L84 = CARRY(CB1_readout_cnt[22] & !CB1L64);


--CB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23 at LC8_13_V4
--operation mode is arithmetic

CB1L94 = CB1_readout_cnt[23] $ CB1L84;

--CB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23COUT at LC8_13_V4
--operation mode is arithmetic

CB1L05 = CARRY(!CB1L84 # !CB1_readout_cnt[23]);


--CB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24 at LC9_13_V4
--operation mode is arithmetic

CB1L15 = CB1_readout_cnt[24] $ !CB1L05;

--CB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24COUT at LC9_13_V4
--operation mode is arithmetic

CB1L25 = CARRY(CB1_readout_cnt[24] & !CB1L05);


--CB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25 at LC10_13_V4
--operation mode is arithmetic

CB1L35 = CB1_readout_cnt[25] $ CB1L25;

--CB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25COUT at LC10_13_V4
--operation mode is arithmetic

CB1L45 = CARRY(!CB1L25 # !CB1_readout_cnt[25]);


--CB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26 at LC1_15_V4
--operation mode is arithmetic

CB1L55 = CB1_readout_cnt[26] $ !CB1L45;

--CB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26COUT at LC1_15_V4
--operation mode is arithmetic

CB1L65 = CARRY(CB1_readout_cnt[26] & !CB1L45);


--CB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27 at LC2_15_V4
--operation mode is arithmetic

CB1L75 = CB1_readout_cnt[27] $ CB1L65;

--CB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27COUT at LC2_15_V4
--operation mode is arithmetic

CB1L85 = CARRY(!CB1L65 # !CB1_readout_cnt[27]);


--CB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28 at LC3_15_V4
--operation mode is arithmetic

CB1L95 = CB1_readout_cnt[28] $ !CB1L85;

--CB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28COUT at LC3_15_V4
--operation mode is arithmetic

CB1L06 = CARRY(CB1_readout_cnt[28] & !CB1L85);


--CB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29 at LC4_15_V4
--operation mode is arithmetic

CB1L16 = CB1_readout_cnt[29] $ CB1L06;

--CB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29COUT at LC4_15_V4
--operation mode is arithmetic

CB1L26 = CARRY(!CB1L06 # !CB1_readout_cnt[29]);


--CB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30 at LC5_15_V4
--operation mode is arithmetic

CB1L36 = CB1_readout_cnt[30] $ !CB1L26;

--CB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30COUT at LC5_15_V4
--operation mode is arithmetic

CB1L46 = CARRY(CB1_readout_cnt[30] & !CB1L26);


--CB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~31 at LC6_15_V4
--operation mode is normal

CB1L56 = CB1_readout_cnt[31] $ CB1L46;


--BB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0 at LC5_8_G4
--operation mode is arithmetic

BB1L46 = !BB1_digitize_cnt[0];

--BB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0COUT at LC5_8_G4
--operation mode is arithmetic

BB1L56 = CARRY(BB1_digitize_cnt[0]);


--BB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1 at LC6_8_G4
--operation mode is arithmetic

BB1L66 = BB1_digitize_cnt[1] $ BB1L56;

--BB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1COUT at LC6_8_G4
--operation mode is arithmetic

BB1L76 = CARRY(!BB1L56 # !BB1_digitize_cnt[1]);


--BB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2 at LC7_8_G4
--operation mode is arithmetic

BB1L86 = BB1_digitize_cnt[2] $ !BB1L76;

--BB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2COUT at LC7_8_G4
--operation mode is arithmetic

BB1L96 = CARRY(BB1_digitize_cnt[2] & !BB1L76);


--BB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3 at LC8_8_G4
--operation mode is arithmetic

BB1L07 = BB1_digitize_cnt[3] $ BB1L96;

--BB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3COUT at LC8_8_G4
--operation mode is arithmetic

BB1L17 = CARRY(!BB1L96 # !BB1_digitize_cnt[3]);


--BB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4 at LC9_8_G4
--operation mode is arithmetic

BB1L27 = BB1_digitize_cnt[4] $ !BB1L17;

--BB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4COUT at LC9_8_G4
--operation mode is arithmetic

BB1L37 = CARRY(BB1_digitize_cnt[4] & !BB1L17);


--BB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5 at LC10_8_G4
--operation mode is arithmetic

BB1L47 = BB1_digitize_cnt[5] $ BB1L37;

--BB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5COUT at LC10_8_G4
--operation mode is arithmetic

BB1L57 = CARRY(!BB1L37 # !BB1_digitize_cnt[5]);


--BB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6 at LC1_10_G4
--operation mode is arithmetic

BB1L67 = BB1_digitize_cnt[6] $ !BB1L57;

--BB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6COUT at LC1_10_G4
--operation mode is arithmetic

BB1L77 = CARRY(BB1_digitize_cnt[6] & !BB1L57);


--BB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7 at LC2_10_G4
--operation mode is arithmetic

BB1L87 = BB1_digitize_cnt[7] $ BB1L77;

--BB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7COUT at LC2_10_G4
--operation mode is arithmetic

BB1L97 = CARRY(!BB1L77 # !BB1_digitize_cnt[7]);


--BB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8 at LC3_10_G4
--operation mode is arithmetic

BB1L08 = BB1_digitize_cnt[8] $ !BB1L97;

--BB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8COUT at LC3_10_G4
--operation mode is arithmetic

BB1L18 = CARRY(BB1_digitize_cnt[8] & !BB1L97);


--BB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9 at LC4_10_G4
--operation mode is arithmetic

BB1L28 = BB1_digitize_cnt[9] $ BB1L18;

--BB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9COUT at LC4_10_G4
--operation mode is arithmetic

BB1L38 = CARRY(!BB1L18 # !BB1_digitize_cnt[9]);


--BB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10 at LC5_10_G4
--operation mode is arithmetic

BB1L48 = BB1_digitize_cnt[10] $ !BB1L38;

--BB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10COUT at LC5_10_G4
--operation mode is arithmetic

BB1L58 = CARRY(BB1_digitize_cnt[10] & !BB1L38);


--BB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11 at LC6_10_G4
--operation mode is arithmetic

BB1L68 = BB1_digitize_cnt[11] $ BB1L58;

--BB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11COUT at LC6_10_G4
--operation mode is arithmetic

BB1L78 = CARRY(!BB1L58 # !BB1_digitize_cnt[11]);


--BB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12 at LC7_10_G4
--operation mode is arithmetic

BB1L88 = BB1_digitize_cnt[12] $ !BB1L78;

--BB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12COUT at LC7_10_G4
--operation mode is arithmetic

BB1L98 = CARRY(BB1_digitize_cnt[12] & !BB1L78);


--BB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13 at LC8_10_G4
--operation mode is arithmetic

BB1L09 = BB1_digitize_cnt[13] $ BB1L98;

--BB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13COUT at LC8_10_G4
--operation mode is arithmetic

BB1L19 = CARRY(!BB1L98 # !BB1_digitize_cnt[13]);


--BB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14 at LC9_10_G4
--operation mode is arithmetic

BB1L29 = BB1_digitize_cnt[14] $ !BB1L19;

--BB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14COUT at LC9_10_G4
--operation mode is arithmetic

BB1L39 = CARRY(BB1_digitize_cnt[14] & !BB1L19);


--BB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15 at LC10_10_G4
--operation mode is arithmetic

BB1L49 = BB1_digitize_cnt[15] $ BB1L39;

--BB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15COUT at LC10_10_G4
--operation mode is arithmetic

BB1L59 = CARRY(!BB1L39 # !BB1_digitize_cnt[15]);


--BB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16 at LC1_12_G4
--operation mode is arithmetic

BB1L69 = BB1_digitize_cnt[16] $ !BB1L59;

--BB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16COUT at LC1_12_G4
--operation mode is arithmetic

BB1L79 = CARRY(BB1_digitize_cnt[16] & !BB1L59);


--BB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17 at LC2_12_G4
--operation mode is arithmetic

BB1L89 = BB1_digitize_cnt[17] $ BB1L79;

--BB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17COUT at LC2_12_G4
--operation mode is arithmetic

BB1L99 = CARRY(!BB1L79 # !BB1_digitize_cnt[17]);


--BB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18 at LC3_12_G4
--operation mode is arithmetic

BB1L001 = BB1_digitize_cnt[18] $ !BB1L99;

--BB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18COUT at LC3_12_G4
--operation mode is arithmetic

BB1L101 = CARRY(BB1_digitize_cnt[18] & !BB1L99);


--BB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19 at LC4_12_G4
--operation mode is arithmetic

BB1L201 = BB1_digitize_cnt[19] $ BB1L101;

--BB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19COUT at LC4_12_G4
--operation mode is arithmetic

BB1L301 = CARRY(!BB1L101 # !BB1_digitize_cnt[19]);


--BB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20 at LC5_12_G4
--operation mode is arithmetic

BB1L401 = BB1_digitize_cnt[20] $ !BB1L301;

--BB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20COUT at LC5_12_G4
--operation mode is arithmetic

BB1L501 = CARRY(BB1_digitize_cnt[20] & !BB1L301);


--BB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21 at LC6_12_G4
--operation mode is arithmetic

BB1L601 = BB1_digitize_cnt[21] $ BB1L501;

--BB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21COUT at LC6_12_G4
--operation mode is arithmetic

BB1L701 = CARRY(!BB1L501 # !BB1_digitize_cnt[21]);


--BB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22 at LC7_12_G4
--operation mode is arithmetic

BB1L801 = BB1_digitize_cnt[22] $ !BB1L701;

--BB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22COUT at LC7_12_G4
--operation mode is arithmetic

BB1L901 = CARRY(BB1_digitize_cnt[22] & !BB1L701);


--BB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23 at LC8_12_G4
--operation mode is arithmetic

BB1L011 = BB1_digitize_cnt[23] $ BB1L901;

--BB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23COUT at LC8_12_G4
--operation mode is arithmetic

BB1L111 = CARRY(!BB1L901 # !BB1_digitize_cnt[23]);


--BB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24 at LC9_12_G4
--operation mode is arithmetic

BB1L211 = BB1_digitize_cnt[24] $ !BB1L111;

--BB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24COUT at LC9_12_G4
--operation mode is arithmetic

BB1L311 = CARRY(BB1_digitize_cnt[24] & !BB1L111);


--BB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25 at LC10_12_G4
--operation mode is arithmetic

BB1L411 = BB1_digitize_cnt[25] $ BB1L311;

--BB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25COUT at LC10_12_G4
--operation mode is arithmetic

BB1L511 = CARRY(!BB1L311 # !BB1_digitize_cnt[25]);


--BB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26 at LC1_14_G4
--operation mode is arithmetic

BB1L611 = BB1_digitize_cnt[26] $ !BB1L511;

--BB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26COUT at LC1_14_G4
--operation mode is arithmetic

BB1L711 = CARRY(BB1_digitize_cnt[26] & !BB1L511);


--BB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27 at LC2_14_G4
--operation mode is arithmetic

BB1L811 = BB1_digitize_cnt[27] $ BB1L711;

--BB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27COUT at LC2_14_G4
--operation mode is arithmetic

BB1L911 = CARRY(!BB1L711 # !BB1_digitize_cnt[27]);


--BB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28 at LC3_14_G4
--operation mode is arithmetic

BB1L021 = BB1_digitize_cnt[28] $ !BB1L911;

--BB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28COUT at LC3_14_G4
--operation mode is arithmetic

BB1L121 = CARRY(BB1_digitize_cnt[28] & !BB1L911);


--BB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29 at LC4_14_G4
--operation mode is arithmetic

BB1L221 = BB1_digitize_cnt[29] $ BB1L121;

--BB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29COUT at LC4_14_G4
--operation mode is arithmetic

BB1L321 = CARRY(!BB1L121 # !BB1_digitize_cnt[29]);


--BB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30 at LC5_14_G4
--operation mode is arithmetic

BB1L421 = BB1_digitize_cnt[30] $ !BB1L321;

--BB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30COUT at LC5_14_G4
--operation mode is arithmetic

BB1L521 = CARRY(BB1_digitize_cnt[30] & !BB1L321);


--BB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~31 at LC6_14_G4
--operation mode is normal

BB1L621 = BB1_digitize_cnt[31] $ BB1L521;


--BB1L1 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0 at LC5_7_U1
--operation mode is arithmetic

BB1L1 = !BB1_settle_cnt[0];

--BB1L2 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0COUT at LC5_7_U1
--operation mode is arithmetic

BB1L2 = CARRY(BB1_settle_cnt[0]);


--BB1L3 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1 at LC6_7_U1
--operation mode is arithmetic

BB1L3 = BB1_settle_cnt[1] $ BB1L2;

--BB1L4 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1COUT at LC6_7_U1
--operation mode is arithmetic

BB1L4 = CARRY(!BB1L2 # !BB1_settle_cnt[1]);


--BB1L5 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2 at LC7_7_U1
--operation mode is arithmetic

BB1L5 = BB1_settle_cnt[2] $ !BB1L4;

--BB1L6 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2COUT at LC7_7_U1
--operation mode is arithmetic

BB1L6 = CARRY(BB1_settle_cnt[2] & !BB1L4);


--BB1L7 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3 at LC8_7_U1
--operation mode is arithmetic

BB1L7 = BB1_settle_cnt[3] $ BB1L6;

--BB1L8 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3COUT at LC8_7_U1
--operation mode is arithmetic

BB1L8 = CARRY(!BB1L6 # !BB1_settle_cnt[3]);


--BB1L9 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4 at LC9_7_U1
--operation mode is arithmetic

BB1L9 = BB1_settle_cnt[4] $ !BB1L8;

--BB1L01 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4COUT at LC9_7_U1
--operation mode is arithmetic

BB1L01 = CARRY(BB1_settle_cnt[4] & !BB1L8);


--BB1L11 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5 at LC10_7_U1
--operation mode is arithmetic

BB1L11 = BB1_settle_cnt[5] $ BB1L01;

--BB1L21 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5COUT at LC10_7_U1
--operation mode is arithmetic

BB1L21 = CARRY(!BB1L01 # !BB1_settle_cnt[5]);


--BB1L31 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6 at LC1_9_U1
--operation mode is arithmetic

BB1L31 = BB1_settle_cnt[6] $ !BB1L21;

--BB1L41 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6COUT at LC1_9_U1
--operation mode is arithmetic

BB1L41 = CARRY(BB1_settle_cnt[6] & !BB1L21);


--BB1L51 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7 at LC2_9_U1
--operation mode is arithmetic

BB1L51 = BB1_settle_cnt[7] $ BB1L41;

--BB1L61 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7COUT at LC2_9_U1
--operation mode is arithmetic

BB1L61 = CARRY(!BB1L41 # !BB1_settle_cnt[7]);


--BB1L71 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8 at LC3_9_U1
--operation mode is arithmetic

BB1L71 = BB1_settle_cnt[8] $ !BB1L61;

--BB1L81 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8COUT at LC3_9_U1
--operation mode is arithmetic

BB1L81 = CARRY(BB1_settle_cnt[8] & !BB1L61);


--BB1L91 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9 at LC4_9_U1
--operation mode is arithmetic

BB1L91 = BB1_settle_cnt[9] $ BB1L81;

--BB1L02 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9COUT at LC4_9_U1
--operation mode is arithmetic

BB1L02 = CARRY(!BB1L81 # !BB1_settle_cnt[9]);


--BB1L12 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10 at LC5_9_U1
--operation mode is arithmetic

BB1L12 = BB1_settle_cnt[10] $ !BB1L02;

--BB1L22 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10COUT at LC5_9_U1
--operation mode is arithmetic

BB1L22 = CARRY(BB1_settle_cnt[10] & !BB1L02);


--BB1L32 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11 at LC6_9_U1
--operation mode is arithmetic

BB1L32 = BB1_settle_cnt[11] $ BB1L22;

--BB1L42 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11COUT at LC6_9_U1
--operation mode is arithmetic

BB1L42 = CARRY(!BB1L22 # !BB1_settle_cnt[11]);


--BB1L52 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12 at LC7_9_U1
--operation mode is arithmetic

BB1L52 = BB1_settle_cnt[12] $ !BB1L42;

--BB1L62 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12COUT at LC7_9_U1
--operation mode is arithmetic

BB1L62 = CARRY(BB1_settle_cnt[12] & !BB1L42);


--BB1L72 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13 at LC8_9_U1
--operation mode is arithmetic

BB1L72 = BB1_settle_cnt[13] $ BB1L62;

--BB1L82 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13COUT at LC8_9_U1
--operation mode is arithmetic

BB1L82 = CARRY(!BB1L62 # !BB1_settle_cnt[13]);


--BB1L92 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14 at LC9_9_U1
--operation mode is arithmetic

BB1L92 = BB1_settle_cnt[14] $ !BB1L82;

--BB1L03 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14COUT at LC9_9_U1
--operation mode is arithmetic

BB1L03 = CARRY(BB1_settle_cnt[14] & !BB1L82);


--BB1L13 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15 at LC10_9_U1
--operation mode is arithmetic

BB1L13 = BB1_settle_cnt[15] $ BB1L03;

--BB1L23 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15COUT at LC10_9_U1
--operation mode is arithmetic

BB1L23 = CARRY(!BB1L03 # !BB1_settle_cnt[15]);


--BB1L33 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16 at LC1_11_U1
--operation mode is arithmetic

BB1L33 = BB1_settle_cnt[16] $ !BB1L23;

--BB1L43 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16COUT at LC1_11_U1
--operation mode is arithmetic

BB1L43 = CARRY(BB1_settle_cnt[16] & !BB1L23);


--BB1L53 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17 at LC2_11_U1
--operation mode is arithmetic

BB1L53 = BB1_settle_cnt[17] $ BB1L43;

--BB1L63 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17COUT at LC2_11_U1
--operation mode is arithmetic

BB1L63 = CARRY(!BB1L43 # !BB1_settle_cnt[17]);


--BB1L73 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18 at LC3_11_U1
--operation mode is arithmetic

BB1L73 = BB1_settle_cnt[18] $ !BB1L63;

--BB1L83 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18COUT at LC3_11_U1
--operation mode is arithmetic

BB1L83 = CARRY(BB1_settle_cnt[18] & !BB1L63);


--BB1L93 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19 at LC4_11_U1
--operation mode is arithmetic

BB1L93 = BB1_settle_cnt[19] $ BB1L83;

--BB1L04 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19COUT at LC4_11_U1
--operation mode is arithmetic

BB1L04 = CARRY(!BB1L83 # !BB1_settle_cnt[19]);


--BB1L14 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20 at LC5_11_U1
--operation mode is arithmetic

BB1L14 = BB1_settle_cnt[20] $ !BB1L04;

--BB1L24 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20COUT at LC5_11_U1
--operation mode is arithmetic

BB1L24 = CARRY(BB1_settle_cnt[20] & !BB1L04);


--BB1L34 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21 at LC6_11_U1
--operation mode is arithmetic

BB1L34 = BB1_settle_cnt[21] $ BB1L24;

--BB1L44 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21COUT at LC6_11_U1
--operation mode is arithmetic

BB1L44 = CARRY(!BB1L24 # !BB1_settle_cnt[21]);


--BB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22 at LC7_11_U1
--operation mode is arithmetic

BB1L54 = BB1_settle_cnt[22] $ !BB1L44;

--BB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22COUT at LC7_11_U1
--operation mode is arithmetic

BB1L64 = CARRY(BB1_settle_cnt[22] & !BB1L44);


--BB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23 at LC8_11_U1
--operation mode is arithmetic

BB1L74 = BB1_settle_cnt[23] $ BB1L64;

--BB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23COUT at LC8_11_U1
--operation mode is arithmetic

BB1L84 = CARRY(!BB1L64 # !BB1_settle_cnt[23]);


--BB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24 at LC9_11_U1
--operation mode is arithmetic

BB1L94 = BB1_settle_cnt[24] $ !BB1L84;

--BB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24COUT at LC9_11_U1
--operation mode is arithmetic

BB1L05 = CARRY(BB1_settle_cnt[24] & !BB1L84);


--BB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25 at LC10_11_U1
--operation mode is arithmetic

BB1L15 = BB1_settle_cnt[25] $ BB1L05;

--BB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25COUT at LC10_11_U1
--operation mode is arithmetic

BB1L25 = CARRY(!BB1L05 # !BB1_settle_cnt[25]);


--BB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26 at LC1_13_U1
--operation mode is arithmetic

BB1L35 = BB1_settle_cnt[26] $ !BB1L25;

--BB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26COUT at LC1_13_U1
--operation mode is arithmetic

BB1L45 = CARRY(BB1_settle_cnt[26] & !BB1L25);


--BB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27 at LC2_13_U1
--operation mode is arithmetic

BB1L55 = BB1_settle_cnt[27] $ BB1L45;

--BB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27COUT at LC2_13_U1
--operation mode is arithmetic

BB1L65 = CARRY(!BB1L45 # !BB1_settle_cnt[27]);


--BB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28 at LC3_13_U1
--operation mode is arithmetic

BB1L75 = BB1_settle_cnt[28] $ !BB1L65;

--BB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28COUT at LC3_13_U1
--operation mode is arithmetic

BB1L85 = CARRY(BB1_settle_cnt[28] & !BB1L65);


--BB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29 at LC4_13_U1
--operation mode is arithmetic

BB1L95 = BB1_settle_cnt[29] $ BB1L85;

--BB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29COUT at LC4_13_U1
--operation mode is arithmetic

BB1L06 = CARRY(!BB1L85 # !BB1_settle_cnt[29]);


--BB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30 at LC5_13_U1
--operation mode is arithmetic

BB1L16 = BB1_settle_cnt[30] $ !BB1L06;

--BB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30COUT at LC5_13_U1
--operation mode is arithmetic

BB1L26 = CARRY(BB1_settle_cnt[30] & !BB1L06);


--BB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~31 at LC6_13_U1
--operation mode is normal

BB1L36 = BB1L26 $ BB1_settle_cnt[31];


--K1L46 is coinc:inst_coinc|add_98~0 at LC5_3_W2
--operation mode is arithmetic

K1L46 = !K1_wait_cnt[0];

--K1L56 is coinc:inst_coinc|add_98~0COUT at LC5_3_W2
--operation mode is arithmetic

K1L56 = CARRY(K1_wait_cnt[0]);


--K1L66 is coinc:inst_coinc|add_98~1 at LC6_3_W2
--operation mode is arithmetic

K1L66 = K1_wait_cnt[1] $ K1L56;

--K1L76 is coinc:inst_coinc|add_98~1COUT at LC6_3_W2
--operation mode is arithmetic

K1L76 = CARRY(!K1L56 # !K1_wait_cnt[1]);


--K1L86 is coinc:inst_coinc|add_98~2 at LC7_3_W2
--operation mode is arithmetic

K1L86 = K1_wait_cnt[2] $ !K1L76;

--K1L96 is coinc:inst_coinc|add_98~2COUT at LC7_3_W2
--operation mode is arithmetic

K1L96 = CARRY(K1_wait_cnt[2] & !K1L76);


--K1L07 is coinc:inst_coinc|add_98~3 at LC8_3_W2
--operation mode is arithmetic

K1L07 = K1_wait_cnt[3] $ K1L96;

--K1L17 is coinc:inst_coinc|add_98~3COUT at LC8_3_W2
--operation mode is arithmetic

K1L17 = CARRY(!K1L96 # !K1_wait_cnt[3]);


--K1L27 is coinc:inst_coinc|add_98~4 at LC9_3_W2
--operation mode is arithmetic

K1L27 = K1_wait_cnt[4] $ !K1L17;

--K1L37 is coinc:inst_coinc|add_98~4COUT at LC9_3_W2
--operation mode is arithmetic

K1L37 = CARRY(K1_wait_cnt[4] & !K1L17);


--K1L47 is coinc:inst_coinc|add_98~5 at LC10_3_W2
--operation mode is arithmetic

K1L47 = K1_wait_cnt[5] $ K1L37;

--K1L57 is coinc:inst_coinc|add_98~5COUT at LC10_3_W2
--operation mode is arithmetic

K1L57 = CARRY(!K1L37 # !K1_wait_cnt[5]);


--K1L67 is coinc:inst_coinc|add_98~6 at LC1_5_W2
--operation mode is arithmetic

K1L67 = K1_wait_cnt[6] $ !K1L57;

--K1L77 is coinc:inst_coinc|add_98~6COUT at LC1_5_W2
--operation mode is arithmetic

K1L77 = CARRY(K1_wait_cnt[6] & !K1L57);


--K1L87 is coinc:inst_coinc|add_98~7 at LC2_5_W2
--operation mode is arithmetic

K1L87 = K1_wait_cnt[7] $ K1L77;

--K1L97 is coinc:inst_coinc|add_98~7COUT at LC2_5_W2
--operation mode is arithmetic

K1L97 = CARRY(!K1L77 # !K1_wait_cnt[7]);


--K1L08 is coinc:inst_coinc|add_98~8 at LC3_5_W2
--operation mode is arithmetic

K1L08 = K1_wait_cnt[8] $ !K1L97;

--K1L18 is coinc:inst_coinc|add_98~8COUT at LC3_5_W2
--operation mode is arithmetic

K1L18 = CARRY(K1_wait_cnt[8] & !K1L97);


--K1L28 is coinc:inst_coinc|add_98~9 at LC4_5_W2
--operation mode is arithmetic

K1L28 = K1_wait_cnt[9] $ K1L18;

--K1L38 is coinc:inst_coinc|add_98~9COUT at LC4_5_W2
--operation mode is arithmetic

K1L38 = CARRY(!K1L18 # !K1_wait_cnt[9]);


--K1L48 is coinc:inst_coinc|add_98~10 at LC5_5_W2
--operation mode is arithmetic

K1L48 = K1_wait_cnt[10] $ !K1L38;

--K1L58 is coinc:inst_coinc|add_98~10COUT at LC5_5_W2
--operation mode is arithmetic

K1L58 = CARRY(K1_wait_cnt[10] & !K1L38);


--K1L68 is coinc:inst_coinc|add_98~11 at LC6_5_W2
--operation mode is arithmetic

K1L68 = K1_wait_cnt[11] $ K1L58;

--K1L78 is coinc:inst_coinc|add_98~11COUT at LC6_5_W2
--operation mode is arithmetic

K1L78 = CARRY(!K1L58 # !K1_wait_cnt[11]);


--K1L88 is coinc:inst_coinc|add_98~12 at LC7_5_W2
--operation mode is arithmetic

K1L88 = K1_wait_cnt[12] $ !K1L78;

--K1L98 is coinc:inst_coinc|add_98~12COUT at LC7_5_W2
--operation mode is arithmetic

K1L98 = CARRY(K1_wait_cnt[12] & !K1L78);


--K1L09 is coinc:inst_coinc|add_98~13 at LC8_5_W2
--operation mode is arithmetic

K1L09 = K1_wait_cnt[13] $ K1L98;

--K1L19 is coinc:inst_coinc|add_98~13COUT at LC8_5_W2
--operation mode is arithmetic

K1L19 = CARRY(!K1L98 # !K1_wait_cnt[13]);


--K1L29 is coinc:inst_coinc|add_98~14 at LC9_5_W2
--operation mode is arithmetic

K1L29 = K1_wait_cnt[14] $ !K1L19;

--K1L39 is coinc:inst_coinc|add_98~14COUT at LC9_5_W2
--operation mode is arithmetic

K1L39 = CARRY(K1_wait_cnt[14] & !K1L19);


--K1L49 is coinc:inst_coinc|add_98~15 at LC10_5_W2
--operation mode is arithmetic

K1L49 = K1_wait_cnt[15] $ K1L39;

--K1L59 is coinc:inst_coinc|add_98~15COUT at LC10_5_W2
--operation mode is arithmetic

K1L59 = CARRY(!K1L39 # !K1_wait_cnt[15]);


--K1L69 is coinc:inst_coinc|add_98~16 at LC1_7_W2
--operation mode is arithmetic

K1L69 = K1_wait_cnt[16] $ !K1L59;

--K1L79 is coinc:inst_coinc|add_98~16COUT at LC1_7_W2
--operation mode is arithmetic

K1L79 = CARRY(K1_wait_cnt[16] & !K1L59);


--K1L89 is coinc:inst_coinc|add_98~17 at LC2_7_W2
--operation mode is arithmetic

K1L89 = K1_wait_cnt[17] $ K1L79;

--K1L99 is coinc:inst_coinc|add_98~17COUT at LC2_7_W2
--operation mode is arithmetic

K1L99 = CARRY(!K1L79 # !K1_wait_cnt[17]);


--K1L001 is coinc:inst_coinc|add_98~18 at LC3_7_W2
--operation mode is arithmetic

K1L001 = K1_wait_cnt[18] $ !K1L99;

--K1L101 is coinc:inst_coinc|add_98~18COUT at LC3_7_W2
--operation mode is arithmetic

K1L101 = CARRY(K1_wait_cnt[18] & !K1L99);


--K1L201 is coinc:inst_coinc|add_98~19 at LC4_7_W2
--operation mode is arithmetic

K1L201 = K1_wait_cnt[19] $ K1L101;

--K1L301 is coinc:inst_coinc|add_98~19COUT at LC4_7_W2
--operation mode is arithmetic

K1L301 = CARRY(!K1L101 # !K1_wait_cnt[19]);


--K1L401 is coinc:inst_coinc|add_98~20 at LC5_7_W2
--operation mode is arithmetic

K1L401 = K1_wait_cnt[20] $ !K1L301;

--K1L501 is coinc:inst_coinc|add_98~20COUT at LC5_7_W2
--operation mode is arithmetic

K1L501 = CARRY(K1_wait_cnt[20] & !K1L301);


--K1L601 is coinc:inst_coinc|add_98~21 at LC6_7_W2
--operation mode is arithmetic

K1L601 = K1_wait_cnt[21] $ K1L501;

--K1L701 is coinc:inst_coinc|add_98~21COUT at LC6_7_W2
--operation mode is arithmetic

K1L701 = CARRY(!K1L501 # !K1_wait_cnt[21]);


--K1L801 is coinc:inst_coinc|add_98~22 at LC7_7_W2
--operation mode is arithmetic

K1L801 = K1_wait_cnt[22] $ !K1L701;

--K1L901 is coinc:inst_coinc|add_98~22COUT at LC7_7_W2
--operation mode is arithmetic

K1L901 = CARRY(K1_wait_cnt[22] & !K1L701);


--K1L011 is coinc:inst_coinc|add_98~23 at LC8_7_W2
--operation mode is arithmetic

K1L011 = K1_wait_cnt[23] $ K1L901;

--K1L111 is coinc:inst_coinc|add_98~23COUT at LC8_7_W2
--operation mode is arithmetic

K1L111 = CARRY(!K1L901 # !K1_wait_cnt[23]);


--K1L211 is coinc:inst_coinc|add_98~24 at LC9_7_W2
--operation mode is arithmetic

K1L211 = K1_wait_cnt[24] $ !K1L111;

--K1L311 is coinc:inst_coinc|add_98~24COUT at LC9_7_W2
--operation mode is arithmetic

K1L311 = CARRY(K1_wait_cnt[24] & !K1L111);


--K1L411 is coinc:inst_coinc|add_98~25 at LC10_7_W2
--operation mode is arithmetic

K1L411 = K1_wait_cnt[25] $ K1L311;

--K1L511 is coinc:inst_coinc|add_98~25COUT at LC10_7_W2
--operation mode is arithmetic

K1L511 = CARRY(!K1L311 # !K1_wait_cnt[25]);


--K1L611 is coinc:inst_coinc|add_98~26 at LC1_9_W2
--operation mode is arithmetic

K1L611 = K1_wait_cnt[26] $ !K1L511;

--K1L711 is coinc:inst_coinc|add_98~26COUT at LC1_9_W2
--operation mode is arithmetic

K1L711 = CARRY(K1_wait_cnt[26] & !K1L511);


--K1L811 is coinc:inst_coinc|add_98~27 at LC2_9_W2
--operation mode is arithmetic

K1L811 = K1_wait_cnt[27] $ K1L711;

--K1L911 is coinc:inst_coinc|add_98~27COUT at LC2_9_W2
--operation mode is arithmetic

K1L911 = CARRY(!K1L711 # !K1_wait_cnt[27]);


--K1L021 is coinc:inst_coinc|add_98~28 at LC3_9_W2
--operation mode is arithmetic

K1L021 = K1_wait_cnt[28] $ !K1L911;

--K1L121 is coinc:inst_coinc|add_98~28COUT at LC3_9_W2
--operation mode is arithmetic

K1L121 = CARRY(K1_wait_cnt[28] & !K1L911);


--K1L221 is coinc:inst_coinc|add_98~29 at LC4_9_W2
--operation mode is arithmetic

K1L221 = K1_wait_cnt[29] $ K1L121;

--K1L321 is coinc:inst_coinc|add_98~29COUT at LC4_9_W2
--operation mode is arithmetic

K1L321 = CARRY(!K1L121 # !K1_wait_cnt[29]);


--K1L421 is coinc:inst_coinc|add_98~30 at LC5_9_W2
--operation mode is arithmetic

K1L421 = K1_wait_cnt[30] $ !K1L321;

--K1L521 is coinc:inst_coinc|add_98~30COUT at LC5_9_W2
--operation mode is arithmetic

K1L521 = CARRY(K1_wait_cnt[30] & !K1L321);


--K1L621 is coinc:inst_coinc|add_98~31 at LC6_9_W2
--operation mode is normal

K1L621 = K1_wait_cnt[31] $ K1L521;


--K1L1 is coinc:inst_coinc|add_24~0 at LC5_10_X4
--operation mode is arithmetic

K1L1 = !K1_cnt[0];

--K1L2 is coinc:inst_coinc|add_24~0COUT at LC5_10_X4
--operation mode is arithmetic

K1L2 = CARRY(K1_cnt[0]);


--K1L3 is coinc:inst_coinc|add_24~1 at LC6_10_X4
--operation mode is arithmetic

K1L3 = K1_cnt[1] $ K1L2;

--K1L4 is coinc:inst_coinc|add_24~1COUT at LC6_10_X4
--operation mode is arithmetic

K1L4 = CARRY(!K1L2 # !K1_cnt[1]);


--K1L5 is coinc:inst_coinc|add_24~2 at LC7_10_X4
--operation mode is arithmetic

K1L5 = K1_cnt[2] $ !K1L4;

--K1L6 is coinc:inst_coinc|add_24~2COUT at LC7_10_X4
--operation mode is arithmetic

K1L6 = CARRY(K1_cnt[2] & !K1L4);


--K1L7 is coinc:inst_coinc|add_24~3 at LC8_10_X4
--operation mode is arithmetic

K1L7 = K1_cnt[3] $ K1L6;

--K1L8 is coinc:inst_coinc|add_24~3COUT at LC8_10_X4
--operation mode is arithmetic

K1L8 = CARRY(!K1L6 # !K1_cnt[3]);


--K1L9 is coinc:inst_coinc|add_24~4 at LC9_10_X4
--operation mode is arithmetic

K1L9 = K1_cnt[4] $ !K1L8;

--K1L01 is coinc:inst_coinc|add_24~4COUT at LC9_10_X4
--operation mode is arithmetic

K1L01 = CARRY(K1_cnt[4] & !K1L8);


--K1L11 is coinc:inst_coinc|add_24~5 at LC10_10_X4
--operation mode is arithmetic

K1L11 = K1_cnt[5] $ K1L01;

--K1L21 is coinc:inst_coinc|add_24~5COUT at LC10_10_X4
--operation mode is arithmetic

K1L21 = CARRY(!K1L01 # !K1_cnt[5]);


--K1L31 is coinc:inst_coinc|add_24~6 at LC1_12_X4
--operation mode is arithmetic

K1L31 = K1_cnt[6] $ !K1L21;

--K1L41 is coinc:inst_coinc|add_24~6COUT at LC1_12_X4
--operation mode is arithmetic

K1L41 = CARRY(K1_cnt[6] & !K1L21);


--K1L51 is coinc:inst_coinc|add_24~7 at LC2_12_X4
--operation mode is arithmetic

K1L51 = K1_cnt[7] $ K1L41;

--K1L61 is coinc:inst_coinc|add_24~7COUT at LC2_12_X4
--operation mode is arithmetic

K1L61 = CARRY(!K1L41 # !K1_cnt[7]);


--K1L71 is coinc:inst_coinc|add_24~8 at LC3_12_X4
--operation mode is arithmetic

K1L71 = K1_cnt[8] $ !K1L61;

--K1L81 is coinc:inst_coinc|add_24~8COUT at LC3_12_X4
--operation mode is arithmetic

K1L81 = CARRY(K1_cnt[8] & !K1L61);


--K1L91 is coinc:inst_coinc|add_24~9 at LC4_12_X4
--operation mode is arithmetic

K1L91 = K1_cnt[9] $ K1L81;

--K1L02 is coinc:inst_coinc|add_24~9COUT at LC4_12_X4
--operation mode is arithmetic

K1L02 = CARRY(!K1L81 # !K1_cnt[9]);


--K1L12 is coinc:inst_coinc|add_24~10 at LC5_12_X4
--operation mode is arithmetic

K1L12 = K1_cnt[10] $ !K1L02;

--K1L22 is coinc:inst_coinc|add_24~10COUT at LC5_12_X4
--operation mode is arithmetic

K1L22 = CARRY(K1_cnt[10] & !K1L02);


--K1L32 is coinc:inst_coinc|add_24~11 at LC6_12_X4
--operation mode is arithmetic

K1L32 = K1_cnt[11] $ K1L22;

--K1L42 is coinc:inst_coinc|add_24~11COUT at LC6_12_X4
--operation mode is arithmetic

K1L42 = CARRY(!K1L22 # !K1_cnt[11]);


--K1L52 is coinc:inst_coinc|add_24~12 at LC7_12_X4
--operation mode is arithmetic

K1L52 = K1_cnt[12] $ !K1L42;

--K1L62 is coinc:inst_coinc|add_24~12COUT at LC7_12_X4
--operation mode is arithmetic

K1L62 = CARRY(K1_cnt[12] & !K1L42);


--K1L72 is coinc:inst_coinc|add_24~13 at LC8_12_X4
--operation mode is arithmetic

K1L72 = K1_cnt[13] $ K1L62;

--K1L82 is coinc:inst_coinc|add_24~13COUT at LC8_12_X4
--operation mode is arithmetic

K1L82 = CARRY(!K1L62 # !K1_cnt[13]);


--K1L92 is coinc:inst_coinc|add_24~14 at LC9_12_X4
--operation mode is arithmetic

K1L92 = K1_cnt[14] $ !K1L82;

--K1L03 is coinc:inst_coinc|add_24~14COUT at LC9_12_X4
--operation mode is arithmetic

K1L03 = CARRY(K1_cnt[14] & !K1L82);


--K1L13 is coinc:inst_coinc|add_24~15 at LC10_12_X4
--operation mode is arithmetic

K1L13 = K1_cnt[15] $ K1L03;

--K1L23 is coinc:inst_coinc|add_24~15COUT at LC10_12_X4
--operation mode is arithmetic

K1L23 = CARRY(!K1L03 # !K1_cnt[15]);


--K1L33 is coinc:inst_coinc|add_24~16 at LC1_14_X4
--operation mode is arithmetic

K1L33 = K1_cnt[16] $ !K1L23;

--K1L43 is coinc:inst_coinc|add_24~16COUT at LC1_14_X4
--operation mode is arithmetic

K1L43 = CARRY(K1_cnt[16] & !K1L23);


--K1L53 is coinc:inst_coinc|add_24~17 at LC2_14_X4
--operation mode is arithmetic

K1L53 = K1_cnt[17] $ K1L43;

--K1L63 is coinc:inst_coinc|add_24~17COUT at LC2_14_X4
--operation mode is arithmetic

K1L63 = CARRY(!K1L43 # !K1_cnt[17]);


--K1L73 is coinc:inst_coinc|add_24~18 at LC3_14_X4
--operation mode is arithmetic

K1L73 = K1_cnt[18] $ !K1L63;

--K1L83 is coinc:inst_coinc|add_24~18COUT at LC3_14_X4
--operation mode is arithmetic

K1L83 = CARRY(K1_cnt[18] & !K1L63);


--K1L93 is coinc:inst_coinc|add_24~19 at LC4_14_X4
--operation mode is arithmetic

K1L93 = K1_cnt[19] $ K1L83;

--K1L04 is coinc:inst_coinc|add_24~19COUT at LC4_14_X4
--operation mode is arithmetic

K1L04 = CARRY(!K1L83 # !K1_cnt[19]);


--K1L14 is coinc:inst_coinc|add_24~20 at LC5_14_X4
--operation mode is arithmetic

K1L14 = K1_cnt[20] $ !K1L04;

--K1L24 is coinc:inst_coinc|add_24~20COUT at LC5_14_X4
--operation mode is arithmetic

K1L24 = CARRY(K1_cnt[20] & !K1L04);


--K1L34 is coinc:inst_coinc|add_24~21 at LC6_14_X4
--operation mode is arithmetic

K1L34 = K1_cnt[21] $ K1L24;

--K1L44 is coinc:inst_coinc|add_24~21COUT at LC6_14_X4
--operation mode is arithmetic

K1L44 = CARRY(!K1L24 # !K1_cnt[21]);


--K1L54 is coinc:inst_coinc|add_24~22 at LC7_14_X4
--operation mode is arithmetic

K1L54 = K1_cnt[22] $ !K1L44;

--K1L64 is coinc:inst_coinc|add_24~22COUT at LC7_14_X4
--operation mode is arithmetic

K1L64 = CARRY(K1_cnt[22] & !K1L44);


--K1L74 is coinc:inst_coinc|add_24~23 at LC8_14_X4
--operation mode is arithmetic

K1L74 = K1_cnt[23] $ K1L64;

--K1L84 is coinc:inst_coinc|add_24~23COUT at LC8_14_X4
--operation mode is arithmetic

K1L84 = CARRY(!K1L64 # !K1_cnt[23]);


--K1L94 is coinc:inst_coinc|add_24~24 at LC9_14_X4
--operation mode is arithmetic

K1L94 = K1_cnt[24] $ !K1L84;

--K1L05 is coinc:inst_coinc|add_24~24COUT at LC9_14_X4
--operation mode is arithmetic

K1L05 = CARRY(K1_cnt[24] & !K1L84);


--K1L15 is coinc:inst_coinc|add_24~25 at LC10_14_X4
--operation mode is arithmetic

K1L15 = K1_cnt[25] $ K1L05;

--K1L25 is coinc:inst_coinc|add_24~25COUT at LC10_14_X4
--operation mode is arithmetic

K1L25 = CARRY(!K1L05 # !K1_cnt[25]);


--K1L35 is coinc:inst_coinc|add_24~26 at LC1_16_X4
--operation mode is arithmetic

K1L35 = K1_cnt[26] $ !K1L25;

--K1L45 is coinc:inst_coinc|add_24~26COUT at LC1_16_X4
--operation mode is arithmetic

K1L45 = CARRY(K1_cnt[26] & !K1L25);


--K1L55 is coinc:inst_coinc|add_24~27 at LC2_16_X4
--operation mode is arithmetic

K1L55 = K1_cnt[27] $ K1L45;

--K1L65 is coinc:inst_coinc|add_24~27COUT at LC2_16_X4
--operation mode is arithmetic

K1L65 = CARRY(!K1L45 # !K1_cnt[27]);


--K1L75 is coinc:inst_coinc|add_24~28 at LC3_16_X4
--operation mode is arithmetic

K1L75 = K1_cnt[28] $ !K1L65;

--K1L85 is coinc:inst_coinc|add_24~28COUT at LC3_16_X4
--operation mode is arithmetic

K1L85 = CARRY(K1_cnt[28] & !K1L65);


--K1L95 is coinc:inst_coinc|add_24~29 at LC4_16_X4
--operation mode is arithmetic

K1L95 = K1_cnt[29] $ K1L85;

--K1L06 is coinc:inst_coinc|add_24~29COUT at LC4_16_X4
--operation mode is arithmetic

K1L06 = CARRY(!K1L85 # !K1_cnt[29]);


--K1L16 is coinc:inst_coinc|add_24~30 at LC5_16_X4
--operation mode is arithmetic

K1L16 = K1_cnt[30] $ !K1L06;

--K1L26 is coinc:inst_coinc|add_24~30COUT at LC5_16_X4
--operation mode is arithmetic

K1L26 = CARRY(K1_cnt[30] & !K1L06);


--K1L36 is coinc:inst_coinc|add_24~31 at LC6_16_X4
--operation mode is normal

K1L36 = K1_cnt[31] $ K1L26;


--P1_cnt100ms[0] is hit_counter:inst_hit_counter|cnt100ms[0] at LC5_2_N2
--operation mode is counter

P1_cnt100ms[0]_lut_out = !P1_cnt100ms[0];
P1_cnt100ms[0]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[0]_lut_out);
P1_cnt100ms[0] = DFFE(P1_cnt100ms[0]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L3 is hit_counter:inst_hit_counter|cnt100ms[0]~COUT at LC5_2_N2
--operation mode is counter

P1L3 = CARRY(P1_cnt100ms[0]);


--P1_cnt100ms[1] is hit_counter:inst_hit_counter|cnt100ms[1] at LC6_2_N2
--operation mode is counter

P1_cnt100ms[1]_lut_out = P1_cnt100ms[1] $ !P1L3;
P1_cnt100ms[1]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[1]_lut_out);
P1_cnt100ms[1] = DFFE(P1_cnt100ms[1]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L5 is hit_counter:inst_hit_counter|cnt100ms[1]~COUT at LC6_2_N2
--operation mode is counter

P1L5 = CARRY(!P1_cnt100ms[1] & !P1L3);


--P1_cnt100ms[2] is hit_counter:inst_hit_counter|cnt100ms[2] at LC7_2_N2
--operation mode is counter

P1_cnt100ms[2]_lut_out = P1_cnt100ms[2] $ P1L5;
P1_cnt100ms[2]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[2]_lut_out);
P1_cnt100ms[2] = DFFE(P1_cnt100ms[2]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L7 is hit_counter:inst_hit_counter|cnt100ms[2]~COUT at LC7_2_N2
--operation mode is counter

P1L7 = CARRY(P1_cnt100ms[2] # !P1L5);


--P1_cnt100ms[3] is hit_counter:inst_hit_counter|cnt100ms[3] at LC8_2_N2
--operation mode is counter

P1_cnt100ms[3]_lut_out = P1_cnt100ms[3] $ !P1L7;
P1_cnt100ms[3]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[3]_lut_out);
P1_cnt100ms[3] = DFFE(P1_cnt100ms[3]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L9 is hit_counter:inst_hit_counter|cnt100ms[3]~COUT at LC8_2_N2
--operation mode is counter

P1L9 = CARRY(!P1_cnt100ms[3] & !P1L7);


--P1_cnt100ms[4] is hit_counter:inst_hit_counter|cnt100ms[4] at LC9_2_N2
--operation mode is counter

P1_cnt100ms[4]_lut_out = P1_cnt100ms[4] $ P1L9;
P1_cnt100ms[4]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[4]_lut_out);
P1_cnt100ms[4] = DFFE(P1_cnt100ms[4]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L11 is hit_counter:inst_hit_counter|cnt100ms[4]~COUT at LC9_2_N2
--operation mode is counter

P1L11 = CARRY(P1_cnt100ms[4] # !P1L9);


--P1_cnt100ms[5] is hit_counter:inst_hit_counter|cnt100ms[5] at LC10_2_N2
--operation mode is counter

P1_cnt100ms[5]_lut_out = P1_cnt100ms[5] $ !P1L11;
P1_cnt100ms[5]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[5]_lut_out);
P1_cnt100ms[5] = DFFE(P1_cnt100ms[5]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L31 is hit_counter:inst_hit_counter|cnt100ms[5]~COUT at LC10_2_N2
--operation mode is counter

P1L31 = CARRY(!P1_cnt100ms[5] & !P1L11);


--P1_cnt100ms[6] is hit_counter:inst_hit_counter|cnt100ms[6] at LC1_4_N2
--operation mode is counter

P1_cnt100ms[6]_lut_out = P1_cnt100ms[6] $ P1L31;
P1_cnt100ms[6]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[6]_lut_out);
P1_cnt100ms[6] = DFFE(P1_cnt100ms[6]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L51 is hit_counter:inst_hit_counter|cnt100ms[6]~COUT at LC1_4_N2
--operation mode is counter

P1L51 = CARRY(P1_cnt100ms[6] # !P1L31);


--P1_cnt100ms[7] is hit_counter:inst_hit_counter|cnt100ms[7] at LC2_4_N2
--operation mode is counter

P1_cnt100ms[7]_lut_out = P1_cnt100ms[7] $ !P1L51;
P1_cnt100ms[7]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[7]_lut_out);
P1_cnt100ms[7] = DFFE(P1_cnt100ms[7]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L71 is hit_counter:inst_hit_counter|cnt100ms[7]~COUT at LC2_4_N2
--operation mode is counter

P1L71 = CARRY(P1_cnt100ms[7] & !P1L51);


--P1_cnt100ms[8] is hit_counter:inst_hit_counter|cnt100ms[8] at LC3_4_N2
--operation mode is counter

P1_cnt100ms[8]_lut_out = P1_cnt100ms[8] $ P1L71;
P1_cnt100ms[8]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[8]_lut_out);
P1_cnt100ms[8] = DFFE(P1_cnt100ms[8]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L91 is hit_counter:inst_hit_counter|cnt100ms[8]~COUT at LC3_4_N2
--operation mode is counter

P1L91 = CARRY(P1_cnt100ms[8] # !P1L71);


--P1_cnt100ms[9] is hit_counter:inst_hit_counter|cnt100ms[9] at LC4_4_N2
--operation mode is counter

P1_cnt100ms[9]_lut_out = P1_cnt100ms[9] $ !P1L91;
P1_cnt100ms[9]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[9]_lut_out);
P1_cnt100ms[9] = DFFE(P1_cnt100ms[9]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L12 is hit_counter:inst_hit_counter|cnt100ms[9]~COUT at LC4_4_N2
--operation mode is counter

P1L12 = CARRY(!P1_cnt100ms[9] & !P1L91);


--P1_cnt100ms[10] is hit_counter:inst_hit_counter|cnt100ms[10] at LC5_4_N2
--operation mode is counter

P1_cnt100ms[10]_lut_out = P1_cnt100ms[10] $ P1L12;
P1_cnt100ms[10]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[10]_lut_out);
P1_cnt100ms[10] = DFFE(P1_cnt100ms[10]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L32 is hit_counter:inst_hit_counter|cnt100ms[10]~COUT at LC5_4_N2
--operation mode is counter

P1L32 = CARRY(!P1L12 # !P1_cnt100ms[10]);


--P1_cnt100ms[11] is hit_counter:inst_hit_counter|cnt100ms[11] at LC6_4_N2
--operation mode is counter

P1_cnt100ms[11]_lut_out = P1_cnt100ms[11] $ !P1L32;
P1_cnt100ms[11]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[11]_lut_out);
P1_cnt100ms[11] = DFFE(P1_cnt100ms[11]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L52 is hit_counter:inst_hit_counter|cnt100ms[11]~COUT at LC6_4_N2
--operation mode is counter

P1L52 = CARRY(!P1_cnt100ms[11] & !P1L32);


--P1_cnt100ms[12] is hit_counter:inst_hit_counter|cnt100ms[12] at LC7_4_N2
--operation mode is counter

P1_cnt100ms[12]_lut_out = P1_cnt100ms[12] $ P1L52;
P1_cnt100ms[12]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[12]_lut_out);
P1_cnt100ms[12] = DFFE(P1_cnt100ms[12]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L72 is hit_counter:inst_hit_counter|cnt100ms[12]~COUT at LC7_4_N2
--operation mode is counter

P1L72 = CARRY(P1_cnt100ms[12] # !P1L52);


--P1_cnt100ms[13] is hit_counter:inst_hit_counter|cnt100ms[13] at LC8_4_N2
--operation mode is counter

P1_cnt100ms[13]_lut_out = P1_cnt100ms[13] $ !P1L72;
P1_cnt100ms[13]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[13]_lut_out);
P1_cnt100ms[13] = DFFE(P1_cnt100ms[13]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L92 is hit_counter:inst_hit_counter|cnt100ms[13]~COUT at LC8_4_N2
--operation mode is counter

P1L92 = CARRY(!P1_cnt100ms[13] & !P1L72);


--P1_cnt100ms[14] is hit_counter:inst_hit_counter|cnt100ms[14] at LC9_4_N2
--operation mode is counter

P1_cnt100ms[14]_lut_out = P1_cnt100ms[14] $ P1L92;
P1_cnt100ms[14]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[14]_lut_out);
P1_cnt100ms[14] = DFFE(P1_cnt100ms[14]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L13 is hit_counter:inst_hit_counter|cnt100ms[14]~COUT at LC9_4_N2
--operation mode is counter

P1L13 = CARRY(P1_cnt100ms[14] # !P1L92);


--P1_cnt100ms[15] is hit_counter:inst_hit_counter|cnt100ms[15] at LC10_4_N2
--operation mode is counter

P1_cnt100ms[15]_lut_out = P1_cnt100ms[15] $ !P1L13;
P1_cnt100ms[15]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[15]_lut_out);
P1_cnt100ms[15] = DFFE(P1_cnt100ms[15]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L33 is hit_counter:inst_hit_counter|cnt100ms[15]~COUT at LC10_4_N2
--operation mode is counter

P1L33 = CARRY(P1_cnt100ms[15] & !P1L13);


--P1_cnt100ms[16] is hit_counter:inst_hit_counter|cnt100ms[16] at LC1_6_N2
--operation mode is counter

P1_cnt100ms[16]_lut_out = P1_cnt100ms[16] $ P1L33;
P1_cnt100ms[16]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[16]_lut_out);
P1_cnt100ms[16] = DFFE(P1_cnt100ms[16]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L53 is hit_counter:inst_hit_counter|cnt100ms[16]~COUT at LC1_6_N2
--operation mode is counter

P1L53 = CARRY(P1_cnt100ms[16] # !P1L33);


--P1_cnt100ms[17] is hit_counter:inst_hit_counter|cnt100ms[17] at LC2_6_N2
--operation mode is counter

P1_cnt100ms[17]_lut_out = P1_cnt100ms[17] $ !P1L53;
P1_cnt100ms[17]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[17]_lut_out);
P1_cnt100ms[17] = DFFE(P1_cnt100ms[17]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L73 is hit_counter:inst_hit_counter|cnt100ms[17]~COUT at LC2_6_N2
--operation mode is counter

P1L73 = CARRY(P1_cnt100ms[17] & !P1L53);


--P1_cnt100ms[18] is hit_counter:inst_hit_counter|cnt100ms[18] at LC3_6_N2
--operation mode is counter

P1_cnt100ms[18]_lut_out = P1_cnt100ms[18] $ P1L73;
P1_cnt100ms[18]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[18]_lut_out);
P1_cnt100ms[18] = DFFE(P1_cnt100ms[18]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L93 is hit_counter:inst_hit_counter|cnt100ms[18]~COUT at LC3_6_N2
--operation mode is counter

P1L93 = CARRY(!P1L73 # !P1_cnt100ms[18]);


--P1_cnt100ms[19] is hit_counter:inst_hit_counter|cnt100ms[19] at LC4_6_N2
--operation mode is counter

P1_cnt100ms[19]_lut_out = P1_cnt100ms[19] $ !P1L93;
P1_cnt100ms[19]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[19]_lut_out);
P1_cnt100ms[19] = DFFE(P1_cnt100ms[19]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L14 is hit_counter:inst_hit_counter|cnt100ms[19]~COUT at LC4_6_N2
--operation mode is counter

P1L14 = CARRY(P1_cnt100ms[19] & !P1L93);


--P1_cnt100ms[20] is hit_counter:inst_hit_counter|cnt100ms[20] at LC5_6_N2
--operation mode is counter

P1_cnt100ms[20]_lut_out = P1_cnt100ms[20] $ P1L14;
P1_cnt100ms[20]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[20]_lut_out);
P1_cnt100ms[20] = DFFE(P1_cnt100ms[20]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L34 is hit_counter:inst_hit_counter|cnt100ms[20]~COUT at LC5_6_N2
--operation mode is counter

P1L34 = CARRY(!P1L14 # !P1_cnt100ms[20]);


--P1_cnt100ms[21] is hit_counter:inst_hit_counter|cnt100ms[21] at LC6_6_N2
--operation mode is counter

P1_cnt100ms[21]_lut_out = P1_cnt100ms[21] $ !P1L34;
P1_cnt100ms[21]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[21]_lut_out);
P1_cnt100ms[21] = DFFE(P1_cnt100ms[21]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L54 is hit_counter:inst_hit_counter|cnt100ms[21]~COUT at LC6_6_N2
--operation mode is counter

P1L54 = CARRY(!P1_cnt100ms[21] & !P1L34);


--P1_cnt100ms[22] is hit_counter:inst_hit_counter|cnt100ms[22] at LC7_6_N2
--operation mode is counter

P1_cnt100ms[22]_lut_out = P1_cnt100ms[22] $ P1L54;
P1_cnt100ms[22]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[22]_lut_out);
P1_cnt100ms[22] = DFFE(P1_cnt100ms[22]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L74 is hit_counter:inst_hit_counter|cnt100ms[22]~COUT at LC7_6_N2
--operation mode is counter

P1L74 = CARRY(P1_cnt100ms[22] # !P1L54);


--P1_cnt100ms[23] is hit_counter:inst_hit_counter|cnt100ms[23] at LC8_6_N2
--operation mode is counter

P1_cnt100ms[23]_lut_out = P1_cnt100ms[23] $ !P1L74;
P1_cnt100ms[23]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[23]_lut_out);
P1_cnt100ms[23] = DFFE(P1_cnt100ms[23]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L94 is hit_counter:inst_hit_counter|cnt100ms[23]~COUT at LC8_6_N2
--operation mode is counter

P1L94 = CARRY(!P1_cnt100ms[23] & !P1L74);


--P1_cnt100ms[24] is hit_counter:inst_hit_counter|cnt100ms[24] at LC9_6_N2
--operation mode is counter

P1_cnt100ms[24]_lut_out = P1_cnt100ms[24] $ P1L94;
P1_cnt100ms[24]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[24]_lut_out);
P1_cnt100ms[24] = DFFE(P1_cnt100ms[24]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L15 is hit_counter:inst_hit_counter|cnt100ms[24]~COUT at LC9_6_N2
--operation mode is counter

P1L15 = CARRY(P1_cnt100ms[24] # !P1L94);


--P1_cnt100ms[25] is hit_counter:inst_hit_counter|cnt100ms[25] at LC10_6_N2
--operation mode is counter

P1_cnt100ms[25]_lut_out = P1_cnt100ms[25] $ !P1L15;
P1_cnt100ms[25]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[25]_lut_out);
P1_cnt100ms[25] = DFFE(P1_cnt100ms[25]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L35 is hit_counter:inst_hit_counter|cnt100ms[25]~COUT at LC10_6_N2
--operation mode is counter

P1L35 = CARRY(!P1_cnt100ms[25] & !P1L15);


--P1_cnt100ms[26] is hit_counter:inst_hit_counter|cnt100ms[26] at LC1_8_N2
--operation mode is counter

P1_cnt100ms[26]_lut_out = P1_cnt100ms[26] $ P1L35;
P1_cnt100ms[26]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[26]_lut_out);
P1_cnt100ms[26] = DFFE(P1_cnt100ms[26]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L55 is hit_counter:inst_hit_counter|cnt100ms[26]~COUT at LC1_8_N2
--operation mode is counter

P1L55 = CARRY(P1_cnt100ms[26] # !P1L35);


--P1_cnt100ms[27] is hit_counter:inst_hit_counter|cnt100ms[27] at LC2_8_N2
--operation mode is counter

P1_cnt100ms[27]_lut_out = P1_cnt100ms[27] $ !P1L55;
P1_cnt100ms[27]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[27]_lut_out);
P1_cnt100ms[27] = DFFE(P1_cnt100ms[27]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L75 is hit_counter:inst_hit_counter|cnt100ms[27]~COUT at LC2_8_N2
--operation mode is counter

P1L75 = CARRY(!P1_cnt100ms[27] & !P1L55);


--P1_cnt100ms[28] is hit_counter:inst_hit_counter|cnt100ms[28] at LC3_8_N2
--operation mode is counter

P1_cnt100ms[28]_lut_out = P1_cnt100ms[28] $ P1L75;
P1_cnt100ms[28]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[28]_lut_out);
P1_cnt100ms[28] = DFFE(P1_cnt100ms[28]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L95 is hit_counter:inst_hit_counter|cnt100ms[28]~COUT at LC3_8_N2
--operation mode is counter

P1L95 = CARRY(P1_cnt100ms[28] # !P1L75);


--P1_cnt100ms[29] is hit_counter:inst_hit_counter|cnt100ms[29] at LC4_8_N2
--operation mode is counter

P1_cnt100ms[29]_lut_out = P1_cnt100ms[29] $ !P1L95;
P1_cnt100ms[29]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[29]_lut_out);
P1_cnt100ms[29] = DFFE(P1_cnt100ms[29]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L16 is hit_counter:inst_hit_counter|cnt100ms[29]~COUT at LC4_8_N2
--operation mode is counter

P1L16 = CARRY(!P1_cnt100ms[29] & !P1L95);


--P1_cnt100ms[30] is hit_counter:inst_hit_counter|cnt100ms[30] at LC5_8_N2
--operation mode is counter

P1_cnt100ms[30]_lut_out = P1_cnt100ms[30] $ P1L16;
P1_cnt100ms[30]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[30]_lut_out);
P1_cnt100ms[30] = DFFE(P1_cnt100ms[30]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L36 is hit_counter:inst_hit_counter|cnt100ms[30]~COUT at LC5_8_N2
--operation mode is counter

P1L36 = CARRY(P1_cnt100ms[30] # !P1L16);


--P1_cnt100ms[31] is hit_counter:inst_hit_counter|cnt100ms[31] at LC6_8_N2
--operation mode is normal

P1_cnt100ms[31]_lut_out = P1L36 $ !P1_cnt100ms[31];
P1_cnt100ms[31]_sload_eqn = (P1_reduce_nor_3 & ~GND) # (!P1_reduce_nor_3 & P1_cnt100ms[31]_lut_out);
P1_cnt100ms[31] = DFFE(P1_cnt100ms[31]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_cnt100ms[0] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0] at LC5_6_M4
--operation mode is counter

Q1_cnt100ms[0]_lut_out = !Q1_cnt100ms[0];
Q1_cnt100ms[0]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[0]_lut_out);
Q1_cnt100ms[0] = DFFE(Q1_cnt100ms[0]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L3 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]~COUT at LC5_6_M4
--operation mode is counter

Q1L3 = CARRY(Q1_cnt100ms[0]);


--Q1_cnt100ms[1] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1] at LC6_6_M4
--operation mode is counter

Q1_cnt100ms[1]_lut_out = Q1_cnt100ms[1] $ !Q1L3;
Q1_cnt100ms[1]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[1]_lut_out);
Q1_cnt100ms[1] = DFFE(Q1_cnt100ms[1]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L5 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]~COUT at LC6_6_M4
--operation mode is counter

Q1L5 = CARRY(!Q1_cnt100ms[1] & !Q1L3);


--Q1_cnt100ms[2] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2] at LC7_6_M4
--operation mode is counter

Q1_cnt100ms[2]_lut_out = Q1_cnt100ms[2] $ Q1L5;
Q1_cnt100ms[2]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[2]_lut_out);
Q1_cnt100ms[2] = DFFE(Q1_cnt100ms[2]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L7 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]~COUT at LC7_6_M4
--operation mode is counter

Q1L7 = CARRY(Q1_cnt100ms[2] # !Q1L5);


--Q1_cnt100ms[3] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3] at LC8_6_M4
--operation mode is counter

Q1_cnt100ms[3]_lut_out = Q1_cnt100ms[3] $ !Q1L7;
Q1_cnt100ms[3]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[3]_lut_out);
Q1_cnt100ms[3] = DFFE(Q1_cnt100ms[3]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L9 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]~COUT at LC8_6_M4
--operation mode is counter

Q1L9 = CARRY(!Q1_cnt100ms[3] & !Q1L7);


--Q1_cnt100ms[4] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4] at LC9_6_M4
--operation mode is counter

Q1_cnt100ms[4]_lut_out = Q1_cnt100ms[4] $ Q1L9;
Q1_cnt100ms[4]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[4]_lut_out);
Q1_cnt100ms[4] = DFFE(Q1_cnt100ms[4]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L11 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]~COUT at LC9_6_M4
--operation mode is counter

Q1L11 = CARRY(Q1_cnt100ms[4] # !Q1L9);


--Q1_cnt100ms[5] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5] at LC10_6_M4
--operation mode is counter

Q1_cnt100ms[5]_lut_out = Q1_cnt100ms[5] $ !Q1L11;
Q1_cnt100ms[5]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[5]_lut_out);
Q1_cnt100ms[5] = DFFE(Q1_cnt100ms[5]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L31 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]~COUT at LC10_6_M4
--operation mode is counter

Q1L31 = CARRY(!Q1_cnt100ms[5] & !Q1L11);


--Q1_cnt100ms[6] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6] at LC1_8_M4
--operation mode is counter

Q1_cnt100ms[6]_lut_out = Q1_cnt100ms[6] $ Q1L31;
Q1_cnt100ms[6]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[6]_lut_out);
Q1_cnt100ms[6] = DFFE(Q1_cnt100ms[6]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L51 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]~COUT at LC1_8_M4
--operation mode is counter

Q1L51 = CARRY(Q1_cnt100ms[6] # !Q1L31);


--Q1_cnt100ms[7] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7] at LC2_8_M4
--operation mode is counter

Q1_cnt100ms[7]_lut_out = Q1_cnt100ms[7] $ !Q1L51;
Q1_cnt100ms[7]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[7]_lut_out);
Q1_cnt100ms[7] = DFFE(Q1_cnt100ms[7]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L71 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]~COUT at LC2_8_M4
--operation mode is counter

Q1L71 = CARRY(Q1_cnt100ms[7] & !Q1L51);


--Q1_cnt100ms[8] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8] at LC3_8_M4
--operation mode is counter

Q1_cnt100ms[8]_lut_out = Q1_cnt100ms[8] $ Q1L71;
Q1_cnt100ms[8]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[8]_lut_out);
Q1_cnt100ms[8] = DFFE(Q1_cnt100ms[8]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L91 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]~COUT at LC3_8_M4
--operation mode is counter

Q1L91 = CARRY(Q1_cnt100ms[8] # !Q1L71);


--Q1_cnt100ms[9] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9] at LC4_8_M4
--operation mode is counter

Q1_cnt100ms[9]_lut_out = Q1_cnt100ms[9] $ !Q1L91;
Q1_cnt100ms[9]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[9]_lut_out);
Q1_cnt100ms[9] = DFFE(Q1_cnt100ms[9]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L12 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]~COUT at LC4_8_M4
--operation mode is counter

Q1L12 = CARRY(!Q1_cnt100ms[9] & !Q1L91);


--Q1_cnt100ms[10] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10] at LC5_8_M4
--operation mode is counter

Q1_cnt100ms[10]_lut_out = Q1_cnt100ms[10] $ Q1L12;
Q1_cnt100ms[10]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[10]_lut_out);
Q1_cnt100ms[10] = DFFE(Q1_cnt100ms[10]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L32 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]~COUT at LC5_8_M4
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cnt100ms[10]);


--Q1_cnt100ms[11] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11] at LC6_8_M4
--operation mode is counter

Q1_cnt100ms[11]_lut_out = Q1_cnt100ms[11] $ !Q1L32;
Q1_cnt100ms[11]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[11]_lut_out);
Q1_cnt100ms[11] = DFFE(Q1_cnt100ms[11]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L52 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]~COUT at LC6_8_M4
--operation mode is counter

Q1L52 = CARRY(!Q1_cnt100ms[11] & !Q1L32);


--Q1_cnt100ms[12] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12] at LC7_8_M4
--operation mode is counter

Q1_cnt100ms[12]_lut_out = Q1_cnt100ms[12] $ Q1L52;
Q1_cnt100ms[12]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[12]_lut_out);
Q1_cnt100ms[12] = DFFE(Q1_cnt100ms[12]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L72 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]~COUT at LC7_8_M4
--operation mode is counter

Q1L72 = CARRY(Q1_cnt100ms[12] # !Q1L52);


--Q1_cnt100ms[13] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13] at LC8_8_M4
--operation mode is counter

Q1_cnt100ms[13]_lut_out = Q1_cnt100ms[13] $ !Q1L72;
Q1_cnt100ms[13]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[13]_lut_out);
Q1_cnt100ms[13] = DFFE(Q1_cnt100ms[13]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L92 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]~COUT at LC8_8_M4
--operation mode is counter

Q1L92 = CARRY(!Q1_cnt100ms[13] & !Q1L72);


--Q1_cnt100ms[14] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14] at LC9_8_M4
--operation mode is counter

Q1_cnt100ms[14]_lut_out = Q1_cnt100ms[14] $ Q1L92;
Q1_cnt100ms[14]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[14]_lut_out);
Q1_cnt100ms[14] = DFFE(Q1_cnt100ms[14]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L13 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]~COUT at LC9_8_M4
--operation mode is counter

Q1L13 = CARRY(Q1_cnt100ms[14] # !Q1L92);


--Q1_cnt100ms[15] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15] at LC10_8_M4
--operation mode is counter

Q1_cnt100ms[15]_lut_out = Q1_cnt100ms[15] $ !Q1L13;
Q1_cnt100ms[15]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[15]_lut_out);
Q1_cnt100ms[15] = DFFE(Q1_cnt100ms[15]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L33 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]~COUT at LC10_8_M4
--operation mode is counter

Q1L33 = CARRY(Q1_cnt100ms[15] & !Q1L13);


--Q1_cnt100ms[16] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16] at LC1_10_M4
--operation mode is counter

Q1_cnt100ms[16]_lut_out = Q1_cnt100ms[16] $ Q1L33;
Q1_cnt100ms[16]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[16]_lut_out);
Q1_cnt100ms[16] = DFFE(Q1_cnt100ms[16]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]~COUT at LC1_10_M4
--operation mode is counter

Q1L53 = CARRY(Q1_cnt100ms[16] # !Q1L33);


--Q1_cnt100ms[17] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17] at LC2_10_M4
--operation mode is counter

Q1_cnt100ms[17]_lut_out = Q1_cnt100ms[17] $ !Q1L53;
Q1_cnt100ms[17]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[17]_lut_out);
Q1_cnt100ms[17] = DFFE(Q1_cnt100ms[17]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]~COUT at LC2_10_M4
--operation mode is counter

Q1L73 = CARRY(Q1_cnt100ms[17] & !Q1L53);


--Q1_cnt100ms[18] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18] at LC3_10_M4
--operation mode is counter

Q1_cnt100ms[18]_lut_out = Q1_cnt100ms[18] $ Q1L73;
Q1_cnt100ms[18]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[18]_lut_out);
Q1_cnt100ms[18] = DFFE(Q1_cnt100ms[18]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]~COUT at LC3_10_M4
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cnt100ms[18]);


--Q1_cnt100ms[19] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19] at LC4_10_M4
--operation mode is counter

Q1_cnt100ms[19]_lut_out = Q1_cnt100ms[19] $ !Q1L93;
Q1_cnt100ms[19]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[19]_lut_out);
Q1_cnt100ms[19] = DFFE(Q1_cnt100ms[19]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]~COUT at LC4_10_M4
--operation mode is counter

Q1L14 = CARRY(Q1_cnt100ms[19] & !Q1L93);


--Q1_cnt100ms[20] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20] at LC5_10_M4
--operation mode is counter

Q1_cnt100ms[20]_lut_out = Q1_cnt100ms[20] $ Q1L14;
Q1_cnt100ms[20]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[20]_lut_out);
Q1_cnt100ms[20] = DFFE(Q1_cnt100ms[20]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]~COUT at LC5_10_M4
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cnt100ms[20]);


--Q1_cnt100ms[21] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21] at LC6_10_M4
--operation mode is counter

Q1_cnt100ms[21]_lut_out = Q1_cnt100ms[21] $ !Q1L34;
Q1_cnt100ms[21]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[21]_lut_out);
Q1_cnt100ms[21] = DFFE(Q1_cnt100ms[21]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]~COUT at LC6_10_M4
--operation mode is counter

Q1L54 = CARRY(!Q1_cnt100ms[21] & !Q1L34);


--Q1_cnt100ms[22] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22] at LC7_10_M4
--operation mode is counter

Q1_cnt100ms[22]_lut_out = Q1_cnt100ms[22] $ Q1L54;
Q1_cnt100ms[22]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[22]_lut_out);
Q1_cnt100ms[22] = DFFE(Q1_cnt100ms[22]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]~COUT at LC7_10_M4
--operation mode is counter

Q1L74 = CARRY(Q1_cnt100ms[22] # !Q1L54);


--Q1_cnt100ms[23] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23] at LC8_10_M4
--operation mode is counter

Q1_cnt100ms[23]_lut_out = Q1_cnt100ms[23] $ !Q1L74;
Q1_cnt100ms[23]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[23]_lut_out);
Q1_cnt100ms[23] = DFFE(Q1_cnt100ms[23]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]~COUT at LC8_10_M4
--operation mode is counter

Q1L94 = CARRY(!Q1_cnt100ms[23] & !Q1L74);


--Q1_cnt100ms[24] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24] at LC9_10_M4
--operation mode is counter

Q1_cnt100ms[24]_lut_out = Q1_cnt100ms[24] $ Q1L94;
Q1_cnt100ms[24]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[24]_lut_out);
Q1_cnt100ms[24] = DFFE(Q1_cnt100ms[24]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]~COUT at LC9_10_M4
--operation mode is counter

Q1L15 = CARRY(Q1_cnt100ms[24] # !Q1L94);


--Q1_cnt100ms[25] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25] at LC10_10_M4
--operation mode is counter

Q1_cnt100ms[25]_lut_out = Q1_cnt100ms[25] $ !Q1L15;
Q1_cnt100ms[25]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[25]_lut_out);
Q1_cnt100ms[25] = DFFE(Q1_cnt100ms[25]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]~COUT at LC10_10_M4
--operation mode is counter

Q1L35 = CARRY(!Q1_cnt100ms[25] & !Q1L15);


--Q1_cnt100ms[26] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26] at LC1_12_M4
--operation mode is counter

Q1_cnt100ms[26]_lut_out = Q1_cnt100ms[26] $ Q1L35;
Q1_cnt100ms[26]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[26]_lut_out);
Q1_cnt100ms[26] = DFFE(Q1_cnt100ms[26]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]~COUT at LC1_12_M4
--operation mode is counter

Q1L55 = CARRY(Q1_cnt100ms[26] # !Q1L35);


--Q1_cnt100ms[27] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27] at LC2_12_M4
--operation mode is counter

Q1_cnt100ms[27]_lut_out = Q1_cnt100ms[27] $ !Q1L55;
Q1_cnt100ms[27]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[27]_lut_out);
Q1_cnt100ms[27] = DFFE(Q1_cnt100ms[27]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]~COUT at LC2_12_M4
--operation mode is counter

Q1L75 = CARRY(!Q1_cnt100ms[27] & !Q1L55);


--Q1_cnt100ms[28] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28] at LC3_12_M4
--operation mode is counter

Q1_cnt100ms[28]_lut_out = Q1_cnt100ms[28] $ Q1L75;
Q1_cnt100ms[28]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[28]_lut_out);
Q1_cnt100ms[28] = DFFE(Q1_cnt100ms[28]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]~COUT at LC3_12_M4
--operation mode is counter

Q1L95 = CARRY(Q1_cnt100ms[28] # !Q1L75);


--Q1_cnt100ms[29] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29] at LC4_12_M4
--operation mode is counter

Q1_cnt100ms[29]_lut_out = Q1_cnt100ms[29] $ !Q1L95;
Q1_cnt100ms[29]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[29]_lut_out);
Q1_cnt100ms[29] = DFFE(Q1_cnt100ms[29]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]~COUT at LC4_12_M4
--operation mode is counter

Q1L16 = CARRY(!Q1_cnt100ms[29] & !Q1L95);


--Q1_cnt100ms[30] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30] at LC5_12_M4
--operation mode is counter

Q1_cnt100ms[30]_lut_out = Q1_cnt100ms[30] $ Q1L16;
Q1_cnt100ms[30]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[30]_lut_out);
Q1_cnt100ms[30] = DFFE(Q1_cnt100ms[30]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]~COUT at LC5_12_M4
--operation mode is counter

Q1L36 = CARRY(Q1_cnt100ms[30] # !Q1L16);


--Q1_cnt100ms[31] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[31] at LC6_12_M4
--operation mode is normal

Q1_cnt100ms[31]_lut_out = Q1_cnt100ms[31] $ !Q1L36;
Q1_cnt100ms[31]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[31]_lut_out);
Q1_cnt100ms[31] = DFFE(Q1_cnt100ms[31]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L1 is master_data_source:inst_master_data_source|add_14~0 at LC5_8_A2
--operation mode is arithmetic

R1L1 = !R1_data[0];

--R1L2 is master_data_source:inst_master_data_source|add_14~0COUT at LC5_8_A2
--operation mode is arithmetic

R1L2 = CARRY(R1_data[0]);


--R1L3 is master_data_source:inst_master_data_source|add_14~1 at LC6_8_A2
--operation mode is arithmetic

R1L3 = R1_data[1] $ R1L2;

--R1L4 is master_data_source:inst_master_data_source|add_14~1COUT at LC6_8_A2
--operation mode is arithmetic

R1L4 = CARRY(!R1L2 # !R1_data[1]);


--R1L5 is master_data_source:inst_master_data_source|add_14~2 at LC7_8_A2
--operation mode is arithmetic

R1L5 = R1_data[2] $ !R1L4;

--R1L6 is master_data_source:inst_master_data_source|add_14~2COUT at LC7_8_A2
--operation mode is arithmetic

R1L6 = CARRY(R1_data[2] & !R1L4);


--R1L7 is master_data_source:inst_master_data_source|add_14~3 at LC8_8_A2
--operation mode is arithmetic

R1L7 = R1_data[3] $ R1L6;

--R1L8 is master_data_source:inst_master_data_source|add_14~3COUT at LC8_8_A2
--operation mode is arithmetic

R1L8 = CARRY(!R1L6 # !R1_data[3]);


--R1L9 is master_data_source:inst_master_data_source|add_14~4 at LC9_8_A2
--operation mode is arithmetic

R1L9 = R1_data[4] $ !R1L8;

--R1L01 is master_data_source:inst_master_data_source|add_14~4COUT at LC9_8_A2
--operation mode is arithmetic

R1L01 = CARRY(R1_data[4] & !R1L8);


--R1L11 is master_data_source:inst_master_data_source|add_14~5 at LC10_8_A2
--operation mode is arithmetic

R1L11 = R1_data[5] $ R1L01;

--R1L21 is master_data_source:inst_master_data_source|add_14~5COUT at LC10_8_A2
--operation mode is arithmetic

R1L21 = CARRY(!R1L01 # !R1_data[5]);


--R1L31 is master_data_source:inst_master_data_source|add_14~6 at LC1_10_A2
--operation mode is arithmetic

R1L31 = R1_data[6] $ !R1L21;

--R1L41 is master_data_source:inst_master_data_source|add_14~6COUT at LC1_10_A2
--operation mode is arithmetic

R1L41 = CARRY(R1_data[6] & !R1L21);


--R1L51 is master_data_source:inst_master_data_source|add_14~7 at LC2_10_A2
--operation mode is arithmetic

R1L51 = R1_data[7] $ R1L41;

--R1L61 is master_data_source:inst_master_data_source|add_14~7COUT at LC2_10_A2
--operation mode is arithmetic

R1L61 = CARRY(!R1L41 # !R1_data[7]);


--R1L71 is master_data_source:inst_master_data_source|add_14~8 at LC3_10_A2
--operation mode is arithmetic

R1L71 = R1_data[8] $ !R1L61;

--R1L81 is master_data_source:inst_master_data_source|add_14~8COUT at LC3_10_A2
--operation mode is arithmetic

R1L81 = CARRY(R1_data[8] & !R1L61);


--R1L91 is master_data_source:inst_master_data_source|add_14~9 at LC4_10_A2
--operation mode is arithmetic

R1L91 = R1_data[9] $ R1L81;

--R1L02 is master_data_source:inst_master_data_source|add_14~9COUT at LC4_10_A2
--operation mode is arithmetic

R1L02 = CARRY(!R1L81 # !R1_data[9]);


--R1L12 is master_data_source:inst_master_data_source|add_14~10 at LC5_10_A2
--operation mode is arithmetic

R1L12 = R1_data[10] $ !R1L02;

--R1L22 is master_data_source:inst_master_data_source|add_14~10COUT at LC5_10_A2
--operation mode is arithmetic

R1L22 = CARRY(R1_data[10] & !R1L02);


--R1L32 is master_data_source:inst_master_data_source|add_14~11 at LC6_10_A2
--operation mode is arithmetic

R1L32 = R1_data[11] $ R1L22;

--R1L42 is master_data_source:inst_master_data_source|add_14~11COUT at LC6_10_A2
--operation mode is arithmetic

R1L42 = CARRY(!R1L22 # !R1_data[11]);


--R1L52 is master_data_source:inst_master_data_source|add_14~12 at LC7_10_A2
--operation mode is arithmetic

R1L52 = R1_data[12] $ !R1L42;

--R1L62 is master_data_source:inst_master_data_source|add_14~12COUT at LC7_10_A2
--operation mode is arithmetic

R1L62 = CARRY(R1_data[12] & !R1L42);


--R1L72 is master_data_source:inst_master_data_source|add_14~13 at LC8_10_A2
--operation mode is arithmetic

R1L72 = R1_data[13] $ R1L62;

--R1L82 is master_data_source:inst_master_data_source|add_14~13COUT at LC8_10_A2
--operation mode is arithmetic

R1L82 = CARRY(!R1L62 # !R1_data[13]);


--R1L92 is master_data_source:inst_master_data_source|add_14~14 at LC9_10_A2
--operation mode is arithmetic

R1L92 = R1_data[14] $ !R1L82;

--R1L03 is master_data_source:inst_master_data_source|add_14~14COUT at LC9_10_A2
--operation mode is arithmetic

R1L03 = CARRY(R1_data[14] & !R1L82);


--R1L13 is master_data_source:inst_master_data_source|add_14~15 at LC10_10_A2
--operation mode is arithmetic

R1L13 = R1_data[15] $ R1L03;

--R1L23 is master_data_source:inst_master_data_source|add_14~15COUT at LC10_10_A2
--operation mode is arithmetic

R1L23 = CARRY(!R1L03 # !R1_data[15]);


--R1L33 is master_data_source:inst_master_data_source|add_14~16 at LC1_12_A2
--operation mode is arithmetic

R1L33 = R1_data[16] $ !R1L23;

--R1L43 is master_data_source:inst_master_data_source|add_14~16COUT at LC1_12_A2
--operation mode is arithmetic

R1L43 = CARRY(R1_data[16] & !R1L23);


--R1L53 is master_data_source:inst_master_data_source|add_14~17 at LC2_12_A2
--operation mode is arithmetic

R1L53 = R1_data[17] $ R1L43;

--R1L63 is master_data_source:inst_master_data_source|add_14~17COUT at LC2_12_A2
--operation mode is arithmetic

R1L63 = CARRY(!R1L43 # !R1_data[17]);


--R1L73 is master_data_source:inst_master_data_source|add_14~18 at LC3_12_A2
--operation mode is arithmetic

R1L73 = R1_data[18] $ !R1L63;

--R1L83 is master_data_source:inst_master_data_source|add_14~18COUT at LC3_12_A2
--operation mode is arithmetic

R1L83 = CARRY(R1_data[18] & !R1L63);


--R1L93 is master_data_source:inst_master_data_source|add_14~19 at LC4_12_A2
--operation mode is arithmetic

R1L93 = R1_data[19] $ R1L83;

--R1L04 is master_data_source:inst_master_data_source|add_14~19COUT at LC4_12_A2
--operation mode is arithmetic

R1L04 = CARRY(!R1L83 # !R1_data[19]);


--R1L14 is master_data_source:inst_master_data_source|add_14~20 at LC5_12_A2
--operation mode is arithmetic

R1L14 = R1_data[20] $ !R1L04;

--R1L24 is master_data_source:inst_master_data_source|add_14~20COUT at LC5_12_A2
--operation mode is arithmetic

R1L24 = CARRY(R1_data[20] & !R1L04);


--R1L34 is master_data_source:inst_master_data_source|add_14~21 at LC6_12_A2
--operation mode is arithmetic

R1L34 = R1_data[21] $ R1L24;

--R1L44 is master_data_source:inst_master_data_source|add_14~21COUT at LC6_12_A2
--operation mode is arithmetic

R1L44 = CARRY(!R1L24 # !R1_data[21]);


--R1L54 is master_data_source:inst_master_data_source|add_14~22 at LC7_12_A2
--operation mode is arithmetic

R1L54 = R1_data[22] $ !R1L44;

--R1L64 is master_data_source:inst_master_data_source|add_14~22COUT at LC7_12_A2
--operation mode is arithmetic

R1L64 = CARRY(R1_data[22] & !R1L44);


--R1L74 is master_data_source:inst_master_data_source|add_14~23 at LC8_12_A2
--operation mode is arithmetic

R1L74 = R1_data[23] $ R1L64;

--R1L84 is master_data_source:inst_master_data_source|add_14~23COUT at LC8_12_A2
--operation mode is arithmetic

R1L84 = CARRY(!R1L64 # !R1_data[23]);


--R1L94 is master_data_source:inst_master_data_source|add_14~24 at LC9_12_A2
--operation mode is arithmetic

R1L94 = R1_data[24] $ !R1L84;

--R1L05 is master_data_source:inst_master_data_source|add_14~24COUT at LC9_12_A2
--operation mode is arithmetic

R1L05 = CARRY(R1_data[24] & !R1L84);


--R1L15 is master_data_source:inst_master_data_source|add_14~25 at LC10_12_A2
--operation mode is arithmetic

R1L15 = R1_data[25] $ R1L05;

--R1L25 is master_data_source:inst_master_data_source|add_14~25COUT at LC10_12_A2
--operation mode is arithmetic

R1L25 = CARRY(!R1L05 # !R1_data[25]);


--R1L35 is master_data_source:inst_master_data_source|add_14~26 at LC1_14_A2
--operation mode is arithmetic

R1L35 = R1_data[26] $ !R1L25;

--R1L45 is master_data_source:inst_master_data_source|add_14~26COUT at LC1_14_A2
--operation mode is arithmetic

R1L45 = CARRY(R1_data[26] & !R1L25);


--R1L55 is master_data_source:inst_master_data_source|add_14~27 at LC2_14_A2
--operation mode is arithmetic

R1L55 = R1_data[27] $ R1L45;

--R1L65 is master_data_source:inst_master_data_source|add_14~27COUT at LC2_14_A2
--operation mode is arithmetic

R1L65 = CARRY(!R1L45 # !R1_data[27]);


--R1L75 is master_data_source:inst_master_data_source|add_14~28 at LC3_14_A2
--operation mode is arithmetic

R1L75 = R1_data[28] $ !R1L65;

--R1L85 is master_data_source:inst_master_data_source|add_14~28COUT at LC3_14_A2
--operation mode is arithmetic

R1L85 = CARRY(R1_data[28] & !R1L65);


--R1L95 is master_data_source:inst_master_data_source|add_14~29 at LC4_14_A2
--operation mode is arithmetic

R1L95 = R1_data[29] $ R1L85;

--R1L06 is master_data_source:inst_master_data_source|add_14~29COUT at LC4_14_A2
--operation mode is arithmetic

R1L06 = CARRY(!R1L85 # !R1_data[29]);


--R1L16 is master_data_source:inst_master_data_source|add_14~30 at LC5_14_A2
--operation mode is arithmetic

R1L16 = R1_data[30] $ !R1L06;

--R1L26 is master_data_source:inst_master_data_source|add_14~30COUT at LC5_14_A2
--operation mode is arithmetic

R1L26 = CARRY(R1_data[30] & !R1L06);


--R1L36 is master_data_source:inst_master_data_source|add_14~31 at LC6_14_A2
--operation mode is normal

R1L36 = R1L26 $ R1_data[31];


--CB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0 at LC2_15_R2
--operation mode is arithmetic

CB1L66 = !CB1_addr_cnt[0];

--CB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0COUT at LC2_15_R2
--operation mode is arithmetic

CB1L76 = CARRY(CB1_addr_cnt[0]);


--CB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1 at LC3_15_R2
--operation mode is arithmetic

CB1L86 = CB1_addr_cnt[1] $ CB1L76;

--CB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1COUT at LC3_15_R2
--operation mode is arithmetic

CB1L96 = CARRY(!CB1L76 # !CB1_addr_cnt[1]);


--CB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2 at LC4_15_R2
--operation mode is arithmetic

CB1L07 = CB1_addr_cnt[2] $ !CB1L96;

--CB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2COUT at LC4_15_R2
--operation mode is arithmetic

CB1L17 = CARRY(CB1_addr_cnt[2] & !CB1L96);


--CB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3 at LC5_15_R2
--operation mode is arithmetic

CB1L27 = CB1_addr_cnt[3] $ CB1L17;

--CB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3COUT at LC5_15_R2
--operation mode is arithmetic

CB1L37 = CARRY(!CB1L17 # !CB1_addr_cnt[3]);


--CB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4 at LC6_15_R2
--operation mode is arithmetic

CB1L47 = CB1_addr_cnt[4] $ !CB1L37;

--CB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4COUT at LC6_15_R2
--operation mode is arithmetic

CB1L57 = CARRY(CB1_addr_cnt[4] & !CB1L37);


--CB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5 at LC7_15_R2
--operation mode is arithmetic

CB1L67 = CB1_addr_cnt[5] $ CB1L57;

--CB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5COUT at LC7_15_R2
--operation mode is arithmetic

CB1L77 = CARRY(!CB1L57 # !CB1_addr_cnt[5]);


--CB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6 at LC8_15_R2
--operation mode is arithmetic

CB1L87 = CB1_addr_cnt[6] $ !CB1L77;

--CB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6COUT at LC8_15_R2
--operation mode is arithmetic

CB1L97 = CARRY(CB1_addr_cnt[6] & !CB1L77);


--CB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7 at LC9_15_R2
--operation mode is arithmetic

CB1L08 = CB1_addr_cnt[7] $ CB1L97;

--CB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7COUT at LC9_15_R2
--operation mode is arithmetic

CB1L18 = CARRY(!CB1L97 # !CB1_addr_cnt[7]);


--CB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~8 at LC10_15_R2
--operation mode is normal

CB1L28 = CB1L18 $ !CB1_addr_cnt[8];


--CB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0 at LC2_14_M2
--operation mode is arithmetic

CB2L66 = !CB2_addr_cnt[0];

--CB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0COUT at LC2_14_M2
--operation mode is arithmetic

CB2L76 = CARRY(CB2_addr_cnt[0]);


--CB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1 at LC3_14_M2
--operation mode is arithmetic

CB2L86 = CB2_addr_cnt[1] $ CB2L76;

--CB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1COUT at LC3_14_M2
--operation mode is arithmetic

CB2L96 = CARRY(!CB2L76 # !CB2_addr_cnt[1]);


--CB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2 at LC4_14_M2
--operation mode is arithmetic

CB2L07 = CB2_addr_cnt[2] $ !CB2L96;

--CB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2COUT at LC4_14_M2
--operation mode is arithmetic

CB2L17 = CARRY(CB2_addr_cnt[2] & !CB2L96);


--CB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3 at LC5_14_M2
--operation mode is arithmetic

CB2L27 = CB2_addr_cnt[3] $ CB2L17;

--CB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3COUT at LC5_14_M2
--operation mode is arithmetic

CB2L37 = CARRY(!CB2L17 # !CB2_addr_cnt[3]);


--CB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4 at LC6_14_M2
--operation mode is arithmetic

CB2L47 = CB2_addr_cnt[4] $ !CB2L37;

--CB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4COUT at LC6_14_M2
--operation mode is arithmetic

CB2L57 = CARRY(CB2_addr_cnt[4] & !CB2L37);


--CB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5 at LC7_14_M2
--operation mode is arithmetic

CB2L67 = CB2_addr_cnt[5] $ CB2L57;

--CB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5COUT at LC7_14_M2
--operation mode is arithmetic

CB2L77 = CARRY(!CB2L57 # !CB2_addr_cnt[5]);


--CB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6 at LC8_14_M2
--operation mode is arithmetic

CB2L87 = CB2_addr_cnt[6] $ !CB2L77;

--CB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6COUT at LC8_14_M2
--operation mode is arithmetic

CB2L97 = CARRY(CB2_addr_cnt[6] & !CB2L77);


--CB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7 at LC9_14_M2
--operation mode is arithmetic

CB2L08 = CB2_addr_cnt[7] $ CB2L97;

--CB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7COUT at LC9_14_M2
--operation mode is arithmetic

CB2L18 = CARRY(!CB2L97 # !CB2_addr_cnt[7]);


--CB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~8 at LC10_14_M2
--operation mode is normal

CB2L28 = CB2L18 $ !CB2_addr_cnt[8];


--U1L1 is r2r:inst_r2r|add_11_rtl_350_rtl_900~0 at LC2_7_W1
--operation mode is arithmetic

U1L1 = !U1_cnt[0];

--U1L2 is r2r:inst_r2r|add_11_rtl_350_rtl_900~0COUT at LC2_7_W1
--operation mode is arithmetic

U1L2 = CARRY(U1_cnt[0]);


--U1L3 is r2r:inst_r2r|add_11_rtl_350_rtl_900~1 at LC3_7_W1
--operation mode is arithmetic

U1L3 = U1_up $ U1_cnt[1] $ !U1L2;

--U1L4 is r2r:inst_r2r|add_11_rtl_350_rtl_900~1COUT at LC3_7_W1
--operation mode is arithmetic

U1L4 = CARRY(U1_up & (!U1L2 # !U1_cnt[1]) # !U1_up & !U1_cnt[1] & !U1L2);


--U1L5 is r2r:inst_r2r|add_11_rtl_350_rtl_900~2 at LC4_7_W1
--operation mode is arithmetic

U1L5 = U1_up $ U1_cnt[2] $ U1L4;

--U1L6 is r2r:inst_r2r|add_11_rtl_350_rtl_900~2COUT at LC4_7_W1
--operation mode is arithmetic

U1L6 = CARRY(U1_up & U1_cnt[2] & !U1L4 # !U1_up & (U1_cnt[2] # !U1L4));


--U1L7 is r2r:inst_r2r|add_11_rtl_350_rtl_900~3 at LC5_7_W1
--operation mode is arithmetic

U1L7 = U1_up $ U1_cnt[3] $ !U1L6;

--U1L8 is r2r:inst_r2r|add_11_rtl_350_rtl_900~3COUT at LC5_7_W1
--operation mode is arithmetic

U1L8 = CARRY(U1_up & (!U1L6 # !U1_cnt[3]) # !U1_up & !U1_cnt[3] & !U1L6);


--U1L9 is r2r:inst_r2r|add_11_rtl_350_rtl_900~4 at LC6_7_W1
--operation mode is arithmetic

U1L9 = U1_up $ U1_cnt[4] $ U1L8;

--U1L01 is r2r:inst_r2r|add_11_rtl_350_rtl_900~4COUT at LC6_7_W1
--operation mode is arithmetic

U1L01 = CARRY(U1_up & U1_cnt[4] & !U1L8 # !U1_up & (U1_cnt[4] # !U1L8));


--U1L11 is r2r:inst_r2r|add_11_rtl_350_rtl_900~5 at LC7_7_W1
--operation mode is arithmetic

U1L11 = U1_up $ U1_cnt[5] $ !U1L01;

--U1L21 is r2r:inst_r2r|add_11_rtl_350_rtl_900~5COUT at LC7_7_W1
--operation mode is arithmetic

U1L21 = CARRY(U1_up & (!U1L01 # !U1_cnt[5]) # !U1_up & !U1_cnt[5] & !U1L01);


--U1L31 is r2r:inst_r2r|add_11_rtl_350_rtl_900~6 at LC8_7_W1
--operation mode is normal

U1L31 = U1_up $ U1L21 $ !U1_cnt[6];


--GB23_sload_path[9] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[9] at LC10_9_F2
--operation mode is normal

GB23_sload_path[9]_lut_out = GB23_sload_path[9] $ (GB23L91 & N1L32);
GB23_sload_path[9]_reg_input = !N1L91 & GB23_sload_path[9]_lut_out;
GB23_sload_path[9] = DFFE(GB23_sload_path[9]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--GB23_sload_path[8] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[8] at LC9_9_F2
--operation mode is counter

GB23_sload_path[8]_lut_out = GB23_sload_path[8] $ (N1L32 & !GB23L71);
GB23_sload_path[8]_reg_input = !N1L91 & GB23_sload_path[8]_lut_out;
GB23_sload_path[8] = DFFE(GB23_sload_path[8]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L91 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_9_F2
--operation mode is counter

GB23L91 = CARRY(GB23_sload_path[8] & !GB23L71);


--GB23_sload_path[7] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_F2
--operation mode is counter

GB23_sload_path[7]_lut_out = GB23_sload_path[7] $ (N1L32 & GB23L51);
GB23_sload_path[7]_reg_input = !N1L91 & GB23_sload_path[7]_lut_out;
GB23_sload_path[7] = DFFE(GB23_sload_path[7]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L71 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_F2
--operation mode is counter

GB23L71 = CARRY(!GB23L51 # !GB23_sload_path[7]);


--GB23_sload_path[6] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_F2
--operation mode is counter

GB23_sload_path[6]_lut_out = GB23_sload_path[6] $ (N1L32 & !GB23L31);
GB23_sload_path[6]_reg_input = !N1L91 & GB23_sload_path[6]_lut_out;
GB23_sload_path[6] = DFFE(GB23_sload_path[6]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L51 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_F2
--operation mode is counter

GB23L51 = CARRY(GB23_sload_path[6] & !GB23L31);


--GB23_sload_path[5] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_F2
--operation mode is counter

GB23_sload_path[5]_lut_out = GB23_sload_path[5] $ (N1L32 & GB23L11);
GB23_sload_path[5]_reg_input = !N1L91 & GB23_sload_path[5]_lut_out;
GB23_sload_path[5] = DFFE(GB23_sload_path[5]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L31 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_F2
--operation mode is counter

GB23L31 = CARRY(!GB23L11 # !GB23_sload_path[5]);


--GB23_sload_path[4] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_F2
--operation mode is counter

GB23_sload_path[4]_lut_out = GB23_sload_path[4] $ (N1L32 & !GB23L9);
GB23_sload_path[4]_reg_input = !N1L91 & GB23_sload_path[4]_lut_out;
GB23_sload_path[4] = DFFE(GB23_sload_path[4]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L11 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_F2
--operation mode is counter

GB23L11 = CARRY(GB23_sload_path[4] & !GB23L9);


--GB23_sload_path[3] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_F2
--operation mode is counter

GB23_sload_path[3]_lut_out = GB23_sload_path[3] $ (N1L32 & GB23L7);
GB23_sload_path[3]_reg_input = !N1L91 & GB23_sload_path[3]_lut_out;
GB23_sload_path[3] = DFFE(GB23_sload_path[3]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L9 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_F2
--operation mode is counter

GB23L9 = CARRY(!GB23L7 # !GB23_sload_path[3]);


--GB23_sload_path[2] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_F2
--operation mode is counter

GB23_sload_path[2]_lut_out = GB23_sload_path[2] $ (N1L32 & !GB23L5);
GB23_sload_path[2]_reg_input = !N1L91 & GB23_sload_path[2]_lut_out;
GB23_sload_path[2] = DFFE(GB23_sload_path[2]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L7 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_F2
--operation mode is counter

GB23L7 = CARRY(GB23_sload_path[2] & !GB23L5);


--GB23_sload_path[1] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_F2
--operation mode is counter

GB23_sload_path[1]_lut_out = GB23_sload_path[1] $ (N1L32 & GB23L3);
GB23_sload_path[1]_reg_input = !N1L91 & GB23_sload_path[1]_lut_out;
GB23_sload_path[1] = DFFE(GB23_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L5 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_F2
--operation mode is counter

GB23L5 = CARRY(!GB23L3 # !GB23_sload_path[1]);


--GB23_sload_path[0] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_F2
--operation mode is qfbk_counter

GB23_sload_path[0]_lut_out = N1L32 $ GB23_sload_path[0];
GB23_sload_path[0]_reg_input = !N1L91 & GB23_sload_path[0]_lut_out;
GB23_sload_path[0] = DFFE(GB23_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB23L3 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_364|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_F2
--operation mode is qfbk_counter

GB23L3 = CARRY(GB23_sload_path[0]);


--GB53_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[15] at LC6_15_H3
--operation mode is normal

GB53_sload_path[15]_lut_out = GB53_sload_path[15] $ (GB53L13 & Q1L56);
GB53_sload_path[15]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[15]_lut_out;
GB53_sload_path[15] = DFFE(GB53_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--GB53_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[14] at LC5_15_H3
--operation mode is counter

GB53_sload_path[14]_lut_out = GB53_sload_path[14] $ (Q1L56 & !GB53L92);
GB53_sload_path[14]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[14]_lut_out;
GB53_sload_path[14] = DFFE(GB53_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_15_H3
--operation mode is counter

GB53L13 = CARRY(GB53_sload_path[14] & !GB53L92);


--GB53_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[13] at LC4_15_H3
--operation mode is counter

GB53_sload_path[13]_lut_out = GB53_sload_path[13] $ (Q1L56 & GB53L72);
GB53_sload_path[13]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[13]_lut_out;
GB53_sload_path[13] = DFFE(GB53_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_15_H3
--operation mode is counter

GB53L92 = CARRY(!GB53L72 # !GB53_sload_path[13]);


--GB53_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[12] at LC3_15_H3
--operation mode is counter

GB53_sload_path[12]_lut_out = GB53_sload_path[12] $ (Q1L56 & !GB53L52);
GB53_sload_path[12]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[12]_lut_out;
GB53_sload_path[12] = DFFE(GB53_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_15_H3
--operation mode is counter

GB53L72 = CARRY(GB53_sload_path[12] & !GB53L52);


--GB53_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[11] at LC2_15_H3
--operation mode is counter

GB53_sload_path[11]_lut_out = GB53_sload_path[11] $ (Q1L56 & GB53L32);
GB53_sload_path[11]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[11]_lut_out;
GB53_sload_path[11] = DFFE(GB53_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_15_H3
--operation mode is counter

GB53L52 = CARRY(!GB53L32 # !GB53_sload_path[11]);


--GB53_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[10] at LC1_15_H3
--operation mode is counter

GB53_sload_path[10]_lut_out = GB53_sload_path[10] $ (Q1L56 & !GB53L12);
GB53_sload_path[10]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[10]_lut_out;
GB53_sload_path[10] = DFFE(GB53_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_15_H3
--operation mode is counter

GB53L32 = CARRY(GB53_sload_path[10] & !GB53L12);


--GB53_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[9] at LC10_13_H3
--operation mode is counter

GB53_sload_path[9]_lut_out = GB53_sload_path[9] $ (Q1L56 & GB53L91);
GB53_sload_path[9]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[9]_lut_out;
GB53_sload_path[9] = DFFE(GB53_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_13_H3
--operation mode is counter

GB53L12 = CARRY(!GB53L91 # !GB53_sload_path[9]);


--GB53_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[8] at LC9_13_H3
--operation mode is counter

GB53_sload_path[8]_lut_out = GB53_sload_path[8] $ (Q1L56 & !GB53L71);
GB53_sload_path[8]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[8]_lut_out;
GB53_sload_path[8] = DFFE(GB53_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_13_H3
--operation mode is counter

GB53L91 = CARRY(GB53_sload_path[8] & !GB53L71);


--GB53_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[7] at LC8_13_H3
--operation mode is counter

GB53_sload_path[7]_lut_out = GB53_sload_path[7] $ (Q1L56 & GB53L51);
GB53_sload_path[7]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[7]_lut_out;
GB53_sload_path[7] = DFFE(GB53_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_13_H3
--operation mode is counter

GB53L71 = CARRY(!GB53L51 # !GB53_sload_path[7]);


--GB53_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[6] at LC7_13_H3
--operation mode is counter

GB53_sload_path[6]_lut_out = GB53_sload_path[6] $ (Q1L56 & !GB53L31);
GB53_sload_path[6]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[6]_lut_out;
GB53_sload_path[6] = DFFE(GB53_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_13_H3
--operation mode is counter

GB53L51 = CARRY(GB53_sload_path[6] & !GB53L31);


--GB53_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[5] at LC6_13_H3
--operation mode is counter

GB53_sload_path[5]_lut_out = GB53_sload_path[5] $ (Q1L56 & GB53L11);
GB53_sload_path[5]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[5]_lut_out;
GB53_sload_path[5] = DFFE(GB53_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_13_H3
--operation mode is counter

GB53L31 = CARRY(!GB53L11 # !GB53_sload_path[5]);


--GB53_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[4] at LC5_13_H3
--operation mode is counter

GB53_sload_path[4]_lut_out = GB53_sload_path[4] $ (Q1L56 & !GB53L9);
GB53_sload_path[4]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[4]_lut_out;
GB53_sload_path[4] = DFFE(GB53_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_13_H3
--operation mode is counter

GB53L11 = CARRY(GB53_sload_path[4] & !GB53L9);


--GB53_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_H3
--operation mode is counter

GB53_sload_path[3]_lut_out = GB53_sload_path[3] $ (Q1L56 & GB53L7);
GB53_sload_path[3]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[3]_lut_out;
GB53_sload_path[3] = DFFE(GB53_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_H3
--operation mode is counter

GB53L9 = CARRY(!GB53L7 # !GB53_sload_path[3]);


--GB53_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_H3
--operation mode is counter

GB53_sload_path[2]_lut_out = GB53_sload_path[2] $ (Q1L56 & !GB53L5);
GB53_sload_path[2]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[2]_lut_out;
GB53_sload_path[2] = DFFE(GB53_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_H3
--operation mode is counter

GB53L7 = CARRY(GB53_sload_path[2] & !GB53L5);


--GB53_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_H3
--operation mode is counter

GB53_sload_path[1]_lut_out = GB53_sload_path[1] $ (Q1L56 & GB53L3);
GB53_sload_path[1]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[1]_lut_out;
GB53_sload_path[1] = DFFE(GB53_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_H3
--operation mode is counter

GB53L5 = CARRY(!GB53L3 # !GB53_sload_path[1]);


--GB53_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_H3
--operation mode is qfbk_counter

GB53_sload_path[0]_lut_out = Q1L56 $ GB53_sload_path[0];
GB53_sload_path[0]_reg_input = !Q1_reduce_nor_3 & GB53_sload_path[0]_lut_out;
GB53_sload_path[0] = DFFE(GB53_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB53L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_363|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_H3
--operation mode is qfbk_counter

GB53L3 = CARRY(GB53_sload_path[0]);


--GB63_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[15] at LC6_6_H3
--operation mode is normal

GB63_sload_path[15]_lut_out = GB63_sload_path[15] $ (GB63L13 & Q1L66);
GB63_sload_path[15]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[15]_lut_out;
GB63_sload_path[15] = DFFE(GB63_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--GB63_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[14] at LC5_6_H3
--operation mode is counter

GB63_sload_path[14]_lut_out = GB63_sload_path[14] $ (Q1L66 & !GB63L92);
GB63_sload_path[14]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[14]_lut_out;
GB63_sload_path[14] = DFFE(GB63_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_6_H3
--operation mode is counter

GB63L13 = CARRY(GB63_sload_path[14] & !GB63L92);


--GB63_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[13] at LC4_6_H3
--operation mode is counter

GB63_sload_path[13]_lut_out = GB63_sload_path[13] $ (Q1L66 & GB63L72);
GB63_sload_path[13]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[13]_lut_out;
GB63_sload_path[13] = DFFE(GB63_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_6_H3
--operation mode is counter

GB63L92 = CARRY(!GB63L72 # !GB63_sload_path[13]);


--GB63_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[12] at LC3_6_H3
--operation mode is counter

GB63_sload_path[12]_lut_out = GB63_sload_path[12] $ (Q1L66 & !GB63L52);
GB63_sload_path[12]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[12]_lut_out;
GB63_sload_path[12] = DFFE(GB63_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_6_H3
--operation mode is counter

GB63L72 = CARRY(GB63_sload_path[12] & !GB63L52);


--GB63_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[11] at LC2_6_H3
--operation mode is counter

GB63_sload_path[11]_lut_out = GB63_sload_path[11] $ (Q1L66 & GB63L32);
GB63_sload_path[11]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[11]_lut_out;
GB63_sload_path[11] = DFFE(GB63_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_6_H3
--operation mode is counter

GB63L52 = CARRY(!GB63L32 # !GB63_sload_path[11]);


--GB63_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[10] at LC1_6_H3
--operation mode is counter

GB63_sload_path[10]_lut_out = GB63_sload_path[10] $ (Q1L66 & !GB63L12);
GB63_sload_path[10]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[10]_lut_out;
GB63_sload_path[10] = DFFE(GB63_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_6_H3
--operation mode is counter

GB63L32 = CARRY(GB63_sload_path[10] & !GB63L12);


--GB63_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[9] at LC10_4_H3
--operation mode is counter

GB63_sload_path[9]_lut_out = GB63_sload_path[9] $ (Q1L66 & GB63L91);
GB63_sload_path[9]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[9]_lut_out;
GB63_sload_path[9] = DFFE(GB63_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_4_H3
--operation mode is counter

GB63L12 = CARRY(!GB63L91 # !GB63_sload_path[9]);


--GB63_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[8] at LC9_4_H3
--operation mode is counter

GB63_sload_path[8]_lut_out = GB63_sload_path[8] $ (Q1L66 & !GB63L71);
GB63_sload_path[8]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[8]_lut_out;
GB63_sload_path[8] = DFFE(GB63_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_4_H3
--operation mode is counter

GB63L91 = CARRY(GB63_sload_path[8] & !GB63L71);


--GB63_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[7] at LC8_4_H3
--operation mode is counter

GB63_sload_path[7]_lut_out = GB63_sload_path[7] $ (Q1L66 & GB63L51);
GB63_sload_path[7]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[7]_lut_out;
GB63_sload_path[7] = DFFE(GB63_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_H3
--operation mode is counter

GB63L71 = CARRY(!GB63L51 # !GB63_sload_path[7]);


--GB63_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[6] at LC7_4_H3
--operation mode is counter

GB63_sload_path[6]_lut_out = GB63_sload_path[6] $ (Q1L66 & !GB63L31);
GB63_sload_path[6]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[6]_lut_out;
GB63_sload_path[6] = DFFE(GB63_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_H3
--operation mode is counter

GB63L51 = CARRY(GB63_sload_path[6] & !GB63L31);


--GB63_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[5] at LC6_4_H3
--operation mode is counter

GB63_sload_path[5]_lut_out = GB63_sload_path[5] $ (Q1L66 & GB63L11);
GB63_sload_path[5]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[5]_lut_out;
GB63_sload_path[5] = DFFE(GB63_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_H3
--operation mode is counter

GB63L31 = CARRY(!GB63L11 # !GB63_sload_path[5]);


--GB63_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[4] at LC5_4_H3
--operation mode is counter

GB63_sload_path[4]_lut_out = GB63_sload_path[4] $ (Q1L66 & !GB63L9);
GB63_sload_path[4]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[4]_lut_out;
GB63_sload_path[4] = DFFE(GB63_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_H3
--operation mode is counter

GB63L11 = CARRY(GB63_sload_path[4] & !GB63L9);


--GB63_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[3] at LC4_4_H3
--operation mode is counter

GB63_sload_path[3]_lut_out = GB63_sload_path[3] $ (Q1L66 & GB63L7);
GB63_sload_path[3]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[3]_lut_out;
GB63_sload_path[3] = DFFE(GB63_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_H3
--operation mode is counter

GB63L9 = CARRY(!GB63L7 # !GB63_sload_path[3]);


--GB63_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[2] at LC3_4_H3
--operation mode is counter

GB63_sload_path[2]_lut_out = GB63_sload_path[2] $ (Q1L66 & !GB63L5);
GB63_sload_path[2]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[2]_lut_out;
GB63_sload_path[2] = DFFE(GB63_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_H3
--operation mode is counter

GB63L7 = CARRY(GB63_sload_path[2] & !GB63L5);


--GB63_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[1] at LC2_4_H3
--operation mode is counter

GB63_sload_path[1]_lut_out = GB63_sload_path[1] $ (Q1L66 & GB63L3);
GB63_sload_path[1]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[1]_lut_out;
GB63_sload_path[1] = DFFE(GB63_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_H3
--operation mode is counter

GB63L5 = CARRY(!GB63L3 # !GB63_sload_path[1]);


--GB63_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_H3
--operation mode is qfbk_counter

GB63_sload_path[0]_lut_out = Q1L66 $ GB63_sload_path[0];
GB63_sload_path[0]_reg_input = !Q1_reduce_nor_3 & GB63_sload_path[0]_lut_out;
GB63_sload_path[0] = DFFE(GB63_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB63L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_362|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_H3
--operation mode is qfbk_counter

GB63L3 = CARRY(GB63_sload_path[0]);


--GB33_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[15] at LC6_4_E2
--operation mode is normal

GB33_sload_path[15]_lut_out = GB33_sload_path[15] $ (P1L56 & GB33L13);
GB33_sload_path[15]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[15]_lut_out;
GB33_sload_path[15] = DFFE(GB33_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--GB33_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[14] at LC5_4_E2
--operation mode is counter

GB33_sload_path[14]_lut_out = GB33_sload_path[14] $ (P1L56 & !GB33L92);
GB33_sload_path[14]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[14]_lut_out;
GB33_sload_path[14] = DFFE(GB33_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_4_E2
--operation mode is counter

GB33L13 = CARRY(GB33_sload_path[14] & !GB33L92);


--GB33_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[13] at LC4_4_E2
--operation mode is counter

GB33_sload_path[13]_lut_out = GB33_sload_path[13] $ (P1L56 & GB33L72);
GB33_sload_path[13]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[13]_lut_out;
GB33_sload_path[13] = DFFE(GB33_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_4_E2
--operation mode is counter

GB33L92 = CARRY(!GB33L72 # !GB33_sload_path[13]);


--GB33_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[12] at LC3_4_E2
--operation mode is counter

GB33_sload_path[12]_lut_out = GB33_sload_path[12] $ (P1L56 & !GB33L52);
GB33_sload_path[12]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[12]_lut_out;
GB33_sload_path[12] = DFFE(GB33_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_4_E2
--operation mode is counter

GB33L72 = CARRY(GB33_sload_path[12] & !GB33L52);


--GB33_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[11] at LC2_4_E2
--operation mode is counter

GB33_sload_path[11]_lut_out = GB33_sload_path[11] $ (P1L56 & GB33L32);
GB33_sload_path[11]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[11]_lut_out;
GB33_sload_path[11] = DFFE(GB33_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_4_E2
--operation mode is counter

GB33L52 = CARRY(!GB33L32 # !GB33_sload_path[11]);


--GB33_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[10] at LC1_4_E2
--operation mode is counter

GB33_sload_path[10]_lut_out = GB33_sload_path[10] $ (P1L56 & !GB33L12);
GB33_sload_path[10]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[10]_lut_out;
GB33_sload_path[10] = DFFE(GB33_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_4_E2
--operation mode is counter

GB33L32 = CARRY(GB33_sload_path[10] & !GB33L12);


--GB33_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[9] at LC10_2_E2
--operation mode is counter

GB33_sload_path[9]_lut_out = GB33_sload_path[9] $ (P1L56 & GB33L91);
GB33_sload_path[9]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[9]_lut_out;
GB33_sload_path[9] = DFFE(GB33_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_2_E2
--operation mode is counter

GB33L12 = CARRY(!GB33L91 # !GB33_sload_path[9]);


--GB33_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[8] at LC9_2_E2
--operation mode is counter

GB33_sload_path[8]_lut_out = GB33_sload_path[8] $ (P1L56 & !GB33L71);
GB33_sload_path[8]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[8]_lut_out;
GB33_sload_path[8] = DFFE(GB33_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_2_E2
--operation mode is counter

GB33L91 = CARRY(GB33_sload_path[8] & !GB33L71);


--GB33_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[7] at LC8_2_E2
--operation mode is counter

GB33_sload_path[7]_lut_out = GB33_sload_path[7] $ (P1L56 & GB33L51);
GB33_sload_path[7]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[7]_lut_out;
GB33_sload_path[7] = DFFE(GB33_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_2_E2
--operation mode is counter

GB33L71 = CARRY(!GB33L51 # !GB33_sload_path[7]);


--GB33_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[6] at LC7_2_E2
--operation mode is counter

GB33_sload_path[6]_lut_out = GB33_sload_path[6] $ (P1L56 & !GB33L31);
GB33_sload_path[6]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[6]_lut_out;
GB33_sload_path[6] = DFFE(GB33_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_2_E2
--operation mode is counter

GB33L51 = CARRY(GB33_sload_path[6] & !GB33L31);


--GB33_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[5] at LC6_2_E2
--operation mode is counter

GB33_sload_path[5]_lut_out = GB33_sload_path[5] $ (P1L56 & GB33L11);
GB33_sload_path[5]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[5]_lut_out;
GB33_sload_path[5] = DFFE(GB33_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_2_E2
--operation mode is counter

GB33L31 = CARRY(!GB33L11 # !GB33_sload_path[5]);


--GB33_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[4] at LC5_2_E2
--operation mode is counter

GB33_sload_path[4]_lut_out = GB33_sload_path[4] $ (P1L56 & !GB33L9);
GB33_sload_path[4]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[4]_lut_out;
GB33_sload_path[4] = DFFE(GB33_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_E2
--operation mode is counter

GB33L11 = CARRY(GB33_sload_path[4] & !GB33L9);


--GB33_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[3] at LC4_2_E2
--operation mode is counter

GB33_sload_path[3]_lut_out = GB33_sload_path[3] $ (P1L56 & GB33L7);
GB33_sload_path[3]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[3]_lut_out;
GB33_sload_path[3] = DFFE(GB33_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_E2
--operation mode is counter

GB33L9 = CARRY(!GB33L7 # !GB33_sload_path[3]);


--GB33_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[2] at LC3_2_E2
--operation mode is counter

GB33_sload_path[2]_lut_out = GB33_sload_path[2] $ (P1L56 & !GB33L5);
GB33_sload_path[2]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[2]_lut_out;
GB33_sload_path[2] = DFFE(GB33_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_E2
--operation mode is counter

GB33L7 = CARRY(GB33_sload_path[2] & !GB33L5);


--GB33_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[1] at LC2_2_E2
--operation mode is counter

GB33_sload_path[1]_lut_out = GB33_sload_path[1] $ (P1L56 & GB33L3);
GB33_sload_path[1]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[1]_lut_out;
GB33_sload_path[1] = DFFE(GB33_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_E2
--operation mode is counter

GB33L5 = CARRY(!GB33L3 # !GB33_sload_path[1]);


--GB33_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_E2
--operation mode is qfbk_counter

GB33_sload_path[0]_lut_out = P1L56 $ GB33_sload_path[0];
GB33_sload_path[0]_reg_input = !P1_reduce_nor_3 & GB33_sload_path[0]_lut_out;
GB33_sload_path[0] = DFFE(GB33_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB33L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_E2
--operation mode is qfbk_counter

GB33L3 = CARRY(GB33_sload_path[0]);


--GB43_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[15] at LC6_13_E2
--operation mode is normal

GB43_sload_path[15]_lut_out = GB43_sload_path[15] $ (P1L66 & GB43L13);
GB43_sload_path[15]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[15]_lut_out;
GB43_sload_path[15] = DFFE(GB43_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);


--GB43_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[14] at LC5_13_E2
--operation mode is counter

GB43_sload_path[14]_lut_out = GB43_sload_path[14] $ (P1L66 & !GB43L92);
GB43_sload_path[14]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[14]_lut_out;
GB43_sload_path[14] = DFFE(GB43_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_13_E2
--operation mode is counter

GB43L13 = CARRY(GB43_sload_path[14] & !GB43L92);


--GB43_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[13] at LC4_13_E2
--operation mode is counter

GB43_sload_path[13]_lut_out = GB43_sload_path[13] $ (P1L66 & GB43L72);
GB43_sload_path[13]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[13]_lut_out;
GB43_sload_path[13] = DFFE(GB43_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_E2
--operation mode is counter

GB43L92 = CARRY(!GB43L72 # !GB43_sload_path[13]);


--GB43_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[12] at LC3_13_E2
--operation mode is counter

GB43_sload_path[12]_lut_out = GB43_sload_path[12] $ (P1L66 & !GB43L52);
GB43_sload_path[12]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[12]_lut_out;
GB43_sload_path[12] = DFFE(GB43_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_E2
--operation mode is counter

GB43L72 = CARRY(GB43_sload_path[12] & !GB43L52);


--GB43_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[11] at LC2_13_E2
--operation mode is counter

GB43_sload_path[11]_lut_out = GB43_sload_path[11] $ (P1L66 & GB43L32);
GB43_sload_path[11]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[11]_lut_out;
GB43_sload_path[11] = DFFE(GB43_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_E2
--operation mode is counter

GB43L52 = CARRY(!GB43L32 # !GB43_sload_path[11]);


--GB43_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[10] at LC1_13_E2
--operation mode is counter

GB43_sload_path[10]_lut_out = GB43_sload_path[10] $ (P1L66 & !GB43L12);
GB43_sload_path[10]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[10]_lut_out;
GB43_sload_path[10] = DFFE(GB43_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_E2
--operation mode is counter

GB43L32 = CARRY(GB43_sload_path[10] & !GB43L12);


--GB43_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[9] at LC10_11_E2
--operation mode is counter

GB43_sload_path[9]_lut_out = GB43_sload_path[9] $ (P1L66 & GB43L91);
GB43_sload_path[9]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[9]_lut_out;
GB43_sload_path[9] = DFFE(GB43_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_E2
--operation mode is counter

GB43L12 = CARRY(!GB43L91 # !GB43_sload_path[9]);


--GB43_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[8] at LC9_11_E2
--operation mode is counter

GB43_sload_path[8]_lut_out = GB43_sload_path[8] $ (P1L66 & !GB43L71);
GB43_sload_path[8]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[8]_lut_out;
GB43_sload_path[8] = DFFE(GB43_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_E2
--operation mode is counter

GB43L91 = CARRY(GB43_sload_path[8] & !GB43L71);


--GB43_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[7] at LC8_11_E2
--operation mode is counter

GB43_sload_path[7]_lut_out = GB43_sload_path[7] $ (P1L66 & GB43L51);
GB43_sload_path[7]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[7]_lut_out;
GB43_sload_path[7] = DFFE(GB43_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_E2
--operation mode is counter

GB43L71 = CARRY(!GB43L51 # !GB43_sload_path[7]);


--GB43_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[6] at LC7_11_E2
--operation mode is counter

GB43_sload_path[6]_lut_out = GB43_sload_path[6] $ (P1L66 & !GB43L31);
GB43_sload_path[6]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[6]_lut_out;
GB43_sload_path[6] = DFFE(GB43_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_E2
--operation mode is counter

GB43L51 = CARRY(GB43_sload_path[6] & !GB43L31);


--GB43_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[5] at LC6_11_E2
--operation mode is counter

GB43_sload_path[5]_lut_out = GB43_sload_path[5] $ (P1L66 & GB43L11);
GB43_sload_path[5]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[5]_lut_out;
GB43_sload_path[5] = DFFE(GB43_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_E2
--operation mode is counter

GB43L31 = CARRY(!GB43L11 # !GB43_sload_path[5]);


--GB43_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[4] at LC5_11_E2
--operation mode is counter

GB43_sload_path[4]_lut_out = GB43_sload_path[4] $ (P1L66 & !GB43L9);
GB43_sload_path[4]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[4]_lut_out;
GB43_sload_path[4] = DFFE(GB43_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_E2
--operation mode is counter

GB43L11 = CARRY(GB43_sload_path[4] & !GB43L9);


--GB43_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_E2
--operation mode is counter

GB43_sload_path[3]_lut_out = GB43_sload_path[3] $ (P1L66 & GB43L7);
GB43_sload_path[3]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[3]_lut_out;
GB43_sload_path[3] = DFFE(GB43_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_E2
--operation mode is counter

GB43L9 = CARRY(!GB43L7 # !GB43_sload_path[3]);


--GB43_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_E2
--operation mode is counter

GB43_sload_path[2]_lut_out = GB43_sload_path[2] $ (P1L66 & !GB43L5);
GB43_sload_path[2]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[2]_lut_out;
GB43_sload_path[2] = DFFE(GB43_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_E2
--operation mode is counter

GB43L7 = CARRY(GB43_sload_path[2] & !GB43L5);


--GB43_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_E2
--operation mode is counter

GB43_sload_path[1]_lut_out = GB43_sload_path[1] $ (P1L66 & GB43L3);
GB43_sload_path[1]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[1]_lut_out;
GB43_sload_path[1] = DFFE(GB43_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_E2
--operation mode is counter

GB43L5 = CARRY(!GB43L3 # !GB43_sload_path[1]);


--GB43_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_E2
--operation mode is qfbk_counter

GB43_sload_path[0]_lut_out = P1L66 $ GB43_sload_path[0];
GB43_sload_path[0]_reg_input = !P1_reduce_nor_3 & GB43_sload_path[0]_lut_out;
GB43_sload_path[0] = DFFE(GB43_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !V1L4Q);

--GB43L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_E2
--operation mode is qfbk_counter

GB43L3 = CARRY(GB43_sload_path[0]);


--GB13_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[15] at LC6_7_A1
--operation mode is normal

GB13_sload_path[15]_lut_out = GB13L13 $ GB13_sload_path[15];
GB13_sload_path[15] = DFFE(GB13_sload_path[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);


--GB13_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[14] at LC5_7_A1
--operation mode is arithmetic

GB13_sload_path[14]_lut_out = GB13_sload_path[14] $ !GB13L92;
GB13_sload_path[14] = DFFE(GB13_sload_path[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_7_A1
--operation mode is arithmetic

GB13L13 = CARRY(GB13_sload_path[14] & !GB13L92);


--GB13_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[13] at LC4_7_A1
--operation mode is arithmetic

GB13_sload_path[13]_lut_out = GB13_sload_path[13] $ GB13L72;
GB13_sload_path[13] = DFFE(GB13_sload_path[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_A1
--operation mode is arithmetic

GB13L92 = CARRY(!GB13L72 # !GB13_sload_path[13]);


--GB13_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[12] at LC3_7_A1
--operation mode is arithmetic

GB13_sload_path[12]_lut_out = GB13_sload_path[12] $ !GB13L52;
GB13_sload_path[12] = DFFE(GB13_sload_path[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_A1
--operation mode is arithmetic

GB13L72 = CARRY(GB13_sload_path[12] & !GB13L52);


--GB13_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[11] at LC2_7_A1
--operation mode is arithmetic

GB13_sload_path[11]_lut_out = GB13_sload_path[11] $ GB13L32;
GB13_sload_path[11] = DFFE(GB13_sload_path[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_A1
--operation mode is arithmetic

GB13L52 = CARRY(!GB13L32 # !GB13_sload_path[11]);


--GB13_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[10] at LC1_7_A1
--operation mode is arithmetic

GB13_sload_path[10]_lut_out = GB13_sload_path[10] $ !GB13L12;
GB13_sload_path[10] = DFFE(GB13_sload_path[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_A1
--operation mode is arithmetic

GB13L32 = CARRY(GB13_sload_path[10] & !GB13L12);


--GB13_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[9] at LC10_5_A1
--operation mode is arithmetic

GB13_sload_path[9]_lut_out = GB13_sload_path[9] $ GB13L91;
GB13_sload_path[9] = DFFE(GB13_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_A1
--operation mode is arithmetic

GB13L12 = CARRY(!GB13L91 # !GB13_sload_path[9]);


--GB13_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[8] at LC9_5_A1
--operation mode is arithmetic

GB13_sload_path[8]_lut_out = GB13_sload_path[8] $ !GB13L71;
GB13_sload_path[8] = DFFE(GB13_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_A1
--operation mode is arithmetic

GB13L91 = CARRY(GB13_sload_path[8] & !GB13L71);


--GB13_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_A1
--operation mode is arithmetic

GB13_sload_path[7]_lut_out = GB13_sload_path[7] $ GB13L51;
GB13_sload_path[7] = DFFE(GB13_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_A1
--operation mode is arithmetic

GB13L71 = CARRY(!GB13L51 # !GB13_sload_path[7]);


--GB13_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_A1
--operation mode is arithmetic

GB13_sload_path[6]_lut_out = GB13_sload_path[6] $ !GB13L31;
GB13_sload_path[6] = DFFE(GB13_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_A1
--operation mode is arithmetic

GB13L51 = CARRY(GB13_sload_path[6] & !GB13L31);


--GB13_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_A1
--operation mode is arithmetic

GB13_sload_path[5]_lut_out = GB13_sload_path[5] $ GB13L11;
GB13_sload_path[5] = DFFE(GB13_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_A1
--operation mode is arithmetic

GB13L31 = CARRY(!GB13L11 # !GB13_sload_path[5]);


--GB13_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_A1
--operation mode is arithmetic

GB13_sload_path[4]_lut_out = GB13_sload_path[4] $ !GB13L9;
GB13_sload_path[4] = DFFE(GB13_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_A1
--operation mode is arithmetic

GB13L11 = CARRY(GB13_sload_path[4] & !GB13L9);


--GB13_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_A1
--operation mode is arithmetic

GB13_sload_path[3]_lut_out = GB13_sload_path[3] $ GB13L7;
GB13_sload_path[3] = DFFE(GB13_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_A1
--operation mode is arithmetic

GB13L9 = CARRY(!GB13L7 # !GB13_sload_path[3]);


--GB13_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_A1
--operation mode is arithmetic

GB13_sload_path[2]_lut_out = GB13_sload_path[2] $ !GB13L5;
GB13_sload_path[2] = DFFE(GB13_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_A1
--operation mode is arithmetic

GB13L7 = CARRY(GB13_sload_path[2] & !GB13L5);


--GB13_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_A1
--operation mode is arithmetic

GB13_sload_path[1]_lut_out = GB13_sload_path[1] $ GB13L3;
GB13_sload_path[1] = DFFE(GB13_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_A1
--operation mode is arithmetic

GB13L5 = CARRY(!GB13L3 # !GB13_sload_path[1]);


--GB13_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_A1
--operation mode is qfbk_counter

GB13_sload_path[0]_lut_out = !GB13_sload_path[0];
GB13_sload_path[0] = DFFE(GB13_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--GB13L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_359|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_A1
--operation mode is qfbk_counter

GB13L3 = CARRY(GB13_sload_path[0]);


--GB4_sload_path[7] is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_M1
--operation mode is normal

GB4_sload_path[7]_lut_out = GB4_sload_path[7] $ GB4L51;
GB4_sload_path[7] = DFFE(GB4_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , ED1L3Q);


--GB4_sload_path[6] is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_M1
--operation mode is arithmetic

GB4_sload_path[6]_lut_out = GB4_sload_path[6] $ !GB4L31;
GB4_sload_path[6] = DFFE(GB4_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , ED1L3Q);

--GB4L51 is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_M1
--operation mode is arithmetic

GB4L51 = CARRY(GB4_sload_path[6] & !GB4L31);


--GB4_sload_path[5] is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_M1
--operation mode is arithmetic

GB4_sload_path[5]_lut_out = GB4_sload_path[5] $ GB4L11;
GB4_sload_path[5] = DFFE(GB4_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , ED1L3Q);

--GB4L31 is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_M1
--operation mode is arithmetic

GB4L31 = CARRY(!GB4L11 # !GB4_sload_path[5]);


--GB4_sload_path[4] is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_M1
--operation mode is arithmetic

GB4_sload_path[4]_lut_out = GB4_sload_path[4] $ !GB4L9;
GB4_sload_path[4] = DFFE(GB4_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , ED1L3Q);

--GB4L11 is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_M1
--operation mode is arithmetic

GB4L11 = CARRY(GB4_sload_path[4] & !GB4L9);


--GB4_sload_path[3] is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_M1
--operation mode is arithmetic

GB4_sload_path[3]_lut_out = GB4_sload_path[3] $ GB4L7;
GB4_sload_path[3] = DFFE(GB4_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , ED1L3Q);

--GB4L9 is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_M1
--operation mode is arithmetic

GB4L9 = CARRY(!GB4L7 # !GB4_sload_path[3]);


--GB4_sload_path[2] is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_M1
--operation mode is arithmetic

GB4_sload_path[2]_lut_out = GB4_sload_path[2] $ !GB4L5;
GB4_sload_path[2] = DFFE(GB4_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , ED1L3Q);

--GB4L7 is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_M1
--operation mode is arithmetic

GB4L7 = CARRY(GB4_sload_path[2] & !GB4L5);


--GB4_sload_path[1] is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_M1
--operation mode is arithmetic

GB4_sload_path[1]_lut_out = GB4_sload_path[1] $ GB4L3;
GB4_sload_path[1] = DFFE(GB4_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , ED1L3Q);

--GB4L5 is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_M1
--operation mode is arithmetic

GB4L5 = CARRY(!GB4L3 # !GB4_sload_path[1]);


--GB4_sload_path[0] is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_M1
--operation mode is qfbk_counter

GB4_sload_path[0]_lut_out = !GB4_sload_path[0];
GB4_sload_path[0] = DFFE(GB4_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , ED1L3Q);

--GB4L3 is lpm_counter:ctrl_err_cnt_rtl_358|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_M1
--operation mode is qfbk_counter

GB4L3 = CARRY(GB4_sload_path[0]);


--GB1_sload_path[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[1] at LC2_4_R2
--operation mode is normal

GB1_sload_path[1]_lut_out = GB1_sload_path[1] $ GB1L3;
GB1_sload_path[1]_reg_input = !CB1_rst_divide & GB1_sload_path[1]_lut_out;
GB1_sload_path[1] = DFFE(GB1_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--GB1_sload_path[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_357|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_R2
--operation mode is qfbk_counter

GB1_sload_path[0]_lut_out = !GB1_sload_path[0];
GB1_sload_path[0]_reg_input = !CB1_rst_divide & GB1_sload_path[0]_lut_out;
GB1_sload_path[0] = DFFE(GB1_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_357|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_R2
--operation mode is qfbk_counter

GB1L3 = CARRY(GB1_sload_path[0]);


--GB2_sload_path[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_U2
--operation mode is normal

GB2_sload_path[1]_lut_out = GB2L3 $ GB2_sload_path[1];
GB2_sload_path[1]_reg_input = !CB2_rst_divide & GB2_sload_path[1]_lut_out;
GB2_sload_path[1] = DFFE(GB2_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--GB2_sload_path[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_U2
--operation mode is qfbk_counter

GB2_sload_path[0]_lut_out = !GB2_sload_path[0];
GB2_sload_path[0]_reg_input = !CB2_rst_divide & GB2_sload_path[0]_lut_out;
GB2_sload_path[0] = DFFE(GB2_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_U2
--operation mode is qfbk_counter

GB2L3 = CARRY(GB2_sload_path[0]);


--GB73_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[15] at LC6_15_K1
--operation mode is normal

GB73_sload_path[15]_lut_out = GB73_sload_path[15] $ GB73L13;
GB73_sload_path[15]_reg_input = Y1_command_0_local[26] & GB73_sload_path[15]_lut_out;
GB73_sload_path[15] = DFFE(GB73_sload_path[15]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--GB73_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[14] at LC5_15_K1
--operation mode is counter

GB73_sload_path[14]_lut_out = GB73_sload_path[14] $ !GB73L92;
GB73_sload_path[14]_reg_input = Y1_command_0_local[26] & GB73_sload_path[14]_lut_out;
GB73_sload_path[14] = DFFE(GB73_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_15_K1
--operation mode is counter

GB73L13 = CARRY(GB73_sload_path[14] & !GB73L92);


--GB73_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[13] at LC4_15_K1
--operation mode is counter

GB73_sload_path[13]_lut_out = GB73_sload_path[13] $ GB73L72;
GB73_sload_path[13]_reg_input = Y1_command_0_local[26] & GB73_sload_path[13]_lut_out;
GB73_sload_path[13] = DFFE(GB73_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_15_K1
--operation mode is counter

GB73L92 = CARRY(!GB73L72 # !GB73_sload_path[13]);


--GB73_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[12] at LC3_15_K1
--operation mode is counter

GB73_sload_path[12]_lut_out = GB73_sload_path[12] $ !GB73L52;
GB73_sload_path[12]_reg_input = Y1_command_0_local[26] & GB73_sload_path[12]_lut_out;
GB73_sload_path[12] = DFFE(GB73_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_15_K1
--operation mode is counter

GB73L72 = CARRY(GB73_sload_path[12] & !GB73L52);


--GB73_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[11] at LC2_15_K1
--operation mode is counter

GB73_sload_path[11]_lut_out = GB73_sload_path[11] $ GB73L32;
GB73_sload_path[11]_reg_input = Y1_command_0_local[26] & GB73_sload_path[11]_lut_out;
GB73_sload_path[11] = DFFE(GB73_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_15_K1
--operation mode is counter

GB73L52 = CARRY(!GB73L32 # !GB73_sload_path[11]);


--GB73_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[10] at LC1_15_K1
--operation mode is counter

GB73_sload_path[10]_lut_out = GB73_sload_path[10] $ !GB73L12;
GB73_sload_path[10]_reg_input = Y1_command_0_local[26] & GB73_sload_path[10]_lut_out;
GB73_sload_path[10] = DFFE(GB73_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_15_K1
--operation mode is counter

GB73L32 = CARRY(GB73_sload_path[10] & !GB73L12);


--GB73_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[9] at LC10_13_K1
--operation mode is counter

GB73_sload_path[9]_lut_out = GB73_sload_path[9] $ GB73L91;
GB73_sload_path[9]_reg_input = Y1_command_0_local[26] & GB73_sload_path[9]_lut_out;
GB73_sload_path[9] = DFFE(GB73_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_13_K1
--operation mode is counter

GB73L12 = CARRY(!GB73L91 # !GB73_sload_path[9]);


--GB73_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[8] at LC9_13_K1
--operation mode is counter

GB73_sload_path[8]_lut_out = GB73_sload_path[8] $ !GB73L71;
GB73_sload_path[8]_reg_input = Y1_command_0_local[26] & GB73_sload_path[8]_lut_out;
GB73_sload_path[8] = DFFE(GB73_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_13_K1
--operation mode is counter

GB73L91 = CARRY(GB73_sload_path[8] & !GB73L71);


--GB73_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[7] at LC8_13_K1
--operation mode is counter

GB73_sload_path[7]_lut_out = GB73_sload_path[7] $ GB73L51;
GB73_sload_path[7]_reg_input = Y1_command_0_local[26] & GB73_sload_path[7]_lut_out;
GB73_sload_path[7] = DFFE(GB73_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_13_K1
--operation mode is counter

GB73L71 = CARRY(!GB73L51 # !GB73_sload_path[7]);


--GB73_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[6] at LC7_13_K1
--operation mode is counter

GB73_sload_path[6]_lut_out = GB73_sload_path[6] $ !GB73L31;
GB73_sload_path[6]_reg_input = Y1_command_0_local[26] & GB73_sload_path[6]_lut_out;
GB73_sload_path[6] = DFFE(GB73_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_13_K1
--operation mode is counter

GB73L51 = CARRY(GB73_sload_path[6] & !GB73L31);


--GB73_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[5] at LC6_13_K1
--operation mode is counter

GB73_sload_path[5]_lut_out = GB73_sload_path[5] $ GB73L11;
GB73_sload_path[5]_reg_input = Y1_command_0_local[26] & GB73_sload_path[5]_lut_out;
GB73_sload_path[5] = DFFE(GB73_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_13_K1
--operation mode is counter

GB73L31 = CARRY(!GB73L11 # !GB73_sload_path[5]);


--GB73_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[4] at LC5_13_K1
--operation mode is counter

GB73_sload_path[4]_lut_out = GB73_sload_path[4] $ !GB73L9;
GB73_sload_path[4]_reg_input = Y1_command_0_local[26] & GB73_sload_path[4]_lut_out;
GB73_sload_path[4] = DFFE(GB73_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_13_K1
--operation mode is counter

GB73L11 = CARRY(GB73_sload_path[4] & !GB73L9);


--GB73_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_K1
--operation mode is counter

GB73_sload_path[3]_lut_out = GB73_sload_path[3] $ GB73L7;
GB73_sload_path[3]_reg_input = Y1_command_0_local[26] & GB73_sload_path[3]_lut_out;
GB73_sload_path[3] = DFFE(GB73_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_K1
--operation mode is counter

GB73L9 = CARRY(!GB73L7 # !GB73_sload_path[3]);


--GB73_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_K1
--operation mode is counter

GB73_sload_path[2]_lut_out = GB73_sload_path[2] $ !GB73L5;
GB73_sload_path[2]_reg_input = Y1_command_0_local[26] & GB73_sload_path[2]_lut_out;
GB73_sload_path[2] = DFFE(GB73_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_K1
--operation mode is counter

GB73L7 = CARRY(GB73_sload_path[2] & !GB73L5);


--GB73_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_K1
--operation mode is counter

GB73_sload_path[1]_lut_out = GB73_sload_path[1] $ GB73L3;
GB73_sload_path[1]_reg_input = Y1_command_0_local[26] & GB73_sload_path[1]_lut_out;
GB73_sload_path[1] = DFFE(GB73_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_K1
--operation mode is counter

GB73L5 = CARRY(!GB73L3 # !GB73_sload_path[1]);


--GB73_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_K1
--operation mode is qfbk_counter

GB73_sload_path[0]_lut_out = !GB73_sload_path[0];
GB73_sload_path[0]_reg_input = Y1_command_0_local[26] & GB73_sload_path[0]_lut_out;
GB73_sload_path[0] = DFFE(GB73_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );

--GB73L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_355|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_K1
--operation mode is qfbk_counter

GB73L3 = CARRY(GB73_sload_path[0]);


--GB93_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[47] at LC8_15_I2
--operation mode is normal

GB93_sload_path[47]_lut_out = GB93L59 $ GB93_sload_path[47];
GB93_sload_path[47] = DFFE(GB93_sload_path[47]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--GB93_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[46] at LC7_15_I2
--operation mode is arithmetic

GB93_sload_path[46]_lut_out = GB93_sload_path[46] $ !GB93L39;
GB93_sload_path[46] = DFFE(GB93_sload_path[46]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_15_I2
--operation mode is arithmetic

GB93L59 = CARRY(GB93_sload_path[46] & !GB93L39);


--GB93_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[45] at LC6_15_I2
--operation mode is arithmetic

GB93_sload_path[45]_lut_out = GB93_sload_path[45] $ GB93L19;
GB93_sload_path[45] = DFFE(GB93_sload_path[45]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_15_I2
--operation mode is arithmetic

GB93L39 = CARRY(!GB93L19 # !GB93_sload_path[45]);


--GB93_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[44] at LC5_15_I2
--operation mode is arithmetic

GB93_sload_path[44]_lut_out = GB93_sload_path[44] $ !GB93L98;
GB93_sload_path[44] = DFFE(GB93_sload_path[44]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_15_I2
--operation mode is arithmetic

GB93L19 = CARRY(GB93_sload_path[44] & !GB93L98);


--GB93_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[43] at LC4_15_I2
--operation mode is arithmetic

GB93_sload_path[43]_lut_out = GB93_sload_path[43] $ GB93L78;
GB93_sload_path[43] = DFFE(GB93_sload_path[43]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_15_I2
--operation mode is arithmetic

GB93L98 = CARRY(!GB93L78 # !GB93_sload_path[43]);


--GB93_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[42] at LC3_15_I2
--operation mode is arithmetic

GB93_sload_path[42]_lut_out = GB93_sload_path[42] $ !GB93L58;
GB93_sload_path[42] = DFFE(GB93_sload_path[42]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_15_I2
--operation mode is arithmetic

GB93L78 = CARRY(GB93_sload_path[42] & !GB93L58);


--GB93_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[41] at LC2_15_I2
--operation mode is arithmetic

GB93_sload_path[41]_lut_out = GB93_sload_path[41] $ GB93L38;
GB93_sload_path[41] = DFFE(GB93_sload_path[41]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_15_I2
--operation mode is arithmetic

GB93L58 = CARRY(!GB93L38 # !GB93_sload_path[41]);


--GB93_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[40] at LC1_15_I2
--operation mode is arithmetic

GB93_sload_path[40]_lut_out = GB93_sload_path[40] $ !GB93L18;
GB93_sload_path[40] = DFFE(GB93_sload_path[40]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_15_I2
--operation mode is arithmetic

GB93L38 = CARRY(GB93_sload_path[40] & !GB93L18);


--GB93_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[39] at LC10_13_I2
--operation mode is arithmetic

GB93_sload_path[39]_lut_out = GB93_sload_path[39] $ GB93L97;
GB93_sload_path[39] = DFFE(GB93_sload_path[39]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_13_I2
--operation mode is arithmetic

GB93L18 = CARRY(!GB93L97 # !GB93_sload_path[39]);


--GB93_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[38] at LC9_13_I2
--operation mode is arithmetic

GB93_sload_path[38]_lut_out = GB93_sload_path[38] $ !GB93L77;
GB93_sload_path[38] = DFFE(GB93_sload_path[38]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_13_I2
--operation mode is arithmetic

GB93L97 = CARRY(GB93_sload_path[38] & !GB93L77);


--GB93_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[37] at LC8_13_I2
--operation mode is arithmetic

GB93_sload_path[37]_lut_out = GB93_sload_path[37] $ GB93L57;
GB93_sload_path[37] = DFFE(GB93_sload_path[37]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_13_I2
--operation mode is arithmetic

GB93L77 = CARRY(!GB93L57 # !GB93_sload_path[37]);


--GB93_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[36] at LC7_13_I2
--operation mode is arithmetic

GB93_sload_path[36]_lut_out = GB93_sload_path[36] $ !GB93L37;
GB93_sload_path[36] = DFFE(GB93_sload_path[36]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_13_I2
--operation mode is arithmetic

GB93L57 = CARRY(GB93_sload_path[36] & !GB93L37);


--GB93_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[35] at LC6_13_I2
--operation mode is arithmetic

GB93_sload_path[35]_lut_out = GB93_sload_path[35] $ GB93L17;
GB93_sload_path[35] = DFFE(GB93_sload_path[35]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_13_I2
--operation mode is arithmetic

GB93L37 = CARRY(!GB93L17 # !GB93_sload_path[35]);


--GB93_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[34] at LC5_13_I2
--operation mode is arithmetic

GB93_sload_path[34]_lut_out = GB93_sload_path[34] $ !GB93L96;
GB93_sload_path[34] = DFFE(GB93_sload_path[34]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_13_I2
--operation mode is arithmetic

GB93L17 = CARRY(GB93_sload_path[34] & !GB93L96);


--GB93_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[33] at LC4_13_I2
--operation mode is arithmetic

GB93_sload_path[33]_lut_out = GB93_sload_path[33] $ GB93L76;
GB93_sload_path[33] = DFFE(GB93_sload_path[33]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_13_I2
--operation mode is arithmetic

GB93L96 = CARRY(!GB93L76 # !GB93_sload_path[33]);


--GB93_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[32] at LC3_13_I2
--operation mode is arithmetic

GB93_sload_path[32]_lut_out = GB93_sload_path[32] $ !GB93L56;
GB93_sload_path[32] = DFFE(GB93_sload_path[32]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_13_I2
--operation mode is arithmetic

GB93L76 = CARRY(GB93_sload_path[32] & !GB93L56);


--GB93_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[31] at LC2_13_I2
--operation mode is arithmetic

GB93_sload_path[31]_lut_out = GB93_sload_path[31] $ GB93L36;
GB93_sload_path[31] = DFFE(GB93_sload_path[31]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_13_I2
--operation mode is arithmetic

GB93L56 = CARRY(!GB93L36 # !GB93_sload_path[31]);


--GB93_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[30] at LC1_13_I2
--operation mode is arithmetic

GB93_sload_path[30]_lut_out = GB93_sload_path[30] $ !GB93L16;
GB93_sload_path[30] = DFFE(GB93_sload_path[30]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_13_I2
--operation mode is arithmetic

GB93L36 = CARRY(GB93_sload_path[30] & !GB93L16);


--GB93_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[29] at LC10_11_I2
--operation mode is arithmetic

GB93_sload_path[29]_lut_out = GB93_sload_path[29] $ GB93L95;
GB93_sload_path[29] = DFFE(GB93_sload_path[29]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_11_I2
--operation mode is arithmetic

GB93L16 = CARRY(!GB93L95 # !GB93_sload_path[29]);


--GB93_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[28] at LC9_11_I2
--operation mode is arithmetic

GB93_sload_path[28]_lut_out = GB93_sload_path[28] $ !GB93L75;
GB93_sload_path[28] = DFFE(GB93_sload_path[28]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_11_I2
--operation mode is arithmetic

GB93L95 = CARRY(GB93_sload_path[28] & !GB93L75);


--GB93_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[27] at LC8_11_I2
--operation mode is arithmetic

GB93_sload_path[27]_lut_out = GB93_sload_path[27] $ GB93L55;
GB93_sload_path[27] = DFFE(GB93_sload_path[27]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_11_I2
--operation mode is arithmetic

GB93L75 = CARRY(!GB93L55 # !GB93_sload_path[27]);


--GB93_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[26] at LC7_11_I2
--operation mode is arithmetic

GB93_sload_path[26]_lut_out = GB93_sload_path[26] $ !GB93L35;
GB93_sload_path[26] = DFFE(GB93_sload_path[26]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_11_I2
--operation mode is arithmetic

GB93L55 = CARRY(GB93_sload_path[26] & !GB93L35);


--GB93_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[25] at LC6_11_I2
--operation mode is arithmetic

GB93_sload_path[25]_lut_out = GB93_sload_path[25] $ GB93L15;
GB93_sload_path[25] = DFFE(GB93_sload_path[25]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_11_I2
--operation mode is arithmetic

GB93L35 = CARRY(!GB93L15 # !GB93_sload_path[25]);


--GB93_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[24] at LC5_11_I2
--operation mode is arithmetic

GB93_sload_path[24]_lut_out = GB93_sload_path[24] $ !GB93L94;
GB93_sload_path[24] = DFFE(GB93_sload_path[24]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_11_I2
--operation mode is arithmetic

GB93L15 = CARRY(GB93_sload_path[24] & !GB93L94);


--GB93_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[23] at LC4_11_I2
--operation mode is arithmetic

GB93_sload_path[23]_lut_out = GB93_sload_path[23] $ GB93L74;
GB93_sload_path[23] = DFFE(GB93_sload_path[23]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_11_I2
--operation mode is arithmetic

GB93L94 = CARRY(!GB93L74 # !GB93_sload_path[23]);


--GB93_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[22] at LC3_11_I2
--operation mode is arithmetic

GB93_sload_path[22]_lut_out = GB93_sload_path[22] $ !GB93L54;
GB93_sload_path[22] = DFFE(GB93_sload_path[22]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_11_I2
--operation mode is arithmetic

GB93L74 = CARRY(GB93_sload_path[22] & !GB93L54);


--GB93_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[21] at LC2_11_I2
--operation mode is arithmetic

GB93_sload_path[21]_lut_out = GB93_sload_path[21] $ GB93L34;
GB93_sload_path[21] = DFFE(GB93_sload_path[21]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_11_I2
--operation mode is arithmetic

GB93L54 = CARRY(!GB93L34 # !GB93_sload_path[21]);


--GB93_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[20] at LC1_11_I2
--operation mode is arithmetic

GB93_sload_path[20]_lut_out = GB93_sload_path[20] $ !GB93L14;
GB93_sload_path[20] = DFFE(GB93_sload_path[20]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_11_I2
--operation mode is arithmetic

GB93L34 = CARRY(GB93_sload_path[20] & !GB93L14);


--GB93_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[19] at LC10_9_I2
--operation mode is arithmetic

GB93_sload_path[19]_lut_out = GB93_sload_path[19] $ GB93L93;
GB93_sload_path[19] = DFFE(GB93_sload_path[19]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_9_I2
--operation mode is arithmetic

GB93L14 = CARRY(!GB93L93 # !GB93_sload_path[19]);


--GB93_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[18] at LC9_9_I2
--operation mode is arithmetic

GB93_sload_path[18]_lut_out = GB93_sload_path[18] $ !GB93L73;
GB93_sload_path[18] = DFFE(GB93_sload_path[18]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_9_I2
--operation mode is arithmetic

GB93L93 = CARRY(GB93_sload_path[18] & !GB93L73);


--GB93_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[17] at LC8_9_I2
--operation mode is arithmetic

GB93_sload_path[17]_lut_out = GB93_sload_path[17] $ GB93L53;
GB93_sload_path[17] = DFFE(GB93_sload_path[17]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_9_I2
--operation mode is arithmetic

GB93L73 = CARRY(!GB93L53 # !GB93_sload_path[17]);


--GB93_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[16] at LC7_9_I2
--operation mode is arithmetic

GB93_sload_path[16]_lut_out = GB93_sload_path[16] $ !GB93L33;
GB93_sload_path[16] = DFFE(GB93_sload_path[16]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_9_I2
--operation mode is arithmetic

GB93L53 = CARRY(GB93_sload_path[16] & !GB93L33);


--GB93_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[15] at LC6_9_I2
--operation mode is arithmetic

GB93_sload_path[15]_lut_out = GB93_sload_path[15] $ GB93L13;
GB93_sload_path[15] = DFFE(GB93_sload_path[15]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_9_I2
--operation mode is arithmetic

GB93L33 = CARRY(!GB93L13 # !GB93_sload_path[15]);


--GB93_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[14] at LC5_9_I2
--operation mode is arithmetic

GB93_sload_path[14]_lut_out = GB93_sload_path[14] $ !GB93L92;
GB93_sload_path[14] = DFFE(GB93_sload_path[14]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_I2
--operation mode is arithmetic

GB93L13 = CARRY(GB93_sload_path[14] & !GB93L92);


--GB93_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[13] at LC4_9_I2
--operation mode is arithmetic

GB93_sload_path[13]_lut_out = GB93_sload_path[13] $ GB93L72;
GB93_sload_path[13] = DFFE(GB93_sload_path[13]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_I2
--operation mode is arithmetic

GB93L92 = CARRY(!GB93L72 # !GB93_sload_path[13]);


--GB93_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[12] at LC3_9_I2
--operation mode is arithmetic

GB93_sload_path[12]_lut_out = GB93_sload_path[12] $ !GB93L52;
GB93_sload_path[12] = DFFE(GB93_sload_path[12]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_I2
--operation mode is arithmetic

GB93L72 = CARRY(GB93_sload_path[12] & !GB93L52);


--GB93_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[11] at LC2_9_I2
--operation mode is arithmetic

GB93_sload_path[11]_lut_out = GB93_sload_path[11] $ GB93L32;
GB93_sload_path[11] = DFFE(GB93_sload_path[11]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_I2
--operation mode is arithmetic

GB93L52 = CARRY(!GB93L32 # !GB93_sload_path[11]);


--GB93_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[10] at LC1_9_I2
--operation mode is arithmetic

GB93_sload_path[10]_lut_out = GB93_sload_path[10] $ !GB93L12;
GB93_sload_path[10] = DFFE(GB93_sload_path[10]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_I2
--operation mode is arithmetic

GB93L32 = CARRY(GB93_sload_path[10] & !GB93L12);


--GB93_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_I2
--operation mode is arithmetic

GB93_sload_path[9]_lut_out = GB93_sload_path[9] $ GB93L91;
GB93_sload_path[9] = DFFE(GB93_sload_path[9]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_I2
--operation mode is arithmetic

GB93L12 = CARRY(!GB93L91 # !GB93_sload_path[9]);


--GB93_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_I2
--operation mode is arithmetic

GB93_sload_path[8]_lut_out = GB93_sload_path[8] $ !GB93L71;
GB93_sload_path[8] = DFFE(GB93_sload_path[8]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_I2
--operation mode is arithmetic

GB93L91 = CARRY(GB93_sload_path[8] & !GB93L71);


--GB93_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_I2
--operation mode is arithmetic

GB93_sload_path[7]_lut_out = GB93_sload_path[7] $ GB93L51;
GB93_sload_path[7] = DFFE(GB93_sload_path[7]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_I2
--operation mode is arithmetic

GB93L71 = CARRY(!GB93L51 # !GB93_sload_path[7]);


--GB93_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_I2
--operation mode is arithmetic

GB93_sload_path[6]_lut_out = GB93_sload_path[6] $ !GB93L31;
GB93_sload_path[6] = DFFE(GB93_sload_path[6]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_I2
--operation mode is arithmetic

GB93L51 = CARRY(GB93_sload_path[6] & !GB93L31);


--GB93_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_I2
--operation mode is arithmetic

GB93_sload_path[5]_lut_out = GB93_sload_path[5] $ GB93L11;
GB93_sload_path[5] = DFFE(GB93_sload_path[5]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_I2
--operation mode is arithmetic

GB93L31 = CARRY(!GB93L11 # !GB93_sload_path[5]);


--GB93_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_I2
--operation mode is arithmetic

GB93_sload_path[4]_lut_out = GB93_sload_path[4] $ !GB93L9;
GB93_sload_path[4] = DFFE(GB93_sload_path[4]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_I2
--operation mode is arithmetic

GB93L11 = CARRY(GB93_sload_path[4] & !GB93L9);


--GB93_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_I2
--operation mode is arithmetic

GB93_sload_path[3]_lut_out = GB93_sload_path[3] $ GB93L7;
GB93_sload_path[3] = DFFE(GB93_sload_path[3]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_I2
--operation mode is arithmetic

GB93L9 = CARRY(!GB93L7 # !GB93_sload_path[3]);


--GB93_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_I2
--operation mode is arithmetic

GB93_sload_path[2]_lut_out = GB93_sload_path[2] $ !GB93L5;
GB93_sload_path[2] = DFFE(GB93_sload_path[2]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_I2
--operation mode is arithmetic

GB93L7 = CARRY(GB93_sload_path[2] & !GB93L5);


--GB93_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_I2
--operation mode is arithmetic

GB93_sload_path[1]_lut_out = GB93_sload_path[1] $ GB93L3;
GB93_sload_path[1] = DFFE(GB93_sload_path[1]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_I2
--operation mode is arithmetic

GB93L5 = CARRY(!GB93L3 # !GB93_sload_path[1]);


--GB93_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_I2
--operation mode is qfbk_counter

GB93_sload_path[0]_lut_out = !GB93_sload_path[0];
GB93_sload_path[0] = DFFE(GB93_sload_path[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--GB93L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_I2
--operation mode is qfbk_counter

GB93L3 = CARRY(GB93_sload_path[0]);


--GB3_sload_path[1] is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_K4
--operation mode is normal

GB3_sload_path[1]_lut_out = GB3L3 $ GB3_sload_path[1];
GB3_sload_path[1] = DFFE(GB3_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--GB3_sload_path[0] is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_K4
--operation mode is qfbk_counter

GB3_sload_path[0]_lut_out = !GB3_sload_path[0];
GB3_sload_path[0] = DFFE(GB3_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), , , );

--GB3L3 is lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_K4
--operation mode is qfbk_counter

GB3L3 = CARRY(GB3_sload_path[0]);


--GB83_sload_path[0] is lpm_counter:PGM_rtl_351|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_R1
--operation mode is qfbk_counter

GB83_sload_path[0]_lut_out = !GB83_sload_path[0];
GB83_sload_path[0] = DFFE(GB83_sload_path[0]_lut_out, GLOBAL(JE2_outclock1), , , );

--GB83L4 is lpm_counter:PGM_rtl_351|alt_synch_counter:wysi_counter|counter_cell[0]~lut2 at LC1_1_R1
--operation mode is qfbk_counter

GB83L4 = CARRY(GB83_sload_path[0]);


--SC01L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~272 at LC9_12_H1
--operation mode is arithmetic

SC01L12 = XB1_inst10[8] & (!SC01_lcarry[7] # !COM_AD_D[8]) # !XB1_inst10[8] & !COM_AD_D[8] & !SC01_lcarry[7];

--SC01_lcarry[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_12_H1
--operation mode is arithmetic

SC01_lcarry[8] = CARRY(XB1_inst10[8] & (!SC01_lcarry[7] # !COM_AD_D[8]) # !XB1_inst10[8] & !COM_AD_D[8] & !SC01_lcarry[7]);


--SC01L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~273 at LC8_12_H1
--operation mode is arithmetic

SC01L91 = XB1_inst10[7] & (SC01_lcarry[6] # !COM_AD_D[7]) # !XB1_inst10[7] & !COM_AD_D[7] & SC01_lcarry[6];

--SC01_lcarry[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_12_H1
--operation mode is arithmetic

SC01_lcarry[7] = CARRY(XB1_inst10[7] & COM_AD_D[7] & !SC01_lcarry[6] # !XB1_inst10[7] & (COM_AD_D[7] # !SC01_lcarry[6]));


--SC01L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~274 at LC7_12_H1
--operation mode is arithmetic

SC01L71 = COM_AD_D[6] & XB1_inst10[6] & !SC01_lcarry[5] # !COM_AD_D[6] & (XB1_inst10[6] # !SC01_lcarry[5]);

--SC01_lcarry[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_12_H1
--operation mode is arithmetic

SC01_lcarry[6] = CARRY(COM_AD_D[6] & XB1_inst10[6] & !SC01_lcarry[5] # !COM_AD_D[6] & (XB1_inst10[6] # !SC01_lcarry[5]));


--SC01L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~275 at LC6_12_H1
--operation mode is arithmetic

SC01L51 = COM_AD_D[5] & XB1_inst10[5] & SC01_lcarry[4] # !COM_AD_D[5] & (XB1_inst10[5] # SC01_lcarry[4]);

--SC01_lcarry[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_12_H1
--operation mode is arithmetic

SC01_lcarry[5] = CARRY(COM_AD_D[5] & (!SC01_lcarry[4] # !XB1_inst10[5]) # !COM_AD_D[5] & !XB1_inst10[5] & !SC01_lcarry[4]);


--SC01L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~276 at LC5_12_H1
--operation mode is arithmetic

SC01L31 = XB1_inst10[4] & (!SC01_lcarry[3] # !COM_AD_D[4]) # !XB1_inst10[4] & !COM_AD_D[4] & !SC01_lcarry[3];

--SC01_lcarry[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_12_H1
--operation mode is arithmetic

SC01_lcarry[4] = CARRY(XB1_inst10[4] & (!SC01_lcarry[3] # !COM_AD_D[4]) # !XB1_inst10[4] & !COM_AD_D[4] & !SC01_lcarry[3]);


--SC01L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~277 at LC4_12_H1
--operation mode is arithmetic

SC01L11 = COM_AD_D[3] & XB1_inst10[3] & SC01_lcarry[2] # !COM_AD_D[3] & (XB1_inst10[3] # SC01_lcarry[2]);

--SC01_lcarry[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_12_H1
--operation mode is arithmetic

SC01_lcarry[3] = CARRY(COM_AD_D[3] & (!SC01_lcarry[2] # !XB1_inst10[3]) # !COM_AD_D[3] & !XB1_inst10[3] & !SC01_lcarry[2]);


--ZC4L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~71 at LC9_8_T1
--operation mode is arithmetic

ZC4L11 = YC33_cs_buffer[1] # YC33_cs_buffer[2] # ZC4_or_node[0][2];

--ZC4_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3] at LC9_8_T1
--operation mode is arithmetic

ZC4_or_node[0][3] = CARRY(!YC33_cs_buffer[1] & !YC33_cs_buffer[2] & !ZC4_or_node[0][2]);


--ZC3L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~71 at LC9_15_T1
--operation mode is arithmetic

ZC3L11 = YC42_cs_buffer[1] # YC42_cs_buffer[2] # ZC3_or_node[0][2];

--ZC3_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3] at LC9_15_T1
--operation mode is arithmetic

ZC3_or_node[0][3] = CARRY(!YC42_cs_buffer[1] & !YC42_cs_buffer[2] & !ZC3_or_node[0][2]);


--SC01L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~278 at LC3_12_H1
--operation mode is arithmetic

SC01L9 = XB1_inst10[2] & (!SC01_lcarry[1] # !COM_AD_D[2]) # !XB1_inst10[2] & !COM_AD_D[2] & !SC01_lcarry[1];

--SC01_lcarry[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_12_H1
--operation mode is arithmetic

SC01_lcarry[2] = CARRY(XB1_inst10[2] & (!SC01_lcarry[1] # !COM_AD_D[2]) # !XB1_inst10[2] & !COM_AD_D[2] & !SC01_lcarry[1]);


--ZC2L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~71 at LC4_4_T1
--operation mode is arithmetic

ZC2L11 = YC51_cs_buffer[2] # YC51_cs_buffer[1] # ZC2_or_node[0][2];

--ZC2_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3] at LC4_4_T1
--operation mode is arithmetic

ZC2_or_node[0][3] = CARRY(!YC51_cs_buffer[2] & !YC51_cs_buffer[1] & !ZC2_or_node[0][2]);


--ZC1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~71 at LC6_12_Y1
--operation mode is arithmetic

ZC1L11 = YC6_cs_buffer[2] # YC6_cs_buffer[1] # ZC1_or_node[0][2];

--ZC1_or_node[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3] at LC6_12_Y1
--operation mode is arithmetic

ZC1_or_node[0][3] = CARRY(!YC6_cs_buffer[2] & !YC6_cs_buffer[1] & !ZC1_or_node[0][2]);


--ZC4L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~72 at LC8_8_T1
--operation mode is arithmetic

ZC4L9 = YC33_cs_buffer[0] # YC03_sout_node[4] # !ZC4_or_node[0][1];

--ZC4_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2] at LC8_8_T1
--operation mode is arithmetic

ZC4_or_node[0][2] = CARRY(YC33_cs_buffer[0] # YC03_sout_node[4] # !ZC4_or_node[0][1]);


--ZC3L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~72 at LC8_15_T1
--operation mode is arithmetic

ZC3L9 = YC42_cs_buffer[0] # YC12_sout_node[4] # !ZC3_or_node[0][1];

--ZC3_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2] at LC8_15_T1
--operation mode is arithmetic

ZC3_or_node[0][2] = CARRY(YC42_cs_buffer[0] # YC12_sout_node[4] # !ZC3_or_node[0][1]);


--SC01L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~279 at LC2_12_H1
--operation mode is arithmetic

SC01L7 = COM_AD_D[1] & XB1_inst10[1] & SC01_lcarry[0] # !COM_AD_D[1] & (XB1_inst10[1] # SC01_lcarry[0]);

--SC01_lcarry[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_12_H1
--operation mode is arithmetic

SC01_lcarry[1] = CARRY(COM_AD_D[1] & (!SC01_lcarry[0] # !XB1_inst10[1]) # !COM_AD_D[1] & !XB1_inst10[1] & !SC01_lcarry[0]);


--ZC2L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~72 at LC3_4_T1
--operation mode is arithmetic

ZC2L9 = YC51_cs_buffer[0] # YC21_sout_node[4] # !ZC2_or_node[0][1];

--ZC2_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2] at LC3_4_T1
--operation mode is arithmetic

ZC2_or_node[0][2] = CARRY(YC51_cs_buffer[0] # YC21_sout_node[4] # !ZC2_or_node[0][1]);


--ZC1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~72 at LC5_12_Y1
--operation mode is arithmetic

ZC1L9 = YC6_cs_buffer[0] # YC3_sout_node[4] # !ZC1_or_node[0][1];

--ZC1_or_node[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2] at LC5_12_Y1
--operation mode is arithmetic

ZC1_or_node[0][2] = CARRY(YC6_cs_buffer[0] # YC3_sout_node[4] # !ZC1_or_node[0][1]);


--ZC4L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~73 at LC7_8_T1
--operation mode is arithmetic

ZC4L7 = YC03_sout_node[2] # YC03_sout_node[3] # ZC4_or_node[0][0];

--ZC4_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1] at LC7_8_T1
--operation mode is arithmetic

ZC4_or_node[0][1] = CARRY(!YC03_sout_node[2] & !YC03_sout_node[3] & !ZC4_or_node[0][0]);


--ZC3L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~73 at LC7_15_T1
--operation mode is arithmetic

ZC3L7 = YC12_sout_node[3] # YC12_sout_node[2] # ZC3_or_node[0][0];

--ZC3_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1] at LC7_15_T1
--operation mode is arithmetic

ZC3_or_node[0][1] = CARRY(!YC12_sout_node[3] & !YC12_sout_node[2] & !ZC3_or_node[0][0]);


--SC01L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~280 at LC1_12_H1
--operation mode is arithmetic

SC01L5 = !COM_AD_D[0] & XB1_inst10[0];

--SC01_lcarry[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_12_H1
--operation mode is arithmetic

SC01_lcarry[0] = CARRY(!COM_AD_D[0] & XB1_inst10[0]);


--ZC2L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~73 at LC2_4_T1
--operation mode is arithmetic

ZC2L7 = YC21_sout_node[3] # YC21_sout_node[2] # ZC2_or_node[0][0];

--ZC2_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1] at LC2_4_T1
--operation mode is arithmetic

ZC2_or_node[0][1] = CARRY(!YC21_sout_node[3] & !YC21_sout_node[2] & !ZC2_or_node[0][0]);


--ZC1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~73 at LC4_12_Y1
--operation mode is arithmetic

ZC1L7 = YC3_sout_node[3] # YC3_sout_node[2] # ZC1_or_node[0][0];

--ZC1_or_node[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1] at LC4_12_Y1
--operation mode is arithmetic

ZC1_or_node[0][1] = CARRY(!YC3_sout_node[3] & !YC3_sout_node[2] & !ZC1_or_node[0][0]);


--ZC4L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~74 at LC6_8_T1
--operation mode is arithmetic

ZC4L5 = YC03_sout_node[1] # YC03_sout_node[0];

--ZC4_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0] at LC6_8_T1
--operation mode is arithmetic

ZC4_or_node[0][0] = CARRY(YC03_sout_node[1] # YC03_sout_node[0]);


--ZC3L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~74 at LC6_15_T1
--operation mode is arithmetic

ZC3L5 = YC12_sout_node[0] # YC12_sout_node[1];

--ZC3_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0] at LC6_15_T1
--operation mode is arithmetic

ZC3_or_node[0][0] = CARRY(YC12_sout_node[0] # YC12_sout_node[1]);


--ZC2L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~74 at LC1_4_T1
--operation mode is arithmetic

ZC2L5 = YC21_sout_node[1] # YC21_sout_node[0];

--ZC2_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0] at LC1_4_T1
--operation mode is arithmetic

ZC2_or_node[0][0] = CARRY(YC21_sout_node[1] # YC21_sout_node[0]);


--ZC1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~74 at LC3_12_Y1
--operation mode is arithmetic

ZC1L5 = YC3_sout_node[1] # YC3_sout_node[0];

--ZC1_or_node[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0] at LC3_12_Y1
--operation mode is arithmetic

ZC1_or_node[0][0] = CARRY(YC3_sout_node[1] # YC3_sout_node[0]);


--QE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp2|portadataout[0] at DPRAM_2
QE2_portadataout[0] = INPUT(GR0_GC2_C12_5);


--QE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
QE1_portadataout[0] = INPUT(GR0_GC2_C12_5);


--PE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
PE1_core = INPUT(31);

--PE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
PE1_MASTERHWRITE = INPUT(GR3_GC1_C14_8, GR3_GC1_C3_9, GR3_GC1_C3_2, GR3_GC1_C2_8, GR3_GC1_C14_3, GR3_GC1_C3_0, GR3_GC1_C2_7);

--PE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
PE1_SLAVEHREADYO = INPUT(0, GR0_GC1_C15_5, GR0_GC1_C6_7, GR0_GC1_C15_7, GR0_GC1_C0_1, GR0_GC1_C15_3, GR0_GC1_C4_1, GR0_GC1_C4_3, GR0_GC1_C5_6, GR0_GC1_C10_8, GR0_GC1_C6_6, GR0_GC1_C6_8, GR0_GC1_C7_3, GR0_GC1_C13_6, GR0_GC1_C0_7, GR0_GC1_C7_2, GR0_GC1_C13_7, GR0_GC1_C7_1, GR0_GC1_C7_0, GR0_GC1_C14_6, GR0_GC1_C8_3, GR0_GC1_C4_6, GR0_GC1_C14_7, GR0_GC1_C15_2, GR0_GC1_C4_7, GR0_GC1_C5_5, GR0_GC1_C8_4, GR0_GC1_C12_5, GR0_GC1_C14_5, GR0_GC1_C8_9, GR0_GC1_C8_7, GR0_GC1_C1_2, GR0_GC1_C10_7, GR0_GC1_C8_5, GR0_GC1_C12_7, GR0_GC1_C10_2, GR0_GC1_C10_6, GR0_GC1_C12_2, GR0_GC1_C10_9, GR0_GC1_C5_8, GR0_GC1_C5_1, GR0_GC1_C10_5, GR0_GC1_C12_4, GR0_GC1_C8_8, GR0_GC1_C10_3, GR0_GC1_C10_4, GR0_GC1_C8_2, GR0_GC1_C8_6, GR0_GC1_C12_9, GR0_GC1_C10_1, GR0_GC1_C3_9, GR0_GC1_C5_2, GR0_GC1_C3_3, GR0_GC1_C2_7, GR0_GC1_C2_3, GR0_GC1_C5_9, GR0_GC1_C1_5, GR0_GC1_C8_0);

--PE1L291 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
PE1L291 = INPUT(GC0_C8_0);

--PE1L691 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
PE1L691 = INPUT(GC0_C8_1);

--PE1L491 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
PE1L491 = INPUT(21);

--PE1L482 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
PE1L482 = INPUT(GC0_C11_0);

--PE1L091 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
PE1L091 = INPUT(GC0_C10_1);

--PE1L282 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
PE1L282 = INPUT(GC0_C10_0);

--PE1L672 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
PE1L672 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--PE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
PE1L37 = INPUT(GC3_C6_0);

--PE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
PE1L17 = INPUT(GC3_C5_1);

--PE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
PE1L13 = INPUT(GC3_C8_1);

--PE1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
PE1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--PE1L353 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
PE1L353 = INPUT(GC3_C2_1);

--PE1L543 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
PE1L543 = INPUT(GC3_C2_0);

--PE1L743 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
PE1L743 = INPUT(GC3_C2_1, GC3_C2_0);

--PE1L853 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
PE1L853 = INPUT(GC3_C3_0);

--PE1L553 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
PE1L553 = INPUT(GC3_C3_1);

--PE1L053 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
PE1L053 = INPUT(GC3_C4_0);

--PE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
PE1_MASTERHADDR[2] = INPUT(GR3_GC0_C15_6);

--PE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
PE1_MASTERHADDR[3] = INPUT(GR3_GC0_C15_0);

--PE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
PE1_MASTERHADDR[4] = INPUT(GR3_GC0_C15_8);

--PE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
PE1_MASTERHADDR[5] = INPUT(GR3_GC0_C15_5);

--PE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
PE1_MASTERHADDR[6] = INPUT(GR3_GC0_C15_9);

--PE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
PE1_MASTERHADDR[7] = INPUT(GR3_GC0_C15_3);

--PE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
PE1_MASTERHADDR[8] = INPUT(GR3_GC0_C15_1);

--PE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
PE1_MASTERHADDR[9] = INPUT(GR3_GC0_C15_7);

--PE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
PE1_MASTERHADDR[10] = INPUT(GR3_GC0_C15_2);

--PE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
PE1_MASTERHADDR[12] = INPUT(GR3_GC1_C13_2);

--PE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
PE1_MASTERHADDR[13] = INPUT(GR3_GC1_C13_6);

--PE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14] at UPCORE
PE1_MASTERHADDR[14] = INPUT(GR3_GC0_C15_4);

--PE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15] at UPCORE
PE1_MASTERHADDR[15] = INPUT(GR3_GC1_C8_8);

--PE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18] at UPCORE
PE1_MASTERHADDR[18] = INPUT(GR3_GC1_C13_1);

--PE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19] at UPCORE
PE1_MASTERHADDR[19] = INPUT(GR3_GC1_C13_7);

--PE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
PE1_MASTERHTRANS[0] = INPUT(GR3_GC1_C3_9, GR3_GC1_C4_4, GR3_GC1_C4_5, GR3_GC1_C3_1, GR3_GC1_C9_9, GR3_GC1_C14_9, GR3_GC1_C14_4, GR3_GC1_C14_7, GR3_GC1_C9_5, GR3_GC1_C9_7);

--PE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
PE1_MASTERHTRANS[1] = INPUT(GR3_GC1_C3_9, GR3_GC1_C4_4, GR3_GC1_C4_5, GR3_GC1_C3_0, GR3_GC1_C2_9, GR3_GC1_C3_1, GR3_GC1_C2_2, GR3_GC1_C3_8, GR3_GC1_C8_2, GR3_GC1_C9_9, GR3_GC1_C14_2, GR3_GC1_C14_9, GR3_GC1_C14_4, GR3_GC1_C14_7, GR3_GC1_C9_5, GR3_GC1_C9_7, GR3_GC1_C3_5);

--PE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
PE1_MASTERHSIZE[0] = INPUT(GR3_GC1_C3_7);

--PE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
PE1_MASTERHSIZE[1] = INPUT(GR3_GC1_C3_7);

--PE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
PE1_MASTERHBURST[0] = INPUT(GR3_GC1_C3_4, GR3_GC1_C4_8);

--PE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
PE1_MASTERHBURST[1] = INPUT(GR3_GC1_C3_7, GR3_GC1_C3_4, GR3_GC1_C4_8);

--PE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
PE1_MASTERHBURST[2] = INPUT(GR3_GC1_C3_7, GR3_GC1_C3_4, GR3_GC1_C4_8);

--PE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
PE1_MASTERHWDATA[0] = INPUT(GR5_GC0_C9_2, GR22_GC1_C12_2, GR11_GC1_C10_9, GR0_GC2_C3_9, GR2_GC0_C5_8, GR2_GC0_C9_6, GR5_GC1_C6_2, GR9_GC1_C9_3, GR9_GC1_C12_0, GR5_GC0_C9_4, GR11_GC1_C13_6, GR1_GC0_C3_8);

--PE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
PE1_MASTERHWDATA[1] = INPUT(GR3_GC1_C5_2, GR22_GC1_C12_5, GR9_GC1_C9_4, GR7_GC2_C8_6, GR2_GC0_C15_4, GR2_GC0_C9_7, GR1_GC1_C13_2, GR9_GC1_C9_9, GR9_GC1_C12_4, GR5_GC0_C15_6, GR11_GC0_C10_8, GR1_GC0_C4_8);

--PE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
PE1_MASTERHWDATA[2] = INPUT(GR5_GC1_C10_2, GR5_GC1_C10_5, GR6_GC1_C13_5, GR6_GC2_C6_7, GR2_GC0_C0_4, GR2_GC0_C10_8, GR1_GC1_C15_6, GR9_GC1_C8_5, GR9_GC1_C11_1, GR5_GC0_C15_5, GR11_GC0_C8_6, GR11_GC0_C11_7);

--PE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
PE1_MASTERHWDATA[3] = INPUT(GR12_GC2_C5_7, GR5_GC0_C1_4, GR2_GC0_C13_2, GR5_GC0_C1_2, GR2_GC0_C5_9, GR2_GC0_C8_1, GR7_GC1_C15_6, GR9_GC1_C8_4, GR9_GC1_C13_8, GR5_GC0_C15_8, GR11_GC0_C9_5, GR11_GC0_C13_8);

--PE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
PE1_MASTERHWDATA[4] = INPUT(GR9_GC1_C2_7, GR9_GC1_C3_2, GR9_GC1_C6_5, GR9_GC1_C3_4, GR9_GC1_C4_3, GR9_GC0_C3_2, GR5_GC1_C14_5, GR9_GC1_C6_8, GR9_GC1_C13_4, GR5_GC0_C15_4, GR11_GC0_C7_2, GR11_GC0_C6_2);

--PE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
PE1_MASTERHWDATA[5] = INPUT(GR9_GC1_C3_9, GR9_GC1_C2_6, GR7_GC2_C1_7, GR9_GC1_C3_5, GR9_GC1_C9_2, GR4_GC0_C9_2, GR3_GC1_C15_8, GR9_GC1_C8_6, GR9_GC1_C12_5, GR5_GC0_C9_8, GR11_GC0_C9_9, GR11_GC0_C10_4);

--PE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
PE1_MASTERHWDATA[6] = INPUT(GR8_GC0_C0_2, GR8_GC0_C0_7, GR9_GC1_C4_4, GR7_GC2_C0_1, GR4_GC0_C9_4, GR9_GC1_C4_2, GR5_GC1_C11_5, GR9_GC1_C7_9, GR9_GC1_C13_9, GR5_GC0_C9_5, GR11_GC0_C10_2, GR11_GC0_C14_4);

--PE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
PE1_MASTERHWDATA[7] = INPUT(GR9_GC1_C4_8, GR7_GC2_C2_3, GR12_GC1_C6_5, GR12_GC1_C7_4, GR12_GC0_C1_5, GR3_GC1_C15_3, GR9_GC1_C6_7, GR12_GC1_C15_6, GR12_GC1_C4_7, GR5_GC0_C15_2, GR11_GC1_C13_9, GR12_GC1_C7_2);

--PE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
PE1_MASTERHWDATA[8] = INPUT(GR2_GC1_C2_5, GR2_GC0_C5_2, GR5_GC1_C3_2, GR2_GC1_C5_3, GR7_GC2_C0_8, GR7_GC2_C0_9, GR7_GC1_C15_2, GR9_GC1_C8_9, GR9_GC1_C11_0, GR11_GC1_C12_3, GR1_GC0_C3_4);

--PE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
PE1_MASTERHWDATA[9] = INPUT(GR5_GC0_C5_4, GR5_GC0_C5_5, GR5_GC1_C11_3, GR5_GC1_C3_7, GR5_GC1_C3_1, GR2_GC0_C3_4, GR5_GC1_C11_8, GR9_GC1_C6_4, GR9_GC1_C6_2, GR11_GC0_C9_6, GR1_GC0_C3_2);

--PE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
PE1_MASTERHWDATA[10] = INPUT(GR0_GC2_C1_7, GR0_GC2_C3_5, GR0_GC2_C2_9, GR3_GC1_C1_1, GR3_GC1_C9_6, GR2_GC0_C3_6, GR3_GC1_C15_6, GR11_GC1_C15_5, GR10_GC1_C15_9, GR11_GC0_C10_5, GR11_GC0_C10_6);

--PE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
PE1_MASTERHWDATA[11] = INPUT(GR7_GC1_C8_8, GR7_GC1_C8_5, GR7_GC1_C7_6, GR3_GC1_C1_4, GR3_GC1_C11_5, GR2_GC0_C5_0, GR1_GC1_C15_7, GR11_GC1_C15_4, GR10_GC1_C15_0, GR11_GC0_C8_9, GR11_GC0_C13_6);

--PE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
PE1_MASTERHWDATA[12] = INPUT(GR10_GC1_C9_8, GR0_GC2_C4_6, GR0_GC2_C3_1, GR0_GC2_C4_5, GR10_GC1_C8_9, GR10_GC0_C2_2, GR7_GC1_C15_5, GR11_GC1_C9_5, GR10_GC1_C15_7, GR11_GC0_C7_1, GR11_GC0_C6_8);

--PE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
PE1_MASTERHWDATA[13] = INPUT(GR2_GC0_C4_4, GR7_GC1_C8_4, GR7_GC1_C8_6, GR7_GC1_C13_5, GR2_GC0_C3_2, GR4_GC0_C10_2, GR7_GC1_C15_4, GR4_GC1_C13_5, GR12_GC1_C10_5, GR11_GC0_C10_9, GR11_GC0_C12_3);

--PE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
PE1_MASTERHWDATA[14] = INPUT(GR3_GC1_C1_3, GR5_GC0_C6_7, GR5_GC0_C5_2, GR5_GC0_C6_3, GR3_GC1_C15_5, GR8_GC0_C15_6, GR3_GC1_C15_9, GR11_GC1_C15_6, GR12_GC1_C10_6, GR11_GC0_C8_7, GR11_GC0_C12_5);

--PE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
PE1_MASTERHWDATA[15] = INPUT(GR10_GC1_C10_2, GR7_GC1_C14_3, GR7_GC1_C12_0, GR7_GC1_C12_3, GR10_GC1_C11_1, GR2_GC0_C13_5, GR1_GC1_C14_5, GR4_GC1_C13_6, GR10_GC1_C15_8, GR11_GC1_C13_5, GR10_GC1_C11_4);

--PE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
PE1_MASTERHWDATA[16] = INPUT(GR6_GC1_C7_2, GR6_GC1_C3_8, GR6_GC1_C3_4, GR6_GC1_C4_2, GR6_GC0_C9_2, GR6_GC1_C4_4, GR11_GC0_C8_4, GR1_GC0_C2_3);

--PE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
PE1_MASTERHWDATA[17] = INPUT(GR6_GC0_C8_1, GR6_GC0_C6_6, GR6_GC0_C5_4, GR0_GC0_C6_6, GR6_GC0_C9_5, GR6_GC0_C0_5, GR1_GC0_C1_2);

--PE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
PE1_MASTERHWDATA[18] = INPUT(GR6_GC0_C8_6, GR6_GC0_C8_5, GR6_GC0_C5_5, GR0_GC0_C6_7, GR6_GC0_C9_8, GR6_GC0_C9_4, GR11_GC0_C11_2);

--PE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
PE1_MASTERHWDATA[19] = INPUT(GR6_GC0_C8_8, GR6_GC0_C8_2, GR8_GC0_C0_9, GR8_GC0_C10_2, GR8_GC0_C12_5, GR8_GC0_C1_8, GR11_GC0_C13_0);

--PE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
PE1_MASTERHWDATA[20] = INPUT(GR8_GC0_C3_5, GR8_GC0_C5_4, GR8_GC0_C3_8, GR8_GC0_C5_6, GR8_GC0_C2_6, GR8_GC0_C1_4, GR11_GC0_C6_9);

--PE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
PE1_MASTERHWDATA[21] = INPUT(GR8_GC0_C6_9, GR8_GC0_C5_2, GR8_GC0_C15_8, GR8_GC0_C5_7, GR8_GC0_C15_2, GR8_GC0_C13_2, GR11_GC0_C12_6);

--PE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
PE1_MASTERHWDATA[22] = INPUT(GR5_GC0_C5_6, GR5_GC0_C5_8, GR12_GC0_C5_2, GR12_GC0_C4_2, GR12_GC0_C15_0, GR12_GC0_C6_2, GR11_GC0_C14_0);

--PE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
PE1_MASTERHWDATA[23] = INPUT(GR6_GC0_C5_2, GR6_GC0_C6_2, GR6_GC1_C8_2, GR6_GC1_C13_4, GR6_GC0_C9_6, GR6_GC1_C9_9, GR3_GC0_C3_2);

--PE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
PE1_MASTERHWDATA[24] = INPUT(GR8_GC0_C0_8, GR8_GC0_C6_5, GR8_GC0_C5_9, GR8_GC0_C10_5, GR8_GC0_C12_4, GR8_GC0_C1_2, GR1_GC0_C14_2);

--PE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
PE1_MASTERHWDATA[25] = INPUT(GR8_GC0_C6_2, GR8_GC0_C5_1, GR8_GC0_C8_4, GR8_GC0_C6_6, GR8_GC0_C12_7, GR8_GC0_C1_5, GR1_GC0_C3_5);

--PE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
PE1_MASTERHWDATA[26] = INPUT(GR8_GC0_C8_6, GR8_GC0_C6_8, GR8_GC0_C0_4, GR8_GC0_C10_4, GR8_GC0_C2_5, GR8_GC0_C1_6, GR11_GC0_C11_4);

--PE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
PE1_MASTERHWDATA[27] = INPUT(GR12_GC0_C1_9, GR12_GC0_C11_2, GR12_GC0_C0_5, GR12_GC0_C9_5, GR12_GC0_C1_2, GR12_GC0_C10_0, GR11_GC0_C13_7);

--PE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
PE1_MASTERHWDATA[28] = INPUT(GR9_GC0_C13_4, GR9_GC0_C13_5, GR9_GC0_C12_6, GR9_GC0_C10_4, GR9_GC0_C3_4, GR9_GC0_C10_2, GR11_GC0_C6_7);

--PE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
PE1_MASTERHWDATA[29] = INPUT(GR12_GC0_C0_6, GR12_GC0_C1_6, GR12_GC0_C2_2, GR12_GC0_C4_7, GR12_GC0_C1_3, GR12_GC0_C0_2, GR11_GC0_C11_9);

--PE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
PE1_MASTERHWDATA[30] = INPUT(GR12_GC0_C0_9, GR12_GC1_C11_3, GR12_GC1_C10_2, GR12_GC1_C9_3, GR12_GC0_C1_4, GR12_GC1_C8_7, GR11_GC0_C12_7);

--PE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
PE1_MASTERHWDATA[31] = INPUT(GR12_GC0_C0_8, GR12_GC0_C1_7, GR12_GC0_C12_1, GR12_GC0_C4_4, GR12_GC0_C1_8, GR12_GC0_C0_4, GR11_GC0_C6_5);

--PE1L232 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
PE1L232 = INPUT(GC1_C8_0);

--PE1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
PE1L332 = INPUT(GC1_C13_1);

--PE1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
PE1L432 = INPUT(GC0_C12_0);

--PE1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
PE1L532 = INPUT(GC0_C11_1);

--PE1L571 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
PE1L571 = INPUT(GC0_C7_1);

--PE1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
PE1L671 = INPUT(GC0_C7_0);

--PE1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
PE1L771 = INPUT(GC0_C6_1);

--PE1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
PE1L871 = INPUT(GC0_C6_0);

--PE1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
PE1L971 = INPUT(GC0_C5_1);

--PE1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
PE1L081 = INPUT(GC0_C5_0);

--PE1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
PE1L181 = INPUT(GC0_C4_1);

--PE1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
PE1L281 = INPUT(GC0_C4_0);

--PE1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
PE1L381 = INPUT(GC0_C3_1);

--PE1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
PE1L481 = INPUT(GC0_C3_0);

--PE1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
PE1L581 = INPUT(GC0_C2_1);

--PE1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
PE1L681 = INPUT(GC0_C2_0);

--PE1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
PE1L781 = INPUT(GC0_C1_1);

--PE1L881 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
PE1L881 = INPUT(GC0_C1_0);

--PE1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
PE1L981 = INPUT(GC0_C0_1);

--PE1L891 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
PE1L891 = INPUT(GC0_C9_1);

--PE1L991 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
PE1L991 = INPUT(GC0_C9_0);

--PE1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
PE1L042 = INPUT(GC1_C3_0);

--PE1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
PE1L142 = INPUT(GC1_C3_1);

--PE1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
PE1L242 = INPUT(GC1_C4_0);

--PE1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
PE1L342 = INPUT(GC1_C4_1);

--PE1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
PE1L442 = INPUT(GC1_C5_0);

--PE1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
PE1L542 = INPUT(GC1_C5_1);

--PE1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
PE1L642 = INPUT(GC1_C6_1);

--PE1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
PE1L742 = INPUT(GC1_C7_0);

--PE1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
PE1L842 = INPUT(GC1_C8_1);

--PE1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
PE1L942 = INPUT(GC1_C9_0);

--PE1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
PE1L052 = INPUT(GC1_C9_1);

--PE1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
PE1L152 = INPUT(GC1_C10_0);

--PE1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
PE1L252 = INPUT(GC1_C10_1);

--PE1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
PE1L352 = INPUT(GC1_C11_0);

--PE1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
PE1L452 = INPUT(GC1_C11_1);

--PE1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
PE1L552 = INPUT(GC1_C12_1);

--PE1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
PE1L652 = INPUT(GC1_C14_0);

--PE1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
PE1L752 = INPUT(GC1_C14_1);

--PE1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
PE1L852 = INPUT(GC1_C15_0);

--PE1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
PE1L952 = INPUT(GC0_C15_0);

--PE1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
PE1L062 = INPUT(GC0_C14_1);

--PE1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
PE1L162 = INPUT(GC0_C14_0);

--PE1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
PE1L262 = INPUT(GC0_C13_1);

--PE1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
PE1L362 = INPUT(GC0_C13_0);

--PE1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
PE1L462 = INPUT(30);

--PE1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
PE1L562 = INPUT(29);

--PE1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
PE1L662 = INPUT(28);

--PE1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
PE1L762 = INPUT(27);

--PE1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
PE1L862 = INPUT(26);

--PE1L962 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
PE1L962 = INPUT(25);

--PE1L072 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
PE1L072 = INPUT(24);

--PE1L172 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
PE1L172 = INPUT(23);

--PE1L872 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
PE1L872 = INPUT(GC1_C7_1);

--PE1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
PE1L972 = INPUT(GC1_C13_0);

--PE1L082 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
PE1L082 = INPUT(GC0_C12_1);

--PE1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
PE1L182 = INPUT(22);

--PE1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
PE1L632 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--PE1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
PE1L732 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--PE1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
PE1L832 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--PE1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
PE1L932 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--PE1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
PE1L55 = INPUT(GC2_C9_1);

--PE1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
PE1L65 = INPUT(GC2_C9_0);

--PE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
PE1L75 = INPUT(GC2_C8_1);

--PE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
PE1L85 = INPUT(GC2_C8_0);

--PE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
PE1L95 = INPUT(GC2_C7_1);

--PE1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
PE1L06 = INPUT(GC2_C7_0);

--PE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
PE1L16 = INPUT(GC2_C6_1);

--PE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
PE1L26 = INPUT(GC2_C6_0);

--PE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
PE1L36 = INPUT(GC2_C5_1);

--PE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
PE1L46 = INPUT(GC2_C5_0);

--PE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
PE1L56 = INPUT(GC2_C4_1);

--PE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
PE1L66 = INPUT(GC2_C4_0);

--PE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
PE1L76 = INPUT(GC2_C3_1);

--PE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
PE1L86 = INPUT(GC2_C3_0);

--PE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
PE1L96 = INPUT(GC2_C2_1);

--PE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
PE1L07 = INPUT(GC2_C2_0);

--PE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
PE1L92 = INPUT(GC3_C4_1);

--PE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
PE1L03 = INPUT(GC3_C5_0);

--PE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
PE1L33 = INPUT(GC3_C6_1);

--PE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
PE1L43 = INPUT(GC3_C7_0);

--PE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
PE1L53 = INPUT(GC3_C7_1);

--PE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
PE1L63 = INPUT(GC3_C8_0);

--PE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
PE1L4 = INPUT(GC3_C10_0);

--PE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
PE1L5 = INPUT(GC3_C10_1);

--PE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
PE1L6 = INPUT(GC3_C11_0);

--PE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
PE1L7 = INPUT(GC3_C11_1);

--PE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
PE1L8 = INPUT(GC3_C12_0);

--PE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
PE1L9 = INPUT(GC3_C12_1);

--PE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
PE1L01 = INPUT(GC3_C13_0);

--PE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
PE1L11 = INPUT(GC3_C13_1);

--PE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
PE1L21 = INPUT(GC3_C14_0);

--PE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
PE1L31 = INPUT(GC3_C14_1);

--PE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
PE1L41 = INPUT(GC3_C15_0);

--PE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
PE1L51 = INPUT(GC2_C15_0);

--PE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
PE1L61 = INPUT(GC2_C14_1);

--PE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
PE1L71 = INPUT(GC2_C14_0);

--PE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
PE1L81 = INPUT(GC2_C13_1);

--PE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
PE1L91 = INPUT(GC2_C13_0);

--PE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
PE1L02 = INPUT(GC2_C12_1);

--PE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
PE1L12 = INPUT(GC2_C12_0);

--PE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
PE1L22 = INPUT(GC2_C11_1);

--PE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
PE1L32 = INPUT(GC2_C11_0);

--PE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
PE1L42 = INPUT(GC2_C10_1);

--PE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
PE1L52 = INPUT(GC2_C10_0);

--PE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
PE1L62 = INPUT(34);

--PE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
PE1L72 = INPUT(33);

--PE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
PE1L82 = INPUT(32);


--KB1L631Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sys_res~reg at LC5_13_G3
--operation mode is normal

KB1L631Q_lut_out = KB1L631Q # TB1L23 & KB1L59Q & FD1_dffs[2];
KB1L631Q = DFFE(KB1L631Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--MB1_inst23[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst23[7] at LC3_6_M3
--operation mode is normal

MB1_inst23[7]_lut_out = !PB1L51Q & (ZD1L5 # ZD1L3 & !GB91_sload_path[4]);
MB1_inst23[7] = DFFE(MB1_inst23[7]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MB1_inst23[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst23[6] at LC1_6_M3
--operation mode is normal

MB1_inst23[6]_lut_out = !PB1L51Q & (PB1L41Q # ZD1L2 & ZD1L8);
MB1_inst23[6] = DFFE(MB1_inst23[6]_lut_out, !GLOBAL(JE1_outclock0), , , );


--MB1_inst23[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst23[0] at LC4_6_M3
--operation mode is normal

MB1_inst23[0]_lut_out = PB1L41Q & !PB1L51Q # !PB1L41Q & (PB1L51Q # ZD1L2 & ZD1L1);
MB1_inst23[0] = DFFE(MB1_inst23[0]_lut_out, !GLOBAL(JE1_outclock0), , , );


--Y1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3] at LC8_6_M3
--operation mode is normal

Y1_com_ctrl_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_com_ctrl_local[3] = DFFE(Y1_com_ctrl_local[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--ZD1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[0]~899 at LC9_7_M3
--operation mode is normal

ZD1L1 = !GB91_sload_path[3] & !GB91_sload_path[2] # !GB91_sload_path[4];


--FD3_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_5_M3
--operation mode is normal

FD3_dffs[0]_lut_out = EE1L11Q # FD3_dffs[1];
FD3_dffs[0] = DFFE(FD3_dffs[0]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--PB1L41Q is dcom:dcom_inst|tcal_timer:tcal_timer|h_pulse~reg at LC7_8_C3
--operation mode is normal

PB1L41Q_lut_out = PB1L5 # PB1L41Q & (!PB1L7 # !PB1L2);
PB1L41Q = DFFE(PB1L41Q_lut_out, GLOBAL(JE1_outclock0), KB1L141Q, , );


--ZD1L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[7]~914 at LC10_5_M3
--operation mode is normal

ZD1L4 = !PB1L41Q & FD3_dffs[0];


--PB1L51Q is dcom:dcom_inst|tcal_timer:tcal_timer|l_pulse~reg at LC9_6_C3
--operation mode is normal

PB1L51Q_lut_out = KB1L931Q & (PB1L1 # PB1L51Q & !PB1L6) # !KB1L931Q & PB1L51Q & !PB1L6;
PB1L51Q = DFFE(PB1L51Q_lut_out, GLOBAL(JE1_outclock0), KB1L141Q, , );


--ZD1L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|rs4_den~7 at LC10_6_M3
--operation mode is normal

ZD1L6 = Y1_com_ctrl_local[3] & ZD1L1 & ZD1L4 & !PB1L51Q;


--ZD1L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|rs4_in~25 at LC6_6_M3
--operation mode is normal

ZD1L8 = !GB91_sload_path[4] & (!GB91_sload_path[2] & !GB91_sload_path[1] # !GB91_sload_path[3]);


--ZD1L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|rs4_in~24 at LC5_6_M3
--operation mode is normal

ZD1L7 = Y1_com_ctrl_local[3] & ZD1L8 & ZD1L4 & !PB1L51Q;


--DB1L2 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC3_8_C1
--operation mode is normal

DB1L2 = DB1_launch_mode[0] # DB1_discFF & DB1_launch_mode[1];


--BB1L171Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC2_16_G1
--operation mode is normal

BB1L171Q_lut_out = BB1L162Q # BB1_reduce_or_168 & BB1L171Q;
BB1L171Q = DFFE(BB1L171Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L531Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0 at LC5_4_G1
--operation mode is normal

BB1L531Q_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1L531Q = DFFE(BB1L531Q_lut_out, GLOBAL(JE2_outclock1), !GLOBAL(V1L4Q), , );


--CB1L371Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC9_6_R2
--operation mode is normal

CB1L371Q_lut_out = CB1L671Q # CB1L371Q & (CB1L771Q # !CB1L051);
CB1L371Q = DFFE(CB1L371Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L271Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0 at LC2_14_G1
--operation mode is normal

BB1L271Q_lut_out = BB1L271Q & (!BB1L791 # !BB1L891) # !BB1L512;
BB1L271Q = DFFE(BB1L271Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1] at LC8_13_G1
--operation mode is normal

BB1_channel[1]_lut_out = BB1L812 # BB1_channel[1] & (BB1L362Q # !BB1L102);
BB1_channel[1] = DFFE(BB1_channel[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0] at LC7_13_G1
--operation mode is normal

BB1_channel[0]_lut_out = BB1_channel[0] & (BB1L362Q # !BB1L102) # !BB1_channel[0] & BB1L852Q;
BB1_channel[0] = DFFE(BB1_channel[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L371Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC1_14_G1
--operation mode is normal

BB1L371Q_lut_out = BB1L462Q # BB1L371Q & (BB1L262Q # BB1L312);
BB1L371Q = DFFE(BB1L371Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L721Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC3_13_G1
--operation mode is normal

BB1L721Q_lut_out = BB1L712 # BB1L721Q & (BB1L612 # !BB1L691);
BB1L721Q = DFFE(BB1L721Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L631Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC6_14_G1
--operation mode is normal

BB1L631Q_lut_out = BB1L631Q & (BB1L212 # !BB1L002) # !BB1L702;
BB1L631Q = DFFE(BB1L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L731Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC6_15_G1
--operation mode is normal

BB1L731Q_lut_out = BB1L731Q & (BB1L552Q # !BB1L891) # !BB1L002;
BB1L731Q = DFFE(BB1L731Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB2L2 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC5_6_C1
--operation mode is normal

DB2L2 = DB2_launch_mode[0] # DB2_launch_mode[1] & DB2_discFF;


--BB2L171Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC5_4_U2
--operation mode is normal

BB2L171Q_lut_out = BB2L952Q # BB2L171Q & BB2_reduce_or_168;
BB2L171Q = DFFE(BB2L171Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L531Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0 at LC6_12_U2
--operation mode is normal

BB2L531Q_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2L531Q = DFFE(BB2L531Q_lut_out, GLOBAL(JE2_outclock1), !GLOBAL(V1L4Q), , );


--CB2L371Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC6_11_H2
--operation mode is normal

CB2L371Q_lut_out = CB2L671Q # CB2L371Q & (CB2L771Q # !CB2L051);
CB2L371Q = DFFE(CB2L371Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L271Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0 at LC1_4_U2
--operation mode is normal

BB2L271Q_lut_out = BB2L271Q & (!BB2L791 # !BB2L891) # !BB2L512;
BB2L271Q = DFFE(BB2L271Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1] at LC8_10_U2
--operation mode is normal

BB2_channel[1]_lut_out = BB2L812 # BB2_channel[1] & (BB2L162Q # !BB2L102);
BB2_channel[1] = DFFE(BB2_channel[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0] at LC5_10_U2
--operation mode is normal

BB2_channel[0]_lut_out = BB2_channel[0] & (BB2L162Q # !BB2L102) # !BB2_channel[0] & BB2L752Q;
BB2_channel[0] = DFFE(BB2_channel[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L371Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC2_5_U2
--operation mode is normal

BB2L371Q_lut_out = BB2L262Q # BB2L371Q & (BB2L312 # BB2L062Q);
BB2L371Q = DFFE(BB2L371Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L721Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC6_6_U2
--operation mode is normal

BB2L721Q_lut_out = BB2L712 # BB2L721Q & (BB2L612 # !BB2L691);
BB2L721Q = DFFE(BB2L721Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L631Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC8_4_U2
--operation mode is normal

BB2L631Q_lut_out = BB2L631Q & (BB2L212 # !BB2L002) # !BB2L702;
BB2L631Q = DFFE(BB2L631Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L731Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC7_3_U2
--operation mode is normal

BB2L731Q_lut_out = BB2L731Q & (BB2L452Q # !BB2L891) # !BB2L002;
BB2L731Q = DFFE(BB2L731Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--P1L07Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0 at LC3_2_E1
--operation mode is normal

P1L07Q_lut_out = !P1_MultiSPE1;
P1L07Q = DFFE(P1L07Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--P1L19Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0 at LC7_9_Y2
--operation mode is normal

P1L19Q_lut_out = !P1_OneSPE1;
P1L19Q = DFFE(P1L19Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--U1L43Q is r2r:inst_r2r|R2BUS[6]~reg0 at LC10_5_W1
--operation mode is normal

U1L43Q_lut_out = !U1_cnt[6];
U1L43Q = DFFE(U1L43Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L33Q is r2r:inst_r2r|R2BUS[5]~reg0 at LC4_5_W1
--operation mode is normal

U1L33Q_lut_out = U1_cnt[5];
U1L33Q = DFFE(U1L33Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L23Q is r2r:inst_r2r|R2BUS[4]~reg0 at LC7_8_W1
--operation mode is normal

U1L23Q_lut_out = U1_cnt[4];
U1L23Q = DFFE(U1L23Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L13Q is r2r:inst_r2r|R2BUS[3]~reg0 at LC5_8_W1
--operation mode is normal

U1L13Q_lut_out = U1_cnt[3];
U1L13Q = DFFE(U1L13Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L03Q is r2r:inst_r2r|R2BUS[2]~reg0 at LC7_5_W1
--operation mode is normal

U1L03Q_lut_out = U1_cnt[2];
U1L03Q = DFFE(U1L03Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L92Q is r2r:inst_r2r|R2BUS[1]~reg0 at LC5_5_W1
--operation mode is normal

U1L92Q_lut_out = U1_cnt[1];
U1L92Q = DFFE(U1L92Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1L82Q is r2r:inst_r2r|R2BUS[0]~reg0 at LC10_7_W1
--operation mode is normal

U1L82Q_lut_out = U1_cnt[0];
U1L82Q = DFFE(U1L82Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--W1L3Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0 at LC6_14_K1
--operation mode is normal

W1L3Q_lut_out = W1_tick # W1_cnt_old[15] $ GB73_sload_path[15];
W1L3Q = DFFE(W1L3Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24] at LC9_1_I1
--operation mode is normal

Y1_command_2_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_2_local[24] = DFFE(Y1_command_2_local[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26] at LC7_9_I1
--operation mode is normal

Y1_command_2_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_2_local[26] = DFFE(Y1_command_2_local[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--WD1L41Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|ctrl_sent~reg at LC8_13_I3
--operation mode is normal

WD1L41Q_lut_out = WD1L2 # WD1L1 # WD1L11 & KB1L27Q;
WD1L41Q = DFFE(WD1L41Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--KB1L05Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|drbt_gnt~reg at LC4_15_G3
--operation mode is normal

KB1L05Q_lut_out = KB1L05Q # WD1L41Q & KB1L301Q;
KB1L05Q = DFFE(KB1L05Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--PB1L61Q is dcom:dcom_inst|tcal_timer:tcal_timer|pulse_sent~reg at LC10_6_C3
--operation mode is normal

PB1L61Q_lut_out = KB1L931Q & PB1L6;
PB1L61Q = DFFE(PB1L61Q_lut_out, GLOBAL(JE1_outclock0), KB1L141Q, , );


--GD1L3Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|pulse_rcvd~reg at LC9_8_L3
--operation mode is normal

GD1L3Q_lut_out = GD1L7Q & !SC01_agb_out;
GD1L3Q = DFFE(GD1L3Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--B1L3Q is ahb_slave:ahb_slave_inst|masterhready~reg0 at LC5_3_D2
--operation mode is normal

B1L3Q_lut_out = !B1L73 & !B1L83 & !B1L65Q & !B1L93;
B1L3Q = DFFE(B1L3Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--NE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|dp_feedback_sum~0 at LC6_13_A3
--operation mode is normal

NE1L1 = QE1_portadataout[0] & QE2_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC5_5_A2
--operation mode is normal

G1L1Q_lut_out = R1L311Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC8_4_A2
--operation mode is normal

G1L2Q_lut_out = R1L411Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC5_3_A2
--operation mode is normal

G1L3Q_lut_out = R1L511Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC9_3_A2
--operation mode is normal

G1L4Q_lut_out = R1L611Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC6_3_A2
--operation mode is normal

G1L5Q_lut_out = R1L711Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC6_4_A2
--operation mode is normal

G1L6Q_lut_out = R1L811Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC10_1_A2
--operation mode is normal

G1L7Q_lut_out = R1L911Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC5_16_A2
--operation mode is normal

G1L8Q_lut_out = R1L021Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC6_7_A2
--operation mode is normal

G1L9Q_lut_out = R1L121Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC10_16_A2
--operation mode is normal

G1L01Q_lut_out = R1L221Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC4_1_A2
--operation mode is normal

G1L11Q_lut_out = R1L321Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC9_16_A2
--operation mode is normal

G1L21Q_lut_out = R1L421Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC9_4_A2
--operation mode is normal

G1L31Q_lut_out = R1L521Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC6_5_A2
--operation mode is normal

G1L41Q_lut_out = R1L621Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC10_5_A2
--operation mode is normal

G1L51Q_lut_out = R1L721Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC2_16_A2
--operation mode is normal

G1L61Q_lut_out = R1L821Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC1_7_A2
--operation mode is normal

G1L71Q_lut_out = R1L921Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC5_7_A2
--operation mode is normal

G1L81Q_lut_out = R1L031Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC4_7_A2
--operation mode is normal

G1L91Q_lut_out = R1L131Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC9_13_A2
--operation mode is normal

G1L02Q_lut_out = R1L231Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC8_2_A2
--operation mode is normal

G1L12Q_lut_out = R1L331Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC2_7_A2
--operation mode is normal

G1L22Q_lut_out = R1L431Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC4_13_A2
--operation mode is normal

G1L32Q_lut_out = R1L531Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC3_7_A2
--operation mode is normal

G1L42Q_lut_out = R1L631Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC10_7_A2
--operation mode is normal

G1L52Q_lut_out = R1L731Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC10_14_A2
--operation mode is normal

G1L62Q_lut_out = R1L831Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC3_4_A2
--operation mode is normal

G1L72Q_lut_out = R1L931Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC2_4_A2
--operation mode is normal

G1L82Q_lut_out = R1L041Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC9_14_A2
--operation mode is normal

G1L92Q_lut_out = R1L141Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC7_16_A2
--operation mode is normal

G1L03Q_lut_out = R1L241Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC7_4_A2
--operation mode is normal

G1L13Q_lut_out = R1L341Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC9_5_A2
--operation mode is normal

G1L23Q_lut_out = R1L441Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L565Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0 at LC5_11_L2
--operation mode is normal

Y1L565Q_lut_out = A1L482 # A1L362 # Y1L092 & Y1L265;
Y1L565Q = DFFE(Y1L565Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L665Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0 at LC5_15_B2
--operation mode is normal

Y1L665Q_lut_out = A1L562 # A1L582 # Y1L092 & Y1L065;
Y1L665Q = DFFE(Y1L665Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L765Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0 at LC5_12_G2
--operation mode is normal

Y1L765Q_lut_out = A1L682 # A1L762 # Y1L092 & Y1L855;
Y1L765Q = DFFE(Y1L765Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L865Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0 at LC6_1_F2
--operation mode is normal

Y1L865Q_lut_out = A1L782 # A1L962 # Y1L092 & Y1L655;
Y1L865Q = DFFE(Y1L865Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L965Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0 at LC5_11_J2
--operation mode is normal

Y1L965Q_lut_out = A1L072 # A1L882 # Y1L092 & Y1L455;
Y1L965Q = DFFE(Y1L965Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L075Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0 at LC5_3_J2
--operation mode is normal

Y1L075Q_lut_out = A1L172 # A1L982 # Y1L092 & Y1L255;
Y1L075Q = DFFE(Y1L075Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L175Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0 at LC10_15_J2
--operation mode is normal

Y1L175Q_lut_out = A1L372 # A1L092 # Y1L092 & Y1L055;
Y1L175Q = DFFE(Y1L175Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L275Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0 at LC6_5_M2
--operation mode is normal

Y1L275Q_lut_out = A1L472 # A1L192 # Y1L092 & Y1L845;
Y1L275Q = DFFE(Y1L275Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L375Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0 at LC5_4_C2
--operation mode is normal

Y1L375Q_lut_out = A1L292 # A1L572 # Y1L092 & Y1L645;
Y1L375Q = DFFE(Y1L375Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L475Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0 at LC9_16_F2
--operation mode is normal

Y1L475Q_lut_out = A1L392 # A1L672 # Y1L092 & Y1L445;
Y1L475Q = DFFE(Y1L475Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L575Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0 at LC5_13_D2
--operation mode is normal

Y1L575Q_lut_out = A1L492 # A1L772 # Y1L092 & Y1L245;
Y1L575Q = DFFE(Y1L575Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L675Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0 at LC9_15_B2
--operation mode is normal

Y1L675Q_lut_out = A1L872 # A1L592 # Y1L045 & Y1L092;
Y1L675Q = DFFE(Y1L675Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L775Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0 at LC8_7_K2
--operation mode is normal

Y1L775Q_lut_out = A1L972 # A1L692 # Y1L835 & Y1L092;
Y1L775Q = DFFE(Y1L775Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L875Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0 at LC4_16_F2
--operation mode is normal

Y1L875Q_lut_out = A1L792 # A1L082 # Y1L092 & Y1L635;
Y1L875Q = DFFE(Y1L875Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L975Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0 at LC7_15_B2
--operation mode is normal

Y1L975Q_lut_out = A1L182 # A1L892 # Y1L435 & Y1L092;
Y1L975Q = DFFE(Y1L975Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L085Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0 at LC5_15_K2
--operation mode is normal

Y1L085Q_lut_out = A1L992 # A1L282 # Y1L092 & Y1L235;
Y1L085Q = DFFE(Y1L085Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L185Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0 at LC3_2_G2
--operation mode is normal

Y1L185Q_lut_out = Y1L672 & (Y1L972 # !B1L8Q & Y1L263);
Y1L185Q = DFFE(Y1L185Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L285Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0 at LC9_1_G1
--operation mode is normal

Y1L285Q_lut_out = Y1L672 & (Y1L082 # !B1L8Q & Y1L853);
Y1L285Q = DFFE(Y1L285Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L385Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0 at LC5_7_G1
--operation mode is normal

Y1L385Q_lut_out = Y1L672 & (A1L382 # !B1L8Q & Y1L453);
Y1L385Q = DFFE(Y1L385Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L485Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0 at LC1_12_I1
--operation mode is normal

Y1L485Q_lut_out = Y1L672 & (A1L382 # !B1L8Q & Y1L053);
Y1L485Q = DFFE(Y1L485Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L585Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0 at LC5_3_I1
--operation mode is normal

Y1L585Q_lut_out = Y1L672 & (Y1L182 # !B1L8Q & Y1L643);
Y1L585Q = DFFE(Y1L585Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L685Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0 at LC9_12_I1
--operation mode is normal

Y1L685Q_lut_out = Y1L672 & (A1L382 # !B1L8Q & Y1L243);
Y1L685Q = DFFE(Y1L685Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L785Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0 at LC4_15_M1
--operation mode is normal

Y1L785Q_lut_out = Y1L672 & (A1L382 # !B1L8Q & Y1L833);
Y1L785Q = DFFE(Y1L785Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L885Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0 at LC6_10_G2
--operation mode is normal

Y1L885Q_lut_out = Y1L672 & (A1L382 # !B1L8Q & Y1L433);
Y1L885Q = DFFE(Y1L885Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L985Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0 at LC5_12_I1
--operation mode is normal

Y1L985Q_lut_out = Y1L672 & (Y1L382 # !B1L8Q & Y1L033);
Y1L985Q = DFFE(Y1L985Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L095Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0 at LC5_8_I1
--operation mode is normal

Y1L095Q_lut_out = Y1L672 & (Y1L482 # !B1L8Q & Y1L623);
Y1L095Q = DFFE(Y1L095Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L195Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0 at LC4_10_I1
--operation mode is normal

Y1L195Q_lut_out = Y1L672 & (Y1L582 # !B1L8Q & Y1L223);
Y1L195Q = DFFE(Y1L195Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L295Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0 at LC7_10_M1
--operation mode is normal

Y1L295Q_lut_out = Y1L672 & (Y1L682 # !B1L8Q & Y1L813);
Y1L295Q = DFFE(Y1L295Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L395Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0 at LC6_12_J1
--operation mode is normal

Y1L395Q_lut_out = Y1L672 & (Y1L992 # !B1L8Q & Y1L413);
Y1L395Q = DFFE(Y1L395Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L495Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0 at LC4_3_M1
--operation mode is normal

Y1L495Q_lut_out = Y1L672 & (Y1L782 # !B1L8Q & Y1L013);
Y1L495Q = DFFE(Y1L495Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L595Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0 at LC6_9_M2
--operation mode is normal

Y1L595Q_lut_out = Y1L672 & (Y1L882 # !B1L8Q & Y1L603);
Y1L595Q = DFFE(Y1L595Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L695Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0 at LC7_13_M1
--operation mode is normal

Y1L695Q_lut_out = Y1L672 & (Y1L003 # !B1L8Q & Y1L203);
Y1L695Q = DFFE(Y1L695Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--ED1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|cstb~reg at LC7_15_Q3
--operation mode is normal

ED1L4Q_lut_out = ED1L2 & FD1_dffs[7] & (AD1L2 $ !AD1L1);
ED1L4Q = DFFE(ED1L4Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--FD1_dffs[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_9_D3
--operation mode is normal

FD1_dffs[0]_lut_out = FD1_dffs[1];
FD1_dffs[0] = DFFE(FD1_dffs[0]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L51Q);


--KB1L65Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~reg at LC5_15_D3
--operation mode is normal

KB1L65Q_lut_out = !KB1L55 & KB1L131 & (!KB1L59Q # !KB1L25);
KB1L65Q = DFFE(KB1L65Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--TB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~960 at LC7_14_D3
--operation mode is normal

TB1L1 = ED1L4Q & !KB1L65Q & (FD1_dffs[0] $ A_nB);

--TB1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~970 at LC7_14_D3
--operation mode is normal

TB1L3 = ED1L4Q & !KB1L65Q & (FD1_dffs[0] $ A_nB);


--FD1_dffs[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC7_9_D3
--operation mode is normal

FD1_dffs[4]_lut_out = FD1_dffs[5];
FD1_dffs[4] = DFFE(FD1_dffs[4]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L51Q);


--FD1_dffs[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC5_9_D3
--operation mode is normal

FD1_dffs[5]_lut_out = FD1_dffs[6];
FD1_dffs[5] = DFFE(FD1_dffs[5]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L51Q);


--FD1_dffs[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC4_9_D3
--operation mode is normal

FD1_dffs[3]_lut_out = FD1_dffs[4];
FD1_dffs[3] = DFFE(FD1_dffs[3]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L51Q);


--TB1L23 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sysres_rcvd~44 at LC2_12_G3
--operation mode is normal

TB1L23 = FD1_dffs[5] & !FD1_dffs[3] & TB1L1 & FD1_dffs[4];


--FD1_dffs[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC10_9_D3
--operation mode is normal

FD1_dffs[2]_lut_out = FD1_dffs[3];
FD1_dffs[2] = DFFE(FD1_dffs[2]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L51Q);


--KB1L59Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~16 at LC2_14_D3
--operation mode is normal

KB1L59Q_lut_out = KB1L44 # KB1L59Q & KB1L45 & !TB1L82;
KB1L59Q = DFFE(KB1L59Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--TB1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|comres_rcvd~44 at LC9_6_G3
--operation mode is normal

TB1L6 = ED1L4Q & FD1_dffs[2] & (FD1_dffs[0] $ A_nB);


--TB1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|comres_rcvd~47 at LC7_6_G3
--operation mode is normal

TB1L7 = FD1_dffs[3] & FD1_dffs[5] & !FD1_dffs[4];


--KB1_SV11 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV11 at LC6_1_G3
--operation mode is normal

KB1_SV11_lut_out = !KB1L19Q & (KB1_SV1 # !KB1L98Q # !KB1L81);
KB1_SV11 = DFFE(KB1_SV11_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1_SV12 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV12 at LC6_5_G3
--operation mode is normal

KB1_SV12_lut_out = !KB1L241 & !KB1L7 & (TB1L5 # !KB1L09Q);
KB1_SV12 = DFFE(KB1_SV12_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1_SV10 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV10 at LC9_5_G3
--operation mode is normal

KB1_SV10_lut_out = KB1L241 # TB1L5 & KB1L09Q # !TB1L5 & KB1L29Q;
KB1_SV10 = DFFE(KB1_SV10_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L311 is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~259 at LC2_16_G3
--operation mode is normal

KB1L311 = !KB1_SV10 & KB1_SV12;


--KB1L211 is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~76 at LC5_15_G3
--operation mode is normal

KB1L211 = TB1L7 & TB1L6 & (KB1_SV11 # !KB1L311);


--SC31L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~8 at LC10_7_M3
--operation mode is normal

SC31L3 = !GB91_sload_path[3] & !GB91_sload_path[2];


--ZD1L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[7]~932 at LC2_6_M3
--operation mode is normal

ZD1L5 = PB1L41Q # SC31L3 & Y1_com_ctrl_local[3] # !FD3_dffs[0];


--ZD1L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[7]~725 at LC7_6_M3
--operation mode is normal

ZD1L3 = Y1_com_ctrl_local[3] # !GB91_sload_path[2] & !GB91_sload_path[1] # !GB91_sload_path[3];


--ZD1L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|dac_d[0]~915 at LC9_6_M3
--operation mode is normal

ZD1L2 = FD3_dffs[0] & !Y1_com_ctrl_local[3];


--V1L4Q is roc:inst_ROC|RST~reg0 at LC5_8_O2
--operation mode is normal

V1L4Q_lut_out = !V1L3Q;
V1L4Q = DFFE(V1L4Q_lut_out, GLOBAL(JE1_outclock0), , , );


--B1L71Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0 at LC3_14_D2
--operation mode is normal

B1L71Q_lut_out = PE1_MASTERHADDR[12] & (B1L74 # !B1L05 & B1L71Q) # !PE1_MASTERHADDR[12] & !B1L05 & B1L71Q;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L81Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0 at LC7_14_D2
--operation mode is normal

B1L81Q_lut_out = B1L05 & B1L74 & PE1_MASTERHADDR[13] # !B1L05 & (B1L81Q # B1L74 & PE1_MASTERHADDR[13]);
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L02Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0 at LC9_9_D2
--operation mode is normal

B1L02Q_lut_out = PE1_MASTERHADDR[15] & (B1L74 # B1L02Q & !B1L05) # !PE1_MASTERHADDR[15] & B1L02Q & !B1L05;
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L91Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0 at LC5_16_D1
--operation mode is normal

B1L91Q_lut_out = PE1_MASTERHADDR[14] & (B1L74 # B1L91Q & !B1L05) # !PE1_MASTERHADDR[14] & B1L91Q & !B1L05;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L465 is slaveregister:slaveregister_inst|Mux_815~22 at LC9_14_D2
--operation mode is normal

Y1L465 = !B1L02Q & !B1L91Q & !B1L81Q & B1L71Q;


--B1L22Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0 at LC8_14_D2
--operation mode is normal

B1L22Q_lut_out = PE1_MASTERHADDR[19] & (B1L74 # B1L22Q & !B1L05) # !PE1_MASTERHADDR[19] & B1L22Q & !B1L05;
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L32Q is ahb_slave:ahb_slave_inst|reg_enable~reg0 at LC7_9_D2
--operation mode is normal

B1L32Q_lut_out = B1L44 # B1_reduce_nor_4 & (B1L24 # B1L34);
B1L32Q = DFFE(B1L32Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L12Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0 at LC2_14_D2
--operation mode is normal

B1L12Q_lut_out = PE1_MASTERHADDR[18] & (B1L74 # B1L12Q & !B1L05) # !PE1_MASTERHADDR[18] & B1L12Q & !B1L05;
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L11 is slaveregister:slaveregister_inst|com_ctrl_local[3]~111 at LC8_13_F2
--operation mode is normal

Y1L11 = B1L32Q & !B1L12Q & B1L22Q;


--B1L42Q is ahb_slave:ahb_slave_inst|reg_write~reg0 at LC5_9_D2
--operation mode is normal

B1L42Q_lut_out = B1L94 # B1L42Q & (B1L65Q # !B1L05);
B1L42Q = DFFE(B1L42Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L8Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0 at LC7_16_D1
--operation mode is normal

B1L8Q_lut_out = B1L05 & PE1_MASTERHADDR[2] & B1L74 # !B1L05 & (B1L8Q # PE1_MASTERHADDR[2] & B1L74);
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L7 is slaveregister:slaveregister_inst|com_ctrl_local[3]~96 at LC8_14_L2
--operation mode is normal

Y1L7 = B1L42Q & Y1L465 & !B1L8Q & Y1L11;

--Y1L21 is slaveregister:slaveregister_inst|com_ctrl_local[3]~122 at LC8_14_L2
--operation mode is normal

Y1L21 = B1L42Q & Y1L465 & !B1L8Q & Y1L11;


--B1L01Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0 at LC9_16_D1
--operation mode is normal

B1L01Q_lut_out = PE1_MASTERHADDR[4] & (B1L74 # !B1L05 & B1L01Q) # !PE1_MASTERHADDR[4] & !B1L05 & B1L01Q;
B1L01Q = DFFE(B1L01Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L11Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0 at LC6_16_D1
--operation mode is normal

B1L11Q_lut_out = B1L11Q & (PE1_MASTERHADDR[5] & B1L74 # !B1L05) # !B1L11Q & PE1_MASTERHADDR[5] & B1L74;
B1L11Q = DFFE(B1L11Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L8 is slaveregister:slaveregister_inst|com_ctrl_local[3]~97 at LC6_13_F2
--operation mode is normal

Y1L8 = B1L01Q & B1L11Q;


--B1L9Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0 at LC1_16_D1
--operation mode is normal

B1L9Q_lut_out = B1L05 & PE1_MASTERHADDR[3] & B1L74 # !B1L05 & (B1L9Q # PE1_MASTERHADDR[3] & B1L74);
B1L9Q = DFFE(B1L9Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L21Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0 at LC10_16_D1
--operation mode is normal

B1L21Q_lut_out = PE1_MASTERHADDR[6] & (B1L74 # B1L21Q & !B1L05) # !PE1_MASTERHADDR[6] & B1L21Q & !B1L05;
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L6 is slaveregister:slaveregister_inst|com_ctrl_local[3]~32 at LC7_13_H2
--operation mode is normal

Y1L6 = !B1L21Q & Y1L8 & !B1L9Q & Y1L7;


--EE1L9Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshclr~reg at LC6_14_M3
--operation mode is normal

EE1L9Q_lut_out = !EE1L8 & (WD1L03Q # !GB02L11 # !EE1L6Q);
EE1L9Q = DFFE(EE1L9Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--FD3_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC4_5_L3
--operation mode is normal

FD3_dffs[1]_lut_out = FD3_dffs[2] & (UC32L3 # !EE1L11Q) # !FD3_dffs[2] & EE1L11Q & UC32L3;
FD3_dffs[1] = DFFE(FD3_dffs[1]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--EE1L11Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshld~reg at LC5_5_M3
--operation mode is normal

EE1L11Q_lut_out = EE1L4Q # EE1L6Q & GB02L11 & WD1L03Q;
EE1L11Q = DFFE(EE1L11Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1L01Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshen~reg at LC4_5_M3
--operation mode is normal

EE1L01Q_lut_out = EE1L1 # !EE1L21;
EE1L01Q = DFFE(EE1L01Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--PB1L8 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~38 at LC7_7_C3
--operation mode is normal

PB1L8 = !GB92_sload_path[11] & !GB92_sload_path[14] & !GB92_sload_path[13] & !GB92_sload_path[12];


--PB1L9 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~42 at LC9_7_C3
--operation mode is normal

PB1L9 = GB92_sload_path[8] & !GB92_sload_path[7] & !GB92_sload_path[9] & !GB92_sload_path[10];


--PB1L01 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~71 at LC3_4_C3
--operation mode is normal

PB1L01 = GB92_sload_path[5] & !GB92_sload_path[6] & GB92_sload_path[3];


--PB1L7 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~10 at LC8_8_C3
--operation mode is normal

PB1L7 = PB1L9 & !GB92_sload_path[0] & PB1L01 & PB1L8;

--PB1L21 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~89 at LC8_8_C3
--operation mode is normal

PB1L21 = PB1L9 & !GB92_sload_path[0] & PB1L01 & PB1L8;


--PB1L2 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~218 at LC2_8_C3
--operation mode is normal

PB1L2 = !GB92_sload_path[1] & GB92_sload_path[4] & !GB92_sload_path[2];


--KB1L141Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|timer_clrn~reg at LC2_13_G3
--operation mode is normal

KB1L141Q_lut_out = KB1L041 # KB1L11 # KB1L59Q & TB1L33;
KB1L141Q = DFFE(KB1L141Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L931Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|tcal_psnd~reg at LC3_2_G3
--operation mode is normal

KB1L931Q_lut_out = PB1L61Q & PB1L31Q & KB1L001Q # !PB1L61Q & (KB1L931Q # PB1L31Q & KB1L001Q);
KB1L931Q = DFFE(KB1L931Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--PB1L1 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~36 at LC6_8_C3
--operation mode is normal

PB1L1 = !GB92_sload_path[1] & !GB92_sload_path[2] & GB92_sload_path[4] & PB1L7;


--DB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC5_8_C1
--operation mode is normal

DB1_launch_mode[0]_lut_out = !BB1L902Q & (DB1L01 # DB1L41);
DB1_launch_mode[0] = DFFE(DB1_launch_mode[0]_lut_out, !GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--DB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC10_8_C1
--operation mode is normal

DB1_launch_mode[1]_lut_out = !BB1L902Q & (DB1L01 # DB1L41 # !DB1L9);
DB1_launch_mode[1] = DFFE(DB1_launch_mode[1]_lut_out, !GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--DB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF at LC3_13_C1
--operation mode is normal

DB1_discFF_lut_out = VCC;
DB1_discFF = DFFE(DB1_discFF_lut_out, GLOBAL(OneSPE), !H1L1, , );


--BB1L162Q is atwd:atwd0|atwd_control:inst_atwd_control|state~15 at LC7_16_G4
--operation mode is normal

BB1L162Q_lut_out = BB1L012 # BB1L552Q & !BB1L591 & !BB1L491;
BB1L162Q = DFFE(BB1L162Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~11 at LC3_14_G1
--operation mode is normal

BB1L752Q_lut_out = BB1L852Q # BB1L562Q & DB1_TriggerComplete_in_sync;
BB1L752Q = DFFE(BB1L752Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~9 at LC9_16_G4
--operation mode is normal

BB1L552Q_lut_out = BB1L462Q & (BB1L552Q & BB1_reduce_nor_45 # !BB1_reduce_nor_29) # !BB1L462Q & BB1L552Q & BB1_reduce_nor_45;
BB1L552Q = DFFE(BB1L552Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L362Q is atwd:atwd0|atwd_control:inst_atwd_control|state~17 at LC10_13_G1
--operation mode is normal

BB1L362Q_lut_out = BB1L362Q & (DB1_TriggerComplete_in_sync # BB1L262Q & BB1L112) # !BB1L362Q & BB1L262Q & BB1L112;
BB1L362Q = DFFE(BB1L362Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~12 at LC4_13_G1
--operation mode is normal

BB1L852Q_lut_out = BB1L262Q & (!BB1_channel[1] # !BB1_channel[0]);
BB1L852Q = DFFE(BB1L852Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~10 at LC9_15_G1
--operation mode is normal

BB1L652Q_lut_out = BB1L952Q # BB1L062Q # BB1L652Q & !DB1_ATWDTrigger_sig;
BB1L652Q = DFFE(BB1L652Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~1 at LC9_13_G1
--operation mode is normal

BB1L791 = !BB1L852Q & !BB1L362Q & !BB1L652Q;


--BB1L562Q is atwd:atwd0|atwd_control:inst_atwd_control|state~19 at LC5_15_G1
--operation mode is normal

BB1L562Q_lut_out = DB1_TriggerComplete_in_sync & BB1L652Q & DB1_ATWDTrigger_sig # !DB1_TriggerComplete_in_sync & (BB1L562Q # BB1L652Q & DB1_ATWDTrigger_sig);
BB1L562Q = DFFE(BB1L562Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L462Q is atwd:atwd0|atwd_control:inst_atwd_control|state~18 at LC4_16_G4
--operation mode is normal

BB1L462Q_lut_out = BB1L752Q # BB1L462Q & (BB1L481 # BB1L381);
BB1L462Q = DFFE(BB1L462Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~13 at LC8_15_G1
--operation mode is normal

BB1L952Q_lut_out = !DB1_TriggerComplete_in_sync & BB1L362Q;
BB1L952Q = DFFE(BB1L952Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~14 at LC10_16_G1
--operation mode is normal

BB1L062Q_lut_out = !BB1L452Q;
BB1L062Q = DFFE(BB1L062Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~0 at LC8_16_G1
--operation mode is normal

BB1L691 = !BB1L562Q & !BB1L062Q & !BB1L952Q & !BB1L462Q;


--BB1_reduce_or_168 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_168 at LC7_16_G1
--operation mode is normal

BB1_reduce_or_168 = BB1L752Q # BB1L552Q # !BB1L791 # !BB1L691;


--BB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high at LC3_5_G1
--operation mode is normal

BB1_counterclk_high_lut_out = BB1L162Q # BB1_counterclk_high & (!BB1L302 # !BB1L691);
BB1_counterclk_high = DFFE(BB1_counterclk_high_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low at LC9_12_G1
--operation mode is normal

BB1_counterclk_low_lut_out = BB1L912 # BB1_counterclk_low & (!BB1L691 # !BB1L302);
BB1_counterclk_low = DFFE(BB1_counterclk_low_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk at LC3_4_G1
--operation mode is normal

BB1_cclk_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1_cclk = DFFE(BB1_cclk_lut_out, GLOBAL(JE2_outclock1), , , !V1L4Q);


--CB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~10 at LC7_5_R2
--operation mode is normal

CB1L671Q_lut_out = CB1L571Q & GB1_sload_path[1];
CB1L671Q = DFFE(CB1L671Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~11 at LC8_5_R2
--operation mode is normal

CB1L771Q_lut_out = CB1L671Q # CB1L771Q & GB1_sload_path[1];
CB1L771Q = DFFE(CB1L771Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~14 at LC2_6_R2
--operation mode is normal

CB1L081Q_lut_out = CB1L971Q;
CB1L081Q = DFFE(CB1L081Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~13 at LC5_6_R2
--operation mode is normal

CB1L971Q_lut_out = CB1L871Q;
CB1L971Q = DFFE(CB1L971Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L051 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~2 at LC10_5_R2
--operation mode is normal

CB1L051 = !CB1L971Q & !CB1L081Q;


--BB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~2 at LC3_15_G1
--operation mode is normal

BB1L891 = !BB1L752Q & BB1L691;


--BB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|state~8 at LC5_9_G2
--operation mode is normal

BB1L452Q_lut_out = VCC;
BB1L452Q = DFFE(BB1L452Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L262Q is atwd:atwd0|atwd_control:inst_atwd_control|state~16 at LC4_16_G1
--operation mode is normal

BB1L262Q_lut_out = BB1L162Q & CB1L831Q;
BB1L262Q = DFFE(BB1L262Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~25 at LC7_14_G1
--operation mode is normal

BB1L512 = !BB1L162Q & BB1L452Q & !BB1L262Q;


--BB1L812 is atwd:atwd0|atwd_control:inst_atwd_control|Select_157_rtl_49~1 at LC2_12_G1
--operation mode is normal

BB1L812 = BB1L852Q & (BB1_channel[1] $ BB1_channel[0]);


--BB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~0 at LC10_15_G1
--operation mode is normal

BB1L002 = !BB1L162Q & !BB1L262Q;


--BB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~2 at LC1_15_G1
--operation mode is normal

BB1L102 = BB1L002 & !BB1L752Q & !BB1L552Q & BB1L691;


--BB1L712 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~52 at LC5_14_G1
--operation mode is normal

BB1L712 = BB1L162Q # BB1L852Q # BB1L262Q # !BB1L452Q;


--BB1L612 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~40 at LC5_12_G1
--operation mode is normal

BB1L612 = BB1L362Q # BB1L652Q # BB1L552Q;


--BB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|Select_145_rtl_53~41 at LC10_14_G1
--operation mode is normal

BB1L212 = BB1L462Q # BB1L952Q # BB1L562Q # BB1L752Q;


--BB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180~0 at LC7_12_G1
--operation mode is normal

BB1L702 = !BB1L652Q & !BB1L852Q & BB1L452Q & !BB1L362Q;


--DB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC9_7_C1
--operation mode is normal

DB2_launch_mode[0]_lut_out = !BB2L902Q & (DB2L51 # Y1_command_0_local[8] & DB2L11);
DB2_launch_mode[0] = DFFE(DB2_launch_mode[0]_lut_out, !GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC10_7_C1
--operation mode is normal

DB2_launch_mode[1]_lut_out = !BB2L902Q & (DB2L01 # DB2L51 # !DB2L9);
DB2_launch_mode[1] = DFFE(DB2_launch_mode[1]_lut_out, !GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF at LC3_5_C1
--operation mode is normal

DB2_discFF_lut_out = VCC;
DB2_discFF = DFFE(DB2_discFF_lut_out, GLOBAL(OneSPE), !H1L8, , );


--BB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~15 at LC8_3_U2
--operation mode is normal

BB2L952Q_lut_out = BB2L012 # BB2L452Q & !BB2L491 & !BB2L591;
BB2L952Q = DFFE(BB2L952Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|state~11 at LC4_5_U2
--operation mode is normal

BB2L652Q_lut_out = BB2L752Q # DB2_TriggerComplete_in_sync & BB2L362Q;
BB2L652Q = DFFE(BB2L652Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L452Q is atwd:atwd1|atwd_control:inst_atwd_control|state~9 at LC5_3_U2
--operation mode is normal

BB2L452Q_lut_out = BB2L262Q & (BB2L452Q & BB2_reduce_nor_45 # !BB2_reduce_nor_29) # !BB2L262Q & BB2L452Q & BB2_reduce_nor_45;
BB2L452Q = DFFE(BB2L452Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~17 at LC9_10_U2
--operation mode is normal

BB2L162Q_lut_out = BB2L162Q & (DB2_TriggerComplete_in_sync # BB2L062Q & BB2L112) # !BB2L162Q & BB2L062Q & BB2L112;
BB2L162Q = DFFE(BB2L162Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~12 at LC6_10_U2
--operation mode is normal

BB2L752Q_lut_out = BB2L062Q & (!BB2_channel[0] # !BB2_channel[1]);
BB2L752Q = DFFE(BB2L752Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~10 at LC9_6_U2
--operation mode is normal

BB2L552Q_lut_out = BB2L852Q # BB1L062Q # BB2L552Q & !DB2_ATWDTrigger_sig;
BB2L552Q = DFFE(BB2L552Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~1 at LC5_5_U2
--operation mode is normal

BB2L791 = !BB2L752Q & !BB2L162Q & !BB2L552Q;


--BB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~19 at LC8_6_U2
--operation mode is normal

BB2L362Q_lut_out = BB2L362Q & (BB2L552Q & DB2_ATWDTrigger_sig # !DB2_TriggerComplete_in_sync) # !BB2L362Q & BB2L552Q & DB2_ATWDTrigger_sig;
BB2L362Q = DFFE(BB2L362Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~18 at LC7_6_U2
--operation mode is normal

BB2L262Q_lut_out = BB2L652Q # BB2L262Q & (BB2L481 # BB2L381);
BB2L262Q = DFFE(BB2L262Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~13 at LC5_6_U2
--operation mode is normal

BB2L852Q_lut_out = !DB2_TriggerComplete_in_sync & BB2L162Q;
BB2L852Q = DFFE(BB2L852Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~0 at LC8_5_U2
--operation mode is normal

BB2L691 = !BB1L062Q & !BB2L262Q & !BB2L852Q & !BB2L362Q;


--BB2_reduce_or_168 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_168 at LC3_4_U2
--operation mode is normal

BB2_reduce_or_168 = BB2L652Q # BB2L452Q # !BB2L691 # !BB2L791;


--BB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high at LC1_11_U2
--operation mode is normal

BB2_counterclk_high_lut_out = BB2L952Q # BB2_counterclk_high & (!BB2L691 # !BB2L302);
BB2_counterclk_high = DFFE(BB2_counterclk_high_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low at LC9_11_U2
--operation mode is normal

BB2_counterclk_low_lut_out = BB2L912 # BB2_counterclk_low & (!BB2L691 # !BB2L302);
BB2_counterclk_low = DFFE(BB2_counterclk_low_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk at LC3_12_U2
--operation mode is normal

BB2_cclk_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2_cclk = DFFE(BB2_cclk_lut_out, GLOBAL(JE2_outclock1), , , !V1L4Q);


--CB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~10 at LC5_15_H2
--operation mode is normal

CB2L671Q_lut_out = CB2L571Q & GB2_sload_path[1];
CB2L671Q = DFFE(CB2L671Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~11 at LC9_11_H2
--operation mode is normal

CB2L771Q_lut_out = CB2L671Q # GB2_sload_path[1] & CB2L771Q;
CB2L771Q = DFFE(CB2L771Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~14 at LC5_12_H2
--operation mode is normal

CB2L081Q_lut_out = CB2L971Q;
CB2L081Q = DFFE(CB2L081Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~13 at LC3_12_H2
--operation mode is normal

CB2L971Q_lut_out = CB2L871Q;
CB2L971Q = DFFE(CB2L971Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L051 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~2 at LC4_12_H2
--operation mode is normal

CB2L051 = !CB2L081Q & !CB2L971Q;


--BB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~2 at LC7_4_U2
--operation mode is normal

BB2L891 = !BB2L652Q & BB2L691;


--BB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~16 at LC4_4_U2
--operation mode is normal

BB2L062Q_lut_out = CB2L831Q & BB2L952Q;
BB2L062Q = DFFE(BB2L062Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~25 at LC9_3_U2
--operation mode is normal

BB2L512 = !BB2L062Q & !BB2L952Q & BB1L452Q;


--BB2L812 is atwd:atwd1|atwd_control:inst_atwd_control|Select_157_rtl_58~1 at LC3_10_U2
--operation mode is normal

BB2L812 = BB2L752Q & (BB2_channel[1] $ BB2_channel[0]);


--BB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~0 at LC6_3_U2
--operation mode is normal

BB2L002 = !BB2L952Q & !BB2L062Q;


--BB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~2 at LC2_4_U2
--operation mode is normal

BB2L102 = !BB2L452Q & !BB2L652Q & BB2L002 & BB2L691;


--BB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~52 at LC1_5_U2
--operation mode is normal

BB2L712 = BB2L752Q # BB2L062Q # BB2L952Q # !BB1L452Q;


--BB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~40 at LC3_6_U2
--operation mode is normal

BB2L612 = BB2L452Q # BB2L162Q # BB2L552Q;


--BB2L212 is atwd:atwd1|atwd_control:inst_atwd_control|Select_145_rtl_62~41 at LC7_5_U2
--operation mode is normal

BB2L212 = BB2L852Q # BB2L362Q # BB2L652Q # BB2L262Q;


--BB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180~0 at LC9_5_U2
--operation mode is normal

BB2L702 = !BB2L752Q & !BB2L552Q & !BB2L162Q & BB1L452Q;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1 at LC6_3_E1
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1 at LC5_9_Y2
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--M1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0 at LC3_1_Y4
--operation mode is normal

M1L3Q_lut_out = VCC;
M1L3Q = DFFE(M1L3Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--M1L5Q is fe_testpulse:inst_fe_testpulse|i~5 at LC5_15_Y1
--operation mode is normal

M1L5Q_lut_out = !M1_tick_old & !M1L4 & !M1_tick_old1 & !M1_tick_old0;
M1L5Q = DFFE(M1L5Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L42Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0 at LC4_7_N4
--operation mode is normal

L1L42Q_lut_out = L1_cntp[3];
L1L42Q = DFFE(L1L42Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L52Q is fe_r2r:inst_fe_r2r|i~46 at LC3_10_N4
--operation mode is normal

L1L52Q_lut_out = !Y1_command_0_local[30];
L1L52Q = DFFE(L1L52Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L32Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0 at LC3_16_N4
--operation mode is normal

L1L32Q_lut_out = L1_cntp[2];
L1L32Q = DFFE(L1L32Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L22Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0 at LC5_16_N4
--operation mode is normal

L1L22Q_lut_out = L1_cntp[1];
L1L22Q = DFFE(L1L22Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L12Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0 at LC6_12_N4
--operation mode is normal

L1L12Q_lut_out = L1_cntp[0];
L1L12Q = DFFE(L1L12Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L02Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0 at LC6_13_N4
--operation mode is normal

L1L02Q_lut_out = L1_cntn[3];
L1L02Q = DFFE(L1L02Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L91Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0 at LC3_8_N4
--operation mode is normal

L1L91Q_lut_out = L1_cntn[2];
L1L91Q = DFFE(L1L91Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0 at LC3_3_N4
--operation mode is normal

L1L81Q_lut_out = L1_cntn[1];
L1L81Q = DFFE(L1L81Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--L1L71Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0 at LC4_12_N4
--operation mode is normal

L1L71Q_lut_out = L1_cntn[0];
L1L71Q = DFFE(L1L71Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--U1_cnt[6] is r2r:inst_r2r|cnt[6] at LC1_6_W1
--operation mode is normal

U1_cnt[6]_lut_out = Y1_command_0_local[28] & (U1L22 & !U1L31 # !U1L22 & U1_cnt[6]);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5] at LC3_6_W1
--operation mode is normal

U1_cnt[5]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L11 # !U1L22 & U1_cnt[5]);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4] at LC3_8_W1
--operation mode is normal

U1_cnt[4]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L9 # !U1L22 & U1_cnt[4]);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3] at LC6_8_W1
--operation mode is normal

U1_cnt[3]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L7 # !U1L22 & U1_cnt[3]);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2] at LC4_6_W1
--operation mode is normal

U1_cnt[2]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L5 # !U1L22 & U1_cnt[2]);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1] at LC7_6_W1
--operation mode is normal

U1_cnt[1]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L3 # !U1L22 & U1_cnt[1]);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0] at LC6_6_W1
--operation mode is normal

U1_cnt[0]_lut_out = Y1_command_0_local[28] & (U1L22 & U1L1 # !U1L22 & U1_cnt[0]);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--W1_tick is single_led:inst_single_led|tick at LC1_14_K1
--operation mode is normal

W1_tick_lut_out = W1_cnt_old[15] $ GB73_sload_path[15];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--W1_cnt_old[15] is single_led:inst_single_led|cnt_old[15] at LC3_14_K1
--operation mode is normal

W1_cnt_old[15]_lut_out = GB73_sload_path[15];
W1_cnt_old[15] = DFFE(W1_cnt_old[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L671Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0 at LC7_14_W2
--operation mode is normal

K1L671Q_lut_out = K1L871 & (K1L822Q $ K1_last_down_pol) # !K1L871 & K1L681;
K1L671Q = DFFE(K1L671Q_lut_out, GLOBAL(JE1_outclock0), , , );


--K1L971Q is coinc:inst_coinc|i~197 at LC5_13_W2
--operation mode is normal

K1L971Q_lut_out = K1L871 & !K1L181 & !K1L581 # !K1L871 & K1L481;
K1L971Q = DFFE(K1L971Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12] at LC9_10_K2
--operation mode is normal

Y1_command_2_local[12]_lut_out = PE1_MASTERHWDATA[12];
Y1_command_2_local[12] = DFFE(Y1_command_2_local[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13] at LC5_5_C1
--operation mode is normal

Y1_command_2_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_command_2_local[13] = DFFE(Y1_command_2_local[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--K1L771Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0 at LC7_11_W2
--operation mode is normal

K1L771Q_lut_out = K1L871 & (K1L822Q $ K1_last_up_pol) # !K1L871 & K1L781;
K1L771Q = DFFE(K1L771Q_lut_out, GLOBAL(JE1_outclock0), , , );


--K1L081Q is coinc:inst_coinc|i~198 at LC7_15_W2
--operation mode is normal

K1L081Q_lut_out = K1L871 & K1L722Q & K1L181 # !K1L871 & K1L281;
K1L081Q = DFFE(K1L081Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14] at LC4_2_D2
--operation mode is normal

Y1_command_2_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_command_2_local[14] = DFFE(Y1_command_2_local[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15] at LC3_11_K2
--operation mode is normal

Y1_command_2_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_command_2_local[15] = DFFE(Y1_command_2_local[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1L98 is slaveregister:slaveregister_inst|command_1_local[0]~73 at LC2_13_H2
--operation mode is normal

Y1L98 = B1L9Q & !B1L21Q;


--Y1L741 is slaveregister:slaveregister_inst|command_2_local[24]~32 at LC1_4_F2
--operation mode is normal

Y1L741 = Y1L7 & B1L01Q & !B1L11Q & Y1L98;


--Y1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28] at LC5_14_J1
--operation mode is normal

Y1_command_2_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_2_local[28] = DFFE(Y1_command_2_local[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31] at LC9_1_M1
--operation mode is normal

Y1_command_2_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_2_local[31] = DFFE(Y1_command_2_local[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29] at LC7_1_M1
--operation mode is normal

Y1_command_2_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_2_local[29] = DFFE(Y1_command_2_local[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30] at LC10_1_M1
--operation mode is normal

Y1_command_2_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_2_local[30] = DFFE(Y1_command_2_local[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--WD1L66Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~15 at LC6_13_I3
--operation mode is normal

WD1L66Q_lut_out = EE1L7Q & (WD1L66Q # WD1L11 & !KB1L27Q) # !EE1L7Q & WD1L11 & !KB1L27Q;
WD1L66Q = DFFE(WD1L66Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--EE1L7Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txidle~reg at LC3_14_M3
--operation mode is normal

EE1L7Q_lut_out = !EE1L3Q & (EE1L7Q # WD1L03Q);
EE1L7Q = DFFE(EE1L7Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--WD1L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~56 at LC9_13_I3
--operation mode is normal

WD1L2 = !EE1L7Q & WD1L66Q;


--KB1L86Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~reg at LC3_3_G3
--operation mode is normal

KB1L86Q_lut_out = KB1L76 # WD1L76Q & KB1L96 # !KB1L73;
KB1L86Q = DFFE(KB1L86Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--WD1L46Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~13 at LC3_13_I3
--operation mode is normal

WD1L46Q_lut_out = WD1L5 # WD1L76Q # !FD3L1 & WD1L46Q;
WD1L46Q = DFFE(WD1L46Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--KB1L37Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_id~reg at LC9_15_G3
--operation mode is normal

KB1L37Q_lut_out = KB1L59Q & (KB1L12 # !WD1L41Q & KB1L37Q) # !KB1L59Q & !WD1L41Q & KB1L37Q;
KB1L37Q = DFFE(KB1L37Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--WD1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~55 at LC1_14_I3
--operation mode is normal

WD1L1 = KB1L86Q & EE1L11Q & WD1L46Q & KB1L37Q;


--WD1L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3851 at LC5_14_I3
--operation mode is normal

WD1L11 = KB1L86Q & EE1L11Q & WD1L46Q & !KB1L37Q;


--KB1L27Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~reg at LC7_2_G3
--operation mode is normal

KB1L27Q_lut_out = KB1L17 # TB1L8 & (KB1L69Q # KB1L42);
KB1L27Q = DFFE(KB1L27Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--Y1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4] at LC8_3_J2
--operation mode is normal

Y1_com_ctrl_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_com_ctrl_local[4] = DFFE(Y1_com_ctrl_local[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--MB1_inst11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst11 at LC6_6_G3
--operation mode is normal

MB1_inst11 = V1L4Q # Y1_com_ctrl_local[4] # TB1L6 & TB1L7;


--KB1L301Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~25 at LC2_10_G3
--operation mode is normal

KB1L301Q_lut_out = KB1L92 & (Y1_com_ctrl_local[2] # !WD1L41Q & KB1L301Q) # !KB1L92 & !WD1L41Q & KB1L301Q;
KB1L301Q = DFFE(KB1L301Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L94 is dcom:dcom_inst|DC_CTRL:DC_CTRL|DOM_REBOOT~0 at LC6_15_G3
--operation mode is normal

KB1L94 = KB1L05Q # WD1L41Q & KB1L301Q;


--GD1L7Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~16 at LC7_9_L3
--operation mode is normal

GD1L7Q_lut_out = GD1L6Q & (UB1L62Q # SC01_agb_out & GD1L7Q) # !GD1L6Q & SC01_agb_out & GD1L7Q;
GD1L7Q = DFFE(GD1L7Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--KB1L32 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3223 at LC4_13_G3
--operation mode is normal

KB1L32 = FD1_dffs[4] & FD1_dffs[5];


--TB1L33 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|tcal_rcvd~26 at LC3_13_G3
--operation mode is normal

TB1L33 = FD1_dffs[3] & KB1L32 & !FD1_dffs[2] & TB1L1;


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~12 at LC9_15_D2
--operation mode is normal

B1L65Q_lut_out = !PE1_MASTERHWRITE & (B1L23 # B1L53 & B1_reduce_nor_10);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L1 is ahb_slave:ahb_slave_inst|i~1044 at LC8_4_D2
--operation mode is normal

B1L1 = PE1_MASTERHSIZE[1] & !PE1_MASTERHBURST[2] & !PE1_MASTERHBURST[1] & !PE1_MASTERHSIZE[0];


--B1L63 is ahb_slave:ahb_slave_inst|Select_545~64 at LC10_4_D2
--operation mode is normal

B1L63 = PE1_MASTERHTRANS[0] & !B1L3Q # !PE1_MASTERHTRANS[0] & (PE1_MASTERHTRANS[1] & PE1_MASTERHWRITE # !PE1_MASTERHTRANS[1] & !B1L3Q);


--B1_reduce_nor_4 is ahb_slave:ahb_slave_inst|reduce_nor_4 at LC5_5_D2
--operation mode is normal

B1_reduce_nor_4 = PE1_MASTERHTRANS[0] # PE1_MASTERHTRANS[1];


--B1L25Q is ahb_slave:ahb_slave_inst|slave_state~8 at LC7_15_D2
--operation mode is normal

B1L25Q_lut_out = !B1L82 & (B1_reduce_nor_10 # !B1L52 & !B1L62);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L83 is ahb_slave:ahb_slave_inst|Select_545~224 at LC4_4_D2
--operation mode is normal

B1L83 = !B1L25Q & (B1L1 & B1L63 # !B1_reduce_nor_4);


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~9 at LC3_4_D2
--operation mode is normal

B1L35Q_lut_out = (B1L92 # B1L1 & PE1_MASTERHWRITE & B1L43) & CASCADE(B1L7);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L73 is ahb_slave:ahb_slave_inst|Select_545~75 at LC9_3_D2
--operation mode is normal

B1L73 = B1L35Q & (PE1_MASTERHWRITE # !B1L2);


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~11 at LC6_5_D2
--operation mode is normal

B1L55Q_lut_out = !B1L1 & !B1L25Q & (PE1_MASTERHTRANS[0] # PE1_MASTERHTRANS[1]);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~10 at LC4_15_D2
--operation mode is normal

B1L45Q_lut_out = B1L65Q # B1L03 # PE1_MASTERHWRITE & B1L23;
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L93 is ahb_slave:ahb_slave_inst|Select_545~339 at LC1_4_D2
--operation mode is normal

B1L93 = B1L55Q # B1L45Q & (PE1_MASTERHWRITE # !PE1_MASTERHTRANS[1]);


--R1L311Q is master_data_source:inst_master_data_source|wdata[0]~reg0 at LC8_6_A2
--operation mode is normal

R1L311Q_lut_out = !R1L111 & !R1L211 & R1L79;
R1L311Q = DFFE(R1L311Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L411Q is master_data_source:inst_master_data_source|wdata[1]~reg0 at LC3_5_A2
--operation mode is normal

R1L411Q_lut_out = !R1L111 & !R1L211 & R1L89;
R1L411Q = DFFE(R1L411Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L511Q is master_data_source:inst_master_data_source|wdata[2]~reg0 at LC7_3_A2
--operation mode is normal

R1L511Q_lut_out = !R1L111 & !R1L211 & R1L99;
R1L511Q = DFFE(R1L511Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L611Q is master_data_source:inst_master_data_source|wdata[3]~reg0 at LC10_3_A2
--operation mode is normal

R1L611Q_lut_out = !R1L211 & R1L001 & !R1L111;
R1L611Q = DFFE(R1L611Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L711Q is master_data_source:inst_master_data_source|wdata[4]~reg0 at LC3_3_A2
--operation mode is normal

R1L711Q_lut_out = !R1L211 & R1L101 & !R1L111;
R1L711Q = DFFE(R1L711Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L811Q is master_data_source:inst_master_data_source|wdata[5]~reg0 at LC1_5_A2
--operation mode is normal

R1L811Q_lut_out = !R1L111 & !R1L211 & R1L201;
R1L811Q = DFFE(R1L811Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L911Q is master_data_source:inst_master_data_source|wdata[6]~reg0 at LC7_1_A2
--operation mode is normal

R1L911Q_lut_out = !R1L111 & !R1L211 & R1L301;
R1L911Q = DFFE(R1L911Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L021Q is master_data_source:inst_master_data_source|wdata[7]~reg0 at LC6_16_A2
--operation mode is normal

R1L021Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L51 # !PE1_SLAVEHREADYO & R1_data[7]);
R1L021Q = DFFE(R1L021Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L121Q is master_data_source:inst_master_data_source|wdata[8]~reg0 at LC8_7_A2
--operation mode is normal

R1L121Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L71 # !PE1_SLAVEHREADYO & R1_data[8]);
R1L121Q = DFFE(R1L121Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L221Q is master_data_source:inst_master_data_source|wdata[9]~reg0 at LC8_16_A2
--operation mode is normal

R1L221Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L91 # !PE1_SLAVEHREADYO & R1_data[9]);
R1L221Q = DFFE(R1L221Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L321Q is master_data_source:inst_master_data_source|wdata[10]~reg0 at LC2_1_A2
--operation mode is normal

R1L321Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L12 # !PE1_SLAVEHREADYO & R1_data[10]);
R1L321Q = DFFE(R1L321Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L421Q is master_data_source:inst_master_data_source|wdata[11]~reg0 at LC4_16_A2
--operation mode is normal

R1L421Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L32 # !PE1_SLAVEHREADYO & R1_data[11]);
R1L421Q = DFFE(R1L421Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L521Q is master_data_source:inst_master_data_source|wdata[12]~reg0 at LC2_5_A2
--operation mode is normal

R1L521Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L52 # !PE1_SLAVEHREADYO & R1_data[12]);
R1L521Q = DFFE(R1L521Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L621Q is master_data_source:inst_master_data_source|wdata[13]~reg0 at LC4_5_A2
--operation mode is normal

R1L621Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L72 # !PE1_SLAVEHREADYO & R1_data[13]);
R1L621Q = DFFE(R1L621Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L721Q is master_data_source:inst_master_data_source|wdata[14]~reg0 at LC7_6_A2
--operation mode is normal

R1L721Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L92 # !PE1_SLAVEHREADYO & R1_data[14]);
R1L721Q = DFFE(R1L721Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L821Q is master_data_source:inst_master_data_source|wdata[15]~reg0 at LC9_11_A2
--operation mode is normal

R1L821Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L13 # !PE1_SLAVEHREADYO & R1_data[15]);
R1L821Q = DFFE(R1L821Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L921Q is master_data_source:inst_master_data_source|wdata[16]~reg0 at LC7_7_A2
--operation mode is normal

R1L921Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L33 # !PE1_SLAVEHREADYO & R1_data[16]);
R1L921Q = DFFE(R1L921Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L031Q is master_data_source:inst_master_data_source|wdata[17]~reg0 at LC9_7_A2
--operation mode is normal

R1L031Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L53 # !PE1_SLAVEHREADYO & R1_data[17]);
R1L031Q = DFFE(R1L031Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L131Q is master_data_source:inst_master_data_source|wdata[18]~reg0 at LC4_8_A2
--operation mode is normal

R1L131Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L73 # !PE1_SLAVEHREADYO & R1_data[18]);
R1L131Q = DFFE(R1L131Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L231Q is master_data_source:inst_master_data_source|wdata[19]~reg0 at LC7_14_A2
--operation mode is normal

R1L231Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L93 # !PE1_SLAVEHREADYO & R1_data[19]);
R1L231Q = DFFE(R1L231Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L331Q is master_data_source:inst_master_data_source|wdata[20]~reg0 at LC8_1_A2
--operation mode is normal

R1L331Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L14 # !PE1_SLAVEHREADYO & R1_data[20]);
R1L331Q = DFFE(R1L331Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L431Q is master_data_source:inst_master_data_source|wdata[21]~reg0 at LC3_8_A2
--operation mode is normal

R1L431Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L34 # !PE1_SLAVEHREADYO & R1_data[21]);
R1L431Q = DFFE(R1L431Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L531Q is master_data_source:inst_master_data_source|wdata[22]~reg0 at LC8_14_A2
--operation mode is normal

R1L531Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L54 # !PE1_SLAVEHREADYO & R1_data[22]);
R1L531Q = DFFE(R1L531Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L631Q is master_data_source:inst_master_data_source|wdata[23]~reg0 at LC2_8_A2
--operation mode is normal

R1L631Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L74 # !PE1_SLAVEHREADYO & R1_data[23]);
R1L631Q = DFFE(R1L631Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L731Q is master_data_source:inst_master_data_source|wdata[24]~reg0 at LC1_8_A2
--operation mode is normal

R1L731Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L94 # !PE1_SLAVEHREADYO & R1_data[24]);
R1L731Q = DFFE(R1L731Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L831Q is master_data_source:inst_master_data_source|wdata[25]~reg0 at LC7_15_A2
--operation mode is normal

R1L831Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L15 # !PE1_SLAVEHREADYO & R1_data[25]);
R1L831Q = DFFE(R1L831Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L931Q is master_data_source:inst_master_data_source|wdata[26]~reg0 at LC4_9_A2
--operation mode is normal

R1L931Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L35 # !PE1_SLAVEHREADYO & R1_data[26]);
R1L931Q = DFFE(R1L931Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L041Q is master_data_source:inst_master_data_source|wdata[27]~reg0 at LC7_5_A2
--operation mode is normal

R1L041Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L55 # !PE1_SLAVEHREADYO & R1_data[27]);
R1L041Q = DFFE(R1L041Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L141Q is master_data_source:inst_master_data_source|wdata[28]~reg0 at LC8_15_A2
--operation mode is normal

R1L141Q_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L75 # !PE1_SLAVEHREADYO & R1_data[28]);
R1L141Q = DFFE(R1L141Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L241Q is master_data_source:inst_master_data_source|wdata[29]~reg0 at LC3_16_A2
--operation mode is normal

R1L241Q_lut_out = !R1L111 & R1L95 & !R1L211 & PE1_SLAVEHREADYO;
R1L241Q = DFFE(R1L241Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L341Q is master_data_source:inst_master_data_source|wdata[30]~reg0 at LC8_5_A2
--operation mode is normal

R1L341Q_lut_out = !R1L211 & !R1L111 & R1L16 & PE1_SLAVEHREADYO;
R1L341Q = DFFE(R1L341Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--R1L441Q is master_data_source:inst_master_data_source|wdata[31]~reg0 at LC6_6_A2
--operation mode is normal

R1L441Q_lut_out = !R1L111 & R1L36 & !R1L211 & PE1_SLAVEHREADYO;
R1L441Q = DFFE(R1L441Q_lut_out, !GLOBAL(JE1_outclock0), , , !V1L4Q);


--Y1L292 is slaveregister:slaveregister_inst|i~3002 at LC10_14_D2
--operation mode is normal

Y1L292 = B1L71Q & B1L81Q & !B1L91Q;


--JB6_q[0] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC2_1_F2
JB6_q[0]_data_in = N1L1;
JB6_q[0]_write_enable = A1L822;
JB6_q[0]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[0]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[0]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[0] = MEMORY_SEGMENT(JB6_q[0]_data_in, JB6_q[0]_write_enable, JB6_q[0]_clock_0, JB6_q[0]_clock_1, , , , , VCC, JB6_q[0]_write_address, JB6_q[0]_read_address);


--A1L482 is rtl~949 at LC5_16_F2
--operation mode is normal

A1L482 = Y1L292 & JB6_q[0] & (B1L22Q # B1L12Q);


--ME1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC13_1_A2
ME1_q[0]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[0] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[0]_write_address, ME1_q[0]_read_address);


--A1L362 is rtl~360 at LC5_10_L2
--operation mode is normal

A1L362 = !B1L12Q & !B1L22Q & ME1_q[0];


--Y1L092 is slaveregister:slaveregister_inst|i~2996 at LC4_13_D2
--operation mode is normal

Y1L092 = !B1L81Q & (B1L12Q # B1L22Q);


--JB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC1_1_E2
JB1_q[0]_data_in = C1L1;
JB1_q[0]_write_enable = A1L922;
JB1_q[0]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[0]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[0]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[0] = MEMORY_SEGMENT(JB1_q[0]_data_in, JB1_q[0]_write_enable, JB1_q[0]_clock_0, JB1_q[0]_clock_1, , , , , VCC, JB1_q[0]_write_address, JB1_q[0]_read_address);


--Y1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0] at LC3_10_F1
--operation mode is normal

Y1_command_3_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_3_local[0] = DFFE(Y1_command_3_local[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L942 is rtl~147 at LC7_10_F1
--operation mode is normal

A1L942 = !B1L8Q & !B1L21Q & Y1_command_3_local[0];


--Y1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0] at LC3_13_W2
--operation mode is normal

Y1_command_2_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_2_local[0] = DFFE(Y1_command_2_local[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L842 is rtl~146 at LC10_12_W2
--operation mode is normal

A1L842 = !B1L8Q & !B1L21Q & Y1_command_2_local[0];


--Y1L925 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_638~74 at LC2_14_L2
--operation mode is normal

Y1L925 = B1L8Q & B1L21Q;


--J1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0 at LC3_12_L2
--operation mode is normal

J1L33Q_lut_out = GB93_sload_path[32];
J1L33Q = DFFE(J1L33Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--J1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0 at LC9_12_L2
--operation mode is normal

J1L1Q_lut_out = GB93_sload_path[0];
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0] at LC10_11_L2
--operation mode is normal

Y1_command_1_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_1_local[0] = DFFE(Y1_command_1_local[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L825 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_638~4 at LC7_12_L2
--operation mode is normal

Y1L825 = B1L21Q & J1L1Q # !B1L21Q & Y1_command_1_local[0];


--Y1L625 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_637~0 at LC8_11_L2
--operation mode is normal

Y1L625 = B1L01Q & (B1L11Q # A1L842) # !B1L01Q & !B1L11Q & Y1L035;


--JB3_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[0] at EC1_1_M3
JB3_q[0]_data_in = FD1_dffs[0];
JB3_q[0]_write_enable = EC1_valid_wreq;
JB3_q[0]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[0]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[0]_clear_0 = TB1L5;
JB3_q[0]_clock_enable_1 = EC1_valid_rreq;
JB3_q[0]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[0]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[0] = MEMORY_SEGMENT(JB3_q[0]_data_in, JB3_q[0]_write_enable, JB3_q[0]_clock_0, JB3_q[0]_clock_1, JB3_q[0]_clear_0, , , JB3_q[0]_clock_enable_1, VCC, JB3_q[0]_write_address, JB3_q[0]_read_address);


--A1L103 is rtl~1225 at LC3_2_M3
--operation mode is normal

A1L103 = B1L8Q & !B1L21Q & JB3_q[0];


--Y1L725 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_637~1 at LC7_11_L2
--operation mode is normal

Y1L725 = Y1L625 & (A1L103 # !B1L11Q) # !Y1L625 & A1L942 & B1L11Q;


--Q1L17Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0 at LC3_15_A3
--operation mode is normal

Q1L17Q_lut_out = GB53_sload_path[0];
Q1L17Q = DFFE(Q1L17Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0] at LC10_4_A3
--operation mode is normal

Y1_com_ctrl_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_com_ctrl_local[0] = DFFE(Y1_com_ctrl_local[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L19Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0 at LC8_15_A3
--operation mode is normal

Q1L19Q_lut_out = GB63_sload_path[0];
Q1L19Q = DFFE(Q1L19Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L325 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_635~0 at LC6_15_A3
--operation mode is normal

Y1L325 = B1L01Q & (Y1_com_ctrl_local[0] # B1L8Q) # !B1L01Q & !B1L8Q & Q1L19Q;


--ZC5L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|or_node[0][7]~35 at LC3_2_A3
--operation mode is normal

ZC5L4 = GB8_pre_out[1] # GB8_sload_path[0];


--ZC5L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|or_node[0][7]~28 at LC7_2_A3
--operation mode is normal

ZC5L3 = GB8_pre_out[5] # GB8_pre_out[7] # GB8_pre_out[6] # GB8_pre_out[4];


--ZC5_or_node[0][7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|or_node[0][7] at LC10_2_A3
--operation mode is normal

ZC5_or_node[0][7] = ZC5L4 # ZC5L3 # GB8_pre_out[3] # GB8_pre_out[2];


--Y1L425 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_635~1 at LC7_15_A3
--operation mode is normal

Y1L425 = Y1L325 & (ZC5_or_node[0][7] # !B1L8Q) # !Y1L325 & B1L8Q & Q1L17Q;


--J1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0 at LC2_12_L2
--operation mode is normal

J1L05Q_lut_out = GB93_sload_path[0];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L125 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_634~0 at LC10_12_L2
--operation mode is normal

Y1L125 = B1L01Q & (B1L8Q # J1L05Q) # !B1L01Q & GB93_sload_path[0] & !B1L8Q;


--J1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0 at LC8_12_L2
--operation mode is normal

J1L28Q_lut_out = GB93_sload_path[32];
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L225 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_634~1 at LC5_12_L2
--operation mode is normal

Y1L225 = Y1L125 & (J1L28Q # !B1L8Q) # !Y1L125 & B1L8Q & GB93_sload_path[32];


--DB1L5Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0 at LC3_15_C1
--operation mode is normal

DB1L5Q_lut_out = !BB1L821Q & (Y1_command_0_local[0] # !DB1_enable_disc_sig & !H1L1);
DB1L5Q = DFFE(DB1L5Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--P1L29Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0 at LC6_15_C1
--operation mode is normal

P1L29Q_lut_out = GB43_sload_path[0];
P1L29Q = DFFE(P1L29Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0] at LC9_6_C1
--operation mode is normal

Y1_command_0_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_0_local[0] = DFFE(Y1_command_0_local[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L915 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_633~0 at LC5_15_C1
--operation mode is normal

Y1L915 = B1L01Q & (P1L29Q # B1L8Q) # !B1L01Q & !B1L8Q & Y1_command_0_local[0];


--P1L17Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0 at LC8_15_C1
--operation mode is normal

P1L17Q_lut_out = GB33_sload_path[0];
P1L17Q = DFFE(P1L17Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L025 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_633~1 at LC9_15_C1
--operation mode is normal

Y1L025 = Y1L915 & (P1L17Q # !B1L8Q) # !Y1L915 & B1L8Q & DB1L5Q;


--Y1L715 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_632~0 at LC4_12_L2
--operation mode is normal

Y1L715 = B1L21Q & (B1L11Q # Y1L225) # !B1L21Q & Y1L025 & !B1L11Q;


--Y1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0] at LC7_10_C1
--operation mode is normal

Y1_command_4_local[0]_lut_out = PE1_MASTERHWDATA[0];
Y1_command_4_local[0] = DFFE(Y1_command_4_local[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L742 is rtl~145 at LC2_15_C1
--operation mode is normal

A1L742 = !B1L01Q & Y1_command_4_local[0] & !B1L8Q;


--Y1L815 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_632~1 at LC1_11_L2
--operation mode is normal

Y1L815 = Y1L715 & (A1L742 # !B1L11Q) # !Y1L715 & B1L11Q & Y1L425;


--A1L262 is rtl~355 at LC9_11_L2
--operation mode is normal

A1L262 = B1L9Q & Y1L725 # !B1L9Q & Y1L815;


--Y1L165 is slaveregister:slaveregister_inst|Mux_658_rtl_463_rtl_793~0 at LC2_11_L2
--operation mode is normal

Y1L165 = B1L71Q & (B1L91Q # A1L262) # !B1L71Q & ME1_q[0] & !B1L91Q;


--JB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC2_1_G2
JB2_q[0]_data_in = C2L1;
JB2_q[0]_write_enable = A1L032;
JB2_q[0]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[0]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[0]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[0] = MEMORY_SEGMENT(JB2_q[0]_data_in, JB2_q[0]_write_enable, JB2_q[0]_clock_0, JB2_q[0]_clock_1, , , , , VCC, JB2_q[0]_write_address, JB2_q[0]_read_address);


--Y1L265 is slaveregister:slaveregister_inst|Mux_658_rtl_463_rtl_793~1 at LC3_11_L2
--operation mode is normal

Y1L265 = Y1L165 & (JB2_q[0] # !B1L91Q) # !Y1L165 & JB1_q[0] & B1L91Q;


--JB6_q[1] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_B2
JB6_q[1]_data_in = N1L2;
JB6_q[1]_write_enable = A1L822;
JB6_q[1]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[1]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[1]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[1] = MEMORY_SEGMENT(JB6_q[1]_data_in, JB6_q[1]_write_enable, JB6_q[1]_clock_0, JB6_q[1]_clock_1, , , , , VCC, JB6_q[1]_write_address, JB6_q[1]_read_address);


--A1L582 is rtl~953 at LC4_16_B2
--operation mode is normal

A1L582 = Y1L292 & JB6_q[1] & (B1L12Q # B1L22Q);


--ME1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC15_1_A2
ME1_q[1]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[1] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[1]_write_address, ME1_q[1]_read_address);


--A1L562 is rtl~369 at LC3_15_B2
--operation mode is normal

A1L562 = ME1_q[1] & !B1L12Q & !B1L22Q;


--Y1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1] at LC3_6_D2
--operation mode is normal

Y1_command_3_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_3_local[1] = DFFE(Y1_command_3_local[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L252 is rtl~151 at LC5_6_D2
--operation mode is normal

A1L252 = Y1_command_3_local[1] & !B1L21Q & !B1L8Q;


--Y1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1] at LC6_13_W2
--operation mode is normal

Y1_command_2_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_2_local[1] = DFFE(Y1_command_2_local[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L152 is rtl~150 at LC5_12_W2
--operation mode is normal

A1L152 = !B1L8Q & !B1L21Q & Y1_command_2_local[1];


--J1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0 at LC3_12_B2
--operation mode is normal

J1L43Q_lut_out = GB93_sload_path[33];
J1L43Q = DFFE(J1L43Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--J1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0 at LC3_16_J2
--operation mode is normal

J1L2Q_lut_out = GB93_sload_path[1];
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1] at LC5_10_J2
--operation mode is normal

Y1_command_1_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_1_local[1] = DFFE(Y1_command_1_local[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L515 is slaveregister:slaveregister_inst|Mux_357_rtl_418_rtl_648~4 at LC2_16_J2
--operation mode is normal

Y1L515 = Y1_command_1_local[1] & (J1L2Q # !B1L21Q) # !Y1_command_1_local[1] & B1L21Q & J1L2Q;


--Y1L315 is slaveregister:slaveregister_inst|Mux_357_rtl_418_rtl_647~0 at LC3_11_B2
--operation mode is normal

Y1L315 = B1L01Q & (A1L152 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L615;


--JB3_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[1] at EC2_1_G3
JB3_q[1]_data_in = FD1_dffs[1];
JB3_q[1]_write_enable = EC1_valid_wreq;
JB3_q[1]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[1]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[1]_clear_0 = TB1L5;
JB3_q[1]_clock_enable_1 = EC1_valid_rreq;
JB3_q[1]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[1]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[1] = MEMORY_SEGMENT(JB3_q[1]_data_in, JB3_q[1]_write_enable, JB3_q[1]_clock_0, JB3_q[1]_clock_1, JB3_q[1]_clear_0, , , JB3_q[1]_clock_enable_1, VCC, JB3_q[1]_write_address, JB3_q[1]_read_address);


--A1L203 is rtl~1226 at LC5_11_B2
--operation mode is normal

A1L203 = !B1L21Q & B1L8Q & JB3_q[1];


--Y1L415 is slaveregister:slaveregister_inst|Mux_357_rtl_418_rtl_647~1 at LC2_11_B2
--operation mode is normal

Y1L415 = Y1L315 & (A1L203 # !B1L11Q) # !Y1L315 & A1L252 & B1L11Q;


--Q1L27Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0 at LC3_9_H3
--operation mode is normal

Q1L27Q_lut_out = GB53_sload_path[1];
Q1L27Q = DFFE(Q1L27Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1] at LC7_9_H3
--operation mode is normal

Y1_com_ctrl_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_com_ctrl_local[1] = DFFE(Y1_com_ctrl_local[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L39Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0 at LC6_9_H3
--operation mode is normal

Q1L39Q_lut_out = GB63_sload_path[1];
Q1L39Q = DFFE(Q1L39Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L115 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_645~0 at LC5_9_H3
--operation mode is normal

Y1L115 = B1L01Q & (B1L8Q # Y1_com_ctrl_local[1]) # !B1L01Q & Q1L39Q & !B1L8Q;


--EC1_b_non_empty is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty at LC9_5_F3
--operation mode is normal

EC1_b_non_empty_lut_out = EC1L11 # EC1_b_non_empty & (EC1L01 # EC1L8);
EC1_b_non_empty = DFFE(EC1_b_non_empty_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--Y1L215 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_645~1 at LC9_9_H3
--operation mode is normal

Y1L215 = Y1L115 & (!B1L8Q # !EC1_b_non_empty) # !Y1L115 & B1L8Q & Q1L27Q;


--J1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0 at LC3_6_I2
--operation mode is normal

J1L15Q_lut_out = GB93_sload_path[1];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L905 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_644~0 at LC4_6_I2
--operation mode is normal

Y1L905 = B1L01Q & (B1L8Q # J1L15Q) # !B1L01Q & GB93_sload_path[1] & !B1L8Q;


--J1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0 at LC6_12_I2
--operation mode is normal

J1L38Q_lut_out = GB93_sload_path[33];
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L015 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_644~1 at LC2_12_I2
--operation mode is normal

Y1L015 = Y1L905 & (J1L38Q # !B1L8Q) # !Y1L905 & B1L8Q & GB93_sload_path[33];


--P1L27Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0 at LC9_9_E2
--operation mode is normal

P1L27Q_lut_out = GB33_sload_path[1];
P1L27Q = DFFE(P1L27Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--P1L39Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0 at LC3_12_E2
--operation mode is normal

P1L39Q_lut_out = GB43_sload_path[1];
P1L39Q = DFFE(P1L39Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1] at LC5_16_C1
--operation mode is normal

Y1_command_0_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_0_local[1] = DFFE(Y1_command_0_local[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L705 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_643~4 at LC7_9_E2
--operation mode is normal

Y1L705 = Y1_command_0_local[1] & (P1L39Q # !B1L01Q) # !Y1_command_0_local[1] & B1L01Q & P1L39Q;


--Y1L805 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_643~9 at LC5_9_E2
--operation mode is normal

Y1L805 = B1L8Q & B1L01Q & P1L27Q # !B1L8Q & Y1L705;


--Y1L505 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_642~0 at LC10_11_B2
--operation mode is normal

Y1L505 = B1L21Q & (B1L11Q # Y1L015) # !B1L21Q & Y1L805 & !B1L11Q;


--Y1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1] at LC8_10_C1
--operation mode is normal

Y1_command_4_local[1]_lut_out = PE1_MASTERHWDATA[1];
Y1_command_4_local[1] = DFFE(Y1_command_4_local[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L052 is rtl~149 at LC7_11_B2
--operation mode is normal

A1L052 = !B1L01Q & !B1L8Q & Y1_command_4_local[1];


--Y1L605 is slaveregister:slaveregister_inst|Mux_357_rtl_417_rtl_642~1 at LC6_11_B2
--operation mode is normal

Y1L605 = Y1L505 & (A1L052 # !B1L11Q) # !Y1L505 & Y1L215 & B1L11Q;


--A1L462 is rtl~364 at LC9_11_B2
--operation mode is normal

A1L462 = Y1L605 & (Y1L415 # !B1L9Q) # !Y1L605 & B1L9Q & Y1L415;


--JB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC3_1_E2
JB1_q[1]_data_in = C1L2;
JB1_q[1]_write_enable = A1L922;
JB1_q[1]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[1]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[1]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[1] = MEMORY_SEGMENT(JB1_q[1]_data_in, JB1_q[1]_write_enable, JB1_q[1]_clock_0, JB1_q[1]_clock_1, , , , , VCC, JB1_q[1]_write_address, JB1_q[1]_read_address);


--Y1L955 is slaveregister:slaveregister_inst|Mux_657_rtl_466_rtl_796~0 at LC4_11_B2
--operation mode is normal

Y1L955 = B1L91Q & (B1L71Q # JB1_q[1]) # !B1L91Q & ME1_q[1] & !B1L71Q;


--JB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC3_1_G2
JB2_q[1]_data_in = C2L2;
JB2_q[1]_write_enable = A1L032;
JB2_q[1]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[1]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[1]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[1] = MEMORY_SEGMENT(JB2_q[1]_data_in, JB2_q[1]_write_enable, JB2_q[1]_clock_0, JB2_q[1]_clock_1, , , , , VCC, JB2_q[1]_write_address, JB2_q[1]_read_address);


--Y1L065 is slaveregister:slaveregister_inst|Mux_657_rtl_466_rtl_796~1 at LC8_11_B2
--operation mode is normal

Y1L065 = Y1L955 & (JB2_q[1] # !B1L71Q) # !Y1L955 & B1L71Q & A1L462;


--JB6_q[2] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC3_1_B2
JB6_q[2]_data_in = N1L3;
JB6_q[2]_write_enable = A1L822;
JB6_q[2]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[2]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[2]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[2] = MEMORY_SEGMENT(JB6_q[2]_data_in, JB6_q[2]_write_enable, JB6_q[2]_clock_0, JB6_q[2]_clock_1, , , , , VCC, JB6_q[2]_write_address, JB6_q[2]_read_address);


--A1L682 is rtl~957 at LC2_16_B2
--operation mode is normal

A1L682 = Y1L292 & JB6_q[2] & (B1L12Q # B1L22Q);


--ME1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC7_1_A2
ME1_q[2]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[2] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[2]_write_address, ME1_q[2]_read_address);


--A1L762 is rtl~378 at LC4_12_G2
--operation mode is normal

A1L762 = ME1_q[2] & !B1L12Q & !B1L22Q;


--JB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC2_1_I2
JB1_q[2]_data_in = C1L3;
JB1_q[2]_write_enable = A1L922;
JB1_q[2]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[2]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[2]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[2] = MEMORY_SEGMENT(JB1_q[2]_data_in, JB1_q[2]_write_enable, JB1_q[2]_clock_0, JB1_q[2]_clock_1, , , , , VCC, JB1_q[2]_write_address, JB1_q[2]_read_address);


--Y1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2] at LC3_11_F2
--operation mode is normal

Y1_command_3_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_3_local[2] = DFFE(Y1_command_3_local[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L552 is rtl~155 at LC5_11_F2
--operation mode is normal

A1L552 = Y1_command_3_local[2] & !B1L21Q & !B1L8Q;


--Y1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2] at LC6_11_F2
--operation mode is normal

Y1_command_2_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_2_local[2] = DFFE(Y1_command_2_local[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L452 is rtl~154 at LC4_11_F2
--operation mode is normal

A1L452 = Y1_command_2_local[2] & !B1L21Q & !B1L8Q;


--J1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0 at LC4_13_G2
--operation mode is normal

J1L53Q_lut_out = GB93_sload_path[34];
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--J1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0 at LC9_13_G2
--operation mode is normal

J1L3Q_lut_out = GB93_sload_path[2];
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2] at LC6_14_G2
--operation mode is normal

Y1_command_1_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_1_local[2] = DFFE(Y1_command_1_local[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L305 is slaveregister:slaveregister_inst|Mux_356_rtl_421_rtl_658~4 at LC10_13_G2
--operation mode is normal

Y1L305 = Y1_command_1_local[2] & (J1L3Q # !B1L21Q) # !Y1_command_1_local[2] & B1L21Q & J1L3Q;


--Y1L105 is slaveregister:slaveregister_inst|Mux_356_rtl_421_rtl_657~0 at LC7_13_G2
--operation mode is normal

Y1L105 = B1L01Q & (B1L11Q # A1L452) # !B1L01Q & !B1L11Q & Y1L405;


--JB3_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[2] at EC1_1_G3
JB3_q[2]_data_in = FD1_dffs[2];
JB3_q[2]_write_enable = EC1_valid_wreq;
JB3_q[2]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[2]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[2]_clear_0 = TB1L5;
JB3_q[2]_clock_enable_1 = EC1_valid_rreq;
JB3_q[2]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[2]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[2] = MEMORY_SEGMENT(JB3_q[2]_data_in, JB3_q[2]_write_enable, JB3_q[2]_clock_0, JB3_q[2]_clock_1, JB3_q[2]_clear_0, , , JB3_q[2]_clock_enable_1, VCC, JB3_q[2]_write_address, JB3_q[2]_read_address);


--A1L303 is rtl~1227 at LC8_12_G2
--operation mode is normal

A1L303 = JB3_q[2] & B1L8Q & !B1L21Q;


--Y1L205 is slaveregister:slaveregister_inst|Mux_356_rtl_421_rtl_657~1 at LC10_12_G2
--operation mode is normal

Y1L205 = Y1L105 & (A1L303 # !B1L11Q) # !Y1L105 & A1L552 & B1L11Q;


--Q1L37Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0 at LC10_15_G3
--operation mode is normal

Q1L37Q_lut_out = GB53_sload_path[2];
Q1L37Q = DFFE(Q1L37Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2] at LC8_7_G3
--operation mode is normal

Y1_com_ctrl_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_com_ctrl_local[2] = DFFE(Y1_com_ctrl_local[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L49Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0 at LC1_15_G3
--operation mode is normal

Q1L49Q_lut_out = GB63_sload_path[2];
Q1L49Q = DFFE(Q1L49Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L994 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_655~0 at LC3_15_G3
--operation mode is normal

Y1L994 = B1L01Q & (Y1_com_ctrl_local[2] # B1L8Q) # !B1L01Q & !B1L8Q & Q1L49Q;


--Y1L005 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_655~1 at LC8_15_G3
--operation mode is normal

Y1L005 = Y1L994 & (KB1L05Q # !B1L8Q) # !Y1L994 & Q1L37Q & B1L8Q;


--J1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0 at LC8_13_G2
--operation mode is normal

J1L25Q_lut_out = GB93_sload_path[2];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L794 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_654~0 at LC1_13_G2
--operation mode is normal

Y1L794 = B1L01Q & (B1L8Q # J1L25Q) # !B1L01Q & GB93_sload_path[2] & !B1L8Q;


--J1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0 at LC2_14_G2
--operation mode is normal

J1L48Q_lut_out = GB93_sload_path[34];
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L894 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_654~1 at LC5_13_G2
--operation mode is normal

Y1L894 = Y1L794 & (J1L48Q # !B1L8Q) # !Y1L794 & B1L8Q & GB93_sload_path[34];


--P1L37Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0 at LC10_9_E2
--operation mode is normal

P1L37Q_lut_out = GB33_sload_path[2];
P1L37Q = DFFE(P1L37Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--P1L49Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0 at LC5_10_E2
--operation mode is normal

P1L49Q_lut_out = GB43_sload_path[2];
P1L49Q = DFFE(P1L49Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2] at LC5_1_C1
--operation mode is normal

Y1_command_0_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_0_local[2] = DFFE(Y1_command_0_local[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L594 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_653~4 at LC3_9_E2
--operation mode is normal

Y1L594 = Y1_command_0_local[2] & (P1L49Q # !B1L01Q) # !Y1_command_0_local[2] & B1L01Q & P1L49Q;


--Y1L694 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_653~9 at LC2_9_E2
--operation mode is normal

Y1L694 = B1L8Q & P1L37Q & B1L01Q # !B1L8Q & Y1L594;


--Y1L394 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_652~0 at LC1_12_G2
--operation mode is normal

Y1L394 = B1L21Q & (B1L11Q # Y1L894) # !B1L21Q & Y1L694 & !B1L11Q;


--Y1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2] at LC9_11_C1
--operation mode is normal

Y1_command_4_local[2]_lut_out = PE1_MASTERHWDATA[2];
Y1_command_4_local[2] = DFFE(Y1_command_4_local[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L352 is rtl~153 at LC7_15_C1
--operation mode is normal

A1L352 = !B1L01Q & Y1_command_4_local[2] & !B1L8Q;


--Y1L494 is slaveregister:slaveregister_inst|Mux_356_rtl_420_rtl_652~1 at LC9_12_G2
--operation mode is normal

Y1L494 = Y1L394 & (A1L352 # !B1L11Q) # !Y1L394 & Y1L005 & B1L11Q;


--A1L662 is rtl~373 at LC6_12_G2
--operation mode is normal

A1L662 = Y1L494 & (Y1L205 # !B1L9Q) # !Y1L494 & B1L9Q & Y1L205;


--Y1L755 is slaveregister:slaveregister_inst|Mux_656_rtl_469_rtl_799~0 at LC2_12_G2
--operation mode is normal

Y1L755 = B1L71Q & (B1L91Q # A1L662) # !B1L71Q & !B1L91Q & ME1_q[2];


--JB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC1_1_G2
JB2_q[2]_data_in = C2L3;
JB2_q[2]_write_enable = A1L032;
JB2_q[2]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[2]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[2]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[2] = MEMORY_SEGMENT(JB2_q[2]_data_in, JB2_q[2]_write_enable, JB2_q[2]_clock_0, JB2_q[2]_clock_1, , , , , VCC, JB2_q[2]_write_address, JB2_q[2]_read_address);


--Y1L855 is slaveregister:slaveregister_inst|Mux_656_rtl_469_rtl_799~1 at LC3_12_G2
--operation mode is normal

Y1L855 = Y1L755 & (JB2_q[2] # !B1L91Q) # !Y1L755 & JB1_q[2] & B1L91Q;


--JB6_q[3] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC4_1_H2
JB6_q[3]_data_in = N1L4;
JB6_q[3]_write_enable = A1L822;
JB6_q[3]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[3]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[3]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[3] = MEMORY_SEGMENT(JB6_q[3]_data_in, JB6_q[3]_write_enable, JB6_q[3]_clock_0, JB6_q[3]_clock_1, , , , , VCC, JB6_q[3]_write_address, JB6_q[3]_read_address);


--A1L782 is rtl~961 at LC5_1_F2
--operation mode is normal

A1L782 = Y1L292 & JB6_q[3] & (B1L12Q # B1L22Q);


--ME1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC16_1_A2
ME1_q[3]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[3] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[3]_write_address, ME1_q[3]_read_address);


--A1L962 is rtl~387 at LC3_1_F2
--operation mode is normal

A1L962 = !B1L22Q & !B1L12Q & ME1_q[3];


--Y1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3] at LC5_2_F1
--operation mode is normal

Y1_command_3_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_3_local[3] = DFFE(Y1_command_3_local[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L852 is rtl~159 at LC3_1_F1
--operation mode is normal

A1L852 = Y1_command_3_local[3] & !B1L21Q & !B1L8Q;


--Y1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3] at LC3_14_C1
--operation mode is normal

Y1_command_2_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_2_local[3] = DFFE(Y1_command_2_local[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L752 is rtl~158 at LC5_14_C1
--operation mode is normal

A1L752 = !B1L8Q & !B1L21Q & Y1_command_2_local[3];


--J1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0 at LC5_2_F2
--operation mode is normal

J1L63Q_lut_out = GB93_sload_path[35];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--J1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0 at LC6_3_F2
--operation mode is normal

J1L4Q_lut_out = GB93_sload_path[3];
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3] at LC3_2_F1
--operation mode is normal

Y1_command_1_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_1_local[3] = DFFE(Y1_command_1_local[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L194 is slaveregister:slaveregister_inst|Mux_355_rtl_424_rtl_668~4 at LC8_2_F2
--operation mode is normal

Y1L194 = B1L21Q & J1L4Q # !B1L21Q & Y1_command_1_local[3];


--Y1L984 is slaveregister:slaveregister_inst|Mux_355_rtl_424_rtl_667~0 at LC7_2_F2
--operation mode is normal

Y1L984 = B1L01Q & (A1L752 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L294;


--JB3_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[3] at EC1_1_F3
JB3_q[3]_data_in = FD1_dffs[3];
JB3_q[3]_write_enable = EC1_valid_wreq;
JB3_q[3]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[3]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[3]_clear_0 = TB1L5;
JB3_q[3]_clock_enable_1 = EC1_valid_rreq;
JB3_q[3]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[3]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[3] = MEMORY_SEGMENT(JB3_q[3]_data_in, JB3_q[3]_write_enable, JB3_q[3]_clock_0, JB3_q[3]_clock_1, JB3_q[3]_clear_0, , , JB3_q[3]_clock_enable_1, VCC, JB3_q[3]_write_address, JB3_q[3]_read_address);


--A1L403 is rtl~1228 at LC5_1_F3
--operation mode is normal

A1L403 = B1L8Q & !B1L21Q & JB3_q[3];


--Y1L094 is slaveregister:slaveregister_inst|Mux_355_rtl_424_rtl_667~1 at LC6_2_F2
--operation mode is normal

Y1L094 = Y1L984 & (A1L403 # !B1L11Q) # !Y1L984 & A1L852 & B1L11Q;


--Q1L47Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0 at LC10_2_H3
--operation mode is normal

Q1L47Q_lut_out = GB53_sload_path[3];
Q1L47Q = DFFE(Q1L47Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L59Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0 at LC7_2_H3
--operation mode is normal

Q1L59Q_lut_out = GB63_sload_path[3];
Q1L59Q = DFFE(Q1L59Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L784 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_665~0 at LC5_1_H3
--operation mode is normal

Y1L784 = B1L01Q & (Y1_com_ctrl_local[3] # B1L8Q) # !B1L01Q & !B1L8Q & Q1L59Q;


--KB1L84Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|com_aval~reg at LC9_1_G3
--operation mode is normal

KB1L84Q_lut_out = KB1L84Q # KB1_SV1 & !KB1_SV0 & KB1L82;
KB1L84Q = DFFE(KB1L84Q_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--Y1L884 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_665~1 at LC6_1_H3
--operation mode is normal

Y1L884 = Y1L784 & (KB1L84Q # !B1L8Q) # !Y1L784 & Q1L47Q & B1L8Q;


--J1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0 at LC7_3_F2
--operation mode is normal

J1L35Q_lut_out = GB93_sload_path[3];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L584 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_664~0 at LC4_3_F2
--operation mode is normal

Y1L584 = B1L01Q & (B1L8Q # J1L35Q) # !B1L01Q & GB93_sload_path[3] & !B1L8Q;


--J1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0 at LC9_3_F2
--operation mode is normal

J1L58Q_lut_out = GB93_sload_path[35];
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L684 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_664~1 at LC8_3_F2
--operation mode is normal

Y1L684 = Y1L584 & (J1L58Q # !B1L8Q) # !Y1L584 & GB93_sload_path[35] & B1L8Q;


--P1L47Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0 at LC1_8_K2
--operation mode is normal

P1L47Q_lut_out = GB33_sload_path[3];
P1L47Q = DFFE(P1L47Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--P1L59Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0 at LC6_8_K2
--operation mode is normal

P1L59Q_lut_out = GB43_sload_path[3];
P1L59Q = DFFE(P1L59Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3] at LC10_6_C1
--operation mode is normal

Y1_command_0_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_0_local[3] = DFFE(Y1_command_0_local[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L384 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_663~4 at LC7_9_K2
--operation mode is normal

Y1L384 = Y1_command_0_local[3] & (P1L59Q # !B1L01Q) # !Y1_command_0_local[3] & B1L01Q & P1L59Q;


--Y1L484 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_663~9 at LC4_8_K2
--operation mode is normal

Y1L484 = B1L8Q & P1L47Q & B1L01Q # !B1L8Q & Y1L384;


--Y1L184 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_662~0 at LC1_3_F2
--operation mode is normal

Y1L184 = B1L21Q & (B1L11Q # Y1L684) # !B1L21Q & Y1L484 & !B1L11Q;


--Y1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3] at LC2_9_C1
--operation mode is normal

Y1_command_4_local[3]_lut_out = PE1_MASTERHWDATA[3];
Y1_command_4_local[3] = DFFE(Y1_command_4_local[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L652 is rtl~157 at LC10_3_F2
--operation mode is normal

A1L652 = !B1L8Q & !B1L01Q & Y1_command_4_local[3];


--Y1L284 is slaveregister:slaveregister_inst|Mux_355_rtl_423_rtl_662~1 at LC9_2_F2
--operation mode is normal

Y1L284 = Y1L184 & (A1L652 # !B1L11Q) # !Y1L184 & Y1L884 & B1L11Q;


--A1L862 is rtl~382 at LC4_2_F2
--operation mode is normal

A1L862 = Y1L094 & (B1L9Q # Y1L284) # !Y1L094 & !B1L9Q & Y1L284;


--JB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC3_1_I2
JB1_q[3]_data_in = C1L4;
JB1_q[3]_write_enable = A1L922;
JB1_q[3]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[3]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[3]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[3] = MEMORY_SEGMENT(JB1_q[3]_data_in, JB1_q[3]_write_enable, JB1_q[3]_clock_0, JB1_q[3]_clock_1, , , , , VCC, JB1_q[3]_write_address, JB1_q[3]_read_address);


--Y1L555 is slaveregister:slaveregister_inst|Mux_655_rtl_472_rtl_802~0 at LC2_3_F2
--operation mode is normal

Y1L555 = B1L91Q & (B1L71Q # JB1_q[3]) # !B1L91Q & ME1_q[3] & !B1L71Q;


--JB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC2_1_M2
JB2_q[3]_data_in = C2L4;
JB2_q[3]_write_enable = A1L032;
JB2_q[3]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[3]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[3]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[3] = MEMORY_SEGMENT(JB2_q[3]_data_in, JB2_q[3]_write_enable, JB2_q[3]_clock_0, JB2_q[3]_clock_1, , , , , VCC, JB2_q[3]_write_address, JB2_q[3]_read_address);


--Y1L655 is slaveregister:slaveregister_inst|Mux_655_rtl_472_rtl_802~1 at LC10_2_F2
--operation mode is normal

Y1L655 = Y1L555 & (JB2_q[3] # !B1L71Q) # !Y1L555 & B1L71Q & A1L862;


--JB6_q[4] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_F2
JB6_q[4]_data_in = N1L5;
JB6_q[4]_write_enable = A1L822;
JB6_q[4]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[4]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[4]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[4] = MEMORY_SEGMENT(JB6_q[4]_data_in, JB6_q[4]_write_enable, JB6_q[4]_clock_0, JB6_q[4]_clock_1, , , , , VCC, JB6_q[4]_write_address, JB6_q[4]_read_address);


--A1L882 is rtl~969 at LC7_16_F2
--operation mode is normal

A1L882 = Y1L292 & JB6_q[4] & (B1L22Q # B1L12Q);


--ME1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC8_1_A2
ME1_q[4]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[4] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[4]_write_address, ME1_q[4]_read_address);


--A1L072 is rtl~399 at LC2_11_J2
--operation mode is normal

A1L072 = ME1_q[4] & !B1L12Q & !B1L22Q;


--JB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_I2
JB1_q[4]_data_in = C1L5;
JB1_q[4]_write_enable = A1L922;
JB1_q[4]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[4]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[4]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[4] = MEMORY_SEGMENT(JB1_q[4]_data_in, JB1_q[4]_write_enable, JB1_q[4]_clock_0, JB1_q[4]_clock_1, , , , , VCC, JB1_q[4]_write_address, JB1_q[4]_read_address);


--Y1L591 is slaveregister:slaveregister_inst|command_4_local[3]~73 at LC6_6_J2
--operation mode is normal

Y1L591 = !B1L01Q & !B1L9Q & B1L21Q;


--Y1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4] at LC3_4_J2
--operation mode is normal

Y1_command_4_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_4_local[4] = DFFE(Y1_command_4_local[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L053 is rtl~1806 at LC1_5_J2
--operation mode is normal

A1L053 = !B1L8Q & Y1_command_4_local[4] & Y1L591;


--A1L893 is rtl~9834 at LC9_6_M2
--operation mode is normal

A1L893 = B1L01Q & (B1L9Q $ !B1L8Q);

--A1L604 is rtl~10097 at LC9_6_M2
--operation mode is normal

A1L604 = B1L01Q & (B1L9Q $ !B1L8Q);


--JB3_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[4] at EC2_1_F3
JB3_q[4]_data_in = FD1_dffs[4];
JB3_q[4]_write_enable = EC1_valid_wreq;
JB3_q[4]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[4]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[4]_clear_0 = TB1L5;
JB3_q[4]_clock_enable_1 = EC1_valid_rreq;
JB3_q[4]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[4]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[4] = MEMORY_SEGMENT(JB3_q[4]_data_in, JB3_q[4]_write_enable, JB3_q[4]_clock_0, JB3_q[4]_clock_1, JB3_q[4]_clear_0, , , JB3_q[4]_clock_enable_1, VCC, JB3_q[4]_write_address, JB3_q[4]_read_address);


--A1L083 is rtl~2157 at LC2_6_J2
--operation mode is normal

A1L083 = A1L893 & (B1L9Q & JB3_q[4] # !B1L9Q & Y1_com_ctrl_local[4]);


--Q1L57Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0 at LC8_6_J2
--operation mode is normal

Q1L57Q_lut_out = GB53_sload_path[4];
Q1L57Q = DFFE(Q1L57Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L304 is rtl~9936 at LC9_6_J2
--operation mode is normal

A1L304 = Q1L57Q & !B1L9Q;


--Y1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4] at LC6_7_J2
--operation mode is normal

Y1_command_3_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_3_local[4] = DFFE(Y1_command_3_local[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--Q1L69Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0 at LC7_6_J2
--operation mode is normal

Q1L69Q_lut_out = GB63_sload_path[4];
Q1L69Q = DFFE(Q1L69Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L973 is rtl~2141 at LC5_6_J2
--operation mode is normal

A1L973 = Y1_command_3_local[4] & (Q1L69Q # B1L9Q) # !Y1_command_3_local[4] & Q1L69Q & !B1L9Q;


--A1L183 is rtl~2158 at LC3_6_J2
--operation mode is normal

A1L183 = !B1L01Q & (B1L8Q & A1L304 # !B1L8Q & A1L973);


--A1L943 is rtl~1805 at LC4_6_J2
--operation mode is normal

A1L943 = A1L053 # !B1L21Q & (A1L083 # A1L183);


--J1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0 at LC5_3_F2
--operation mode is normal

J1L68Q_lut_out = GB93_sload_path[36];
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L57Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0 at LC3_3_E2
--operation mode is normal

P1L57Q_lut_out = GB33_sload_path[4];
P1L57Q = DFFE(P1L57Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L774 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_674~4 at LC3_3_F2
--operation mode is normal

Y1L774 = B1L21Q & J1L68Q # !B1L21Q & P1L57Q;


--Y1L874 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_674~9 at LC4_11_J2
--operation mode is normal

Y1L874 = B1L01Q & Y1L774 # !B1L01Q & B1L21Q & GB93_sload_path[36];


--Y1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4] at LC5_4_J2
--operation mode is normal

Y1_command_2_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_2_local[4] = DFFE(Y1_command_2_local[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4] at LC4_5_J2
--operation mode is normal

Y1_command_1_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_1_local[4] = DFFE(Y1_command_1_local[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L974 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_675~4 at LC2_5_J2
--operation mode is normal

Y1L974 = Y1_command_1_local[4] & (Y1_command_2_local[4] # !B1L01Q) # !Y1_command_1_local[4] & Y1_command_2_local[4] & B1L01Q;


--J1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0 at LC10_12_J2
--operation mode is normal

J1L5Q_lut_out = GB93_sload_path[4];
J1L5Q = DFFE(J1L5Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L084 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_675~9 at LC7_12_J2
--operation mode is normal

Y1L084 = B1L21Q & !B1L01Q & J1L5Q # !B1L21Q & Y1L974;


--P1L69Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0 at LC6_12_E2
--operation mode is normal

P1L69Q_lut_out = GB43_sload_path[4];
P1L69Q = DFFE(P1L69Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4] at LC3_4_J1
--operation mode is normal

Y1_command_0_local[4]_lut_out = PE1_MASTERHWDATA[4];
Y1_command_0_local[4] = DFFE(Y1_command_0_local[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L574 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_673~0 at LC3_12_J2
--operation mode is normal

Y1L574 = B1L01Q & (B1L21Q # P1L69Q) # !B1L01Q & Y1_command_0_local[4] & !B1L21Q;


--J1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0 at LC9_12_J2
--operation mode is normal

J1L45Q_lut_out = GB93_sload_path[4];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L674 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_673~1 at LC6_12_J2
--operation mode is normal

Y1L674 = Y1L574 & (J1L45Q # !B1L21Q) # !Y1L574 & GB93_sload_path[4] & B1L21Q;


--Y1L374 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_672~0 at LC1_11_J2
--operation mode is normal

Y1L374 = B1L9Q & (Y1L084 # B1L8Q) # !B1L9Q & !B1L8Q & Y1L674;


--J1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0 at LC7_11_J2
--operation mode is normal

J1L73Q_lut_out = GB93_sload_path[36];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L603 is rtl~1230 at LC6_11_J2
--operation mode is normal

A1L603 = B1L21Q & J1L73Q & !B1L01Q;


--Y1L474 is slaveregister:slaveregister_inst|Mux_354_rtl_426_rtl_672~1 at LC3_11_J2
--operation mode is normal

Y1L474 = Y1L374 & (A1L603 # !B1L8Q) # !Y1L374 & B1L8Q & Y1L874;


--A1L153 is rtl~1810 at LC8_11_J2
--operation mode is normal

A1L153 = A1L943 & (B1L11Q # Y1L474) # !A1L943 & !B1L11Q & Y1L474;


--Y1L355 is slaveregister:slaveregister_inst|Mux_654_rtl_475_rtl_805~0 at LC9_11_J2
--operation mode is normal

Y1L355 = B1L71Q & (B1L91Q # A1L153) # !B1L71Q & ME1_q[4] & !B1L91Q;


--JB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC2_1_J2
JB2_q[4]_data_in = C2L5;
JB2_q[4]_write_enable = A1L032;
JB2_q[4]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[4]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[4]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[4] = MEMORY_SEGMENT(JB2_q[4]_data_in, JB2_q[4]_write_enable, JB2_q[4]_clock_0, JB2_q[4]_clock_1, , , , , VCC, JB2_q[4]_write_address, JB2_q[4]_read_address);


--Y1L455 is slaveregister:slaveregister_inst|Mux_654_rtl_475_rtl_805~1 at LC10_11_J2
--operation mode is normal

Y1L455 = Y1L355 & (JB2_q[4] # !B1L91Q) # !Y1L355 & JB1_q[4] & B1L91Q;


--JB6_q[5] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC3_1_D2
JB6_q[5]_data_in = N1L6;
JB6_q[5]_write_enable = A1L822;
JB6_q[5]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[5]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[5]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[5] = MEMORY_SEGMENT(JB6_q[5]_data_in, JB6_q[5]_write_enable, JB6_q[5]_clock_0, JB6_q[5]_clock_1, , , , , VCC, JB6_q[5]_write_address, JB6_q[5]_read_address);


--A1L982 is rtl~977 at LC3_3_J2
--operation mode is normal

A1L982 = Y1L292 & JB6_q[5] & (B1L22Q # B1L12Q);


--ME1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC10_1_A2
ME1_q[5]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[5] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[5]_write_address, ME1_q[5]_read_address);


--A1L172 is rtl~411 at LC9_3_J2
--operation mode is normal

A1L172 = !B1L12Q & !B1L22Q & ME1_q[5];


--Y1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5] at LC10_4_J2
--operation mode is normal

Y1_command_4_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_4_local[5] = DFFE(Y1_command_4_local[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L353 is rtl~1823 at LC6_5_J2
--operation mode is normal

A1L353 = !B1L8Q & Y1_command_4_local[5] & Y1L591;


--JB3_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[5] at EC2_1_J3
JB3_q[5]_data_in = FD1_dffs[5];
JB3_q[5]_write_enable = EC1_valid_wreq;
JB3_q[5]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[5]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[5]_clear_0 = TB1L5;
JB3_q[5]_clock_enable_1 = EC1_valid_rreq;
JB3_q[5]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[5]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[5] = MEMORY_SEGMENT(JB3_q[5]_data_in, JB3_q[5]_write_enable, JB3_q[5]_clock_0, JB3_q[5]_clock_1, JB3_q[5]_clear_0, , , JB3_q[5]_clock_enable_1, VCC, JB3_q[5]_write_address, JB3_q[5]_read_address);


--Y1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5] at LC7_3_J2
--operation mode is normal

Y1_com_ctrl_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_com_ctrl_local[5] = DFFE(Y1_com_ctrl_local[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L473 is rtl~1990 at LC10_3_J2
--operation mode is normal

A1L473 = A1L893 & (B1L9Q & JB3_q[5] # !B1L9Q & Y1_com_ctrl_local[5]);


--Q1L67Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0 at LC10_3_H3
--operation mode is normal

Q1L67Q_lut_out = GB53_sload_path[5];
Q1L67Q = DFFE(Q1L67Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L79Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0 at LC7_3_H3
--operation mode is normal

Q1L79Q_lut_out = GB63_sload_path[5];
Q1L79Q = DFFE(Q1L79Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L573 is rtl~2006 at LC3_2_H3
--operation mode is normal

A1L573 = !B1L9Q & (B1L8Q & Q1L67Q # !B1L8Q & Q1L79Q);


--Y1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5] at LC8_2_H3
--operation mode is normal

Y1_command_3_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_3_local[5] = DFFE(Y1_command_3_local[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L004 is rtl~9838 at LC6_3_H3
--operation mode is normal

A1L004 = !B1L8Q & B1L9Q;


--A1L673 is rtl~2010 at LC6_2_H3
--operation mode is normal

A1L673 = !B1L01Q & (A1L573 # Y1_command_3_local[5] & A1L004);


--A1L253 is rtl~1822 at LC7_4_J2
--operation mode is normal

A1L253 = A1L353 # !B1L21Q & (A1L673 # A1L473);


--J1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0 at LC6_4_I2
--operation mode is normal

J1L78Q_lut_out = GB93_sload_path[37];
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L67Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0 at LC10_4_I2
--operation mode is normal

P1L67Q_lut_out = GB33_sload_path[5];
P1L67Q = DFFE(P1L67Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L964 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_684~4 at LC5_4_I2
--operation mode is normal

Y1L964 = P1L67Q & (J1L78Q # !B1L21Q) # !P1L67Q & B1L21Q & J1L78Q;


--Y1L074 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_684~9 at LC8_4_I2
--operation mode is normal

Y1L074 = B1L01Q & Y1L964 # !B1L01Q & GB93_sload_path[37] & B1L21Q;


--Y1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5] at LC6_4_J2
--operation mode is normal

Y1_command_2_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_2_local[5] = DFFE(Y1_command_2_local[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5] at LC3_10_J2
--operation mode is normal

Y1_command_1_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_1_local[5] = DFFE(Y1_command_1_local[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L174 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_685~4 at LC7_10_J2
--operation mode is normal

Y1L174 = Y1_command_2_local[5] & (B1L01Q # Y1_command_1_local[5]) # !Y1_command_2_local[5] & !B1L01Q & Y1_command_1_local[5];


--J1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0 at LC1_10_J2
--operation mode is normal

J1L6Q_lut_out = GB93_sload_path[5];
J1L6Q = DFFE(J1L6Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L274 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_685~9 at LC8_10_J2
--operation mode is normal

Y1L274 = B1L21Q & !B1L01Q & J1L6Q # !B1L21Q & Y1L174;


--P1L79Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0 at LC8_9_E2
--operation mode is normal

P1L79Q_lut_out = GB43_sload_path[5];
P1L79Q = DFFE(P1L79Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5] at LC3_10_E1
--operation mode is normal

Y1_command_0_local[5]_lut_out = PE1_MASTERHWDATA[5];
Y1_command_0_local[5] = DFFE(Y1_command_0_local[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L764 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_683~0 at LC7_8_E2
--operation mode is normal

Y1L764 = B1L01Q & (B1L21Q # P1L79Q) # !B1L01Q & Y1_command_0_local[5] & !B1L21Q;


--J1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0 at LC4_8_E2
--operation mode is normal

J1L55Q_lut_out = GB93_sload_path[5];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L864 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_683~1 at LC3_7_E2
--operation mode is normal

Y1L864 = Y1L764 & (J1L55Q # !B1L21Q) # !Y1L764 & B1L21Q & GB93_sload_path[5];


--Y1L564 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_682~0 at LC1_5_I2
--operation mode is normal

Y1L564 = B1L9Q & (B1L8Q # Y1L274) # !B1L9Q & !B1L8Q & Y1L864;


--J1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0 at LC7_5_I2
--operation mode is normal

J1L83Q_lut_out = GB93_sload_path[37];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L703 is rtl~1231 at LC4_5_I2
--operation mode is normal

A1L703 = B1L21Q & !B1L01Q & J1L83Q;


--Y1L664 is slaveregister:slaveregister_inst|Mux_353_rtl_429_rtl_682~1 at LC4_4_I2
--operation mode is normal

Y1L664 = Y1L564 & (A1L703 # !B1L8Q) # !Y1L564 & B1L8Q & Y1L074;


--A1L453 is rtl~1827 at LC4_3_J2
--operation mode is normal

A1L453 = A1L253 & (B1L11Q # Y1L664) # !A1L253 & !B1L11Q & Y1L664;


--JB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC4_1_I2
JB1_q[5]_data_in = C1L6;
JB1_q[5]_write_enable = A1L922;
JB1_q[5]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[5]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[5]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[5] = MEMORY_SEGMENT(JB1_q[5]_data_in, JB1_q[5]_write_enable, JB1_q[5]_clock_0, JB1_q[5]_clock_1, , , , , VCC, JB1_q[5]_write_address, JB1_q[5]_read_address);


--Y1L155 is slaveregister:slaveregister_inst|Mux_653_rtl_478_rtl_808~0 at LC9_4_J2
--operation mode is normal

Y1L155 = B1L91Q & (B1L71Q # JB1_q[5]) # !B1L91Q & ME1_q[5] & !B1L71Q;


--JB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC4_1_G2
JB2_q[5]_data_in = C2L6;
JB2_q[5]_write_enable = A1L032;
JB2_q[5]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[5]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[5]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[5] = MEMORY_SEGMENT(JB2_q[5]_data_in, JB2_q[5]_write_enable, JB2_q[5]_clock_0, JB2_q[5]_clock_1, , , , , VCC, JB2_q[5]_write_address, JB2_q[5]_read_address);


--Y1L255 is slaveregister:slaveregister_inst|Mux_653_rtl_478_rtl_808~1 at LC6_3_J2
--operation mode is normal

Y1L255 = Y1L155 & (JB2_q[5] # !B1L71Q) # !Y1L155 & B1L71Q & A1L453;


--JB6_q[6] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC3_1_F2
JB6_q[6]_data_in = N1L7;
JB6_q[6]_write_enable = A1L822;
JB6_q[6]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[6]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[6]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[6] = MEMORY_SEGMENT(JB6_q[6]_data_in, JB6_q[6]_write_enable, JB6_q[6]_clock_0, JB6_q[6]_clock_1, , , , , VCC, JB6_q[6]_write_address, JB6_q[6]_read_address);


--A1L092 is rtl~981 at LC2_16_F2
--operation mode is normal

A1L092 = Y1L292 & JB6_q[6] & (B1L22Q # B1L12Q);


--ME1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC12_1_A2
ME1_q[6]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[6] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[6]_write_address, ME1_q[6]_read_address);


--A1L372 is rtl~420 at LC9_10_J2
--operation mode is normal

A1L372 = !B1L12Q & !B1L22Q & ME1_q[6];


--JB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC2_1_C2
JB1_q[6]_data_in = C1L7;
JB1_q[6]_write_enable = A1L922;
JB1_q[6]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[6]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[6]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[6] = MEMORY_SEGMENT(JB1_q[6]_data_in, JB1_q[6]_write_enable, JB1_q[6]_clock_0, JB1_q[6]_clock_1, , , , , VCC, JB1_q[6]_write_address, JB1_q[6]_read_address);


--Y1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6] at LC3_1_I1
--operation mode is normal

Y1_command_3_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_3_local[6] = DFFE(Y1_command_3_local[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L162 is rtl~167 at LC6_1_I1
--operation mode is normal

A1L162 = !B1L8Q & !B1L21Q & Y1_command_3_local[6];


--Y1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6] at LC8_1_I1
--operation mode is normal

Y1_command_2_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_2_local[6] = DFFE(Y1_command_2_local[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L062 is rtl~166 at LC7_1_I1
--operation mode is normal

A1L062 = !B1L8Q & !B1L21Q & Y1_command_2_local[6];


--J1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0 at LC9_16_J2
--operation mode is normal

J1L93Q_lut_out = GB93_sload_path[38];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--J1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0 at LC6_16_J2
--operation mode is normal

J1L7Q_lut_out = GB93_sload_path[6];
J1L7Q = DFFE(J1L7Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6] at LC5_5_J2
--operation mode is normal

Y1_command_1_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_1_local[6] = DFFE(Y1_command_1_local[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L364 is slaveregister:slaveregister_inst|Mux_352_rtl_433_rtl_698~4 at LC4_16_J2
--operation mode is normal

Y1L364 = Y1_command_1_local[6] & (J1L7Q # !B1L21Q) # !Y1_command_1_local[6] & B1L21Q & J1L7Q;


--Y1L164 is slaveregister:slaveregister_inst|Mux_352_rtl_433_rtl_697~0 at LC3_15_J2
--operation mode is normal

Y1L164 = B1L01Q & (A1L062 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L464;


--JB3_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[6] at EC1_1_J3
JB3_q[6]_data_in = FD1_dffs[6];
JB3_q[6]_write_enable = EC1_valid_wreq;
JB3_q[6]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[6]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[6]_clear_0 = TB1L5;
JB3_q[6]_clock_enable_1 = EC1_valid_rreq;
JB3_q[6]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[6]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[6] = MEMORY_SEGMENT(JB3_q[6]_data_in, JB3_q[6]_write_enable, JB3_q[6]_clock_0, JB3_q[6]_clock_1, JB3_q[6]_clear_0, , , JB3_q[6]_clock_enable_1, VCC, JB3_q[6]_write_address, JB3_q[6]_read_address);


--A1L503 is rtl~1229 at LC7_5_J2
--operation mode is normal

A1L503 = !B1L21Q & B1L8Q & JB3_q[6];


--Y1L264 is slaveregister:slaveregister_inst|Mux_352_rtl_433_rtl_697~1 at LC2_15_J2
--operation mode is normal

Y1L264 = Y1L164 & (A1L503 # !B1L11Q) # !Y1L164 & A1L162 & B1L11Q;


--Q1L77Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0 at LC9_2_H3
--operation mode is normal

Q1L77Q_lut_out = GB53_sload_path[6];
Q1L77Q = DFFE(Q1L77Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6] at LC2_1_H3
--operation mode is normal

Y1_com_ctrl_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_com_ctrl_local[6] = DFFE(Y1_com_ctrl_local[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L89Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0 at LC1_3_H3
--operation mode is normal

Q1L89Q_lut_out = GB63_sload_path[6];
Q1L89Q = DFFE(Q1L89Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L954 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_695~0 at LC5_2_H3
--operation mode is normal

Y1L954 = B1L01Q & (Y1_com_ctrl_local[6] # B1L8Q) # !B1L01Q & Q1L89Q & !B1L8Q;


--Y1L064 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_695~1 at LC4_2_H3
--operation mode is normal

Y1L064 = Y1L954 & (GB5_pre_out[9] # !B1L8Q) # !Y1L954 & Q1L77Q & B1L8Q;


--J1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0 at LC7_16_J2
--operation mode is normal

J1L65Q_lut_out = GB93_sload_path[6];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L754 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_694~0 at LC8_16_J2
--operation mode is normal

Y1L754 = B1L01Q & (B1L8Q # J1L65Q) # !B1L01Q & !B1L8Q & GB93_sload_path[6];


--J1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0 at LC5_16_J2
--operation mode is normal

J1L88Q_lut_out = GB93_sload_path[38];
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L854 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_694~1 at LC10_16_J2
--operation mode is normal

Y1L854 = Y1L754 & (J1L88Q # !B1L8Q) # !Y1L754 & B1L8Q & GB93_sload_path[38];


--P1L77Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0 at LC9_8_E2
--operation mode is normal

P1L77Q_lut_out = GB33_sload_path[6];
P1L77Q = DFFE(P1L77Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--P1L89Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0 at LC8_8_E2
--operation mode is normal

P1L89Q_lut_out = GB43_sload_path[6];
P1L89Q = DFFE(P1L89Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6] at LC5_10_E1
--operation mode is normal

Y1_command_0_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_0_local[6] = DFFE(Y1_command_0_local[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L554 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_693~4 at LC5_8_E2
--operation mode is normal

Y1L554 = B1L01Q & P1L89Q # !B1L01Q & Y1_command_0_local[6];


--Y1L654 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_693~9 at LC10_8_E2
--operation mode is normal

Y1L654 = B1L8Q & B1L01Q & P1L77Q # !B1L8Q & Y1L554;


--Y1L354 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_692~0 at LC5_15_J2
--operation mode is normal

Y1L354 = B1L21Q & (B1L11Q # Y1L854) # !B1L21Q & Y1L654 & !B1L11Q;


--Y1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6] at LC3_5_J2
--operation mode is normal

Y1_command_4_local[6]_lut_out = PE1_MASTERHWDATA[6];
Y1_command_4_local[6] = DFFE(Y1_command_4_local[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L952 is rtl~165 at LC8_5_J2
--operation mode is normal

A1L952 = Y1_command_4_local[6] & !B1L8Q & !B1L01Q;


--Y1L454 is slaveregister:slaveregister_inst|Mux_352_rtl_432_rtl_692~1 at LC4_15_J2
--operation mode is normal

Y1L454 = Y1L354 & (A1L952 # !B1L11Q) # !Y1L354 & Y1L064 & B1L11Q;


--A1L272 is rtl~415 at LC9_15_J2
--operation mode is normal

A1L272 = B1L9Q & Y1L264 # !B1L9Q & Y1L454;


--Y1L945 is slaveregister:slaveregister_inst|Mux_652_rtl_481_rtl_811~0 at LC6_15_J2
--operation mode is normal

Y1L945 = B1L71Q & (B1L91Q # A1L272) # !B1L71Q & !B1L91Q & ME1_q[6];


--JB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC1_1_J2
JB2_q[6]_data_in = C2L7;
JB2_q[6]_write_enable = A1L032;
JB2_q[6]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[6]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[6]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[6] = MEMORY_SEGMENT(JB2_q[6]_data_in, JB2_q[6]_write_enable, JB2_q[6]_clock_0, JB2_q[6]_clock_1, , , , , VCC, JB2_q[6]_write_address, JB2_q[6]_read_address);


--Y1L055 is slaveregister:slaveregister_inst|Mux_652_rtl_481_rtl_811~1 at LC8_15_J2
--operation mode is normal

Y1L055 = Y1L945 & (JB2_q[6] # !B1L91Q) # !Y1L945 & JB1_q[6] & B1L91Q;


--JB6_q[7] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC4_1_D2
JB6_q[7]_data_in = N1L8;
JB6_q[7]_write_enable = A1L822;
JB6_q[7]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[7]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[7]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[7] = MEMORY_SEGMENT(JB6_q[7]_data_in, JB6_q[7]_write_enable, JB6_q[7]_clock_0, JB6_q[7]_clock_1, , , , , VCC, JB6_q[7]_write_address, JB6_q[7]_read_address);


--A1L192 is rtl~989 at LC4_6_M2
--operation mode is normal

A1L192 = Y1L292 & JB6_q[7] & (B1L12Q # B1L22Q);


--ME1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC4_1_A2
ME1_q[7]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[7] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[7]_write_address, ME1_q[7]_read_address);


--A1L472 is rtl~432 at LC3_5_M2
--operation mode is normal

A1L472 = ME1_q[7] & !B1L12Q & !B1L22Q;


--Y1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7] at LC9_5_J2
--operation mode is normal

Y1_command_4_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_4_local[7] = DFFE(Y1_command_4_local[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L653 is rtl~1840 at LC10_5_J2
--operation mode is normal

A1L653 = Y1_command_4_local[7] & !B1L8Q & Y1L591;


--Q1L87Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0 at LC5_12_H3
--operation mode is normal

Q1L87Q_lut_out = GB53_sload_path[7];
Q1L87Q = DFFE(Q1L87Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Q1L99Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0 at LC5_3_H3
--operation mode is normal

Q1L99Q_lut_out = GB63_sload_path[7];
Q1L99Q = DFFE(Q1L99Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--A1L773 is rtl~2017 at LC2_3_H3
--operation mode is normal

A1L773 = !B1L9Q & (B1L8Q & Q1L87Q # !B1L8Q & Q1L99Q);


--Y1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7] at LC4_3_H3
--operation mode is normal

Y1_command_3_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_3_local[7] = DFFE(Y1_command_3_local[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L873 is rtl~2021 at LC2_2_H3
--operation mode is normal

A1L873 = !B1L01Q & (A1L773 # Y1_command_3_local[7] & A1L004);


--A1L553 is rtl~1839 at LC5_5_M2
--operation mode is normal

A1L553 = A1L653 # !B1L21Q & (A1L873 # A1L504);


--J1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0 at LC10_6_K2
--operation mode is normal

J1L98Q_lut_out = GB93_sload_path[39];
J1L98Q = DFFE(J1L98Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L87Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0 at LC4_6_K2
--operation mode is normal

P1L87Q_lut_out = GB33_sload_path[7];
P1L87Q = DFFE(P1L87Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L944 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_704~4 at LC5_6_K2
--operation mode is normal

Y1L944 = P1L87Q & (J1L98Q # !B1L21Q) # !P1L87Q & B1L21Q & J1L98Q;


--Y1L054 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_704~9 at LC8_6_K2
--operation mode is normal

Y1L054 = B1L01Q & Y1L944 # !B1L01Q & B1L21Q & GB93_sload_path[39];


--Y1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7] at LC6_7_M2
--operation mode is normal

Y1_command_2_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_2_local[7] = DFFE(Y1_command_2_local[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7] at LC5_8_M2
--operation mode is normal

Y1_command_1_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_1_local[7] = DFFE(Y1_command_1_local[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L154 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_705~4 at LC1_7_M2
--operation mode is normal

Y1L154 = Y1_command_2_local[7] & (B1L01Q # Y1_command_1_local[7]) # !Y1_command_2_local[7] & !B1L01Q & Y1_command_1_local[7];


--J1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0 at LC6_6_M2
--operation mode is normal

J1L8Q_lut_out = GB93_sload_path[7];
J1L8Q = DFFE(J1L8Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L254 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_705~9 at LC2_6_M2
--operation mode is normal

Y1L254 = B1L21Q & !B1L01Q & J1L8Q # !B1L21Q & Y1L154;


--P1L99Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0 at LC3_10_E2
--operation mode is normal

P1L99Q_lut_out = GB43_sload_path[7];
P1L99Q = DFFE(P1L99Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7] at LC6_2_M1
--operation mode is normal

Y1_command_0_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_command_0_local[7] = DFFE(Y1_command_0_local[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L744 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_703~0 at LC5_7_M2
--operation mode is normal

Y1L744 = B1L01Q & (P1L99Q # B1L21Q) # !B1L01Q & Y1_command_0_local[7] & !B1L21Q;


--J1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0 at LC8_6_M2
--operation mode is normal

J1L75Q_lut_out = GB93_sload_path[7];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L844 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_703~1 at LC3_6_M2
--operation mode is normal

Y1L844 = Y1L744 & (J1L75Q # !B1L21Q) # !Y1L744 & GB93_sload_path[7] & B1L21Q;


--Y1L544 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_702~0 at LC7_6_M2
--operation mode is normal

Y1L544 = B1L9Q & (B1L8Q # Y1L254) # !B1L9Q & !B1L8Q & Y1L844;


--J1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0 at LC2_3_G2
--operation mode is normal

J1L04Q_lut_out = GB93_sload_path[39];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L803 is rtl~1232 at LC8_3_G2
--operation mode is normal

A1L803 = !B1L01Q & B1L21Q & J1L04Q;


--Y1L644 is slaveregister:slaveregister_inst|Mux_351_rtl_435_rtl_702~1 at LC2_5_M2
--operation mode is normal

Y1L644 = Y1L544 & (A1L803 # !B1L8Q) # !Y1L544 & Y1L054 & B1L8Q;


--A1L753 is rtl~1844 at LC1_5_M2
--operation mode is normal

A1L753 = A1L553 & (B1L11Q # Y1L644) # !A1L553 & !B1L11Q & Y1L644;


--JB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC4_1_C2
JB1_q[7]_data_in = C1L8;
JB1_q[7]_write_enable = A1L922;
JB1_q[7]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[7]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[7]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[7] = MEMORY_SEGMENT(JB1_q[7]_data_in, JB1_q[7]_write_enable, JB1_q[7]_clock_0, JB1_q[7]_clock_1, , , , , VCC, JB1_q[7]_write_address, JB1_q[7]_read_address);


--Y1L745 is slaveregister:slaveregister_inst|Mux_651_rtl_484_rtl_814~0 at LC5_6_M2
--operation mode is normal

Y1L745 = B1L91Q & (B1L71Q # JB1_q[7]) # !B1L91Q & ME1_q[7] & !B1L71Q;


--JB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC1_1_M2
JB2_q[7]_data_in = C2L8;
JB2_q[7]_write_enable = A1L032;
JB2_q[7]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[7]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[7]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[7] = MEMORY_SEGMENT(JB2_q[7]_data_in, JB2_q[7]_write_enable, JB2_q[7]_clock_0, JB2_q[7]_clock_1, , , , , VCC, JB2_q[7]_write_address, JB2_q[7]_read_address);


--Y1L845 is slaveregister:slaveregister_inst|Mux_651_rtl_484_rtl_814~1 at LC9_5_M2
--operation mode is normal

Y1L845 = Y1L745 & (JB2_q[7] # !B1L71Q) # !Y1L745 & A1L753 & B1L71Q;


--JB6_q[8] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC3_1_H2
JB6_q[8]_data_in = N1L9;
JB6_q[8]_write_enable = A1L822;
JB6_q[8]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[8]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[8]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[8] = MEMORY_SEGMENT(JB6_q[8]_data_in, JB6_q[8]_write_enable, JB6_q[8]_clock_0, JB6_q[8]_clock_1, , , , , VCC, JB6_q[8]_write_address, JB6_q[8]_read_address);


--A1L292 is rtl~997 at LC10_15_C2
--operation mode is normal

A1L292 = Y1L292 & JB6_q[8] & (B1L22Q # B1L12Q);


--ME1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC11_1_A2
ME1_q[8]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[8] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[8]_write_address, ME1_q[8]_read_address);


--A1L572 is rtl~444 at LC3_4_C2
--operation mode is normal

A1L572 = ME1_q[8] & !B1L12Q & !B1L22Q;


--JB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC1_1_C2
JB1_q[8]_data_in = C1L9;
JB1_q[8]_write_enable = A1L922;
JB1_q[8]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[8]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[8]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[8] = MEMORY_SEGMENT(JB1_q[8]_data_in, JB1_q[8]_write_enable, JB1_q[8]_clock_0, JB1_q[8]_clock_1, , , , , VCC, JB1_q[8]_write_address, JB1_q[8]_read_address);


--J1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0 at LC5_3_C2
--operation mode is normal

J1L14Q_lut_out = GB93_sload_path[40];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--J1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0 at LC8_4_C2
--operation mode is normal

J1L9Q_lut_out = GB93_sload_path[8];
J1L9Q = DFFE(J1L9Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8] at LC6_3_C2
--operation mode is normal

Y1_command_1_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_1_local[8] = DFFE(Y1_command_1_local[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L144 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_715~4 at LC3_3_C2
--operation mode is normal

Y1L144 = Y1_command_1_local[8] & (J1L9Q # !B1L21Q) # !Y1_command_1_local[8] & B1L21Q & J1L9Q;


--P1L97Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0 at LC5_3_E2
--operation mode is normal

P1L97Q_lut_out = GB33_sload_path[8];
P1L97Q = DFFE(P1L97Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--J1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0 at LC10_3_N2
--operation mode is normal

J1L85Q_lut_out = GB93_sload_path[8];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L001Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0 at LC6_3_N2
--operation mode is normal

P1L001Q_lut_out = GB43_sload_path[8];
P1L001Q = DFFE(P1L001Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L934 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_714~0 at LC7_3_N2
--operation mode is normal

Y1L934 = B1L21Q & (B1L8Q # J1L85Q) # !B1L21Q & !B1L8Q & P1L001Q;


--J1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0 at LC10_5_C2
--operation mode is normal

J1L09Q_lut_out = GB93_sload_path[40];
J1L09Q = DFFE(J1L09Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L044 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_714~1 at LC7_5_C2
--operation mode is normal

Y1L044 = Y1L934 & (J1L09Q # !B1L8Q) # !Y1L934 & B1L8Q & P1L97Q;


--DB2L5Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0 at LC5_5_C2
--operation mode is normal

DB2L5Q_lut_out = !BB2L821Q & (Y1_command_0_local[8] # !DB2_enable_disc_sig & !H1L8);
DB2L5Q = DFFE(DB2L5Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8] at LC3_6_C1
--operation mode is normal

Y1_command_0_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_0_local[8] = DFFE(Y1_command_0_local[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L734 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_713~0 at LC6_5_C2
--operation mode is normal

Y1L734 = B1L21Q & (B1L8Q # GB93_sload_path[8]) # !B1L21Q & Y1_command_0_local[8] & !B1L8Q;


--Y1L834 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_713~1 at LC3_5_C2
--operation mode is normal

Y1L834 = Y1L734 & (GB93_sload_path[40] # !B1L8Q) # !Y1L734 & DB2L5Q & B1L8Q;


--Y1L534 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_712~0 at LC4_5_C2
--operation mode is normal

Y1L534 = B1L01Q & (Y1L044 # B1L9Q) # !B1L01Q & !B1L9Q & Y1L834;


--Y1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8] at LC3_4_F2
--operation mode is normal

Y1_command_2_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_2_local[8] = DFFE(Y1_command_2_local[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L903 is rtl~1425 at LC6_4_F2
--operation mode is normal

A1L903 = !B1L21Q & (B1L8Q & COINC_DOWN_A # !B1L8Q & Y1_command_2_local[8]);


--Y1L634 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_712~1 at LC2_4_C2
--operation mode is normal

Y1L634 = Y1L534 & (A1L903 # !B1L9Q) # !Y1L534 & B1L9Q & Y1L244;


--Y1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8] at LC4_6_C2
--operation mode is normal

Y1_command_4_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_4_local[8] = DFFE(Y1_command_4_local[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1L525 is slaveregister:slaveregister_inst|Mux_358_rtl_414_rtl_636~0 at LC9_5_C2
--operation mode is normal

Y1L525 = B1L8Q # B1L01Q;


--A1L383 is rtl~8459 at LC8_5_C2
--operation mode is normal

A1L383 = !B1L9Q & !Y1L525 & B1L21Q & Y1_command_4_local[8];


--Y1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8] at LC9_1_H3
--operation mode is normal

Y1_command_3_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_command_3_local[8] = DFFE(Y1_command_3_local[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L283 is rtl~8455 at LC7_1_H3
--operation mode is normal

A1L283 = B1L9Q & (B1L01Q & B1L8Q # !B1L01Q & Y1_command_3_local[8] & !B1L8Q);


--Q1L97Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0 at LC3_12_H3
--operation mode is normal

Q1L97Q_lut_out = GB53_sload_path[8];
Q1L97Q = DFFE(Q1L97Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8] at LC10_1_H3
--operation mode is normal

Y1_com_ctrl_local[8]_lut_out = PE1_MASTERHWDATA[8];
Y1_com_ctrl_local[8] = DFFE(Y1_com_ctrl_local[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L001Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0 at LC8_3_H3
--operation mode is normal

Q1L001Q_lut_out = GB63_sload_path[8];
Q1L001Q = DFFE(Q1L001Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L344 is slaveregister:slaveregister_inst|Mux_350_rtl_439_rtl_718~0 at LC4_1_H3
--operation mode is normal

Y1L344 = B1L01Q & (Y1_com_ctrl_local[8] # B1L8Q) # !B1L01Q & Q1L001Q & !B1L8Q;


--Y1L444 is slaveregister:slaveregister_inst|Mux_350_rtl_439_rtl_718~1 at LC3_1_H3
--operation mode is normal

Y1L444 = Y1L344 & (GB8_sload_path[0] # !B1L8Q) # !Y1L344 & Q1L97Q & B1L8Q;


--A1L483 is rtl~8460 at LC8_1_H3
--operation mode is normal

A1L483 = !B1L21Q & (A1L283 # !B1L9Q & Y1L444);


--A1L583 is rtl~8463 at LC6_4_C2
--operation mode is normal

A1L583 = B1L11Q & (A1L483 # A1L383) # !B1L11Q & Y1L634;


--Y1L545 is slaveregister:slaveregister_inst|Mux_650_rtl_487_rtl_817~0 at LC10_4_C2
--operation mode is normal

Y1L545 = B1L71Q & (B1L91Q # A1L583) # !B1L71Q & !B1L91Q & ME1_q[8];


--JB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC4_1_J2
JB2_q[8]_data_in = C2L9;
JB2_q[8]_write_enable = A1L032;
JB2_q[8]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[8]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[8]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[8] = MEMORY_SEGMENT(JB2_q[8]_data_in, JB2_q[8]_write_enable, JB2_q[8]_clock_0, JB2_q[8]_clock_1, , , , , VCC, JB2_q[8]_write_address, JB2_q[8]_read_address);


--Y1L645 is slaveregister:slaveregister_inst|Mux_650_rtl_487_rtl_817~1 at LC9_4_C2
--operation mode is normal

Y1L645 = Y1L545 & (JB2_q[8] # !B1L91Q) # !Y1L545 & JB1_q[8] & B1L91Q;


--JB6_q[9] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC4_1_F2
JB6_q[9]_data_in = N1L01;
JB6_q[9]_write_enable = A1L822;
JB6_q[9]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[9]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[9]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[9] = MEMORY_SEGMENT(JB6_q[9]_data_in, JB6_q[9]_write_enable, JB6_q[9]_clock_0, JB6_q[9]_clock_1, , , , , VCC, JB6_q[9]_write_address, JB6_q[9]_read_address);


--A1L392 is rtl~1005 at LC3_16_F2
--operation mode is normal

A1L392 = Y1L292 & JB6_q[9] & (B1L22Q # B1L12Q);


--ME1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC14_1_A2
ME1_q[9]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[9] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[9]_write_address, ME1_q[9]_read_address);


--A1L672 is rtl~456 at LC8_15_F2
--operation mode is normal

A1L672 = !B1L12Q & !B1L22Q & ME1_q[9];


--Y1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9] at LC5_6_F1
--operation mode is normal

Y1_command_4_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_4_local[9] = DFFE(Y1_command_4_local[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--A1L404 is rtl~9989 at LC3_1_F3
--operation mode is normal

A1L404 = !B1L01Q & !B1L9Q & B1L21Q & !B1L8Q;


--Y1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9] at LC6_6_F1
--operation mode is normal

Y1_command_3_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_3_local[9] = DFFE(Y1_command_3_local[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L953 is rtl~1868 at LC1_7_F1
--operation mode is normal

A1L953 = B1L9Q & (B1L01Q & B1L8Q # !B1L01Q & !B1L8Q & Y1_command_3_local[9]);


--Q1L08Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0 at LC7_12_F2
--operation mode is normal

Q1L08Q_lut_out = GB53_sload_path[9];
Q1L08Q = DFFE(Q1L08Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9] at LC4_12_F2
--operation mode is normal

Y1_com_ctrl_local[9]_lut_out = !PE1_MASTERHWDATA[9];
Y1_com_ctrl_local[9] = DFFE(Y1_com_ctrl_local[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L101Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0 at LC3_12_F2
--operation mode is normal

Q1L101Q_lut_out = GB63_sload_path[9];
Q1L101Q = DFFE(Q1L101Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L334 is slaveregister:slaveregister_inst|Mux_349_rtl_442_rtl_728~0 at LC5_12_F2
--operation mode is normal

Y1L334 = B1L01Q & (B1L8Q # !Y1_com_ctrl_local[9]) # !B1L01Q & !B1L8Q & Q1L101Q;


--Y1L434 is slaveregister:slaveregister_inst|Mux_349_rtl_442_rtl_728~1 at LC8_12_F2
--operation mode is normal

Y1L434 = Y1L334 & (GB8_pre_out[1] # !B1L8Q) # !Y1L334 & B1L8Q & Q1L08Q;


--A1L853 is rtl~1867 at LC4_8_F1
--operation mode is normal

A1L853 = A1L953 # !B1L9Q & Y1L434;


--A1L063 is rtl~1871 at LC7_7_F1
--operation mode is normal

A1L063 = A1L404 & (Y1_command_4_local[9] # !B1L21Q & A1L853) # !A1L404 & !B1L21Q & A1L853;


--J1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0 at LC7_15_F2
--operation mode is normal

J1L19Q_lut_out = GB93_sload_path[41];
J1L19Q = DFFE(J1L19Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L08Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0 at LC9_15_F2
--operation mode is normal

P1L08Q_lut_out = GB33_sload_path[9];
P1L08Q = DFFE(P1L08Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L924 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_724~4 at LC10_15_F2
--operation mode is normal

Y1L924 = B1L21Q & J1L19Q # !B1L21Q & P1L08Q;


--Y1L034 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_724~9 at LC8_14_F2
--operation mode is normal

Y1L034 = B1L01Q & Y1L924 # !B1L01Q & B1L21Q & GB93_sload_path[41];


--Y1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9] at LC8_4_F2
--operation mode is normal

Y1_command_2_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_2_local[9] = DFFE(Y1_command_2_local[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9] at LC2_4_F2
--operation mode is normal

Y1_command_1_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_1_local[9] = DFFE(Y1_command_1_local[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L134 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_725~4 at LC10_4_F2
--operation mode is normal

Y1L134 = Y1_command_2_local[9] & (Y1_command_1_local[9] # B1L01Q) # !Y1_command_2_local[9] & Y1_command_1_local[9] & !B1L01Q;


--J1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0 at LC6_14_F2
--operation mode is normal

J1L01Q_lut_out = GB93_sload_path[9];
J1L01Q = DFFE(J1L01Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L234 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_725~9 at LC1_14_F2
--operation mode is normal

Y1L234 = B1L21Q & !B1L01Q & J1L01Q # !B1L21Q & Y1L134;


--P1L101Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0 at LC5_12_E2
--operation mode is normal

P1L101Q_lut_out = GB43_sload_path[9];
P1L101Q = DFFE(P1L101Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9] at LC5_4_C1
--operation mode is normal

Y1_command_0_local[9]_lut_out = PE1_MASTERHWDATA[9];
Y1_command_0_local[9] = DFFE(Y1_command_0_local[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L724 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_723~0 at LC9_14_F2
--operation mode is normal

Y1L724 = B1L01Q & (B1L21Q # P1L101Q) # !B1L01Q & Y1_command_0_local[9] & !B1L21Q;


--J1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0 at LC10_14_F2
--operation mode is normal

J1L95Q_lut_out = GB93_sload_path[9];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L824 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_723~1 at LC7_14_F2
--operation mode is normal

Y1L824 = Y1L724 & (J1L95Q # !B1L21Q) # !Y1L724 & B1L21Q & GB93_sload_path[9];


--Y1L524 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_722~0 at LC2_14_F2
--operation mode is normal

Y1L524 = B1L9Q & (Y1L234 # B1L8Q) # !B1L9Q & !B1L8Q & Y1L824;


--J1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0 at LC3_8_F2
--operation mode is normal

J1L24Q_lut_out = GB93_sload_path[41];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L013 is rtl~1444 at LC7_8_F2
--operation mode is normal

A1L013 = B1L01Q & COINC_DOWN_ABAR & !B1L21Q # !B1L01Q & B1L21Q & J1L24Q;


--Y1L624 is slaveregister:slaveregister_inst|Mux_349_rtl_441_rtl_722~1 at LC3_14_F2
--operation mode is normal

Y1L624 = Y1L524 & (A1L013 # !B1L8Q) # !Y1L524 & B1L8Q & Y1L034;


--A1L163 is rtl~1876 at LC5_14_F2
--operation mode is normal

A1L163 = A1L063 & (B1L11Q # Y1L624) # !A1L063 & !B1L11Q & Y1L624;


--JB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC3_1_C2
JB1_q[9]_data_in = C1L01;
JB1_q[9]_write_enable = A1L922;
JB1_q[9]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[9]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[9]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[9] = MEMORY_SEGMENT(JB1_q[9]_data_in, JB1_q[9]_write_enable, JB1_q[9]_clock_0, JB1_q[9]_clock_1, , , , , VCC, JB1_q[9]_write_address, JB1_q[9]_read_address);


--Y1L345 is slaveregister:slaveregister_inst|Mux_649_rtl_490_rtl_820~0 at LC4_15_F2
--operation mode is normal

Y1L345 = B1L91Q & (B1L71Q # JB1_q[9]) # !B1L91Q & ME1_q[9] & !B1L71Q;


--JB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC3_1_J2
JB2_q[9]_data_in = C2L01;
JB2_q[9]_write_enable = A1L032;
JB2_q[9]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[9]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[9]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[9] = MEMORY_SEGMENT(JB2_q[9]_data_in, JB2_q[9]_write_enable, JB2_q[9]_clock_0, JB2_q[9]_clock_1, , , , , VCC, JB2_q[9]_write_address, JB2_q[9]_read_address);


--Y1L445 is slaveregister:slaveregister_inst|Mux_649_rtl_490_rtl_820~1 at LC4_14_F2
--operation mode is normal

Y1L445 = Y1L345 & (JB2_q[9] # !B1L71Q) # !Y1L345 & A1L163 & B1L71Q;


--JB6_q[10] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC1_1_D2
JB6_q[10]_data_in = N1L11;
JB6_q[10]_write_enable = A1L822;
JB6_q[10]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[10]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[10]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[10] = MEMORY_SEGMENT(JB6_q[10]_data_in, JB6_q[10]_write_enable, JB6_q[10]_clock_0, JB6_q[10]_clock_1, , , , , VCC, JB6_q[10]_write_address, JB6_q[10]_read_address);


--A1L492 is rtl~1013 at LC5_14_D2
--operation mode is normal

A1L492 = Y1L292 & JB6_q[10] & (B1L22Q # B1L12Q);


--ME1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC1_1_A2
ME1_q[10]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[10] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[10]_write_address, ME1_q[10]_read_address);


--A1L772 is rtl~468 at LC2_13_D2
--operation mode is normal

A1L772 = !B1L22Q & ME1_q[10] & !B1L12Q;


--JB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC4_1_L2
JB1_q[10]_data_in = C1L11;
JB1_q[10]_write_enable = A1L922;
JB1_q[10]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[10]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[10]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[10] = MEMORY_SEGMENT(JB1_q[10]_data_in, JB1_q[10]_write_enable, JB1_q[10]_clock_0, JB1_q[10]_clock_1, , , , , VCC, JB1_q[10]_write_address, JB1_q[10]_read_address);


--Y1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10] at LC8_2_A3
--operation mode is normal

Y1_command_4_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_4_local[10] = DFFE(Y1_command_4_local[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10] at LC6_4_A3
--operation mode is normal

Y1_command_3_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_3_local[10] = DFFE(Y1_command_3_local[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L783 is rtl~8712 at LC9_3_A3
--operation mode is normal

A1L783 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & !B1L01Q & Y1_command_3_local[10]);


--Q1L18Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0 at LC5_1_A3
--operation mode is normal

Q1L18Q_lut_out = GB53_sload_path[10];
Q1L18Q = DFFE(Q1L18Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10] at LC10_3_A3
--operation mode is normal

Y1_com_ctrl_local[10]_lut_out = !PE1_MASTERHWDATA[10];
Y1_com_ctrl_local[10] = DFFE(Y1_com_ctrl_local[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L201Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0 at LC7_1_A3
--operation mode is normal

Q1L201Q_lut_out = GB63_sload_path[10];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L324 is slaveregister:slaveregister_inst|Mux_348_rtl_445_rtl_738~0 at LC2_2_A3
--operation mode is normal

Y1L324 = B1L01Q & (B1L8Q # !Y1_com_ctrl_local[10]) # !B1L01Q & !B1L8Q & Q1L201Q;


--Y1L424 is slaveregister:slaveregister_inst|Mux_348_rtl_445_rtl_738~1 at LC4_2_A3
--operation mode is normal

Y1L424 = Y1L324 & (GB8_pre_out[2] # !B1L8Q) # !Y1L324 & Q1L18Q & B1L8Q;


--A1L683 is rtl~8710 at LC9_2_A3
--operation mode is normal

A1L683 = A1L783 # !B1L9Q & Y1L424;


--A1L883 is rtl~8715 at LC6_1_A3
--operation mode is normal

A1L883 = A1L404 & (Y1_command_4_local[10] # !B1L21Q & A1L683) # !A1L404 & !B1L21Q & A1L683;


--J1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0 at LC3_8_E2
--operation mode is normal

J1L29Q_lut_out = GB93_sload_path[42];
J1L29Q = DFFE(J1L29Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0 at LC7_5_E2
--operation mode is normal

P1L28Q_lut_out = GB33_sload_path[10];
P1L28Q = DFFE(P1L28Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L914 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_734~4 at LC6_8_E2
--operation mode is normal

Y1L914 = P1L28Q & (J1L29Q # !B1L21Q) # !P1L28Q & B1L21Q & J1L29Q;


--Y1L024 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_734~9 at LC10_13_D2
--operation mode is normal

Y1L024 = B1L01Q & Y1L914 # !B1L01Q & GB93_sload_path[42] & B1L21Q;


--Y1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10] at LC2_2_D2
--operation mode is normal

Y1_command_2_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_2_local[10] = DFFE(Y1_command_2_local[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10] at LC7_10_D2
--operation mode is normal

Y1_command_1_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_1_local[10] = DFFE(Y1_command_1_local[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L124 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_735~4 at LC1_11_D2
--operation mode is normal

Y1L124 = Y1_command_2_local[10] & (Y1_command_1_local[10] # B1L01Q) # !Y1_command_2_local[10] & Y1_command_1_local[10] & !B1L01Q;


--J1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0 at LC10_12_D2
--operation mode is normal

J1L11Q_lut_out = GB93_sload_path[10];
J1L11Q = DFFE(J1L11Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L224 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_735~9 at LC7_12_D2
--operation mode is normal

Y1L224 = B1L21Q & !B1L01Q & J1L11Q # !B1L21Q & Y1L124;


--P1L201Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0 at LC6_10_E2
--operation mode is normal

P1L201Q_lut_out = GB43_sload_path[10];
P1L201Q = DFFE(P1L201Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10] at LC7_4_C1
--operation mode is normal

Y1_command_0_local[10]_lut_out = PE1_MASTERHWDATA[10];
Y1_command_0_local[10] = DFFE(Y1_command_0_local[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L714 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_733~0 at LC4_9_E2
--operation mode is normal

Y1L714 = B1L01Q & (B1L21Q # P1L201Q) # !B1L01Q & Y1_command_0_local[10] & !B1L21Q;


--J1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0 at LC6_9_E2
--operation mode is normal

J1L06Q_lut_out = GB93_sload_path[10];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L814 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_733~1 at LC2_8_E2
--operation mode is normal

Y1L814 = Y1L714 & (J1L06Q # !B1L21Q) # !Y1L714 & GB93_sload_path[10] & B1L21Q;


--Y1L514 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_732~0 at LC1_13_D2
--operation mode is normal

Y1L514 = B1L9Q & (Y1L224 # B1L8Q) # !B1L9Q & !B1L8Q & Y1L814;


--J1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0 at LC3_16_I2
--operation mode is normal

J1L34Q_lut_out = GB93_sload_path[42];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L113 is rtl~1463 at LC4_16_I2
--operation mode is normal

A1L113 = B1L21Q & !B1L01Q & J1L34Q # !B1L21Q & COINC_DOWN_B & B1L01Q;


--Y1L614 is slaveregister:slaveregister_inst|Mux_348_rtl_444_rtl_732~1 at LC8_13_D2
--operation mode is normal

Y1L614 = Y1L514 & (A1L113 # !B1L8Q) # !Y1L514 & B1L8Q & Y1L024;


--A1L983 is rtl~8720 at LC7_13_D2
--operation mode is normal

A1L983 = A1L883 & (B1L11Q # Y1L614) # !A1L883 & !B1L11Q & Y1L614;


--Y1L145 is slaveregister:slaveregister_inst|Mux_648_rtl_493_rtl_823~0 at LC6_13_D2
--operation mode is normal

Y1L145 = B1L71Q & (B1L91Q # A1L983) # !B1L71Q & ME1_q[10] & !B1L91Q;


--JB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC2_1_K2
JB2_q[10]_data_in = C2L11;
JB2_q[10]_write_enable = A1L032;
JB2_q[10]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[10]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[10]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[10] = MEMORY_SEGMENT(JB2_q[10]_data_in, JB2_q[10]_write_enable, JB2_q[10]_clock_0, JB2_q[10]_clock_1, , , , , VCC, JB2_q[10]_write_address, JB2_q[10]_read_address);


--Y1L245 is slaveregister:slaveregister_inst|Mux_648_rtl_493_rtl_823~1 at LC9_13_D2
--operation mode is normal

Y1L245 = Y1L145 & (JB2_q[10] # !B1L91Q) # !Y1L145 & B1L91Q & JB1_q[10];


--JB6_q[11] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC2_1_B2
JB6_q[11]_data_in = N1L21;
JB6_q[11]_write_enable = A1L822;
JB6_q[11]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[11]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[11]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[11] = MEMORY_SEGMENT(JB6_q[11]_data_in, JB6_q[11]_write_enable, JB6_q[11]_clock_0, JB6_q[11]_clock_1, , , , , VCC, JB6_q[11]_write_address, JB6_q[11]_read_address);


--A1L592 is rtl~1021 at LC10_16_B2
--operation mode is normal

A1L592 = Y1L292 & JB6_q[11] & (B1L12Q # B1L22Q);


--ME1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC3_1_A2
ME1_q[11]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[11] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[11]_write_address, ME1_q[11]_read_address);


--A1L872 is rtl~480 at LC9_16_B2
--operation mode is normal

A1L872 = !B1L22Q & !B1L12Q & ME1_q[11];


--Y1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11] at LC9_9_H2
--operation mode is normal

Y1_command_4_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_4_local[11] = DFFE(Y1_command_4_local[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11] at LC6_9_H2
--operation mode is normal

Y1_command_3_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_3_local[11] = DFFE(Y1_command_3_local[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L363 is rtl~1900 at LC2_8_H2
--operation mode is normal

A1L363 = B1L9Q & (B1L01Q & B1L8Q # !B1L01Q & !B1L8Q & Y1_command_3_local[11]);


--Q1L28Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0 at LC5_14_H3
--operation mode is normal

Q1L28Q_lut_out = GB53_sload_path[11];
Q1L28Q = DFFE(Q1L28Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11] at LC7_8_H2
--operation mode is normal

Y1_com_ctrl_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_com_ctrl_local[11] = DFFE(Y1_com_ctrl_local[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L301Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0 at LC7_5_H3
--operation mode is normal

Q1L301Q_lut_out = GB63_sload_path[11];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L314 is slaveregister:slaveregister_inst|Mux_347_rtl_448_rtl_748~0 at LC10_8_H2
--operation mode is normal

Y1L314 = B1L01Q & (Y1_com_ctrl_local[11] # B1L8Q) # !B1L01Q & !B1L8Q & Q1L301Q;


--Y1L414 is slaveregister:slaveregister_inst|Mux_347_rtl_448_rtl_748~1 at LC9_8_H2
--operation mode is normal

Y1L414 = Y1L314 & (GB8_pre_out[3] # !B1L8Q) # !Y1L314 & B1L8Q & Q1L28Q;


--A1L263 is rtl~1899 at LC8_8_H2
--operation mode is normal

A1L263 = A1L363 # !B1L9Q & Y1L414;


--A1L463 is rtl~1903 at LC4_8_H2
--operation mode is normal

A1L463 = A1L404 & (Y1_command_4_local[11] # A1L263 & !B1L21Q) # !A1L404 & A1L263 & !B1L21Q;


--J1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0 at LC7_11_D2
--operation mode is normal

J1L39Q_lut_out = GB93_sload_path[43];
J1L39Q = DFFE(J1L39Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0 at LC6_5_E2
--operation mode is normal

P1L38Q_lut_out = GB33_sload_path[11];
P1L38Q = DFFE(P1L38Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L904 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_744~4 at LC9_11_D2
--operation mode is normal

Y1L904 = P1L38Q & (J1L39Q # !B1L21Q) # !P1L38Q & B1L21Q & J1L39Q;


--Y1L014 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_744~9 at LC8_11_D2
--operation mode is normal

Y1L014 = B1L01Q & Y1L904 # !B1L01Q & B1L21Q & GB93_sload_path[43];


--Y1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11] at LC5_2_D2
--operation mode is normal

Y1_command_2_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_2_local[11] = DFFE(Y1_command_2_local[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11] at LC6_12_D2
--operation mode is normal

Y1_command_1_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_1_local[11] = DFFE(Y1_command_1_local[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L114 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_745~4 at LC3_12_D2
--operation mode is normal

Y1L114 = Y1_command_1_local[11] & (Y1_command_2_local[11] # !B1L01Q) # !Y1_command_1_local[11] & Y1_command_2_local[11] & B1L01Q;


--J1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0 at LC8_12_D2
--operation mode is normal

J1L21Q_lut_out = GB93_sload_path[11];
J1L21Q = DFFE(J1L21Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L214 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_745~9 at LC9_12_D2
--operation mode is normal

Y1L214 = B1L21Q & !B1L01Q & J1L21Q # !B1L21Q & Y1L114;


--P1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0 at LC3_15_F2
--operation mode is normal

P1L301Q_lut_out = GB43_sload_path[11];
P1L301Q = DFFE(P1L301Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11] at LC1_6_C1
--operation mode is normal

Y1_command_0_local[11]_lut_out = PE1_MASTERHWDATA[11];
Y1_command_0_local[11] = DFFE(Y1_command_0_local[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L704 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_743~0 at LC5_15_F2
--operation mode is normal

Y1L704 = B1L01Q & (B1L21Q # P1L301Q) # !B1L01Q & Y1_command_0_local[11] & !B1L21Q;


--J1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0 at LC2_11_D2
--operation mode is normal

J1L16Q_lut_out = GB93_sload_path[11];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L804 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_743~1 at LC6_11_D2
--operation mode is normal

Y1L804 = Y1L704 & (J1L16Q # !B1L21Q) # !Y1L704 & B1L21Q & GB93_sload_path[11];


--Y1L504 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_742~0 at LC3_11_D2
--operation mode is normal

Y1L504 = B1L9Q & (Y1L214 # B1L8Q) # !B1L9Q & !B1L8Q & Y1L804;


--J1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0 at LC1_14_I2
--operation mode is normal

J1L44Q_lut_out = GB93_sload_path[43];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L213 is rtl~1482 at LC5_14_I2
--operation mode is normal

A1L213 = B1L21Q & !B1L01Q & J1L44Q # !B1L21Q & COINC_DOWN_BBAR & B1L01Q;


--Y1L604 is slaveregister:slaveregister_inst|Mux_347_rtl_447_rtl_742~1 at LC10_11_D2
--operation mode is normal

Y1L604 = Y1L504 & (A1L213 # !B1L8Q) # !Y1L504 & Y1L014 & B1L8Q;


--A1L563 is rtl~1908 at LC4_11_D2
--operation mode is normal

A1L563 = A1L463 & (B1L11Q # Y1L604) # !A1L463 & !B1L11Q & Y1L604;


--JB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC3_1_L2
JB1_q[11]_data_in = C1L21;
JB1_q[11]_write_enable = A1L922;
JB1_q[11]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[11]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[11]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[11] = MEMORY_SEGMENT(JB1_q[11]_data_in, JB1_q[11]_write_enable, JB1_q[11]_clock_0, JB1_q[11]_clock_1, , , , , VCC, JB1_q[11]_write_address, JB1_q[11]_read_address);


--Y1L935 is slaveregister:slaveregister_inst|Mux_647_rtl_496_rtl_826~0 at LC5_12_D2
--operation mode is normal

Y1L935 = B1L91Q & (B1L71Q # JB1_q[11]) # !B1L91Q & ME1_q[11] & !B1L71Q;


--JB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC3_1_K2
JB2_q[11]_data_in = C2L21;
JB2_q[11]_write_enable = A1L032;
JB2_q[11]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[11]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[11]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[11] = MEMORY_SEGMENT(JB2_q[11]_data_in, JB2_q[11]_write_enable, JB2_q[11]_clock_0, JB2_q[11]_clock_1, , , , , VCC, JB2_q[11]_write_address, JB2_q[11]_read_address);


--Y1L045 is slaveregister:slaveregister_inst|Mux_647_rtl_496_rtl_826~1 at LC5_11_D2
--operation mode is normal

Y1L045 = Y1L935 & (JB2_q[11] # !B1L71Q) # !Y1L935 & B1L71Q & A1L563;


--JB6_q[12] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC2_1_H2
JB6_q[12]_data_in = N1L31;
JB6_q[12]_write_enable = A1L822;
JB6_q[12]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[12]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[12]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[12] = MEMORY_SEGMENT(JB6_q[12]_data_in, JB6_q[12]_write_enable, JB6_q[12]_clock_0, JB6_q[12]_clock_1, , , , , VCC, JB6_q[12]_write_address, JB6_q[12]_read_address);


--A1L692 is rtl~1029 at LC3_7_K2
--operation mode is normal

A1L692 = Y1L292 & JB6_q[12] & (B1L12Q # B1L22Q);


--ME1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC9_1_A2
ME1_q[12]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[12] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[12]_write_address, ME1_q[12]_read_address);


--A1L972 is rtl~492 at LC4_7_K2
--operation mode is normal

A1L972 = ME1_q[12] & !B1L12Q & !B1L22Q;


--JB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC1_1_L2
JB1_q[12]_data_in = C1L31;
JB1_q[12]_write_enable = A1L922;
JB1_q[12]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[12]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[12]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[12] = MEMORY_SEGMENT(JB1_q[12]_data_in, JB1_q[12]_write_enable, JB1_q[12]_clock_0, JB1_q[12]_clock_1, , , , , VCC, JB1_q[12]_write_address, JB1_q[12]_read_address);


--Y1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12] at LC7_5_A3
--operation mode is normal

Y1_command_4_local[12]_lut_out = PE1_MASTERHWDATA[12];
Y1_command_4_local[12] = DFFE(Y1_command_4_local[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12] at LC2_4_A3
--operation mode is normal

Y1_command_3_local[12]_lut_out = PE1_MASTERHWDATA[12];
Y1_command_3_local[12] = DFFE(Y1_command_3_local[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L193 is rtl~8969 at LC5_5_A3
--operation mode is normal

A1L193 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & Y1_command_3_local[12] & !B1L01Q);


--Q1L38Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0 at LC6_14_H3
--operation mode is normal

Q1L38Q_lut_out = GB53_sload_path[12];
Q1L38Q = DFFE(Q1L38Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12] at LC6_5_A3
--operation mode is normal

Y1_com_ctrl_local[12]_lut_out = !PE1_MASTERHWDATA[12];
Y1_com_ctrl_local[12] = DFFE(Y1_com_ctrl_local[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L401Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0 at LC4_5_H3
--operation mode is normal

Q1L401Q_lut_out = GB63_sload_path[12];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L304 is slaveregister:slaveregister_inst|Mux_346_rtl_451_rtl_758~0 at LC4_5_A3
--operation mode is normal

Y1L304 = B1L01Q & (B1L8Q # !Y1_com_ctrl_local[12]) # !B1L01Q & Q1L401Q & !B1L8Q;


--Y1L404 is slaveregister:slaveregister_inst|Mux_346_rtl_451_rtl_758~1 at LC3_4_A3
--operation mode is normal

Y1L404 = Y1L304 & (GB8_pre_out[4] # !B1L8Q) # !Y1L304 & Q1L38Q & B1L8Q;


--A1L093 is rtl~8967 at LC8_4_A3
--operation mode is normal

A1L093 = A1L193 # !B1L9Q & Y1L404;


--A1L293 is rtl~8972 at LC9_4_A3
--operation mode is normal

A1L293 = A1L404 & (Y1_command_4_local[12] # !B1L21Q & A1L093) # !A1L404 & !B1L21Q & A1L093;


--J1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0 at LC7_6_K2
--operation mode is normal

J1L49Q_lut_out = GB93_sload_path[44];
J1L49Q = DFFE(J1L49Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0 at LC9_6_K2
--operation mode is normal

P1L48Q_lut_out = GB33_sload_path[12];
P1L48Q = DFFE(P1L48Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L993 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_754~4 at LC3_6_K2
--operation mode is normal

Y1L993 = P1L48Q & (J1L49Q # !B1L21Q) # !P1L48Q & B1L21Q & J1L49Q;


--Y1L004 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_754~9 at LC6_6_K2
--operation mode is normal

Y1L004 = B1L01Q & Y1L993 # !B1L01Q & B1L21Q & GB93_sload_path[44];


--Y1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12] at LC10_9_K2
--operation mode is normal

Y1_command_1_local[12]_lut_out = !PE1_MASTERHWDATA[12];
Y1_command_1_local[12] = DFFE(Y1_command_1_local[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L104 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_755~4 at LC3_9_K2
--operation mode is normal

Y1L104 = Y1_command_2_local[12] & (B1L01Q # !Y1_command_1_local[12]) # !Y1_command_2_local[12] & !Y1_command_1_local[12] & !B1L01Q;


--J1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0 at LC6_9_K2
--operation mode is normal

J1L31Q_lut_out = GB93_sload_path[12];
J1L31Q = DFFE(J1L31Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L204 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_755~9 at LC9_9_K2
--operation mode is normal

Y1L204 = B1L21Q & !B1L01Q & J1L31Q # !B1L21Q & Y1L104;


--P1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0 at LC8_8_K2
--operation mode is normal

P1L401Q_lut_out = GB43_sload_path[12];
P1L401Q = DFFE(P1L401Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12] at LC3_3_K1
--operation mode is normal

Y1_command_0_local[12]_lut_out = PE1_MASTERHWDATA[12];
Y1_command_0_local[12] = DFFE(Y1_command_0_local[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L793 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_753~0 at LC9_8_K2
--operation mode is normal

Y1L793 = B1L01Q & (P1L401Q # B1L21Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[12];


--J1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0 at LC5_8_K2
--operation mode is normal

J1L26Q_lut_out = GB93_sload_path[12];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L893 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_753~1 at LC3_8_K2
--operation mode is normal

Y1L893 = Y1L793 & (J1L26Q # !B1L21Q) # !Y1L793 & B1L21Q & GB93_sload_path[12];


--Y1L593 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_752~0 at LC2_8_K2
--operation mode is normal

Y1L593 = B1L9Q & (B1L8Q # Y1L204) # !B1L9Q & !B1L8Q & Y1L893;


--J1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0 at LC4_9_K2
--operation mode is normal

J1L54Q_lut_out = GB93_sload_path[44];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L313 is rtl~1501 at LC7_8_K2
--operation mode is normal

A1L313 = B1L21Q & !B1L01Q & J1L54Q # !B1L21Q & COINC_UP_A & B1L01Q;


--Y1L693 is slaveregister:slaveregister_inst|Mux_346_rtl_450_rtl_752~1 at LC1_7_K2
--operation mode is normal

Y1L693 = Y1L593 & (A1L313 # !B1L8Q) # !Y1L593 & B1L8Q & Y1L004;


--A1L393 is rtl~8977 at LC10_7_K2
--operation mode is normal

A1L393 = A1L293 & (B1L11Q # Y1L693) # !A1L293 & !B1L11Q & Y1L693;


--Y1L735 is slaveregister:slaveregister_inst|Mux_646_rtl_499_rtl_829~0 at LC5_7_K2
--operation mode is normal

Y1L735 = B1L71Q & (B1L91Q # A1L393) # !B1L71Q & ME1_q[12] & !B1L91Q;


--JB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC4_1_K2
JB2_q[12]_data_in = C2L31;
JB2_q[12]_write_enable = A1L032;
JB2_q[12]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[12]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[12]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[12] = MEMORY_SEGMENT(JB2_q[12]_data_in, JB2_q[12]_write_enable, JB2_q[12]_clock_0, JB2_q[12]_clock_1, , , , , VCC, JB2_q[12]_write_address, JB2_q[12]_read_address);


--Y1L835 is slaveregister:slaveregister_inst|Mux_646_rtl_499_rtl_829~1 at LC2_7_K2
--operation mode is normal

Y1L835 = Y1L735 & (JB2_q[12] # !B1L91Q) # !Y1L735 & JB1_q[12] & B1L91Q;


--JB6_q[13] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC1_1_H2
JB6_q[13]_data_in = N1L41;
JB6_q[13]_write_enable = A1L822;
JB6_q[13]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[13]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[13]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[13] = MEMORY_SEGMENT(JB6_q[13]_data_in, JB6_q[13]_write_enable, JB6_q[13]_clock_0, JB6_q[13]_clock_1, , , , , VCC, JB6_q[13]_write_address, JB6_q[13]_read_address);


--A1L792 is rtl~1037 at LC6_16_F2
--operation mode is normal

A1L792 = Y1L292 & JB6_q[13] & (B1L22Q # B1L12Q);


--ME1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC5_1_A2
ME1_q[13]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[13] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[13]_write_address, ME1_q[13]_read_address);


--A1L082 is rtl~504 at LC2_15_F2
--operation mode is normal

A1L082 = ME1_q[13] & !B1L12Q & !B1L22Q;


--Y1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13] at LC5_9_H2
--operation mode is normal

Y1_command_4_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_command_4_local[13] = DFFE(Y1_command_4_local[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13] at LC7_9_H2
--operation mode is normal

Y1_command_3_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_command_3_local[13] = DFFE(Y1_command_3_local[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L763 is rtl~1932 at LC3_8_H2
--operation mode is normal

A1L763 = B1L9Q & (B1L01Q & B1L8Q # !B1L01Q & !B1L8Q & Y1_command_3_local[13]);


--Q1L48Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0 at LC10_14_H2
--operation mode is normal

Q1L48Q_lut_out = GB53_sload_path[13];
Q1L48Q = DFFE(Q1L48Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13] at LC6_14_H2
--operation mode is normal

Y1_com_ctrl_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_com_ctrl_local[13] = DFFE(Y1_com_ctrl_local[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L501Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0 at LC9_14_H2
--operation mode is normal

Q1L501Q_lut_out = GB63_sload_path[13];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L393 is slaveregister:slaveregister_inst|Mux_345_rtl_454_rtl_768~0 at LC3_14_H2
--operation mode is normal

Y1L393 = B1L01Q & (Y1_com_ctrl_local[13] # B1L8Q) # !B1L01Q & !B1L8Q & Q1L501Q;


--Y1L493 is slaveregister:slaveregister_inst|Mux_345_rtl_454_rtl_768~1 at LC7_14_H2
--operation mode is normal

Y1L493 = Y1L393 & (GB8_pre_out[5] # !B1L8Q) # !Y1L393 & Q1L48Q & B1L8Q;


--A1L663 is rtl~1931 at LC1_8_H2
--operation mode is normal

A1L663 = A1L763 # Y1L493 & !B1L9Q;


--A1L863 is rtl~1935 at LC6_8_H2
--operation mode is normal

A1L863 = A1L404 & (Y1_command_4_local[13] # !B1L21Q & A1L663) # !A1L404 & !B1L21Q & A1L663;


--J1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0 at LC4_16_E2
--operation mode is normal

J1L59Q_lut_out = GB93_sload_path[45];
J1L59Q = DFFE(J1L59Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0 at LC6_16_E2
--operation mode is normal

P1L58Q_lut_out = GB33_sload_path[13];
P1L58Q = DFFE(P1L58Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L983 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_764~4 at LC9_16_E2
--operation mode is normal

Y1L983 = P1L58Q & (J1L59Q # !B1L21Q) # !P1L58Q & B1L21Q & J1L59Q;


--Y1L093 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_764~9 at LC5_16_E2
--operation mode is normal

Y1L093 = B1L01Q & Y1L983 # !B1L01Q & GB93_sload_path[45] & B1L21Q;


--Y1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13] at LC3_4_C1
--operation mode is normal

Y1_command_1_local[13]_lut_out = !PE1_MASTERHWDATA[13];
Y1_command_1_local[13] = DFFE(Y1_command_1_local[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L193 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_765~4 at LC6_4_C1
--operation mode is normal

Y1L193 = Y1_command_2_local[13] & (B1L01Q # !Y1_command_1_local[13]) # !Y1_command_2_local[13] & !B1L01Q & !Y1_command_1_local[13];


--J1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0 at LC2_15_E2
--operation mode is normal

J1L41Q_lut_out = GB93_sload_path[13];
J1L41Q = DFFE(J1L41Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L293 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_765~9 at LC10_15_E2
--operation mode is normal

Y1L293 = B1L21Q & !B1L01Q & J1L41Q # !B1L21Q & Y1L193;


--P1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0 at LC8_16_E2
--operation mode is normal

P1L501Q_lut_out = GB43_sload_path[13];
P1L501Q = DFFE(P1L501Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13] at LC3_11_E1
--operation mode is normal

Y1_command_0_local[13]_lut_out = PE1_MASTERHWDATA[13];
Y1_command_0_local[13] = DFFE(Y1_command_0_local[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L783 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_763~0 at LC7_15_E2
--operation mode is normal

Y1L783 = B1L01Q & (B1L21Q # P1L501Q) # !B1L01Q & Y1_command_0_local[13] & !B1L21Q;


--J1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0 at LC4_15_E2
--operation mode is normal

J1L36Q_lut_out = GB93_sload_path[13];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L883 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_763~1 at LC1_15_E2
--operation mode is normal

Y1L883 = Y1L783 & (J1L36Q # !B1L21Q) # !Y1L783 & GB93_sload_path[13] & B1L21Q;


--Y1L583 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_762~0 at LC9_15_E2
--operation mode is normal

Y1L583 = B1L9Q & (Y1L293 # B1L8Q) # !B1L9Q & !B1L8Q & Y1L883;


--J1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0 at LC3_15_E2
--operation mode is normal

J1L64Q_lut_out = GB93_sload_path[45];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L413 is rtl~1520 at LC5_15_E2
--operation mode is normal

A1L413 = B1L21Q & !B1L01Q & J1L64Q # !B1L21Q & COINC_UP_ABAR & B1L01Q;


--Y1L683 is slaveregister:slaveregister_inst|Mux_345_rtl_453_rtl_762~1 at LC8_15_E2
--operation mode is normal

Y1L683 = Y1L583 & (A1L413 # !B1L8Q) # !Y1L583 & B1L8Q & Y1L093;


--A1L963 is rtl~1940 at LC3_14_E2
--operation mode is normal

A1L963 = A1L863 & (B1L11Q # Y1L683) # !A1L863 & !B1L11Q & Y1L683;


--JB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC2_1_E2
JB1_q[13]_data_in = C1L41;
JB1_q[13]_write_enable = A1L922;
JB1_q[13]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[13]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[13]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[13] = MEMORY_SEGMENT(JB1_q[13]_data_in, JB1_q[13]_write_enable, JB1_q[13]_clock_0, JB1_q[13]_clock_1, , , , , VCC, JB1_q[13]_write_address, JB1_q[13]_read_address);


--Y1L535 is slaveregister:slaveregister_inst|Mux_645_rtl_502_rtl_832~0 at LC5_14_E2
--operation mode is normal

Y1L535 = B1L91Q & (B1L71Q # JB1_q[13]) # !B1L91Q & ME1_q[13] & !B1L71Q;


--JB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC3_1_M2
JB2_q[13]_data_in = C2L41;
JB2_q[13]_write_enable = A1L032;
JB2_q[13]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[13]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[13]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[13] = MEMORY_SEGMENT(JB2_q[13]_data_in, JB2_q[13]_write_enable, JB2_q[13]_clock_0, JB2_q[13]_clock_1, , , , , VCC, JB2_q[13]_write_address, JB2_q[13]_read_address);


--Y1L635 is slaveregister:slaveregister_inst|Mux_645_rtl_502_rtl_832~1 at LC9_14_E2
--operation mode is normal

Y1L635 = Y1L535 & (JB2_q[13] # !B1L71Q) # !Y1L535 & B1L71Q & A1L963;


--JB6_q[14] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC2_1_D2
JB6_q[14]_data_in = N1L51;
JB6_q[14]_write_enable = A1L822;
JB6_q[14]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[14]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[14]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[14] = MEMORY_SEGMENT(JB6_q[14]_data_in, JB6_q[14]_write_enable, JB6_q[14]_clock_0, JB6_q[14]_clock_1, , , , , VCC, JB6_q[14]_write_address, JB6_q[14]_read_address);


--A1L892 is rtl~1045 at LC6_16_B2
--operation mode is normal

A1L892 = Y1L292 & JB6_q[14] & (B1L12Q # B1L22Q);


--ME1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC2_1_A2
ME1_q[14]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[14] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[14]_write_address, ME1_q[14]_read_address);


--A1L182 is rtl~516 at LC5_16_B2
--operation mode is normal

A1L182 = !B1L22Q & !B1L12Q & ME1_q[14];


--JB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC2_1_L2
JB1_q[14]_data_in = C1L51;
JB1_q[14]_write_enable = A1L922;
JB1_q[14]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[14]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[14]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[14] = MEMORY_SEGMENT(JB1_q[14]_data_in, JB1_q[14]_write_enable, JB1_q[14]_clock_0, JB1_q[14]_clock_1, , , , , VCC, JB1_q[14]_write_address, JB1_q[14]_read_address);


--Y1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14] at LC8_7_F1
--operation mode is normal

Y1_command_4_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_command_4_local[14] = DFFE(Y1_command_4_local[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14] at LC3_6_F1
--operation mode is normal

Y1_command_3_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_command_3_local[14] = DFFE(Y1_command_3_local[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L593 is rtl~9226 at LC10_7_F1
--operation mode is normal

A1L593 = B1L9Q & (B1L01Q & B1L8Q # !B1L01Q & !B1L8Q & Y1_command_3_local[14]);


--Q1L58Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0 at LC3_14_H3
--operation mode is normal

Q1L58Q_lut_out = GB53_sload_path[14];
Q1L58Q = DFFE(Q1L58Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14] at LC4_7_F1
--operation mode is normal

Y1_com_ctrl_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_com_ctrl_local[14] = DFFE(Y1_com_ctrl_local[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L601Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0 at LC3_5_H3
--operation mode is normal

Q1L601Q_lut_out = GB63_sload_path[14];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L383 is slaveregister:slaveregister_inst|Mux_344_rtl_457_rtl_778~0 at LC6_7_F1
--operation mode is normal

Y1L383 = B1L01Q & (Y1_com_ctrl_local[14] # B1L8Q) # !B1L01Q & !B1L8Q & Q1L601Q;


--Y1L483 is slaveregister:slaveregister_inst|Mux_344_rtl_457_rtl_778~1 at LC3_7_F1
--operation mode is normal

Y1L483 = Y1L383 & (GB8_pre_out[6] # !B1L8Q) # !Y1L383 & Q1L58Q & B1L8Q;


--A1L493 is rtl~9224 at LC9_7_F1
--operation mode is normal

A1L493 = A1L593 # !B1L9Q & Y1L483;


--A1L693 is rtl~9229 at LC2_7_F1
--operation mode is normal

A1L693 = A1L404 & (Y1_command_4_local[14] # !B1L21Q & A1L493) # !A1L404 & !B1L21Q & A1L493;


--Y1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14] at LC6_16_D2
--operation mode is normal

Y1_command_1_local[14]_lut_out = !PE1_MASTERHWDATA[14];
Y1_command_1_local[14] = DFFE(Y1_command_1_local[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L183 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_775~4 at LC5_16_D2
--operation mode is normal

Y1L183 = Y1_command_2_local[14] & (B1L01Q # !Y1_command_1_local[14]) # !Y1_command_2_local[14] & !B1L01Q & !Y1_command_1_local[14];


--J1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0 at LC3_16_D2
--operation mode is normal

J1L51Q_lut_out = GB93_sload_path[14];
J1L51Q = DFFE(J1L51Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L283 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_775~9 at LC8_16_D2
--operation mode is normal

Y1L283 = B1L21Q & !B1L01Q & J1L51Q # !B1L21Q & Y1L183;


--J1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0 at LC6_15_L2
--operation mode is normal

J1L69Q_lut_out = GB93_sload_path[46];
J1L69Q = DFFE(J1L69Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0 at LC3_5_E2
--operation mode is normal

P1L68Q_lut_out = GB33_sload_path[14];
P1L68Q = DFFE(P1L68Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L973 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_774~4 at LC1_15_L2
--operation mode is normal

Y1L973 = P1L68Q & (J1L69Q # !B1L21Q) # !P1L68Q & B1L21Q & J1L69Q;


--Y1L083 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_774~9 at LC9_15_L2
--operation mode is normal

Y1L083 = B1L01Q & Y1L973 # !B1L01Q & GB93_sload_path[46] & B1L21Q;


--P1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0 at LC7_4_I2
--operation mode is normal

P1L601Q_lut_out = GB43_sload_path[14];
P1L601Q = DFFE(P1L601Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14] at LC7_16_I1
--operation mode is normal

Y1_command_0_local[14]_lut_out = PE1_MASTERHWDATA[14];
Y1_command_0_local[14] = DFFE(Y1_command_0_local[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L773 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_773~0 at LC9_4_I2
--operation mode is normal

Y1L773 = B1L01Q & (P1L601Q # B1L21Q) # !B1L01Q & Y1_command_0_local[14] & !B1L21Q;


--J1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0 at LC3_4_I2
--operation mode is normal

J1L46Q_lut_out = GB93_sload_path[14];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L873 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_773~1 at LC2_4_I2
--operation mode is normal

Y1L873 = Y1L773 & (J1L46Q # !B1L21Q) # !Y1L773 & B1L21Q & GB93_sload_path[14];


--Y1L573 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_772~0 at LC2_15_L2
--operation mode is normal

Y1L573 = B1L8Q & (B1L9Q # Y1L083) # !B1L8Q & !B1L9Q & Y1L873;


--J1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0 at LC3_16_L2
--operation mode is normal

J1L74Q_lut_out = GB93_sload_path[46];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L513 is rtl~1539 at LC4_16_L2
--operation mode is normal

A1L513 = B1L21Q & !B1L01Q & J1L74Q # !B1L21Q & COINC_UP_B & B1L01Q;


--Y1L673 is slaveregister:slaveregister_inst|Mux_344_rtl_456_rtl_772~1 at LC5_15_L2
--operation mode is normal

Y1L673 = Y1L573 & (A1L513 # !B1L9Q) # !Y1L573 & B1L9Q & Y1L283;


--A1L793 is rtl~9234 at LC7_15_L2
--operation mode is normal

A1L793 = A1L693 & (B1L11Q # Y1L673) # !A1L693 & !B1L11Q & Y1L673;


--Y1L335 is slaveregister:slaveregister_inst|Mux_644_rtl_505_rtl_835~0 at LC3_15_L2
--operation mode is normal

Y1L335 = B1L71Q & (B1L91Q # A1L793) # !B1L71Q & ME1_q[14] & !B1L91Q;


--JB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC4_1_M2
JB2_q[14]_data_in = C2L51;
JB2_q[14]_write_enable = A1L032;
JB2_q[14]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[14]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[14]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[14] = MEMORY_SEGMENT(JB2_q[14]_data_in, JB2_q[14]_write_enable, JB2_q[14]_clock_0, JB2_q[14]_clock_1, , , , , VCC, JB2_q[14]_write_address, JB2_q[14]_read_address);


--Y1L435 is slaveregister:slaveregister_inst|Mux_644_rtl_505_rtl_835~1 at LC10_15_L2
--operation mode is normal

Y1L435 = Y1L335 & (JB2_q[14] # !B1L91Q) # !Y1L335 & JB1_q[14] & B1L91Q;


--JB6_q[15] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC4_1_B2
JB6_q[15]_data_in = N1L61;
JB6_q[15]_write_enable = A1L822;
JB6_q[15]_clock_0 = GLOBAL(JE1_outclock1);
JB6_q[15]_clock_1 = GLOBAL(JE1_outclock1);
JB6_q[15]_write_address = WR_ADDR(N1L23, N1L33, N1L43, N1L53, N1L63, N1L73, N1L83, N1L93, N1L04);
JB6_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB6_q[15] = MEMORY_SEGMENT(JB6_q[15]_data_in, JB6_q[15]_write_enable, JB6_q[15]_clock_0, JB6_q[15]_clock_1, , , , , VCC, JB6_q[15]_write_address, JB6_q[15]_read_address);


--A1L992 is rtl~1053 at LC3_16_B2
--operation mode is normal

A1L992 = Y1L292 & JB6_q[15] & (B1L12Q # B1L22Q);


--ME1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC6_1_A2
ME1_q[15]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
ME1_q[15] = MEMORY_SEGMENT(, , , , , , , , , ME1_q[15]_write_address, ME1_q[15]_read_address);


--A1L282 is rtl~528 at LC3_14_K2
--operation mode is normal

A1L282 = !B1L12Q & !B1L22Q & ME1_q[15];


--Y1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15] at LC4_15_H2
--operation mode is normal

Y1_command_4_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_command_4_local[15] = DFFE(Y1_command_4_local[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15] at LC1_13_H2
--operation mode is normal

Y1_command_3_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_command_3_local[15] = DFFE(Y1_command_3_local[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L173 is rtl~1964 at LC8_13_H2
--operation mode is normal

A1L173 = B1L9Q & (B1L8Q & B1L01Q # !B1L8Q & Y1_command_3_local[15] & !B1L01Q);


--Q1L68Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0 at LC7_14_H3
--operation mode is normal

Q1L68Q_lut_out = GB53_sload_path[15];
Q1L68Q = DFFE(Q1L68Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15] at LC4_13_H2
--operation mode is normal

Y1_com_ctrl_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_com_ctrl_local[15] = DFFE(Y1_com_ctrl_local[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--Q1L701Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0 at LC5_5_H3
--operation mode is normal

Q1L701Q_lut_out = GB63_sload_path[15];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(JE1_outclock0), , , Q1L29);


--Y1L373 is slaveregister:slaveregister_inst|Mux_343_rtl_460_rtl_788~0 at LC10_13_H2
--operation mode is normal

Y1L373 = B1L01Q & (Y1_com_ctrl_local[15] # B1L8Q) # !B1L01Q & !B1L8Q & Q1L701Q;


--Y1L473 is slaveregister:slaveregister_inst|Mux_343_rtl_460_rtl_788~1 at LC5_13_H2
--operation mode is normal

Y1L473 = Y1L373 & (GB8_pre_out[7] # !B1L8Q) # !Y1L373 & Q1L68Q & B1L8Q;


--A1L073 is rtl~1963 at LC9_13_H2
--operation mode is normal

A1L073 = A1L173 # !B1L9Q & Y1L473;


--A1L273 is rtl~1967 at LC5_14_H2
--operation mode is normal

A1L273 = B1L21Q & Y1_command_4_local[15] & A1L404 # !B1L21Q & (A1L073 # Y1_command_4_local[15] & A1L404);


--Y1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15] at LC2_12_K2
--operation mode is normal

Y1_command_1_local[15]_lut_out = !PE1_MASTERHWDATA[15];
Y1_command_1_local[15] = DFFE(Y1_command_1_local[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1L173 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_785~4 at LC6_11_K2
--operation mode is normal

Y1L173 = Y1_command_2_local[15] & (B1L01Q # !Y1_command_1_local[15]) # !Y1_command_2_local[15] & !B1L01Q & !Y1_command_1_local[15];


--J1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0 at LC2_16_K2
--operation mode is normal

J1L61Q_lut_out = GB93_sload_path[15];
J1L61Q = DFFE(J1L61Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L273 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_785~9 at LC7_16_K2
--operation mode is normal

Y1L273 = B1L21Q & !B1L01Q & J1L61Q # !B1L21Q & Y1L173;


--J1L79Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0 at LC3_15_K2
--operation mode is normal

J1L79Q_lut_out = GB93_sload_path[47];
J1L79Q = DFFE(J1L79Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--P1L78Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0 at LC5_5_E2
--operation mode is normal

P1L78Q_lut_out = GB33_sload_path[15];
P1L78Q = DFFE(P1L78Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1L963 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_784~4 at LC9_15_K2
--operation mode is normal

Y1L963 = P1L78Q & (J1L79Q # !B1L21Q) # !P1L78Q & B1L21Q & J1L79Q;


--Y1L073 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_784~9 at LC6_15_K2
--operation mode is normal

Y1L073 = B1L01Q & Y1L963 # !B1L01Q & B1L21Q & GB93_sload_path[47];


--P1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0 at LC3_16_E2
--operation mode is normal

P1L701Q_lut_out = GB43_sload_path[15];
P1L701Q = DFFE(P1L701Q_lut_out, GLOBAL(JE1_outclock0), , , P1L18);


--Y1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15] at LC6_14_C1
--operation mode is normal

Y1_command_0_local[15]_lut_out = PE1_MASTERHWDATA[15];
Y1_command_0_local[15] = DFFE(Y1_command_0_local[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L763 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_783~0 at LC7_16_E2
--operation mode is normal

Y1L763 = B1L01Q & (B1L21Q # P1L701Q) # !B1L01Q & !B1L21Q & Y1_command_0_local[15];


--J1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0 at LC8_15_K2
--operation mode is normal

J1L56Q_lut_out = GB93_sload_path[15];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1L863 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_783~1 at LC2_15_K2
--operation mode is normal

Y1L863 = Y1L763 & (J1L56Q # !B1L21Q) # !Y1L763 & B1L21Q & GB93_sload_path[15];


--Y1L563 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_782~0 at LC7_15_K2
--operation mode is normal

Y1L563 = B1L8Q & (Y1L073 # B1L9Q) # !B1L8Q & !B1L9Q & Y1L863;


--J1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0 at LC9_16_L2
--operation mode is normal

J1L84Q_lut_out = GB93_sload_path[47];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--A1L613 is rtl~1558 at LC10_16_L2
--operation mode is normal

A1L613 = B1L21Q & !B1L01Q & J1L84Q # !B1L21Q & COINC_UP_BBAR & B1L01Q;


--Y1L663 is slaveregister:slaveregister_inst|Mux_343_rtl_459_rtl_782~1 at LC10_15_K2
--operation mode is normal

Y1L663 = Y1L563 & (A1L613 # !B1L9Q) # !Y1L563 & Y1L273 & B1L9Q;


--A1L373 is rtl~1972 at LC4_15_K2
--operation mode is normal

A1L373 = A1L273 & (B1L11Q # Y1L663) # !A1L273 & !B1L11Q & Y1L663;


--JB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC4_1_E2
JB1_q[15]_data_in = C1L61;
JB1_q[15]_write_enable = A1L922;
JB1_q[15]_clock_0 = GLOBAL(JE1_outclock1);
JB1_q[15]_clock_1 = GLOBAL(JE1_outclock1);
JB1_q[15]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
JB1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB1_q[15] = MEMORY_SEGMENT(JB1_q[15]_data_in, JB1_q[15]_write_enable, JB1_q[15]_clock_0, JB1_q[15]_clock_1, , , , , VCC, JB1_q[15]_write_address, JB1_q[15]_read_address);


--Y1L135 is slaveregister:slaveregister_inst|Mux_643_rtl_508_rtl_838~0 at LC5_16_K2
--operation mode is normal

Y1L135 = B1L91Q & (B1L71Q # JB1_q[15]) # !B1L91Q & ME1_q[15] & !B1L71Q;


--JB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC1_1_K2
JB2_q[15]_data_in = C2L61;
JB2_q[15]_write_enable = A1L032;
JB2_q[15]_clock_0 = GLOBAL(JE1_outclock1);
JB2_q[15]_clock_1 = GLOBAL(JE1_outclock1);
JB2_q[15]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
JB2_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
JB2_q[15] = MEMORY_SEGMENT(JB2_q[15]_data_in, JB2_q[15]_write_enable, JB2_q[15]_clock_0, JB2_q[15]_clock_1, , , , , VCC, JB2_q[15]_write_address, JB2_q[15]_read_address);


--Y1L235 is slaveregister:slaveregister_inst|Mux_643_rtl_508_rtl_838~1 at LC1_15_K2
--operation mode is normal

Y1L235 = Y1L135 & (JB2_q[15] # !B1L71Q) # !Y1L135 & B1L71Q & A1L373;


--Y1L365 is slaveregister:slaveregister_inst|Mux_815~15 at LC3_13_D2
--operation mode is normal

Y1L365 = B1L71Q & !B1L91Q;


--Y1L672 is slaveregister:slaveregister_inst|i~467 at LC6_14_D2
--operation mode is normal

Y1L672 = !B1L81Q & Y1L365 & (B1L12Q # B1L22Q);


--N1L81Q is flash_adc:inst_flash_ADC|done~reg0 at LC10_6_G2
--operation mode is normal

N1L81Q_lut_out = !N1L91 & (N1L02 & GB23_sload_path[9] # !N1L02 & N1L81Q);
N1L81Q = DFFE(N1L81Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1L492 is slaveregister:slaveregister_inst|i~3029 at LC5_6_G2
--operation mode is normal

Y1L492 = !B1L11Q & !B1L01Q & !B1L9Q & N1L81Q;


--Y1L592 is slaveregister:slaveregister_inst|i~3043 at LC5_6_I3
--operation mode is normal

Y1L592 = !GB12_pre_out[6] & !GB12_pre_out[8] & !GB12_pre_out[9] & !GB12_pre_out[7];


--Y1L982 is slaveregister:slaveregister_inst|i~924 at LC3_6_G2
--operation mode is normal

Y1L982 = B1L11Q & B1L01Q & (B1L9Q # Y1L592);


--Y1L972 is slaveregister:slaveregister_inst|i~793 at LC6_5_G2
--operation mode is normal

Y1L972 = B1L8Q & !B1L21Q & (Y1L982 # Y1L492);


--Y1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16] at LC3_8_G2
--operation mode is normal

Y1_command_4_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_4_local[16] = DFFE(Y1_command_4_local[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16] at LC9_4_G2
--operation mode is normal

Y1_command_3_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_3_local[16] = DFFE(Y1_command_3_local[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L713 is rtl~1577 at LC8_4_G2
--operation mode is normal

A1L713 = B1L9Q & Y1_command_3_local[16] & !B1L21Q # !B1L9Q & B1L21Q & Y1_command_4_local[16];


--J1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0 at LC4_3_G2
--operation mode is normal

J1L66Q_lut_out = GB93_sload_path[16];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16] at LC5_4_G2
--operation mode is normal

Y1_command_2_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_2_local[16] = DFFE(Y1_command_2_local[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L813 is rtl~1584 at LC7_3_G2
--operation mode is normal

A1L813 = B1L9Q & Y1_command_2_local[16] & !B1L21Q # !B1L9Q & B1L21Q & J1L66Q;


--Y1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16] at LC3_5_G2
--operation mode is normal

Y1_command_1_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_1_local[16] = DFFE(Y1_command_1_local[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16] at LC3_10_G1
--operation mode is normal

Y1_command_0_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_command_0_local[16] = DFFE(Y1_command_0_local[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L363 is slaveregister:slaveregister_inst|Mux_342_rtl_366_rtl_520~0 at LC6_4_G2
--operation mode is normal

Y1L363 = B1L9Q & (B1L21Q # Y1_command_1_local[16]) # !B1L9Q & Y1_command_0_local[16] & !B1L21Q;


--J1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0 at LC6_3_G2
--operation mode is normal

J1L71Q_lut_out = GB93_sload_path[16];
J1L71Q = DFFE(J1L71Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L463 is slaveregister:slaveregister_inst|Mux_342_rtl_366_rtl_520~1 at LC10_3_G2
--operation mode is normal

Y1L463 = Y1L363 & (J1L71Q # !B1L21Q) # !Y1L363 & B1L21Q & GB93_sload_path[16];


--Y1L163 is slaveregister:slaveregister_inst|Mux_342_rtl_366_rtl_519~0 at LC1_3_G2
--operation mode is normal

Y1L163 = B1L01Q & (B1L11Q # A1L813) # !B1L01Q & !B1L11Q & Y1L463;


--Y1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16] at LC5_5_G2
--operation mode is normal

Y1_com_ctrl_local[16]_lut_out = PE1_MASTERHWDATA[16];
Y1_com_ctrl_local[16] = DFFE(Y1_com_ctrl_local[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L132 is rtl~118 at LC7_4_G2
--operation mode is normal

A1L132 = !B1L9Q & !B1L21Q & Y1_com_ctrl_local[16];


--Y1L263 is slaveregister:slaveregister_inst|Mux_342_rtl_366_rtl_519~1 at LC9_3_G2
--operation mode is normal

Y1L263 = Y1L163 & (A1L132 # !B1L11Q) # !Y1L163 & A1L713 & B1L11Q;


--A1L104 is rtl~9839 at LC6_14_M1
--operation mode is normal

A1L104 = B1L8Q & B1L01Q & !B1L21Q & B1L11Q;

--A1L704 is rtl~10098 at LC6_14_M1
--operation mode is normal

A1L704 = B1L8Q & B1L01Q & !B1L21Q & B1L11Q;


--Y1L082 is slaveregister:slaveregister_inst|i~800 at LC5_1_G1
--operation mode is normal

Y1L082 = A1L104 & (B1L9Q # GB12_pre_out[9]);


--Y1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17] at LC2_9_G1
--operation mode is normal

Y1_command_4_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_4_local[17] = DFFE(Y1_command_4_local[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17] at LC7_7_G1
--operation mode is normal

Y1_command_3_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_3_local[17] = DFFE(Y1_command_3_local[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L913 is rtl~1591 at LC9_8_G1
--operation mode is normal

A1L913 = B1L9Q & !B1L21Q & Y1_command_3_local[17] # !B1L9Q & B1L21Q & Y1_command_4_local[17];


--J1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0 at LC4_2_G1
--operation mode is normal

J1L76Q_lut_out = GB93_sload_path[17];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17] at LC5_6_G1
--operation mode is normal

Y1_command_2_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_2_local[17] = DFFE(Y1_command_2_local[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L023 is rtl~1598 at LC1_1_G1
--operation mode is normal

A1L023 = B1L9Q & Y1_command_2_local[17] & !B1L21Q # !B1L9Q & B1L21Q & J1L76Q;


--Y1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17] at LC7_7_A1
--operation mode is normal

Y1_command_1_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_1_local[17] = DFFE(Y1_command_1_local[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17] at LC6_10_G1
--operation mode is normal

Y1_command_0_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_command_0_local[17] = DFFE(Y1_command_0_local[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L953 is slaveregister:slaveregister_inst|Mux_341_rtl_369_rtl_528~0 at LC4_1_G1
--operation mode is normal

Y1L953 = B1L9Q & (B1L21Q # Y1_command_1_local[17]) # !B1L9Q & Y1_command_0_local[17] & !B1L21Q;


--J1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0 at LC5_2_G1
--operation mode is normal

J1L81Q_lut_out = GB93_sload_path[17];
J1L81Q = DFFE(J1L81Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L063 is slaveregister:slaveregister_inst|Mux_341_rtl_369_rtl_528~1 at LC2_1_G1
--operation mode is normal

Y1L063 = Y1L953 & (J1L81Q # !B1L21Q) # !Y1L953 & B1L21Q & GB93_sload_path[17];


--Y1L753 is slaveregister:slaveregister_inst|Mux_341_rtl_369_rtl_527~0 at LC7_1_G1
--operation mode is normal

Y1L753 = B1L01Q & (A1L023 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L063;


--Y1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17] at LC6_1_G1
--operation mode is normal

Y1_com_ctrl_local[17]_lut_out = PE1_MASTERHWDATA[17];
Y1_com_ctrl_local[17] = DFFE(Y1_com_ctrl_local[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L232 is rtl~120 at LC10_1_G1
--operation mode is normal

A1L232 = !B1L9Q & !B1L21Q & Y1_com_ctrl_local[17];


--Y1L853 is slaveregister:slaveregister_inst|Mux_341_rtl_369_rtl_527~1 at LC8_1_G1
--operation mode is normal

Y1L853 = Y1L753 & (A1L232 # !B1L11Q) # !Y1L753 & B1L11Q & A1L913;


--A1L382 is rtl~560 at LC6_11_G2
--operation mode is normal

A1L382 = B1L9Q & !B1L21Q & B1L8Q & Y1L8;


--Y1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18] at LC7_9_G1
--operation mode is normal

Y1_command_4_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_4_local[18] = DFFE(Y1_command_4_local[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18] at LC6_9_G1
--operation mode is normal

Y1_command_3_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_3_local[18] = DFFE(Y1_command_3_local[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L123 is rtl~1605 at LC8_9_G1
--operation mode is normal

A1L123 = B1L21Q & Y1_command_4_local[18] & !B1L9Q # !B1L21Q & Y1_command_3_local[18] & B1L9Q;


--J1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0 at LC1_8_G1
--operation mode is normal

J1L86Q_lut_out = GB93_sload_path[18];
J1L86Q = DFFE(J1L86Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18] at LC6_6_G1
--operation mode is normal

Y1_command_2_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_2_local[18] = DFFE(Y1_command_2_local[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L223 is rtl~1612 at LC6_8_G1
--operation mode is normal

A1L223 = B1L21Q & !B1L9Q & J1L86Q # !B1L21Q & Y1_command_2_local[18] & B1L9Q;


--Y1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18] at LC8_7_A1
--operation mode is normal

Y1_command_1_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_1_local[18] = DFFE(Y1_command_1_local[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18] at LC9_10_G1
--operation mode is normal

Y1_command_0_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_command_0_local[18] = DFFE(Y1_command_0_local[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L553 is slaveregister:slaveregister_inst|Mux_340_rtl_372_rtl_536~0 at LC5_9_G1
--operation mode is normal

Y1L553 = B1L9Q & (Y1_command_1_local[18] # B1L21Q) # !B1L9Q & !B1L21Q & Y1_command_0_local[18];


--J1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0 at LC5_8_G1
--operation mode is normal

J1L91Q_lut_out = GB93_sload_path[18];
J1L91Q = DFFE(J1L91Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L653 is slaveregister:slaveregister_inst|Mux_340_rtl_372_rtl_536~1 at LC10_8_G1
--operation mode is normal

Y1L653 = Y1L553 & (J1L91Q # !B1L21Q) # !Y1L553 & B1L21Q & GB93_sload_path[18];


--Y1L353 is slaveregister:slaveregister_inst|Mux_340_rtl_372_rtl_535~0 at LC3_8_G1
--operation mode is normal

Y1L353 = B1L01Q & (A1L223 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L653;


--Y1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18] at LC5_10_G1
--operation mode is normal

Y1_com_ctrl_local[18]_lut_out = PE1_MASTERHWDATA[18];
Y1_com_ctrl_local[18] = DFFE(Y1_com_ctrl_local[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L332 is rtl~122 at LC4_9_G1
--operation mode is normal

A1L332 = !B1L9Q & !B1L21Q & Y1_com_ctrl_local[18];


--Y1L453 is slaveregister:slaveregister_inst|Mux_340_rtl_372_rtl_535~1 at LC8_8_G1
--operation mode is normal

Y1L453 = Y1L353 & (A1L332 # !B1L11Q) # !Y1L353 & A1L123 & B1L11Q;


--Y1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19] at LC9_9_G1
--operation mode is normal

Y1_command_4_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_4_local[19] = DFFE(Y1_command_4_local[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19] at LC3_9_G1
--operation mode is normal

Y1_command_3_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_3_local[19] = DFFE(Y1_command_3_local[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L323 is rtl~1619 at LC10_9_G1
--operation mode is normal

A1L323 = B1L9Q & !B1L21Q & Y1_command_3_local[19] # !B1L9Q & Y1_command_4_local[19] & B1L21Q;


--J1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0 at LC4_14_I1
--operation mode is normal

J1L96Q_lut_out = GB93_sload_path[19];
J1L96Q = DFFE(J1L96Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19] at LC10_1_I1
--operation mode is normal

Y1_command_2_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_2_local[19] = DFFE(Y1_command_2_local[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L423 is rtl~1626 at LC6_14_I1
--operation mode is normal

A1L423 = B1L9Q & Y1_command_2_local[19] & !B1L21Q # !B1L9Q & J1L96Q & B1L21Q;


--Y1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19] at LC3_11_I1
--operation mode is normal

Y1_command_1_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_1_local[19] = DFFE(Y1_command_1_local[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19] at LC6_13_I1
--operation mode is normal

Y1_command_0_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_command_0_local[19] = DFFE(Y1_command_0_local[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L153 is slaveregister:slaveregister_inst|Mux_339_rtl_375_rtl_541~0 at LC9_14_I1
--operation mode is normal

Y1L153 = B1L9Q & (Y1_command_1_local[19] # B1L21Q) # !B1L9Q & !B1L21Q & Y1_command_0_local[19];


--J1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0 at LC5_15_I1
--operation mode is normal

J1L02Q_lut_out = GB93_sload_path[19];
J1L02Q = DFFE(J1L02Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L253 is slaveregister:slaveregister_inst|Mux_339_rtl_375_rtl_541~1 at LC10_14_I1
--operation mode is normal

Y1L253 = Y1L153 & (J1L02Q # !B1L21Q) # !Y1L153 & GB93_sload_path[19] & B1L21Q;


--Y1L943 is slaveregister:slaveregister_inst|Mux_339_rtl_375_rtl_540~0 at LC7_14_I1
--operation mode is normal

Y1L943 = B1L01Q & (B1L11Q # A1L423) # !B1L01Q & !B1L11Q & Y1L253;


--Y1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19] at LC9_2_I1
--operation mode is normal

Y1_com_ctrl_local[19]_lut_out = PE1_MASTERHWDATA[19];
Y1_com_ctrl_local[19] = DFFE(Y1_com_ctrl_local[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L432 is rtl~123 at LC5_14_I1
--operation mode is normal

A1L432 = !B1L21Q & Y1_com_ctrl_local[19] & !B1L9Q;


--Y1L053 is slaveregister:slaveregister_inst|Mux_339_rtl_375_rtl_540~1 at LC7_13_I1
--operation mode is normal

Y1L053 = Y1L943 & (A1L432 # !B1L11Q) # !Y1L943 & A1L323 & B1L11Q;


--EC2_b_non_empty is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty at LC5_5_I3
--operation mode is normal

EC2_b_non_empty_lut_out = EC2L11 # EC2_b_non_empty & (EC2L01 # !Y1L592);
EC2_b_non_empty = DFFE(EC2_b_non_empty_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--Y1L182 is slaveregister:slaveregister_inst|i~807 at LC5_4_I1
--operation mode is normal

Y1L182 = A1L104 & (B1L9Q # !EC2_b_non_empty);


--Y1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20] at LC6_4_I1
--operation mode is normal

Y1_command_4_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_4_local[20] = DFFE(Y1_command_4_local[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20] at LC5_6_I1
--operation mode is normal

Y1_command_3_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_3_local[20] = DFFE(Y1_command_3_local[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L523 is rtl~1633 at LC1_5_I1
--operation mode is normal

A1L523 = B1L9Q & !B1L21Q & Y1_command_3_local[20] # !B1L9Q & B1L21Q & Y1_command_4_local[20];


--J1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0 at LC5_5_I1
--operation mode is normal

J1L07Q_lut_out = GB93_sload_path[20];
J1L07Q = DFFE(J1L07Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20] at LC9_4_I1
--operation mode is normal

Y1_command_2_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_2_local[20] = DFFE(Y1_command_2_local[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L623 is rtl~1640 at LC3_4_I1
--operation mode is normal

A1L623 = B1L9Q & Y1_command_2_local[20] & !B1L21Q # !B1L9Q & B1L21Q & J1L07Q;


--Y1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20] at LC7_6_I1
--operation mode is normal

Y1_command_1_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_1_local[20] = DFFE(Y1_command_1_local[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20] at LC7_3_I1
--operation mode is normal

Y1_command_0_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_command_0_local[20] = DFFE(Y1_command_0_local[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L743 is slaveregister:slaveregister_inst|Mux_338_rtl_378_rtl_546~0 at LC4_6_I1
--operation mode is normal

Y1L743 = B1L9Q & (B1L21Q # Y1_command_1_local[20]) # !B1L9Q & Y1_command_0_local[20] & !B1L21Q;


--J1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0 at LC2_5_I1
--operation mode is normal

J1L12Q_lut_out = GB93_sload_path[20];
J1L12Q = DFFE(J1L12Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L843 is slaveregister:slaveregister_inst|Mux_338_rtl_378_rtl_546~1 at LC7_5_I1
--operation mode is normal

Y1L843 = Y1L743 & (J1L12Q # !B1L21Q) # !Y1L743 & B1L21Q & GB93_sload_path[20];


--Y1L543 is slaveregister:slaveregister_inst|Mux_338_rtl_378_rtl_545~0 at LC10_4_I1
--operation mode is normal

Y1L543 = B1L01Q & (B1L11Q # A1L623) # !B1L01Q & !B1L11Q & Y1L843;


--Y1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20] at LC5_2_I1
--operation mode is normal

Y1_com_ctrl_local[20]_lut_out = PE1_MASTERHWDATA[20];
Y1_com_ctrl_local[20] = DFFE(Y1_com_ctrl_local[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L532 is rtl~124 at LC3_3_I1
--operation mode is normal

A1L532 = !B1L21Q & Y1_com_ctrl_local[20] & !B1L9Q;


--Y1L643 is slaveregister:slaveregister_inst|Mux_338_rtl_378_rtl_545~1 at LC7_4_I1
--operation mode is normal

Y1L643 = Y1L543 & (A1L532 # !B1L11Q) # !Y1L543 & B1L11Q & A1L523;


--Y1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21] at LC10_7_I1
--operation mode is normal

Y1_command_4_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_4_local[21] = DFFE(Y1_command_4_local[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21] at LC3_6_I1
--operation mode is normal

Y1_command_3_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_3_local[21] = DFFE(Y1_command_3_local[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L723 is rtl~1647 at LC9_6_I1
--operation mode is normal

A1L723 = B1L9Q & Y1_command_3_local[21] & !B1L21Q # !B1L9Q & B1L21Q & Y1_command_4_local[21];


--J1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0 at LC1_15_I1
--operation mode is normal

J1L17Q_lut_out = GB93_sload_path[21];
J1L17Q = DFFE(J1L17Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21] at LC9_16_I1
--operation mode is normal

Y1_command_2_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_2_local[21] = DFFE(Y1_command_2_local[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L823 is rtl~1654 at LC7_15_I1
--operation mode is normal

A1L823 = B1L21Q & J1L17Q & !B1L9Q # !B1L21Q & B1L9Q & Y1_command_2_local[21];


--Y1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21] at LC8_6_I1
--operation mode is normal

Y1_command_1_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_1_local[21] = DFFE(Y1_command_1_local[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21] at LC3_16_I1
--operation mode is normal

Y1_command_0_local[21]_lut_out = PE1_MASTERHWDATA[21];
Y1_command_0_local[21] = DFFE(Y1_command_0_local[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L343 is slaveregister:slaveregister_inst|Mux_337_rtl_381_rtl_554~0 at LC5_16_I1
--operation mode is normal

Y1L343 = B1L21Q & (B1L9Q # GB93_sload_path[21]) # !B1L21Q & !B1L9Q & Y1_command_0_local[21];


--J1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0 at LC10_15_I1
--operation mode is normal

J1L22Q_lut_out = GB93_sload_path[21];
J1L22Q = DFFE(J1L22Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L443 is slaveregister:slaveregister_inst|Mux_337_rtl_381_rtl_554~1 at LC6_15_I1
--operation mode is normal

Y1L443 = Y1L343 & (J1L22Q # !B1L9Q) # !Y1L343 & B1L9Q & Y1_command_1_local[21];


--Y1L143 is slaveregister:slaveregister_inst|Mux_337_rtl_381_rtl_553~0 at LC9_15_I1
--operation mode is normal

Y1L143 = B1L01Q & (B1L11Q # A1L823) # !B1L01Q & !B1L11Q & Y1L443;


--Y1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21] at LC3_14_I1
--operation mode is normal

Y1_com_ctrl_local[21]_lut_out = !PE1_MASTERHWDATA[21];
Y1_com_ctrl_local[21] = DFFE(Y1_com_ctrl_local[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L632 is rtl~126 at LC8_14_I1
--operation mode is normal

A1L632 = !B1L9Q & !Y1_com_ctrl_local[21] & !B1L21Q;


--Y1L243 is slaveregister:slaveregister_inst|Mux_337_rtl_381_rtl_553~1 at LC2_14_I1
--operation mode is normal

Y1L243 = Y1L143 & (A1L632 # !B1L11Q) # !Y1L143 & A1L723 & B1L11Q;


--Y1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22] at LC7_6_F1
--operation mode is normal

Y1_command_4_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_4_local[22] = DFFE(Y1_command_4_local[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22] at LC9_6_F1
--operation mode is normal

Y1_command_3_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_3_local[22] = DFFE(Y1_command_3_local[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L923 is rtl~1661 at LC5_7_F1
--operation mode is normal

A1L923 = B1L9Q & Y1_command_3_local[22] & !B1L21Q # !B1L9Q & Y1_command_4_local[22] & B1L21Q;


--J1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0 at LC4_16_M1
--operation mode is normal

J1L27Q_lut_out = GB93_sload_path[22];
J1L27Q = DFFE(J1L27Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22] at LC3_6_M1
--operation mode is normal

Y1_command_2_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_2_local[22] = DFFE(Y1_command_2_local[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L033 is rtl~1668 at LC3_15_M1
--operation mode is normal

A1L033 = B1L21Q & !B1L9Q & J1L27Q # !B1L21Q & Y1_command_2_local[22] & B1L9Q;


--Y1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22] at LC3_5_M1
--operation mode is normal

Y1_command_1_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_1_local[22] = DFFE(Y1_command_1_local[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22] at LC1_16_M1
--operation mode is normal

Y1_command_0_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_command_0_local[22] = DFFE(Y1_command_0_local[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L933 is slaveregister:slaveregister_inst|Mux_336_rtl_384_rtl_559~0 at LC7_15_M1
--operation mode is normal

Y1L933 = B1L9Q & (Y1_command_1_local[22] # B1L21Q) # !B1L9Q & !B1L21Q & Y1_command_0_local[22];


--J1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0 at LC8_15_M1
--operation mode is normal

J1L32Q_lut_out = GB93_sload_path[22];
J1L32Q = DFFE(J1L32Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L043 is slaveregister:slaveregister_inst|Mux_336_rtl_384_rtl_559~1 at LC10_15_M1
--operation mode is normal

Y1L043 = Y1L933 & (J1L32Q # !B1L21Q) # !Y1L933 & B1L21Q & GB93_sload_path[22];


--Y1L733 is slaveregister:slaveregister_inst|Mux_336_rtl_384_rtl_558~0 at LC5_15_M1
--operation mode is normal

Y1L733 = B1L01Q & (A1L033 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L043;


--Y1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22] at LC3_7_M1
--operation mode is normal

Y1_com_ctrl_local[22]_lut_out = PE1_MASTERHWDATA[22];
Y1_com_ctrl_local[22] = DFFE(Y1_com_ctrl_local[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L732 is rtl~127 at LC6_15_M1
--operation mode is normal

A1L732 = !B1L21Q & !B1L9Q & Y1_com_ctrl_local[22];


--Y1L833 is slaveregister:slaveregister_inst|Mux_336_rtl_384_rtl_558~1 at LC9_15_M1
--operation mode is normal

Y1L833 = Y1L733 & (A1L732 # !B1L11Q) # !Y1L733 & A1L923 & B1L11Q;


--Y1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23] at LC3_6_G1
--operation mode is normal

Y1_command_4_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_4_local[23] = DFFE(Y1_command_4_local[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23] at LC3_7_G1
--operation mode is normal

Y1_command_3_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_3_local[23] = DFFE(Y1_command_3_local[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L133 is rtl~1675 at LC6_7_G1
--operation mode is normal

A1L133 = B1L9Q & !B1L21Q & Y1_command_3_local[23] # !B1L9Q & B1L21Q & Y1_command_4_local[23];


--J1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0 at LC1_11_G2
--operation mode is normal

J1L37Q_lut_out = GB93_sload_path[23];
J1L37Q = DFFE(J1L37Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23] at LC3_9_G2
--operation mode is normal

Y1_command_2_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_2_local[23] = DFFE(Y1_command_2_local[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L233 is rtl~1682 at LC3_10_G2
--operation mode is normal

A1L233 = B1L21Q & !B1L9Q & J1L37Q # !B1L21Q & B1L9Q & Y1_command_2_local[23];


--Y1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23] at LC5_14_G2
--operation mode is normal

Y1_command_1_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_1_local[23] = DFFE(Y1_command_1_local[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23] at LC7_10_G1
--operation mode is normal

Y1_command_0_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_command_0_local[23] = DFFE(Y1_command_0_local[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L533 is slaveregister:slaveregister_inst|Mux_335_rtl_387_rtl_564~0 at LC9_10_G2
--operation mode is normal

Y1L533 = B1L21Q & (B1L9Q # GB93_sload_path[23]) # !B1L21Q & Y1_command_0_local[23] & !B1L9Q;


--J1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0 at LC5_11_G2
--operation mode is normal

J1L42Q_lut_out = GB93_sload_path[23];
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L633 is slaveregister:slaveregister_inst|Mux_335_rtl_387_rtl_564~1 at LC7_10_G2
--operation mode is normal

Y1L633 = Y1L533 & (J1L42Q # !B1L9Q) # !Y1L533 & B1L9Q & Y1_command_1_local[23];


--Y1L333 is slaveregister:slaveregister_inst|Mux_335_rtl_387_rtl_563~0 at LC4_10_G2
--operation mode is normal

Y1L333 = B1L01Q & (B1L11Q # A1L233) # !B1L01Q & !B1L11Q & Y1L633;


--Y1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23] at LC10_10_G2
--operation mode is normal

Y1_com_ctrl_local[23]_lut_out = PE1_MASTERHWDATA[23];
Y1_com_ctrl_local[23] = DFFE(Y1_com_ctrl_local[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L832 is rtl~128 at LC5_10_G2
--operation mode is normal

A1L832 = !B1L21Q & Y1_com_ctrl_local[23] & !B1L9Q;


--Y1L433 is slaveregister:slaveregister_inst|Mux_335_rtl_387_rtl_563~1 at LC8_10_G2
--operation mode is normal

Y1L433 = Y1L333 & (A1L832 # !B1L11Q) # !Y1L333 & A1L133 & B1L11Q;


--Y1L282 is slaveregister:slaveregister_inst|i~817 at LC10_12_I1
--operation mode is normal

Y1L282 = B1L11Q & (GB4_sload_path[0] # B1L9Q) # !B1L11Q & FL_ATTN & B1L9Q;


--Y1L382 is slaveregister:slaveregister_inst|i~823 at LC9_11_I1
--operation mode is normal

Y1L382 = B1L01Q & B1L8Q & !B1L21Q & Y1L282;


--Y1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24] at LC6_7_I1
--operation mode is normal

Y1_command_4_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_4_local[24] = DFFE(Y1_command_4_local[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24] at LC10_6_I1
--operation mode is normal

Y1_command_3_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_3_local[24] = DFFE(Y1_command_3_local[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L333 is rtl~1689 at LC6_6_I1
--operation mode is normal

A1L333 = B1L9Q & Y1_command_3_local[24] & !B1L21Q # !B1L9Q & B1L21Q & Y1_command_4_local[24];


--J1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0 at LC1_13_I1
--operation mode is normal

J1L47Q_lut_out = GB93_sload_path[24];
J1L47Q = DFFE(J1L47Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--A1L433 is rtl~1696 at LC3_13_I1
--operation mode is normal

A1L433 = B1L21Q & !B1L9Q & J1L47Q # !B1L21Q & Y1_command_2_local[24] & B1L9Q;


--Y1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24] at LC6_11_I1
--operation mode is normal

Y1_command_1_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_1_local[24] = DFFE(Y1_command_1_local[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24] at LC5_13_I1
--operation mode is normal

Y1_command_0_local[24]_lut_out = PE1_MASTERHWDATA[24];
Y1_command_0_local[24] = DFFE(Y1_command_0_local[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L133 is slaveregister:slaveregister_inst|Mux_334_rtl_390_rtl_569~0 at LC7_12_I1
--operation mode is normal

Y1L133 = B1L9Q & (B1L21Q # Y1_command_1_local[24]) # !B1L9Q & !B1L21Q & Y1_command_0_local[24];


--J1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0 at LC8_12_I1
--operation mode is normal

J1L52Q_lut_out = GB93_sload_path[24];
J1L52Q = DFFE(J1L52Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L233 is slaveregister:slaveregister_inst|Mux_334_rtl_390_rtl_569~1 at LC2_12_I1
--operation mode is normal

Y1L233 = Y1L133 & (J1L52Q # !B1L21Q) # !Y1L133 & B1L21Q & GB93_sload_path[24];


--Y1L923 is slaveregister:slaveregister_inst|Mux_334_rtl_390_rtl_568~0 at LC4_12_I1
--operation mode is normal

Y1L923 = B1L01Q & (B1L11Q # A1L433) # !B1L01Q & !B1L11Q & Y1L233;


--Y1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24] at LC3_2_I1
--operation mode is normal

Y1_com_ctrl_local[24]_lut_out = !PE1_MASTERHWDATA[24];
Y1_com_ctrl_local[24] = DFFE(Y1_com_ctrl_local[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L932 is rtl~129 at LC9_13_I1
--operation mode is normal

A1L932 = !B1L9Q & !B1L21Q & !Y1_com_ctrl_local[24];


--Y1L033 is slaveregister:slaveregister_inst|Mux_334_rtl_390_rtl_568~1 at LC6_12_I1
--operation mode is normal

Y1L033 = Y1L923 & (A1L932 # !B1L11Q) # !Y1L923 & B1L11Q & A1L333;


--Y1L482 is slaveregister:slaveregister_inst|i~830 at LC3_8_M1
--operation mode is normal

Y1L482 = A1L104 & (B1L9Q # GB4_sload_path[1]);


--Y1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25] at LC3_7_I1
--operation mode is normal

Y1_command_4_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_4_local[25] = DFFE(Y1_command_4_local[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25] at LC2_6_I1
--operation mode is normal

Y1_command_3_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_3_local[25] = DFFE(Y1_command_3_local[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L533 is rtl~1703 at LC5_7_I1
--operation mode is normal

A1L533 = B1L9Q & !B1L21Q & Y1_command_3_local[25] # !B1L9Q & B1L21Q & Y1_command_4_local[25];


--J1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0 at LC3_8_I1
--operation mode is normal

J1L57Q_lut_out = GB93_sload_path[25];
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25] at LC5_9_I1
--operation mode is normal

Y1_command_2_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_2_local[25] = DFFE(Y1_command_2_local[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L633 is rtl~1710 at LC2_8_I1
--operation mode is normal

A1L633 = B1L21Q & !B1L9Q & J1L57Q # !B1L21Q & Y1_command_2_local[25] & B1L9Q;


--Y1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25] at LC7_7_I1
--operation mode is normal

Y1_command_1_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_1_local[25] = DFFE(Y1_command_1_local[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25] at LC8_13_I1
--operation mode is normal

Y1_command_0_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_command_0_local[25] = DFFE(Y1_command_0_local[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L723 is slaveregister:slaveregister_inst|Mux_333_rtl_393_rtl_577~0 at LC1_9_I1
--operation mode is normal

Y1L723 = B1L21Q & (B1L9Q # GB93_sload_path[25]) # !B1L21Q & Y1_command_0_local[25] & !B1L9Q;


--J1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0 at LC4_9_I1
--operation mode is normal

J1L62Q_lut_out = GB93_sload_path[25];
J1L62Q = DFFE(J1L62Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L823 is slaveregister:slaveregister_inst|Mux_333_rtl_393_rtl_577~1 at LC7_8_I1
--operation mode is normal

Y1L823 = Y1L723 & (J1L62Q # !B1L9Q) # !Y1L723 & B1L9Q & Y1_command_1_local[25];


--Y1L523 is slaveregister:slaveregister_inst|Mux_333_rtl_393_rtl_576~0 at LC10_8_I1
--operation mode is normal

Y1L523 = B1L01Q & (A1L633 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L823;


--Y1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25] at LC6_2_I1
--operation mode is normal

Y1_com_ctrl_local[25]_lut_out = PE1_MASTERHWDATA[25];
Y1_com_ctrl_local[25] = DFFE(Y1_com_ctrl_local[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L042 is rtl~131 at LC9_8_I1
--operation mode is normal

A1L042 = !B1L9Q & !B1L21Q & Y1_com_ctrl_local[25];


--Y1L623 is slaveregister:slaveregister_inst|Mux_333_rtl_393_rtl_576~1 at LC8_8_I1
--operation mode is normal

Y1L623 = Y1L523 & (A1L042 # !B1L11Q) # !Y1L523 & B1L11Q & A1L533;


--Y1L582 is slaveregister:slaveregister_inst|i~837 at LC5_10_M1
--operation mode is normal

Y1L582 = A1L104 & (B1L9Q # GB4_sload_path[2]);


--Y1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26] at LC9_7_I1
--operation mode is normal

Y1_command_4_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_4_local[26] = DFFE(Y1_command_4_local[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26] at LC5_1_I1
--operation mode is normal

Y1_command_3_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_3_local[26] = DFFE(Y1_command_3_local[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L733 is rtl~1717 at LC3_10_I1
--operation mode is normal

A1L733 = B1L21Q & Y1_command_4_local[26] & !B1L9Q # !B1L21Q & Y1_command_3_local[26] & B1L9Q;


--J1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0 at LC7_11_I1
--operation mode is normal

J1L67Q_lut_out = GB93_sload_path[26];
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--A1L833 is rtl~1724 at LC2_10_I1
--operation mode is normal

A1L833 = B1L21Q & !B1L9Q & J1L67Q # !B1L21Q & B1L9Q & Y1_command_2_local[26];


--Y1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26] at LC5_11_I1
--operation mode is normal

Y1_command_1_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_1_local[26] = DFFE(Y1_command_1_local[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26] at LC6_3_I1
--operation mode is normal

Y1_command_0_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_command_0_local[26] = DFFE(Y1_command_0_local[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L323 is slaveregister:slaveregister_inst|Mux_332_rtl_396_rtl_585~0 at LC5_10_I1
--operation mode is normal

Y1L323 = B1L9Q & (B1L21Q # Y1_command_1_local[26]) # !B1L9Q & !B1L21Q & Y1_command_0_local[26];


--J1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0 at LC1_10_I1
--operation mode is normal

J1L72Q_lut_out = GB93_sload_path[26];
J1L72Q = DFFE(J1L72Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L423 is slaveregister:slaveregister_inst|Mux_332_rtl_396_rtl_585~1 at LC8_10_I1
--operation mode is normal

Y1L423 = Y1L323 & (J1L72Q # !B1L21Q) # !Y1L323 & B1L21Q & GB93_sload_path[26];


--Y1L123 is slaveregister:slaveregister_inst|Mux_332_rtl_396_rtl_584~0 at LC6_10_I1
--operation mode is normal

Y1L123 = B1L01Q & (A1L833 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L423;


--Y1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26] at LC7_2_I1
--operation mode is normal

Y1_com_ctrl_local[26]_lut_out = PE1_MASTERHWDATA[26];
Y1_com_ctrl_local[26] = DFFE(Y1_com_ctrl_local[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L142 is rtl~133 at LC10_11_I1
--operation mode is normal

A1L142 = !B1L21Q & !B1L9Q & Y1_com_ctrl_local[26];


--Y1L223 is slaveregister:slaveregister_inst|Mux_332_rtl_396_rtl_584~1 at LC9_10_I1
--operation mode is normal

Y1L223 = Y1L123 & (A1L142 # !B1L11Q) # !Y1L123 & B1L11Q & A1L733;


--Y1L682 is slaveregister:slaveregister_inst|i~844 at LC3_10_M1
--operation mode is normal

Y1L682 = A1L104 & (B1L9Q # GB4_sload_path[3]);


--Y1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27] at LC10_2_M1
--operation mode is normal

Y1_command_4_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_4_local[27] = DFFE(Y1_command_4_local[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27] at LC3_12_M1
--operation mode is normal

Y1_command_3_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_3_local[27] = DFFE(Y1_command_3_local[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L933 is rtl~1731 at LC5_12_M1
--operation mode is normal

A1L933 = B1L9Q & !B1L21Q & Y1_command_3_local[27] # !B1L9Q & Y1_command_4_local[27] & B1L21Q;


--J1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0 at LC8_11_M1
--operation mode is normal

J1L77Q_lut_out = GB93_sload_path[27];
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--Y1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27] at LC6_1_M1
--operation mode is normal

Y1_command_2_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_2_local[27] = DFFE(Y1_command_2_local[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--A1L043 is rtl~1738 at LC10_11_M1
--operation mode is normal

A1L043 = B1L9Q & !B1L21Q & Y1_command_2_local[27] # !B1L9Q & B1L21Q & J1L77Q;


--Y1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27] at LC6_10_M1
--operation mode is normal

Y1_command_1_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_1_local[27] = DFFE(Y1_command_1_local[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27] at LC3_2_M1
--operation mode is normal

Y1_command_0_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_command_0_local[27] = DFFE(Y1_command_0_local[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L913 is slaveregister:slaveregister_inst|Mux_331_rtl_399_rtl_593~0 at LC7_12_M1
--operation mode is normal

Y1L913 = B1L21Q & (B1L9Q # GB93_sload_path[27]) # !B1L21Q & !B1L9Q & Y1_command_0_local[27];


--J1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0 at LC1_12_M1
--operation mode is normal

J1L82Q_lut_out = GB93_sload_path[27];
J1L82Q = DFFE(J1L82Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L023 is slaveregister:slaveregister_inst|Mux_331_rtl_399_rtl_593~1 at LC9_11_M1
--operation mode is normal

Y1L023 = Y1L913 & (J1L82Q # !B1L9Q) # !Y1L913 & B1L9Q & Y1_command_1_local[27];


--Y1L713 is slaveregister:slaveregister_inst|Mux_331_rtl_399_rtl_592~0 at LC2_11_M1
--operation mode is normal

Y1L713 = B1L01Q & (A1L043 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L023;


--Y1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27] at LC1_11_M1
--operation mode is normal

Y1_com_ctrl_local[27]_lut_out = PE1_MASTERHWDATA[27];
Y1_com_ctrl_local[27] = DFFE(Y1_com_ctrl_local[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L242 is rtl~135 at LC4_11_M1
--operation mode is normal

A1L242 = Y1_com_ctrl_local[27] & !B1L21Q & !B1L9Q;


--Y1L813 is slaveregister:slaveregister_inst|Mux_331_rtl_399_rtl_592~1 at LC5_11_M1
--operation mode is normal

Y1L813 = Y1L713 & (A1L242 # !B1L11Q) # !Y1L713 & B1L11Q & A1L933;


--Y1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28] at LC6_14_J1
--operation mode is normal

Y1_command_4_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_4_local[28] = DFFE(Y1_command_4_local[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28] at LC7_13_J1
--operation mode is normal

Y1_command_3_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_3_local[28] = DFFE(Y1_command_3_local[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L143 is rtl~1745 at LC1_13_J1
--operation mode is normal

A1L143 = B1L21Q & !B1L9Q & Y1_command_4_local[28] # !B1L21Q & Y1_command_3_local[28] & B1L9Q;


--J1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0 at LC3_13_J1
--operation mode is normal

J1L87Q_lut_out = GB93_sload_path[28];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--A1L243 is rtl~1752 at LC9_13_J1
--operation mode is normal

A1L243 = B1L21Q & !B1L9Q & J1L87Q # !B1L21Q & Y1_command_2_local[28] & B1L9Q;


--Y1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28] at LC5_11_J1
--operation mode is normal

Y1_command_1_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_1_local[28] = DFFE(Y1_command_1_local[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28] at LC5_4_J1
--operation mode is normal

Y1_command_0_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_command_0_local[28] = DFFE(Y1_command_0_local[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L513 is slaveregister:slaveregister_inst|Mux_330_rtl_402_rtl_601~0 at LC7_12_J1
--operation mode is normal

Y1L513 = B1L9Q & (B1L21Q # Y1_command_1_local[28]) # !B1L9Q & !B1L21Q & Y1_command_0_local[28];


--J1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0 at LC8_12_J1
--operation mode is normal

J1L92Q_lut_out = GB93_sload_path[28];
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L613 is slaveregister:slaveregister_inst|Mux_330_rtl_402_rtl_601~1 at LC10_12_J1
--operation mode is normal

Y1L613 = Y1L513 & (J1L92Q # !B1L21Q) # !Y1L513 & B1L21Q & GB93_sload_path[28];


--Y1L313 is slaveregister:slaveregister_inst|Mux_330_rtl_402_rtl_600~0 at LC3_12_J1
--operation mode is normal

Y1L313 = B1L01Q & (B1L11Q # A1L243) # !B1L01Q & !B1L11Q & Y1L613;


--Y1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28] at LC3_11_J1
--operation mode is normal

Y1_com_ctrl_local[28]_lut_out = PE1_MASTERHWDATA[28];
Y1_com_ctrl_local[28] = DFFE(Y1_com_ctrl_local[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L342 is rtl~137 at LC9_12_J1
--operation mode is normal

A1L342 = !B1L21Q & Y1_com_ctrl_local[28] & !B1L9Q;


--Y1L413 is slaveregister:slaveregister_inst|Mux_330_rtl_402_rtl_600~1 at LC2_12_J1
--operation mode is normal

Y1L413 = Y1L313 & (A1L342 # !B1L11Q) # !Y1L313 & B1L11Q & A1L143;


--Y1L782 is slaveregister:slaveregister_inst|i~867 at LC6_8_M1
--operation mode is normal

Y1L782 = A1L104 & (B1L9Q # GB4_sload_path[5]);


--Y1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29] at LC7_2_M1
--operation mode is normal

Y1_command_4_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_4_local[29] = DFFE(Y1_command_4_local[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29] at LC3_3_M1
--operation mode is normal

Y1_command_3_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_3_local[29] = DFFE(Y1_command_3_local[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L343 is rtl~1759 at LC5_3_M1
--operation mode is normal

A1L343 = B1L9Q & !B1L21Q & Y1_command_3_local[29] # !B1L9Q & B1L21Q & Y1_command_4_local[29];


--J1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0 at LC4_4_M1
--operation mode is normal

J1L97Q_lut_out = GB93_sload_path[29];
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--A1L443 is rtl~1766 at LC7_3_M1
--operation mode is normal

A1L443 = B1L21Q & !B1L9Q & J1L97Q # !B1L21Q & Y1_command_2_local[29] & B1L9Q;


--Y1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29] at LC8_5_M1
--operation mode is normal

Y1_command_1_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_1_local[29] = DFFE(Y1_command_1_local[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29] at LC4_2_M1
--operation mode is normal

Y1_command_0_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_command_0_local[29] = DFFE(Y1_command_0_local[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L113 is slaveregister:slaveregister_inst|Mux_329_rtl_405_rtl_609~0 at LC2_3_M1
--operation mode is normal

Y1L113 = B1L21Q & (B1L9Q # GB93_sload_path[29]) # !B1L21Q & !B1L9Q & Y1_command_0_local[29];


--J1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0 at LC5_4_M1
--operation mode is normal

J1L03Q_lut_out = GB93_sload_path[29];
J1L03Q = DFFE(J1L03Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L213 is slaveregister:slaveregister_inst|Mux_329_rtl_405_rtl_609~1 at LC9_3_M1
--operation mode is normal

Y1L213 = Y1L113 & (J1L03Q # !B1L9Q) # !Y1L113 & Y1_command_1_local[29] & B1L9Q;


--Y1L903 is slaveregister:slaveregister_inst|Mux_329_rtl_405_rtl_608~0 at LC6_3_M1
--operation mode is normal

Y1L903 = B1L01Q & (B1L11Q # A1L443) # !B1L01Q & !B1L11Q & Y1L213;


--Y1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29] at LC3_1_M1
--operation mode is normal

Y1_com_ctrl_local[29]_lut_out = PE1_MASTERHWDATA[29];
Y1_com_ctrl_local[29] = DFFE(Y1_com_ctrl_local[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L442 is rtl~139 at LC10_3_M1
--operation mode is normal

A1L442 = !B1L21Q & !B1L9Q & Y1_com_ctrl_local[29];


--Y1L013 is slaveregister:slaveregister_inst|Mux_329_rtl_405_rtl_608~1 at LC8_3_M1
--operation mode is normal

Y1L013 = Y1L903 & (A1L442 # !B1L11Q) # !Y1L903 & A1L343 & B1L11Q;


--Y1L882 is slaveregister:slaveregister_inst|i~874 at LC5_8_M1
--operation mode is normal

Y1L882 = A1L104 & (B1L9Q # GB4_sload_path[6]);


--Y1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30] at LC4_12_M2
--operation mode is normal

Y1_command_4_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_4_local[30] = DFFE(Y1_command_4_local[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30] at LC3_11_M2
--operation mode is normal

Y1_command_3_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_3_local[30] = DFFE(Y1_command_3_local[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L543 is rtl~1773 at LC1_11_M2
--operation mode is normal

A1L543 = B1L21Q & !B1L9Q & Y1_command_4_local[30] # !B1L21Q & Y1_command_3_local[30] & B1L9Q;


--J1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0 at LC6_10_M2
--operation mode is normal

J1L08Q_lut_out = GB93_sload_path[30];
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--A1L643 is rtl~1780 at LC9_10_M2
--operation mode is normal

A1L643 = B1L9Q & Y1_command_2_local[30] & !B1L21Q # !B1L9Q & B1L21Q & J1L08Q;


--Y1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30] at LC4_10_M2
--operation mode is normal

Y1_command_1_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_1_local[30] = DFFE(Y1_command_1_local[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30] at LC5_2_M1
--operation mode is normal

Y1_command_0_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_command_0_local[30] = DFFE(Y1_command_0_local[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L703 is slaveregister:slaveregister_inst|Mux_328_rtl_408_rtl_617~0 at LC10_10_M2
--operation mode is normal

Y1L703 = B1L9Q & (B1L21Q # Y1_command_1_local[30]) # !B1L9Q & Y1_command_0_local[30] & !B1L21Q;


--J1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0 at LC5_11_M2
--operation mode is normal

J1L13Q_lut_out = GB93_sload_path[30];
J1L13Q = DFFE(J1L13Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L803 is slaveregister:slaveregister_inst|Mux_328_rtl_408_rtl_617~1 at LC3_10_M2
--operation mode is normal

Y1L803 = Y1L703 & (J1L13Q # !B1L21Q) # !Y1L703 & B1L21Q & GB93_sload_path[30];


--Y1L503 is slaveregister:slaveregister_inst|Mux_328_rtl_408_rtl_616~0 at LC8_10_M2
--operation mode is normal

Y1L503 = B1L01Q & (A1L643 # B1L11Q) # !B1L01Q & !B1L11Q & Y1L803;


--Y1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30] at LC8_9_M2
--operation mode is normal

Y1_com_ctrl_local[30]_lut_out = PE1_MASTERHWDATA[30];
Y1_com_ctrl_local[30] = DFFE(Y1_com_ctrl_local[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L542 is rtl~141 at LC5_10_M2
--operation mode is normal

A1L542 = !B1L21Q & Y1_com_ctrl_local[30] & !B1L9Q;


--Y1L603 is slaveregister:slaveregister_inst|Mux_328_rtl_408_rtl_616~1 at LC7_10_M2
--operation mode is normal

Y1L603 = Y1L503 & (A1L542 # !B1L11Q) # !Y1L503 & A1L543 & B1L11Q;


--Y1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31] at LC8_2_M1
--operation mode is normal

Y1_command_4_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_4_local[31] = DFFE(Y1_command_4_local[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L491);


--Y1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31] at LC2_13_M1
--operation mode is normal

Y1_command_3_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_3_local[31] = DFFE(Y1_command_3_local[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L751);


--A1L743 is rtl~1787 at LC6_13_M1
--operation mode is normal

A1L743 = B1L21Q & Y1_command_4_local[31] & !B1L9Q # !B1L21Q & Y1_command_3_local[31] & B1L9Q;


--J1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0 at LC4_14_M1
--operation mode is normal

J1L18Q_lut_out = GB93_sload_path[31];
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L001);


--A1L843 is rtl~1794 at LC5_14_M1
--operation mode is normal

A1L843 = B1L9Q & Y1_command_2_local[31] & !B1L21Q # !B1L9Q & B1L21Q & J1L18Q;


--Y1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31] at LC5_5_M1
--operation mode is normal

Y1_command_1_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_1_local[31] = DFFE(Y1_command_1_local[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L88);


--Y1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31] at LC9_2_M1
--operation mode is normal

Y1_command_0_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_command_0_local[31] = DFFE(Y1_command_0_local[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L48);


--Y1L303 is slaveregister:slaveregister_inst|Mux_327_rtl_411_rtl_625~0 at LC10_14_M1
--operation mode is normal

Y1L303 = B1L21Q & (B1L9Q # GB93_sload_path[31]) # !B1L21Q & !B1L9Q & Y1_command_0_local[31];


--J1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0 at LC3_14_M1
--operation mode is normal

J1L23Q_lut_out = GB93_sload_path[31];
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , J1L99);


--Y1L403 is slaveregister:slaveregister_inst|Mux_327_rtl_411_rtl_625~1 at LC8_14_M1
--operation mode is normal

Y1L403 = Y1L303 & (J1L23Q # !B1L9Q) # !Y1L303 & Y1_command_1_local[31] & B1L9Q;


--Y1L103 is slaveregister:slaveregister_inst|Mux_327_rtl_411_rtl_624~0 at LC2_14_M1
--operation mode is normal

Y1L103 = B1L01Q & (B1L11Q # A1L843) # !B1L01Q & !B1L11Q & Y1L403;


--Y1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31] at LC5_1_M1
--operation mode is normal

Y1_com_ctrl_local[31]_lut_out = PE1_MASTERHWDATA[31];
Y1_com_ctrl_local[31] = DFFE(Y1_com_ctrl_local[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L642 is rtl~143 at LC9_14_M1
--operation mode is normal

A1L642 = !B1L9Q & !B1L21Q & Y1_com_ctrl_local[31];


--Y1L203 is slaveregister:slaveregister_inst|Mux_327_rtl_411_rtl_624~1 at LC5_13_M1
--operation mode is normal

Y1L203 = Y1L103 & (A1L642 # !B1L11Q) # !Y1L103 & A1L743 & B1L11Q;


--B1L4Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0 at LC3_10_D2
--operation mode is normal

B1L4Q_lut_out = B1L55Q # B1L43 & (B1L04 # !B1L1);
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--ED1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5~38 at LC4_6_O3
--operation mode is normal

ED1L9 = !GB31_sload_path[1] & !GB31_sload_path[3] & !GB31_sload_path[4] & GB31_sload_path[0];


--ED1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~18 at LC1_6_O3
--operation mode is normal

ED1L81Q_lut_out = ED1L1 # ED1L81Q & !GC1L51Q & !ED1_rxcteq5;
ED1L81Q = DFFE(ED1L81Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--GC1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|rxd~reg at LC6_14_Q3
--operation mode is normal

GC1L51Q_lut_out = UB1L62Q & (GC1L32 # !GB11_sload_path[4] & GC1L02Q);
GC1L51Q = DFFE(GC1L51Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--ED1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|altr_temp~333 at LC9_5_O3
--operation mode is normal

ED1L2 = !GC1L51Q & ED1L9 & GB31_sload_path[2] & ED1L81Q;


--FD1_dffs[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC6_5_O3
--operation mode is normal

FD1_dffs[7]_lut_out = ED1L41Q;
FD1_dffs[7] = DFFE(FD1_dffs[7]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L51Q);


--AD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|Par_74180:inst|54~20 at LC9_9_D3
--operation mode is normal

AD1L1 = FD1_dffs[3] $ FD1_dffs[2] $ FD1_dffs[0] $ FD1_dffs[5];


--FD1_dffs[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_9_D3
--operation mode is normal

FD1_dffs[1]_lut_out = FD1_dffs[2];
FD1_dffs[1] = DFFE(FD1_dffs[1]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L51Q);


--FD1_dffs[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC2_9_D3
--operation mode is normal

FD1_dffs[6]_lut_out = FD1_dffs[7];
FD1_dffs[6] = DFFE(FD1_dffs[6]_lut_out, GLOBAL(JE1_outclock0), ED1L5Q, , ED1L51Q);


--AD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|Par_74180:inst|54~24 at LC8_9_D3
--operation mode is normal

AD1L2 = FD1_dffs[4] $ FD1_dffs[6] $ FD1_dffs[1];


--LB1_inst2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst2 at LC5_6_G3
--operation mode is normal

LB1_inst2_lut_out = V1L4Q # Y1_com_ctrl_local[4];
LB1_inst2 = DFFE(LB1_inst2_lut_out, GLOBAL(JE1_outclock0), , , );


--ED1L5Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|ctclr~reg at LC10_14_Q3
--operation mode is normal

ED1L5Q_lut_out = TB1L2 & !ED1L3Q & (GC1L51Q # ED1L5Q);
ED1L5Q = DFFE(ED1L5Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|shen~reg at LC7_5_O3
--operation mode is normal

ED1L51Q_lut_out = ED1L61Q & (GC1L51Q # GB31_sload_path[2] & ED1L9);
ED1L51Q = DFFE(ED1L51Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--KB1L111Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~35 at LC9_3_G3
--operation mode is normal

KB1L111Q_lut_out = WD1L41Q & KB1L011Q & WD1L76Q # !WD1L41Q & (KB1L111Q # KB1L011Q & WD1L76Q);
KB1L111Q = DFFE(KB1L111Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L801Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~31 at LC7_4_G3
--operation mode is normal

KB1L801Q_lut_out = WD1L41Q & TB1L71Q & KB1L79Q # !WD1L41Q & (KB1L801Q # TB1L71Q & KB1L79Q);
KB1L801Q = DFFE(KB1L801Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L401Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~26 at LC5_9_G3
--operation mode is normal

KB1L401Q_lut_out = WD1L41Q & WD1L76Q & KB1L101Q # !WD1L41Q & (KB1L401Q # WD1L76Q & KB1L101Q);
KB1L401Q = DFFE(KB1L401Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L501Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~28 at LC5_16_G3
--operation mode is normal

KB1L501Q_lut_out = KB1L3 # KB1L1 # !WD1L41Q & KB1L501Q;
KB1L501Q = DFFE(KB1L501Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L201Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~24 at LC9_8_G3
--operation mode is normal

KB1L201Q_lut_out = Y1_com_ctrl_local[2] & !WD1L41Q & KB1L201Q # !Y1_com_ctrl_local[2] & (KB1L92 # !WD1L41Q & KB1L201Q);
KB1L201Q = DFFE(KB1L201Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L64 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CMD_WAIT~343 at LC4_9_G3
--operation mode is normal

KB1L64 = !KB1L801Q & !KB1L501Q & !KB1L201Q & !KB1L401Q;


--KB1L701Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~30 at LC6_10_G3
--operation mode is normal

KB1L701Q_lut_out = KB1L31 # !GB5_pre_out[9] & (KB1L02 # KB1L22);
KB1L701Q = DFFE(KB1L701Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L601Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~29 at LC1_10_G3
--operation mode is normal

KB1L601Q_lut_out = KB1L18 # KB1L601Q & !WD1L41Q;
KB1L601Q = DFFE(KB1L601Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L54 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CMD_WAIT~331 at LC9_10_G3
--operation mode is normal

KB1L54 = !KB1L701Q & !KB1L601Q;


--KB1L44 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CMD_WAIT~15 at LC10_10_G3
--operation mode is normal

KB1L44 = WD1L41Q & (KB1L111Q # !KB1L54 # !KB1L64);


--KB1L79Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~19 at LC6_15_D3
--operation mode is normal

KB1L79Q_lut_out = TB1L82 & (KB1L59Q # !TB1L21 & KB1L52) # !TB1L82 & !TB1L21 & KB1L52;
KB1L79Q = DFFE(KB1L79Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--TB1L71Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|msg_err~reg at LC10_15_A3
--operation mode is normal

TB1L71Q_lut_out = TB1L02Q & (ED1L6Q # !TB1L21 & ED1L4Q);
TB1L71Q = DFFE(TB1L71Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--KB1L55 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~197 at LC1_14_D3
--operation mode is normal

KB1L55 = KB1L44 # !TB1L71Q & !TB1L21 & KB1L79Q;


--TB1L92 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|stf_rcvd~47 at LC9_14_G3
--operation mode is normal

TB1L92 = !FD1_dffs[5] & !FD1_dffs[4];


--TB1L82 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|stf_rcvd~23 at LC8_13_G3
--operation mode is normal

TB1L82 = !FD1_dffs[3] & TB1L1 & FD1_dffs[2] & TB1L92;


--KB1L35 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~169 at LC5_14_D3
--operation mode is normal

KB1L35 = FD1_dffs[2] & FD1_dffs[3] # !KB1L32 # !TB1L1;


--MB1_inst31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst31 at LC10_7_G3
--operation mode is normal

MB1_inst31_lut_out = VCC;
MB1_inst31 = DFFE(MB1_inst31_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--KB1L62 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3243 at LC3_6_G3
--operation mode is normal

KB1L62 = !FD1_dffs[4] & !FD1_dffs[5] & MB1_inst31;


--KB1L12 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3221 at LC2_7_G3
--operation mode is normal

KB1L12 = FD1_dffs[3] & TB1L1 & KB1L62 & FD1_dffs[2];


--A1L204 is rtl~9840 at LC10_14_D3
--operation mode is normal

A1L204 = FD1_dffs[3] $ FD1_dffs[5];


--A1L003 is rtl~1224 at LC9_14_D3
--operation mode is normal

A1L003 = FD1_dffs[2] & FD1_dffs[4] & TB1L1 & !A1L204;


--KB1L25 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~32 at LC6_14_D3
--operation mode is normal

KB1L25 = TB1L82 # KB1L35 & !A1L003 & !KB1L12;


--TB1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|drreq_rcvd~49 at LC3_7_G3
--operation mode is normal

TB1L9 = !FD1_dffs[3] & !FD1_dffs[5];


--TB1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|drreq_rcvd~23 at LC4_7_G3
--operation mode is normal

TB1L8 = FD1_dffs[4] & FD1_dffs[2] & TB1L1 & TB1L9;

--TB1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|drreq_rcvd~53 at LC4_7_G3
--operation mode is normal

TB1L01 = FD1_dffs[4] & FD1_dffs[2] & TB1L1 & TB1L9;


--KB1L69Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~18 at LC6_3_G3
--operation mode is normal

KB1L69Q_lut_out = KB1L931Q & (PB1L61Q # !TB1L8 & KB1L69Q) # !KB1L931Q & !TB1L8 & KB1L69Q;
KB1L69Q = DFFE(KB1L69Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L6 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2183 at LC7_3_G3
--operation mode is normal

KB1L6 = KB1L931Q & PB1L61Q;


--KB1L49Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~15 at LC3_16_G3
--operation mode is normal

KB1L49Q_lut_out = KB1L49Q # !KB1_SV10 & KB1_SV12 & KB1_SV11;
KB1L49Q = DFFE(KB1L49Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L71 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2581 at LC7_16_G3
--operation mode is normal

KB1L71 = !KB1L49Q & (KB1_SV10 # !KB1_SV11 # !KB1_SV12);


--KB1L131 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8~19 at LC10_3_G3
--operation mode is normal

KB1L131 = !KB1L6 & !KB1L71 & (TB1L8 # !KB1L69Q);


--A1L993 is rtl~9837 at LC3_14_D3
--operation mode is normal

A1L993 = FD1_dffs[2] & TB1L1 & FD1_dffs[4];


--KB1L45 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ctrl~182 at LC4_14_D3
--operation mode is normal

KB1L45 = KB1L35 & !KB1L12 & (A1L204 # !A1L993);


--KB1L19Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~15 at LC3_1_G3
--operation mode is normal

KB1L19Q_lut_out = KB1L19Q # KB1L81 & KB1L98Q & !KB1_SV1;
KB1L19Q = DFFE(KB1L19Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1_SV2 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2 at LC7_10_G3
--operation mode is normal

KB1_SV2_lut_out = KB1L28 # KB1L97 # KB1L721 # !KB1L321;
KB1_SV2 = DFFE(KB1_SV2_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1_SV3 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV3 at LC2_15_G3
--operation mode is normal

KB1_SV3_lut_out = KB1L68 # KB1L921 # !KB1L021 # !KB1L15;
KB1_SV3 = DFFE(KB1_SV3_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1_SV8 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8 at LC5_2_G3
--operation mode is normal

KB1_SV8_lut_out = KB1L421 & KB1L131 & !KB1L77 & !KB1L231;
KB1_SV8 = DFFE(KB1_SV8_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1_SV0 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV0 at LC4_2_G3
--operation mode is normal

KB1_SV0_lut_out = KB1L68 # KB1L831 # KB1L611 # KB1L58;
KB1_SV0 = DFFE(KB1_SV0_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L81 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2582 at LC6_2_G3
--operation mode is normal

KB1L81 = KB1_SV3 & !KB1_SV0 & !KB1_SV2 & KB1_SV8 # !KB1_SV3 & KB1_SV0 & KB1_SV2 & !KB1_SV8;


--KB1L98Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~13 at LC10_1_G3
--operation mode is normal

KB1L98Q_lut_out = KB1L98Q & (TB1L5 & KB1L29Q # !KB1L91) # !KB1L98Q & TB1L5 & KB1L29Q;
KB1L98Q = DFFE(KB1L98Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1_SV1 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1 at LC2_9_G3
--operation mode is normal

KB1_SV1_lut_out = KB1L77 # KB1L911 # KB1L97 # !KB1L021;
KB1_SV1 = DFFE(KB1_SV1_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--RST_kalle is RST_kalle at LC8_6_G3
--operation mode is normal

RST_kalle = V1L4Q # Y1_com_ctrl_local[4];


--KB1L39Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~17 at LC2_1_G3
--operation mode is normal

KB1L39Q_lut_out = KB1L39Q & !GB93_sload_path[18] # !KB1L88Q;
KB1L39Q = DFFE(KB1L39Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L7 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2195 at LC3_5_G3
--operation mode is normal

KB1L7 = KB1L39Q & GB93_sload_path[18];


--KB1L88Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~12 at LC10_5_G3
--operation mode is normal

KB1L88Q_lut_out = VCC;
KB1L88Q = DFFE(KB1L88Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--KB1L241 is dcom:dcom_inst|DC_CTRL:DC_CTRL|WAIT_6ms~0 at LC1_5_G3
--operation mode is normal

KB1L241 = KB1L39Q & !GB93_sload_path[18] # !KB1L88Q;


--KB1L09Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~14 at LC8_5_G3
--operation mode is normal

KB1L09Q_lut_out = KB1L7 # KB1L09Q & (!TB1L6 # !TB1L7);
KB1L09Q = DFFE(KB1L09Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--TB1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|comres_rcvd~5 at LC10_6_G3
--operation mode is normal

TB1L5 = TB1L6 & FD1_dffs[3] & FD1_dffs[5] & !FD1_dffs[4];


--KB1L29Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg2~16 at LC5_5_G3
--operation mode is normal

KB1L29Q_lut_out = TB1L6 & (TB1L7 & KB1L09Q # !TB1L7 & KB1L29Q) # !TB1L6 & KB1L29Q;
KB1L29Q = DFFE(KB1L29Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--V1L3Q is roc:inst_ROC|RST_state~6 at LC3_8_O2
--operation mode is normal

V1L3Q_lut_out = V1L2Q # V1L3Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(JE1_outclock0), , , );


--B1L14 is ahb_slave:ahb_slave_inst|Select_549_rtl_65~3 at LC10_3_D2
--operation mode is normal

B1L14 = PE1_MASTERHTRANS[1] & B1L45Q;


--B1_reduce_nor_10 is ahb_slave:ahb_slave_inst|reduce_nor_10 at LC2_4_D2
--operation mode is normal

B1_reduce_nor_10 = PE1_MASTERHTRANS[1] & !PE1_MASTERHTRANS[0];

--B1L7 is ahb_slave:ahb_slave_inst|reduce_nor_10~17 at LC2_4_D2
--operation mode is normal

B1L7 = PE1_MASTERHTRANS[1] & !PE1_MASTERHTRANS[0];


--B1L64 is ahb_slave:ahb_slave_inst|Select_575~16 at LC7_4_D2
--operation mode is normal

B1L64 = B1L1 & B1_reduce_nor_10 & !B1L25Q & B1_reduce_nor_4;


--B1L13 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~151 at LC5_4_D2
--operation mode is normal

B1L13 = !PE1_MASTERHBURST[2] & !PE1_MASTERHBURST[1] & PE1_MASTERHBURST[0];

--B1L33 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~174 at LC5_4_D2
--operation mode is normal

B1L33 = !PE1_MASTERHBURST[2] & !PE1_MASTERHBURST[1] & PE1_MASTERHBURST[0];


--B1L54 is ahb_slave:ahb_slave_inst|Select_575~14 at LC3_3_D2
--operation mode is normal

B1L54 = B1L13 & B1L35Q & PE1_MASTERHTRANS[1];


--B1L74 is ahb_slave:ahb_slave_inst|Select_576~12 at LC4_3_D2
--operation mode is normal

B1L74 = B1L54 # B1L64 # B1L65Q # B1L14;


--B1L15 is ahb_slave:ahb_slave_inst|Select_583~385 at LC9_4_D2
--operation mode is normal

B1L15 = !B1L55Q & (PE1_MASTERHTRANS[1] # !B1L45Q);


--B1L84 is ahb_slave:ahb_slave_inst|Select_583~19 at LC6_3_D2
--operation mode is normal

B1L84 = !B1L25Q & (!B1L1 # !B1_reduce_nor_4 # !B1_reduce_nor_10);


--B1L05 is ahb_slave:ahb_slave_inst|Select_583~377 at LC7_3_D2
--operation mode is normal

B1L05 = B1L15 & !B1L84 & (B1L2 # !B1L35Q);


--B1L44 is ahb_slave:ahb_slave_inst|Select_549_rtl_65~161 at LC3_9_D2
--operation mode is normal

B1L44 = B1L65Q # B1L45Q & PE1_MASTERHTRANS[1];


--B1L24 is ahb_slave:ahb_slave_inst|Select_549_rtl_65~30 at LC2_10_D2
--operation mode is normal

B1L24 = B1L1 & !B1L25Q & (B1L32Q # B1_reduce_nor_10);


--B1L34 is ahb_slave:ahb_slave_inst|Select_549_rtl_65~31 at LC10_10_D2
--operation mode is normal

B1L34 = B1L35Q & (B1L13 # PE1_MASTERHTRANS[0] & !PE1_MASTERHTRANS[1]);


--B1L94 is ahb_slave:ahb_slave_inst|Select_583~40 at LC8_3_D2
--operation mode is normal

B1L94 = PE1_MASTERHWRITE & (B1L54 # B1L64 # B1L14);


--EE1L3Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~13 at LC5_14_M3
--operation mode is normal

EE1L3Q_lut_out = !WD1L03Q & GB02L11 & EE1L6Q;
EE1L3Q = DFFE(EE1L3Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshclr~10 at LC3_15_M3
--operation mode is normal

EE1L8 = EE1L3Q # !EE1L7Q;


--EE1L6Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~16 at LC9_5_M3
--operation mode is normal

EE1L6Q_lut_out = SC31L4 & !GB91_sload_path[0] & GB91_sload_path[4] & EE1L5Q;
EE1L6Q = DFFE(EE1L6Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--WD1L03Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~reg at LC8_4_I3
--operation mode is normal

WD1L03Q_lut_out = WD1L52 # WD1L62 # !WD1L72 # !WD1L91;
WD1L03Q = DFFE(WD1L03Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--SC51_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC8_8_M3
--operation mode is normal

SC51_aeb_out = SC31_aeb_out & SC41_aeb_out;


--FD3_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_5_L3
--operation mode is normal

FD3_dffs[2]_lut_out = FD3_dffs[3] & (UC82L3 # !EE1L11Q) # !FD3_dffs[3] & EE1L11Q & UC82L3;
FD3_dffs[2] = DFFE(FD3_dffs[2]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--EE1L4Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~14 at LC3_4_M3
--operation mode is normal

EE1L4Q_lut_out = !EE1L7Q & WD1L03Q;
EE1L4Q = DFFE(EE1L4Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1L21 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|TXSLD~4 at LC3_5_M3
--operation mode is normal

EE1L21 = !EE1L4Q & (!WD1L03Q # !GB02L11 # !EE1L6Q);


--SC31L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~9 at LC8_7_M3
--operation mode is normal

SC31L4 = GB91_sload_path[1] & !GB91_sload_path[3] & !GB91_sload_path[2];


--EE1L5Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~15 at LC1_5_M3
--operation mode is normal

EE1L5Q_lut_out = EE1L2 # EE1L11Q # !GB02L11 & EE1L6Q;
EE1L5Q = DFFE(EE1L5Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--EE1L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|altr_temp~9 at LC8_5_M3
--operation mode is normal

EE1L1 = SC31L4 & !GB91_sload_path[0] & GB91_sload_path[4] & EE1L5Q;


--KB1L99Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~21 at LC7_8_L3
--operation mode is normal

KB1L99Q_lut_out = TB1L33 & (KB1L59Q # KB1L99Q & !PB1L31Q) # !TB1L33 & KB1L99Q & !PB1L31Q;
KB1L99Q = DFFE(KB1L99Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--PB1L31Q is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~reg at LC4_8_C3
--operation mode is normal

PB1L31Q_lut_out = !GB92_sload_path[1] & GB92_sload_path[2] & !GB92_sload_path[4] & PB1L7;
PB1L31Q = DFFE(PB1L31Q_lut_out, GLOBAL(JE1_outclock0), KB1L141Q, , );


--KB1L11 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2243 at LC6_14_G3
--operation mode is normal

KB1L11 = !PB1L31Q & KB1L99Q;


--KB1L001Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~22 at LC6_7_L3
--operation mode is normal

KB1L001Q_lut_out = KB1L001Q & (KB1L89Q & GD1L3Q # !PB1L31Q) # !KB1L001Q & KB1L89Q & GD1L3Q;
KB1L001Q = DFFE(KB1L001Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L8 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2222 at LC4_6_C3
--operation mode is normal

KB1L8 = KB1L931Q & !PB1L61Q;


--KB1L89Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~20 at LC2_8_L3
--operation mode is normal

KB1L89Q_lut_out = KB1L89Q & (KB1L99Q & PB1L31Q # !GD1L3Q) # !KB1L89Q & KB1L99Q & PB1L31Q;
KB1L89Q = DFFE(KB1L89Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L041 is dcom:dcom_inst|DC_CTRL:DC_CTRL|timer_clrn~43 at LC10_7_L3
--operation mode is normal

KB1L041 = KB1L001Q # KB1L8 # KB1L89Q & GD1L3Q;


--KB1L831 is dcom:dcom_inst|DC_CTRL:DC_CTRL|tcal_psnd~2 at LC10_2_G3
--operation mode is normal

KB1L831 = PB1L61Q & PB1L31Q & KB1L001Q # !PB1L61Q & (KB1L931Q # PB1L31Q & KB1L001Q);


--X1_SRG[10] is led2atwddelay:LED2ATWDdelay_inst|SRG[10] at LC6_9_C1
--operation mode is normal

X1_SRG[10]_lut_out = X1_SRG[9];
X1_SRG[10] = DFFE(X1_SRG[10]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[9] is led2atwddelay:LED2ATWDdelay_inst|SRG[9] at LC5_10_C1
--operation mode is normal

X1_SRG[9]_lut_out = X1_SRG[8];
X1_SRG[9] = DFFE(X1_SRG[9]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[8] is led2atwddelay:LED2ATWDdelay_inst|SRG[8] at LC1_11_C1
--operation mode is normal

X1_SRG[8]_lut_out = X1_SRG[7];
X1_SRG[8] = DFFE(X1_SRG[8]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L11 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_512~0 at LC4_10_C1
--operation mode is normal

X1L11 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[9]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[8];


--X1_SRG[11] is led2atwddelay:LED2ATWDdelay_inst|SRG[11] at LC7_9_C1
--operation mode is normal

X1_SRG[11]_lut_out = X1_SRG[10];
X1_SRG[11] = DFFE(X1_SRG[11]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L21 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_512~1 at LC8_9_C1
--operation mode is normal

X1L21 = X1L11 & (X1_SRG[11] # !Y1_command_4_local[1]) # !X1L11 & Y1_command_4_local[1] & X1_SRG[10];


--X1_SRG[5] is led2atwddelay:LED2ATWDdelay_inst|SRG[5] at LC4_6_C1
--operation mode is normal

X1_SRG[5]_lut_out = X1_SRG[4];
X1_SRG[5] = DFFE(X1_SRG[5]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[6] is led2atwddelay:LED2ATWDdelay_inst|SRG[6] at LC5_9_C1
--operation mode is normal

X1_SRG[6]_lut_out = X1_SRG[5];
X1_SRG[6] = DFFE(X1_SRG[6]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[4] is led2atwddelay:LED2ATWDdelay_inst|SRG[4] at LC1_9_C1
--operation mode is normal

X1_SRG[4]_lut_out = X1_SRG[3];
X1_SRG[4] = DFFE(X1_SRG[4]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L9 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_511~0 at LC10_9_C1
--operation mode is normal

X1L9 = Y1_command_4_local[1] & (X1_SRG[6] # Y1_command_4_local[0]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[4];


--X1_SRG[7] is led2atwddelay:LED2ATWDdelay_inst|SRG[7] at LC6_6_C1
--operation mode is normal

X1_SRG[7]_lut_out = X1_SRG[6];
X1_SRG[7] = DFFE(X1_SRG[7]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L01 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_511~1 at LC1_8_C1
--operation mode is normal

X1L01 = X1L9 & (X1_SRG[7] # !Y1_command_4_local[0]) # !X1L9 & Y1_command_4_local[0] & X1_SRG[5];


--X1_SRG[2] is led2atwddelay:LED2ATWDdelay_inst|SRG[2] at LC3_9_C1
--operation mode is normal

X1_SRG[2]_lut_out = X1_SRG[1];
X1_SRG[2] = DFFE(X1_SRG[2]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[1] is led2atwddelay:LED2ATWDdelay_inst|SRG[1] at LC3_11_C1
--operation mode is normal

X1_SRG[1]_lut_out = X1_SRG[0];
X1_SRG[1] = DFFE(X1_SRG[1]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[0] is led2atwddelay:LED2ATWDdelay_inst|SRG[0] at LC8_11_C1
--operation mode is normal

X1_SRG[0]_lut_out = !X1_SRG[15] & X1L3 & X1L4;
X1_SRG[0] = DFFE(X1_SRG[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L7 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_510~0 at LC9_10_C1
--operation mode is normal

X1L7 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[1]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[0];


--X1_SRG[3] is led2atwddelay:LED2ATWDdelay_inst|SRG[3] at LC4_9_C1
--operation mode is normal

X1_SRG[3]_lut_out = X1_SRG[2];
X1_SRG[3] = DFFE(X1_SRG[3]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L8 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_510~1 at LC9_9_C1
--operation mode is normal

X1L8 = X1L7 & (X1_SRG[3] # !Y1_command_4_local[1]) # !X1L7 & Y1_command_4_local[1] & X1_SRG[2];


--X1L5 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_509~0 at LC6_8_C1
--operation mode is normal

X1L5 = Y1_command_4_local[2] & (Y1_command_4_local[3] # X1L01) # !Y1_command_4_local[2] & !Y1_command_4_local[3] & X1L8;


--X1_SRG[13] is led2atwddelay:LED2ATWDdelay_inst|SRG[13] at LC2_11_C1
--operation mode is normal

X1_SRG[13]_lut_out = X1_SRG[12];
X1_SRG[13] = DFFE(X1_SRG[13]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[14] is led2atwddelay:LED2ATWDdelay_inst|SRG[14] at LC7_11_C1
--operation mode is normal

X1_SRG[14]_lut_out = X1_SRG[13];
X1_SRG[14] = DFFE(X1_SRG[14]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[12] is led2atwddelay:LED2ATWDdelay_inst|SRG[12] at LC10_10_C1
--operation mode is normal

X1_SRG[12]_lut_out = X1_SRG[11];
X1_SRG[12] = DFFE(X1_SRG[12]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L31 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_513~0 at LC1_10_C1
--operation mode is normal

X1L31 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[14]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[12];


--X1_SRG[15] is led2atwddelay:LED2ATWDdelay_inst|SRG[15] at LC10_11_C1
--operation mode is normal

X1_SRG[15]_lut_out = X1_SRG[14];
X1_SRG[15] = DFFE(X1_SRG[15]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L41 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_513~1 at LC6_10_C1
--operation mode is normal

X1L41 = X1L31 & (X1_SRG[15] # !Y1_command_4_local[0]) # !X1L31 & Y1_command_4_local[0] & X1_SRG[13];


--X1L6 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_509~1 at LC9_8_C1
--operation mode is normal

X1L6 = X1L5 & (X1L41 # !Y1_command_4_local[3]) # !X1L5 & Y1_command_4_local[3] & X1L21;


--BB1L821Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0 at LC6_11_G1
--operation mode is normal

BB1L821Q_lut_out = BB1L562Q # BB1L821Q & BB1_reduce_or_165 # !BB1L452Q;
BB1L821Q = DFFE(BB1L821Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB1L41 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|set_sig~8 at LC7_8_C1
--operation mode is normal

DB1L41 = DB1_ATWDTrigger_sig # Y1_command_0_local[3] & !BB1L821Q & X1L6;


--DB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old at LC2_8_C1
--operation mode is normal

DB1_enable_old_lut_out = Y1_command_0_local[0];
DB1_enable_old = DFFE(DB1_enable_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB1L01 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~239 at LC8_8_C1
--operation mode is normal

DB1L01 = !DB1_enable_old & Y1_command_0_local[0] & !BB1L821Q;


--BB1L902Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0 at LC10_12_G1
--operation mode is normal

BB1L902Q_lut_out = BB1L362Q # BB1L902Q & (BB1L852Q # !BB1L102);
BB1L902Q = DFFE(BB1L902Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC10_15_C1
--operation mode is normal

DB1_enable_disc_sig_lut_out = DB1_ATWDTrigger_sig & !H1L1 & !DB1_enable_disc_old # !DB1_ATWDTrigger_sig & (DB1_enable_disc_sig # !H1L1 & !DB1_enable_disc_old);
DB1_enable_disc_sig = DFFE(DB1_enable_disc_sig_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--DB1L9 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~36 at LC7_14_C1
--operation mode is normal

DB1L9 = BB1L821Q # !DB1_enable_disc_sig;


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable at LC10_3_C1
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L5Q # H1L6Q & H1_atwd0_pong_enable;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L1 is atwd_ping_pong:inst_atwd_ping_pong|atwd0_enable_disc_sig~2 at LC6_16_C1
--operation mode is normal

H1L1 = Y1_command_0_local[1] & Y1_command_0_local[15] & !H1_atwd0_pong_enable # !Y1_command_0_local[1] & (!H1_atwd0_pong_enable # !Y1_command_0_local[15]);


--CB1L831Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC8_6_R2
--operation mode is normal

CB1L831Q_lut_out = CB1L871Q # CB1L831Q & (CB1L571Q # !CB1L451);
CB1L831Q = DFFE(CB1L831Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|Select_129_rtl_34_rtl_336~1 at LC5_16_G1
--operation mode is normal

BB1L012 = BB1L162Q & !CB1L831Q;


--BB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28] at LC6_13_G4
--operation mode is normal

BB1_digitize_cnt[28]_lut_out = BB1L802 & (BB1_digitize_cnt[28] # BB1L552Q & BB1L021) # !BB1L802 & BB1L552Q & BB1L021;
BB1_digitize_cnt[28] = DFFE(BB1_digitize_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29] at LC7_14_G4
--operation mode is normal

BB1_digitize_cnt[29]_lut_out = BB1L802 & (BB1_digitize_cnt[29] # BB1L552Q & BB1L221) # !BB1L802 & BB1L552Q & BB1L221;
BB1_digitize_cnt[29] = DFFE(BB1_digitize_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30] at LC10_14_G4
--operation mode is normal

BB1_digitize_cnt[30]_lut_out = BB1L802 & (BB1_digitize_cnt[30] # BB1L552Q & BB1L421) # !BB1L802 & BB1L552Q & BB1L421;
BB1_digitize_cnt[30] = DFFE(BB1_digitize_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31] at LC8_14_G4
--operation mode is normal

BB1_digitize_cnt[31]_lut_out = BB1L802 & (BB1_digitize_cnt[31] # BB1L552Q & BB1L621) # !BB1L802 & BB1L552Q & BB1L621;
BB1_digitize_cnt[31] = DFFE(BB1_digitize_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~95 at LC9_14_G4
--operation mode is normal

BB1L681 = BB1_digitize_cnt[31] # BB1_digitize_cnt[30] # BB1_digitize_cnt[28] # BB1_digitize_cnt[29];


--BB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24] at LC3_13_G4
--operation mode is normal

BB1_digitize_cnt[24]_lut_out = BB1_digitize_cnt[24] & (BB1L802 # BB1L552Q & BB1L211) # !BB1_digitize_cnt[24] & BB1L552Q & BB1L211;
BB1_digitize_cnt[24] = DFFE(BB1_digitize_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25] at LC5_13_G4
--operation mode is normal

BB1_digitize_cnt[25]_lut_out = BB1_digitize_cnt[25] & (BB1L802 # BB1L552Q & BB1L411) # !BB1_digitize_cnt[25] & BB1L552Q & BB1L411;
BB1_digitize_cnt[25] = DFFE(BB1_digitize_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26] at LC10_13_G4
--operation mode is normal

BB1_digitize_cnt[26]_lut_out = BB1L802 & (BB1_digitize_cnt[26] # BB1L552Q & BB1L611) # !BB1L802 & BB1L552Q & BB1L611;
BB1_digitize_cnt[26] = DFFE(BB1_digitize_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27] at LC9_13_G4
--operation mode is normal

BB1_digitize_cnt[27]_lut_out = BB1L802 & (BB1_digitize_cnt[27] # BB1L552Q & BB1L811) # !BB1L802 & BB1L552Q & BB1L811;
BB1_digitize_cnt[27] = DFFE(BB1_digitize_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~100 at LC8_13_G4
--operation mode is normal

BB1L781 = BB1_digitize_cnt[24] # BB1_digitize_cnt[27] # BB1_digitize_cnt[25] # BB1_digitize_cnt[26];


--BB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20] at LC8_16_G4
--operation mode is normal

BB1_digitize_cnt[20]_lut_out = BB1_digitize_cnt[20] & (BB1L802 # BB1L552Q & BB1L401) # !BB1_digitize_cnt[20] & BB1L552Q & BB1L401;
BB1_digitize_cnt[20] = DFFE(BB1_digitize_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21] at LC2_13_G4
--operation mode is normal

BB1_digitize_cnt[21]_lut_out = BB1_digitize_cnt[21] & (BB1L802 # BB1L552Q & BB1L601) # !BB1_digitize_cnt[21] & BB1L552Q & BB1L601;
BB1_digitize_cnt[21] = DFFE(BB1_digitize_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22] at LC1_13_G4
--operation mode is normal

BB1_digitize_cnt[22]_lut_out = BB1_digitize_cnt[22] & (BB1L802 # BB1L552Q & BB1L801) # !BB1_digitize_cnt[22] & BB1L552Q & BB1L801;
BB1_digitize_cnt[22] = DFFE(BB1_digitize_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23] at LC4_11_G4
--operation mode is normal

BB1_digitize_cnt[23]_lut_out = BB1_digitize_cnt[23] & (BB1L802 # BB1L011 & BB1L552Q) # !BB1_digitize_cnt[23] & BB1L011 & BB1L552Q;
BB1_digitize_cnt[23] = DFFE(BB1_digitize_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~109 at LC4_13_G4
--operation mode is normal

BB1L881 = BB1_digitize_cnt[22] # BB1_digitize_cnt[20] # BB1_digitize_cnt[21] # BB1_digitize_cnt[23];


--BB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16] at LC6_11_G4
--operation mode is normal

BB1_digitize_cnt[16]_lut_out = BB1L802 & (BB1_digitize_cnt[16] # BB1L69 & BB1L552Q) # !BB1L802 & BB1L69 & BB1L552Q;
BB1_digitize_cnt[16] = DFFE(BB1_digitize_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17] at LC2_11_G4
--operation mode is normal

BB1_digitize_cnt[17]_lut_out = BB1L89 & (BB1L552Q # BB1_digitize_cnt[17] & BB1L802) # !BB1L89 & BB1_digitize_cnt[17] & BB1L802;
BB1_digitize_cnt[17] = DFFE(BB1_digitize_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18] at LC7_11_G4
--operation mode is normal

BB1_digitize_cnt[18]_lut_out = BB1_digitize_cnt[18] & (BB1L802 # BB1L001 & BB1L552Q) # !BB1_digitize_cnt[18] & BB1L001 & BB1L552Q;
BB1_digitize_cnt[18] = DFFE(BB1_digitize_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19] at LC10_11_G4
--operation mode is normal

BB1_digitize_cnt[19]_lut_out = BB1_digitize_cnt[19] & (BB1L802 # BB1L201 & BB1L552Q) # !BB1_digitize_cnt[19] & BB1L201 & BB1L552Q;
BB1_digitize_cnt[19] = DFFE(BB1_digitize_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~122 at LC3_11_G4
--operation mode is normal

BB1L981 = BB1_digitize_cnt[18] # BB1_digitize_cnt[17] # BB1_digitize_cnt[19] # BB1_digitize_cnt[16];


--BB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~263 at LC5_15_G4
--operation mode is normal

BB1L491 = BB1L881 # BB1L981 # BB1L681 # BB1L781;


--BB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12] at LC10_9_G4
--operation mode is normal

BB1_digitize_cnt[12]_lut_out = BB1L552Q & (BB1L88 # BB1_digitize_cnt[12] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[12] & BB1L802;
BB1_digitize_cnt[12] = DFFE(BB1_digitize_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13] at LC10_16_G4
--operation mode is normal

BB1_digitize_cnt[13]_lut_out = BB1_digitize_cnt[13] & (BB1L802 # BB1L552Q & BB1L09) # !BB1_digitize_cnt[13] & BB1L552Q & BB1L09;
BB1_digitize_cnt[13] = DFFE(BB1_digitize_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14] at LC1_9_G4
--operation mode is normal

BB1_digitize_cnt[14]_lut_out = BB1L552Q & (BB1L29 # BB1_digitize_cnt[14] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[14] & BB1L802;
BB1_digitize_cnt[14] = DFFE(BB1_digitize_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15] at LC2_9_G4
--operation mode is normal

BB1_digitize_cnt[15]_lut_out = BB1L552Q & (BB1L49 # BB1_digitize_cnt[15] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[15] & BB1L802;
BB1_digitize_cnt[15] = DFFE(BB1_digitize_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~139 at LC9_9_G4
--operation mode is normal

BB1L091 = BB1_digitize_cnt[15] # BB1_digitize_cnt[14] # BB1_digitize_cnt[13] # BB1_digitize_cnt[12];


--BB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8] at LC8_9_G4
--operation mode is normal

BB1_digitize_cnt[8]_lut_out = BB1L552Q & (BB1L08 # BB1_digitize_cnt[8] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[8] & BB1L802;
BB1_digitize_cnt[8] = DFFE(BB1_digitize_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10] at LC6_9_G4
--operation mode is normal

BB1_digitize_cnt[10]_lut_out = BB1L552Q & (BB1L48 # BB1_digitize_cnt[10] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[10] & BB1L802;
BB1_digitize_cnt[10] = DFFE(BB1_digitize_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11] at LC2_16_G4
--operation mode is normal

BB1_digitize_cnt[11]_lut_out = BB1_digitize_cnt[11] & (BB1L802 # BB1L552Q & BB1L68) # !BB1_digitize_cnt[11] & BB1L552Q & BB1L68;
BB1_digitize_cnt[11] = DFFE(BB1_digitize_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9] at LC5_9_G4
--operation mode is normal

BB1_digitize_cnt[9]_lut_out = BB1L552Q & (BB1L28 # BB1_digitize_cnt[9] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[9] & BB1L802;
BB1_digitize_cnt[9] = DFFE(BB1_digitize_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~160 at LC4_9_G4
--operation mode is normal

BB1L191 = BB1_digitize_cnt[10] # BB1_digitize_cnt[11] # BB1_digitize_cnt[8] # !BB1_digitize_cnt[9];


--BB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4] at LC6_16_G4
--operation mode is normal

BB1_digitize_cnt[4]_lut_out = BB1_digitize_cnt[4] & (BB1L802 # BB1L552Q & BB1L27) # !BB1_digitize_cnt[4] & BB1L552Q & BB1L27;
BB1_digitize_cnt[4] = DFFE(BB1_digitize_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5] at LC3_15_G4
--operation mode is normal

BB1_digitize_cnt[5]_lut_out = BB1L552Q & (BB1L47 # BB1_digitize_cnt[5] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[5] & BB1L802;
BB1_digitize_cnt[5] = DFFE(BB1_digitize_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6] at LC5_11_G4
--operation mode is normal

BB1_digitize_cnt[6]_lut_out = BB1_digitize_cnt[6] & (BB1L802 # BB1L552Q & BB1L67) # !BB1_digitize_cnt[6] & BB1L552Q & BB1L67;
BB1_digitize_cnt[6] = DFFE(BB1_digitize_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7] at LC9_11_G4
--operation mode is normal

BB1_digitize_cnt[7]_lut_out = BB1_digitize_cnt[7] & (BB1L802 # BB1L552Q & BB1L87) # !BB1_digitize_cnt[7] & BB1L552Q & BB1L87;
BB1_digitize_cnt[7] = DFFE(BB1_digitize_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~185 at LC8_11_G4
--operation mode is normal

BB1L291 = BB1_digitize_cnt[7] # BB1_digitize_cnt[4] # BB1_digitize_cnt[6] # BB1_digitize_cnt[5];


--BB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0] at LC3_8_G4
--operation mode is normal

BB1_digitize_cnt[0]_lut_out = BB1L552Q & (BB1L46 # BB1_digitize_cnt[0] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[0] & BB1L802;
BB1_digitize_cnt[0] = DFFE(BB1_digitize_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1] at LC3_9_G4
--operation mode is normal

BB1_digitize_cnt[1]_lut_out = BB1_digitize_cnt[1] & (BB1L802 # BB1L552Q & BB1L66) # !BB1_digitize_cnt[1] & BB1L552Q & BB1L66;
BB1_digitize_cnt[1] = DFFE(BB1_digitize_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2] at LC4_8_G4
--operation mode is normal

BB1_digitize_cnt[2]_lut_out = BB1L552Q & (BB1L86 # BB1_digitize_cnt[2] & BB1L802) # !BB1L552Q & BB1_digitize_cnt[2] & BB1L802;
BB1_digitize_cnt[2] = DFFE(BB1_digitize_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3] at LC2_8_G4
--operation mode is normal

BB1_digitize_cnt[3]_lut_out = BB1L07 & (BB1L552Q # BB1_digitize_cnt[3] & BB1L802) # !BB1L07 & BB1_digitize_cnt[3] & BB1L802;
BB1_digitize_cnt[3] = DFFE(BB1_digitize_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~214 at LC1_8_G4
--operation mode is normal

BB1L391 = BB1_digitize_cnt[0] # BB1_digitize_cnt[3] # BB1_digitize_cnt[2] # BB1_digitize_cnt[1];


--BB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~268 at LC7_9_G4
--operation mode is normal

BB1L591 = BB1L091 # BB1L291 # BB1L391 # BB1L191;


--DB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC6_2_L1
--operation mode is normal

DB1_TriggerComplete_in_sync_lut_out = DB1_TriggerComplete_in_0;
DB1_TriggerComplete_in_sync = DFFE(DB1_TriggerComplete_in_sync_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1_reduce_nor_45 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45 at LC3_16_G4
--operation mode is normal

BB1_reduce_nor_45 = BB1L491 # BB1L591;


--BB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28] at LC9_13_U1
--operation mode is normal

BB1_settle_cnt[28]_lut_out = BB1L462Q & (BB1L75 # BB1_settle_cnt[28] & BB1_reduce_or_180) # !BB1L462Q & BB1_settle_cnt[28] & BB1_reduce_or_180;
BB1_settle_cnt[28] = DFFE(BB1_settle_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29] at LC8_13_U1
--operation mode is normal

BB1_settle_cnt[29]_lut_out = BB1L462Q & (BB1L95 # BB1_settle_cnt[29] & BB1_reduce_or_180) # !BB1L462Q & BB1_settle_cnt[29] & BB1_reduce_or_180;
BB1_settle_cnt[29] = DFFE(BB1_settle_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30] at LC4_12_U1
--operation mode is normal

BB1_settle_cnt[30]_lut_out = BB1_settle_cnt[30] & (BB1_reduce_or_180 # BB1L16 & BB1L462Q) # !BB1_settle_cnt[30] & BB1L16 & BB1L462Q;
BB1_settle_cnt[30] = DFFE(BB1_settle_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31] at LC6_12_U1
--operation mode is normal

BB1_settle_cnt[31]_lut_out = BB1_settle_cnt[31] & (BB1_reduce_or_180 # BB1L36 & BB1L462Q) # !BB1_settle_cnt[31] & BB1L36 & BB1L462Q;
BB1_settle_cnt[31] = DFFE(BB1_settle_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~95 at LC7_12_U1
--operation mode is normal

BB1L571 = BB1_settle_cnt[31] # BB1_settle_cnt[29] # BB1_settle_cnt[30] # BB1_settle_cnt[28];


--BB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24] at LC3_12_U1
--operation mode is normal

BB1_settle_cnt[24]_lut_out = BB1_settle_cnt[24] & (BB1_reduce_or_180 # BB1L462Q & BB1L94) # !BB1_settle_cnt[24] & BB1L462Q & BB1L94;
BB1_settle_cnt[24] = DFFE(BB1_settle_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25] at LC5_12_U1
--operation mode is normal

BB1_settle_cnt[25]_lut_out = BB1_settle_cnt[25] & (BB1_reduce_or_180 # BB1L462Q & BB1L15) # !BB1_settle_cnt[25] & BB1L462Q & BB1L15;
BB1_settle_cnt[25] = DFFE(BB1_settle_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26] at LC10_13_U1
--operation mode is normal

BB1_settle_cnt[26]_lut_out = BB1L462Q & (BB1L35 # BB1_reduce_or_180 & BB1_settle_cnt[26]) # !BB1L462Q & BB1_reduce_or_180 & BB1_settle_cnt[26];
BB1_settle_cnt[26] = DFFE(BB1_settle_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27] at LC7_13_U1
--operation mode is normal

BB1_settle_cnt[27]_lut_out = BB1L462Q & (BB1L55 # BB1_settle_cnt[27] & BB1_reduce_or_180) # !BB1L462Q & BB1_settle_cnt[27] & BB1_reduce_or_180;
BB1_settle_cnt[27] = DFFE(BB1_settle_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~100 at LC10_12_U1
--operation mode is normal

BB1L671 = BB1_settle_cnt[24] # BB1_settle_cnt[26] # BB1_settle_cnt[25] # BB1_settle_cnt[27];


--BB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20] at LC1_10_U1
--operation mode is normal

BB1_settle_cnt[20]_lut_out = BB1_settle_cnt[20] & (BB1_reduce_or_180 # BB1L14 & BB1L462Q) # !BB1_settle_cnt[20] & BB1L14 & BB1L462Q;
BB1_settle_cnt[20] = DFFE(BB1_settle_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21] at LC4_10_U1
--operation mode is normal

BB1_settle_cnt[21]_lut_out = BB1_settle_cnt[21] & (BB1_reduce_or_180 # BB1L34 & BB1L462Q) # !BB1_settle_cnt[21] & BB1L34 & BB1L462Q;
BB1_settle_cnt[21] = DFFE(BB1_settle_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22] at LC6_10_U1
--operation mode is normal

BB1_settle_cnt[22]_lut_out = BB1_settle_cnt[22] & (BB1_reduce_or_180 # BB1L54 & BB1L462Q) # !BB1_settle_cnt[22] & BB1L54 & BB1L462Q;
BB1_settle_cnt[22] = DFFE(BB1_settle_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23] at LC10_10_U1
--operation mode is normal

BB1_settle_cnt[23]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[23] # BB1L74 & BB1L462Q) # !BB1_reduce_or_180 & BB1L74 & BB1L462Q;
BB1_settle_cnt[23] = DFFE(BB1_settle_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~109 at LC5_10_U1
--operation mode is normal

BB1L771 = BB1_settle_cnt[22] # BB1_settle_cnt[20] # BB1_settle_cnt[21] # BB1_settle_cnt[23];


--BB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16] at LC6_14_U1
--operation mode is normal

BB1_settle_cnt[16]_lut_out = BB1_settle_cnt[16] & (BB1_reduce_or_180 # BB1L462Q & BB1L33) # !BB1_settle_cnt[16] & BB1L462Q & BB1L33;
BB1_settle_cnt[16] = DFFE(BB1_settle_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17] at LC3_10_U1
--operation mode is normal

BB1_settle_cnt[17]_lut_out = BB1_settle_cnt[17] & (BB1_reduce_or_180 # BB1L53 & BB1L462Q) # !BB1_settle_cnt[17] & BB1L53 & BB1L462Q;
BB1_settle_cnt[17] = DFFE(BB1_settle_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18] at LC5_14_U1
--operation mode is normal

BB1_settle_cnt[18]_lut_out = BB1_settle_cnt[18] & (BB1_reduce_or_180 # BB1L462Q & BB1L73) # !BB1_settle_cnt[18] & BB1L462Q & BB1L73;
BB1_settle_cnt[18] = DFFE(BB1_settle_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19] at LC8_10_U1
--operation mode is normal

BB1_settle_cnt[19]_lut_out = BB1_settle_cnt[19] & (BB1_reduce_or_180 # BB1L93 & BB1L462Q) # !BB1_settle_cnt[19] & BB1L93 & BB1L462Q;
BB1_settle_cnt[19] = DFFE(BB1_settle_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~122 at LC9_10_U1
--operation mode is normal

BB1L871 = BB1_settle_cnt[19] # BB1_settle_cnt[16] # BB1_settle_cnt[17] # BB1_settle_cnt[18];


--BB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~263 at LC2_10_U1
--operation mode is normal

BB1L381 = BB1L671 # BB1L571 # BB1L771 # BB1L871;


--BB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12] at LC3_14_U1
--operation mode is normal

BB1_settle_cnt[12]_lut_out = BB1L462Q & (BB1L52 # BB1_settle_cnt[12] & BB1_reduce_or_180) # !BB1L462Q & BB1_settle_cnt[12] & BB1_reduce_or_180;
BB1_settle_cnt[12] = DFFE(BB1_settle_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13] at LC8_12_U1
--operation mode is normal

BB1_settle_cnt[13]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[13] # BB1L462Q & BB1L72) # !BB1_reduce_or_180 & BB1L462Q & BB1L72;
BB1_settle_cnt[13] = DFFE(BB1_settle_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14] at LC1_12_U1
--operation mode is normal

BB1_settle_cnt[14]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[14] # BB1L92 & BB1L462Q) # !BB1_reduce_or_180 & BB1L92 & BB1L462Q;
BB1_settle_cnt[14] = DFFE(BB1_settle_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15] at LC2_12_U1
--operation mode is normal

BB1_settle_cnt[15]_lut_out = BB1_settle_cnt[15] & (BB1_reduce_or_180 # BB1L462Q & BB1L13) # !BB1_settle_cnt[15] & BB1L462Q & BB1L13;
BB1_settle_cnt[15] = DFFE(BB1_settle_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~139 at LC9_12_U1
--operation mode is normal

BB1L971 = BB1_settle_cnt[13] # BB1_settle_cnt[14] # BB1_settle_cnt[15] # BB1_settle_cnt[12];


--BB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8] at LC8_8_U1
--operation mode is normal

BB1_settle_cnt[8]_lut_out = BB1L462Q & (BB1L71 # BB1_reduce_or_180 & BB1_settle_cnt[8]) # !BB1L462Q & BB1_reduce_or_180 & BB1_settle_cnt[8];
BB1_settle_cnt[8] = DFFE(BB1_settle_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9] at LC10_8_U1
--operation mode is normal

BB1_settle_cnt[9]_lut_out = BB1L462Q & (BB1L91 # BB1_settle_cnt[9] & BB1_reduce_or_180) # !BB1L462Q & BB1_settle_cnt[9] & BB1_reduce_or_180;
BB1_settle_cnt[9] = DFFE(BB1_settle_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10] at LC5_8_U1
--operation mode is normal

BB1_settle_cnt[10]_lut_out = BB1L462Q & (BB1L12 # BB1_settle_cnt[10] & BB1_reduce_or_180) # !BB1L462Q & BB1_settle_cnt[10] & BB1_reduce_or_180;
BB1_settle_cnt[10] = DFFE(BB1_settle_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11] at LC9_8_U1
--operation mode is normal

BB1_settle_cnt[11]_lut_out = BB1L462Q & (BB1L32 # BB1_settle_cnt[11] & BB1_reduce_or_180) # !BB1L462Q & BB1_settle_cnt[11] & BB1_reduce_or_180;
BB1_settle_cnt[11] = DFFE(BB1_settle_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~160 at LC7_8_U1
--operation mode is normal

BB1L081 = BB1_settle_cnt[10] # BB1_settle_cnt[8] # BB1_settle_cnt[9] # BB1_settle_cnt[11];


--BB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4] at LC3_7_U1
--operation mode is normal

BB1_settle_cnt[4]_lut_out = BB1_settle_cnt[4] & (BB1_reduce_or_180 # BB1L462Q & BB1L9) # !BB1_settle_cnt[4] & BB1L462Q & BB1L9;
BB1_settle_cnt[4] = DFFE(BB1_settle_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5] at LC4_6_U1
--operation mode is normal

BB1_settle_cnt[5]_lut_out = BB1_reduce_or_180 & (BB1_settle_cnt[5] # BB1L462Q & BB1L11) # !BB1_reduce_or_180 & BB1L462Q & BB1L11;
BB1_settle_cnt[5] = DFFE(BB1_settle_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6] at LC1_8_U1
--operation mode is normal

BB1_settle_cnt[6]_lut_out = BB1_settle_cnt[6] & (BB1_reduce_or_180 # BB1L31 & BB1L462Q) # !BB1_settle_cnt[6] & BB1L31 & BB1L462Q;
BB1_settle_cnt[6] = DFFE(BB1_settle_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7] at LC3_8_U1
--operation mode is normal

BB1_settle_cnt[7]_lut_out = BB1_settle_cnt[7] & (BB1_reduce_or_180 # BB1L51 & BB1L462Q) # !BB1_settle_cnt[7] & BB1L51 & BB1L462Q;
BB1_settle_cnt[7] = DFFE(BB1_settle_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~185 at LC4_7_U1
--operation mode is normal

BB1L181 = BB1_settle_cnt[4] # BB1_settle_cnt[6] # BB1_settle_cnt[5] # !BB1_settle_cnt[7];


--BB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0] at LC6_8_U1
--operation mode is normal

BB1_settle_cnt[0]_lut_out = BB1_settle_cnt[0] & (BB1_reduce_or_180 # BB1L1 & BB1L462Q) # !BB1_settle_cnt[0] & BB1L1 & BB1L462Q;
BB1_settle_cnt[0] = DFFE(BB1_settle_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1] at LC4_8_U1
--operation mode is normal

BB1_settle_cnt[1]_lut_out = BB1_settle_cnt[1] & (BB1_reduce_or_180 # BB1L462Q & BB1L3) # !BB1_settle_cnt[1] & BB1L462Q & BB1L3;
BB1_settle_cnt[1] = DFFE(BB1_settle_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2] at LC2_8_U1
--operation mode is normal

BB1_settle_cnt[2]_lut_out = BB1_settle_cnt[2] & (BB1_reduce_or_180 # BB1L462Q & BB1L5) # !BB1_settle_cnt[2] & BB1L462Q & BB1L5;
BB1_settle_cnt[2] = DFFE(BB1_settle_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3] at LC1_7_U1
--operation mode is normal

BB1_settle_cnt[3]_lut_out = BB1_settle_cnt[3] & (BB1_reduce_or_180 # BB1L462Q & BB1L7) # !BB1_settle_cnt[3] & BB1L462Q & BB1L7;
BB1_settle_cnt[3] = DFFE(BB1_settle_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~214 at LC2_7_U1
--operation mode is normal

BB1L281 = BB1_settle_cnt[3] # BB1_settle_cnt[1] # BB1_settle_cnt[0] # BB1_settle_cnt[2];


--BB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~268 at LC3_16_U1
--operation mode is normal

BB1L481 = BB1L971 # BB1L181 # BB1L281 # BB1L081;


--BB1_reduce_nor_29 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29 at LC5_16_G4
--operation mode is normal

BB1_reduce_nor_29 = BB1L481 # BB1L381;


--BB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|Select_133_rtl_36_rtl_338~4 at LC3_12_G1
--operation mode is normal

BB1L112 = BB1_channel[0] & BB1_channel[1];


--BB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~0 at LC8_12_G1
--operation mode is normal

BB1L302 = !BB1L362Q & !BB1L852Q;


--BB1L912 is atwd:atwd0|atwd_control:inst_atwd_control|Select_176_rtl_66~63 at LC5_11_G1
--operation mode is normal

BB1L912 = BB1L752Q # BB1L652Q # BB1L262Q # !BB1L452Q;


--CB1L571Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~9 at LC5_5_R2
--operation mode is normal

CB1L571Q_lut_out = CB1L471Q & !GB1_sload_path[1] & CB1L351 # !CB1L471Q & (BB1L352Q # !GB1_sload_path[1] & CB1L351);
CB1L571Q = DFFE(CB1L571Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~12 at LC3_1_R2
--operation mode is normal

CB1L871Q_lut_out = !CB1L841 & !GB1_sload_path[1] & CB1L771Q & !CB1L741;
CB1L871Q = DFFE(CB1L871Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L821Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0 at LC8_7_C1
--operation mode is normal

BB2L821Q_lut_out = BB2L362Q # BB2L821Q & BB2_reduce_or_165 # !BB1L452Q;
BB2L821Q = DFFE(BB2L821Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB2L51 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|set_sig~8 at LC3_7_C1
--operation mode is normal

DB2L51 = DB2_ATWDTrigger_sig # !BB2L821Q & Y1_command_0_local[11] & X1L6;


--DB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old at LC7_7_C1
--operation mode is normal

DB2_enable_old_lut_out = Y1_command_0_local[8];
DB2_enable_old = DFFE(DB2_enable_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB2L11 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~243 at LC4_7_C1
--operation mode is normal

DB2L11 = !BB2L821Q & !DB2_enable_old;


--BB2L902Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0 at LC2_7_C1
--operation mode is normal

BB2L902Q_lut_out = BB2L162Q # BB2L902Q & (BB2L752Q # !BB2L102);
BB2L902Q = DFFE(BB2L902Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--DB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC7_6_C1
--operation mode is normal

DB2_enable_disc_sig_lut_out = DB2_enable_disc_old & DB2_enable_disc_sig & !DB2_ATWDTrigger_sig # !DB2_enable_disc_old & (DB2_enable_disc_sig & !DB2_ATWDTrigger_sig # !H1L8);
DB2_enable_disc_sig = DFFE(DB2_enable_disc_sig_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2L9 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~36 at LC5_7_C1
--operation mode is normal

DB2L9 = BB2L821Q # !DB2_enable_disc_sig;


--DB2L01 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~239 at LC6_7_C1
--operation mode is normal

DB2L01 = !BB2L821Q & Y1_command_0_local[8] & !DB2_enable_old;


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable at LC6_3_C1
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L11Q # H1L21Q & H1_atwd1_pong_enable;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L8 is atwd_ping_pong:inst_atwd_ping_pong|atwd1_enable_disc_sig~2 at LC7_3_C1
--operation mode is normal

H1L8 = Y1_command_0_local[9] & Y1_command_0_local[15] & !H1_atwd1_pong_enable # !Y1_command_0_local[9] & (!H1_atwd1_pong_enable # !Y1_command_0_local[15]);


--CB2L831Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC4_11_H2
--operation mode is normal

CB2L831Q_lut_out = CB2L871Q # CB2L831Q & (CB2L571Q # !CB2L451);
CB2L831Q = DFFE(CB2L831Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|Select_129_rtl_15_rtl_319~1 at LC10_3_U2
--operation mode is normal

BB2L012 = BB2L952Q & !CB2L831Q;


--BB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28] at LC1_15_U4
--operation mode is normal

BB2_digitize_cnt[28]_lut_out = BB2_digitize_cnt[28] & (BB2L802 # BB2L452Q & BB2L021) # !BB2_digitize_cnt[28] & BB2L452Q & BB2L021;
BB2_digitize_cnt[28] = DFFE(BB2_digitize_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29] at LC8_14_U4
--operation mode is normal

BB2_digitize_cnt[29]_lut_out = BB2_digitize_cnt[29] & (BB2L802 # BB2L452Q & BB2L221) # !BB2_digitize_cnt[29] & BB2L452Q & BB2L221;
BB2_digitize_cnt[29] = DFFE(BB2_digitize_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30] at LC10_14_U4
--operation mode is normal

BB2_digitize_cnt[30]_lut_out = BB2_digitize_cnt[30] & (BB2L802 # BB2L452Q & BB2L421) # !BB2_digitize_cnt[30] & BB2L452Q & BB2L421;
BB2_digitize_cnt[30] = DFFE(BB2_digitize_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31] at LC7_14_U4
--operation mode is normal

BB2_digitize_cnt[31]_lut_out = BB2L802 & (BB2_digitize_cnt[31] # BB2L452Q & BB2L621) # !BB2L802 & BB2L452Q & BB2L621;
BB2_digitize_cnt[31] = DFFE(BB2_digitize_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~95 at LC9_14_U4
--operation mode is normal

BB2L681 = BB2_digitize_cnt[29] # BB2_digitize_cnt[31] # BB2_digitize_cnt[30] # BB2_digitize_cnt[28];


--BB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24] at LC3_13_U4
--operation mode is normal

BB2_digitize_cnt[24]_lut_out = BB2_digitize_cnt[24] & (BB2L802 # BB2L452Q & BB2L211) # !BB2_digitize_cnt[24] & BB2L452Q & BB2L211;
BB2_digitize_cnt[24] = DFFE(BB2_digitize_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25] at LC5_13_U4
--operation mode is normal

BB2_digitize_cnt[25]_lut_out = BB2_digitize_cnt[25] & (BB2L802 # BB2L452Q & BB2L411) # !BB2_digitize_cnt[25] & BB2L452Q & BB2L411;
BB2_digitize_cnt[25] = DFFE(BB2_digitize_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26] at LC3_16_U4
--operation mode is normal

BB2_digitize_cnt[26]_lut_out = BB2L802 & (BB2_digitize_cnt[26] # BB2L452Q & BB2L611) # !BB2L802 & BB2L452Q & BB2L611;
BB2_digitize_cnt[26] = DFFE(BB2_digitize_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27] at LC6_13_U4
--operation mode is normal

BB2_digitize_cnt[27]_lut_out = BB2L802 & (BB2_digitize_cnt[27] # BB2L452Q & BB2L811) # !BB2L802 & BB2L452Q & BB2L811;
BB2_digitize_cnt[27] = DFFE(BB2_digitize_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~100 at LC8_13_U4
--operation mode is normal

BB2L781 = BB2_digitize_cnt[24] # BB2_digitize_cnt[25] # BB2_digitize_cnt[26] # BB2_digitize_cnt[27];


--BB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20] at LC7_13_U4
--operation mode is normal

BB2_digitize_cnt[20]_lut_out = BB2_digitize_cnt[20] & (BB2L802 # BB2L452Q & BB2L401) # !BB2_digitize_cnt[20] & BB2L452Q & BB2L401;
BB2_digitize_cnt[20] = DFFE(BB2_digitize_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21] at LC4_13_U4
--operation mode is normal

BB2_digitize_cnt[21]_lut_out = BB2_digitize_cnt[21] & (BB2L802 # BB2L452Q & BB2L601) # !BB2_digitize_cnt[21] & BB2L452Q & BB2L601;
BB2_digitize_cnt[21] = DFFE(BB2_digitize_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22] at LC1_13_U4
--operation mode is normal

BB2_digitize_cnt[22]_lut_out = BB2_digitize_cnt[22] & (BB2L802 # BB2L452Q & BB2L801) # !BB2_digitize_cnt[22] & BB2L452Q & BB2L801;
BB2_digitize_cnt[22] = DFFE(BB2_digitize_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23] at LC2_13_U4
--operation mode is normal

BB2_digitize_cnt[23]_lut_out = BB2_digitize_cnt[23] & (BB2L802 # BB2L452Q & BB2L011) # !BB2_digitize_cnt[23] & BB2L452Q & BB2L011;
BB2_digitize_cnt[23] = DFFE(BB2_digitize_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~109 at LC10_13_U4
--operation mode is normal

BB2L881 = BB2_digitize_cnt[21] # BB2_digitize_cnt[20] # BB2_digitize_cnt[23] # BB2_digitize_cnt[22];


--BB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16] at LC4_11_U4
--operation mode is normal

BB2_digitize_cnt[16]_lut_out = BB2L452Q & (BB2L69 # BB2_digitize_cnt[16] & BB2L802) # !BB2L452Q & BB2_digitize_cnt[16] & BB2L802;
BB2_digitize_cnt[16] = DFFE(BB2_digitize_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17] at LC6_11_U4
--operation mode is normal

BB2_digitize_cnt[17]_lut_out = BB2L802 & (BB2_digitize_cnt[17] # BB2L452Q & BB2L89) # !BB2L802 & BB2L452Q & BB2L89;
BB2_digitize_cnt[17] = DFFE(BB2_digitize_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18] at LC8_11_U4
--operation mode is normal

BB2_digitize_cnt[18]_lut_out = BB2L802 & (BB2_digitize_cnt[18] # BB2L452Q & BB2L001) # !BB2L802 & BB2L452Q & BB2L001;
BB2_digitize_cnt[18] = DFFE(BB2_digitize_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19] at LC9_11_U4
--operation mode is normal

BB2_digitize_cnt[19]_lut_out = BB2L452Q & (BB2L201 # BB2_digitize_cnt[19] & BB2L802) # !BB2L452Q & BB2_digitize_cnt[19] & BB2L802;
BB2_digitize_cnt[19] = DFFE(BB2_digitize_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~122 at LC5_11_U4
--operation mode is normal

BB2L981 = BB2_digitize_cnt[16] # BB2_digitize_cnt[18] # BB2_digitize_cnt[19] # BB2_digitize_cnt[17];


--BB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~263 at LC9_13_U4
--operation mode is normal

BB2L491 = BB2L881 # BB2L681 # BB2L981 # BB2L781;


--BB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12] at LC5_6_U4
--operation mode is normal

BB2_digitize_cnt[12]_lut_out = BB2_digitize_cnt[12] & (BB2L802 # BB2L88 & BB2L452Q) # !BB2_digitize_cnt[12] & BB2L88 & BB2L452Q;
BB2_digitize_cnt[12] = DFFE(BB2_digitize_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13] at LC2_11_U4
--operation mode is normal

BB2_digitize_cnt[13]_lut_out = BB2_digitize_cnt[13] & (BB2L802 # BB2L452Q & BB2L09) # !BB2_digitize_cnt[13] & BB2L452Q & BB2L09;
BB2_digitize_cnt[13] = DFFE(BB2_digitize_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14] at LC3_7_U4
--operation mode is normal

BB2_digitize_cnt[14]_lut_out = BB2L452Q & (BB2L29 # BB2L802 & BB2_digitize_cnt[14]) # !BB2L452Q & BB2L802 & BB2_digitize_cnt[14];
BB2_digitize_cnt[14] = DFFE(BB2_digitize_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15] at LC1_9_U4
--operation mode is normal

BB2_digitize_cnt[15]_lut_out = BB2L49 & (BB2L452Q # BB2_digitize_cnt[15] & BB2L802) # !BB2L49 & BB2_digitize_cnt[15] & BB2L802;
BB2_digitize_cnt[15] = DFFE(BB2_digitize_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~139 at LC3_6_U4
--operation mode is normal

BB2L091 = BB2_digitize_cnt[15] # BB2_digitize_cnt[14] # BB2_digitize_cnt[13] # BB2_digitize_cnt[12];


--BB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8] at LC3_9_U4
--operation mode is normal

BB2_digitize_cnt[8]_lut_out = BB2_digitize_cnt[8] & (BB2L802 # BB2L452Q & BB2L08) # !BB2_digitize_cnt[8] & BB2L452Q & BB2L08;
BB2_digitize_cnt[8] = DFFE(BB2_digitize_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10] at LC4_9_U4
--operation mode is normal

BB2_digitize_cnt[10]_lut_out = BB2_digitize_cnt[10] & (BB2L802 # BB2L452Q & BB2L48) # !BB2_digitize_cnt[10] & BB2L452Q & BB2L48;
BB2_digitize_cnt[10] = DFFE(BB2_digitize_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11] at LC7_9_U4
--operation mode is normal

BB2_digitize_cnt[11]_lut_out = BB2L452Q & (BB2L68 # BB2_digitize_cnt[11] & BB2L802) # !BB2L452Q & BB2_digitize_cnt[11] & BB2L802;
BB2_digitize_cnt[11] = DFFE(BB2_digitize_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9] at LC8_9_U4
--operation mode is normal

BB2_digitize_cnt[9]_lut_out = BB2L452Q & (BB2L28 # BB2_digitize_cnt[9] & BB2L802) # !BB2L452Q & BB2_digitize_cnt[9] & BB2L802;
BB2_digitize_cnt[9] = DFFE(BB2_digitize_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~160 at LC6_9_U4
--operation mode is normal

BB2L191 = BB2_digitize_cnt[8] # BB2_digitize_cnt[10] # BB2_digitize_cnt[11] # !BB2_digitize_cnt[9];


--BB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4] at LC5_7_U4
--operation mode is normal

BB2_digitize_cnt[4]_lut_out = BB2L802 & (BB2_digitize_cnt[4] # BB2L452Q & BB2L27) # !BB2L802 & BB2L452Q & BB2L27;
BB2_digitize_cnt[4] = DFFE(BB2_digitize_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5] at LC5_9_U4
--operation mode is normal

BB2_digitize_cnt[5]_lut_out = BB2_digitize_cnt[5] & (BB2L802 # BB2L452Q & BB2L47) # !BB2_digitize_cnt[5] & BB2L452Q & BB2L47;
BB2_digitize_cnt[5] = DFFE(BB2_digitize_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6] at LC3_11_U4
--operation mode is normal

BB2_digitize_cnt[6]_lut_out = BB2_digitize_cnt[6] & (BB2L802 # BB2L452Q & BB2L67) # !BB2_digitize_cnt[6] & BB2L452Q & BB2L67;
BB2_digitize_cnt[6] = DFFE(BB2_digitize_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7] at LC10_11_U4
--operation mode is normal

BB2_digitize_cnt[7]_lut_out = BB2_digitize_cnt[7] & (BB2L802 # BB2L452Q & BB2L87) # !BB2_digitize_cnt[7] & BB2L452Q & BB2L87;
BB2_digitize_cnt[7] = DFFE(BB2_digitize_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~185 at LC7_11_U4
--operation mode is normal

BB2L291 = BB2_digitize_cnt[6] # BB2_digitize_cnt[5] # BB2_digitize_cnt[4] # BB2_digitize_cnt[7];


--BB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0] at LC3_8_U4
--operation mode is normal

BB2_digitize_cnt[0]_lut_out = BB2L452Q & (BB2L46 # BB2_digitize_cnt[0] & BB2L802) # !BB2L452Q & BB2_digitize_cnt[0] & BB2L802;
BB2_digitize_cnt[0] = DFFE(BB2_digitize_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1] at LC4_8_U4
--operation mode is normal

BB2_digitize_cnt[1]_lut_out = BB2L452Q & (BB2L66 # BB2_digitize_cnt[1] & BB2L802) # !BB2L452Q & BB2_digitize_cnt[1] & BB2L802;
BB2_digitize_cnt[1] = DFFE(BB2_digitize_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2] at LC9_9_U4
--operation mode is normal

BB2_digitize_cnt[2]_lut_out = BB2_digitize_cnt[2] & (BB2L802 # BB2L452Q & BB2L86) # !BB2_digitize_cnt[2] & BB2L452Q & BB2L86;
BB2_digitize_cnt[2] = DFFE(BB2_digitize_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3] at LC2_8_U4
--operation mode is normal

BB2_digitize_cnt[3]_lut_out = BB2L802 & (BB2_digitize_cnt[3] # BB2L07 & BB2L452Q) # !BB2L802 & BB2L07 & BB2L452Q;
BB2_digitize_cnt[3] = DFFE(BB2_digitize_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~214 at LC1_8_U4
--operation mode is normal

BB2L391 = BB2_digitize_cnt[1] # BB2_digitize_cnt[3] # BB2_digitize_cnt[0] # BB2_digitize_cnt[2];


--BB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~268 at LC3_5_U4
--operation mode is normal

BB2L591 = BB2L191 # BB2L291 # BB2L391 # BB2L091;


--DB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC6_11_U2
--operation mode is normal

DB2_TriggerComplete_in_sync_lut_out = DB2_TriggerComplete_in_0;
DB2_TriggerComplete_in_sync = DFFE(DB2_TriggerComplete_in_sync_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2_reduce_nor_45 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45 at LC3_3_U2
--operation mode is normal

BB2_reduce_nor_45 = BB2L591 # BB2L491;


--BB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28] at LC7_16_V2
--operation mode is normal

BB2_settle_cnt[28]_lut_out = BB2_settle_cnt[28] & (BB2_reduce_or_180 # BB2L262Q & BB2L75) # !BB2_settle_cnt[28] & BB2L262Q & BB2L75;
BB2_settle_cnt[28] = DFFE(BB2_settle_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29] at LC9_15_V2
--operation mode is normal

BB2_settle_cnt[29]_lut_out = BB2_settle_cnt[29] & (BB2_reduce_or_180 # BB2L95 & BB2L262Q) # !BB2_settle_cnt[29] & BB2L95 & BB2L262Q;
BB2_settle_cnt[29] = DFFE(BB2_settle_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30] at LC2_14_V2
--operation mode is normal

BB2_settle_cnt[30]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[30] # BB2L262Q & BB2L16) # !BB2_reduce_or_180 & BB2L262Q & BB2L16;
BB2_settle_cnt[30] = DFFE(BB2_settle_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31] at LC10_15_V2
--operation mode is normal

BB2_settle_cnt[31]_lut_out = BB2L36 & (BB2L262Q # BB2_settle_cnt[31] & BB2_reduce_or_180) # !BB2L36 & BB2_settle_cnt[31] & BB2_reduce_or_180;
BB2_settle_cnt[31] = DFFE(BB2_settle_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~95 at LC7_15_V2
--operation mode is normal

BB2L571 = BB2_settle_cnt[29] # BB2_settle_cnt[31] # BB2_settle_cnt[30] # BB2_settle_cnt[28];


--BB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24] at LC3_16_V2
--operation mode is normal

BB2_settle_cnt[24]_lut_out = BB2L262Q & (BB2L94 # BB2_reduce_or_180 & BB2_settle_cnt[24]) # !BB2L262Q & BB2_reduce_or_180 & BB2_settle_cnt[24];
BB2_settle_cnt[24] = DFFE(BB2_settle_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25] at LC6_14_V2
--operation mode is normal

BB2_settle_cnt[25]_lut_out = BB2_settle_cnt[25] & (BB2_reduce_or_180 # BB2L262Q & BB2L15) # !BB2_settle_cnt[25] & BB2L262Q & BB2L15;
BB2_settle_cnt[25] = DFFE(BB2_settle_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26] at LC4_14_V2
--operation mode is normal

BB2_settle_cnt[26]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[26] # BB2L262Q & BB2L35) # !BB2_reduce_or_180 & BB2L262Q & BB2L35;
BB2_settle_cnt[26] = DFFE(BB2_settle_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27] at LC8_15_V2
--operation mode is normal

BB2_settle_cnt[27]_lut_out = BB2L262Q & (BB2L55 # BB2_settle_cnt[27] & BB2_reduce_or_180) # !BB2L262Q & BB2_settle_cnt[27] & BB2_reduce_or_180;
BB2_settle_cnt[27] = DFFE(BB2_settle_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~100 at LC3_14_V2
--operation mode is normal

BB2L671 = BB2_settle_cnt[25] # BB2_settle_cnt[27] # BB2_settle_cnt[24] # BB2_settle_cnt[26];


--BB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20] at LC3_12_V2
--operation mode is normal

BB2_settle_cnt[20]_lut_out = BB2_settle_cnt[20] & (BB2_reduce_or_180 # BB2L14 & BB2L262Q) # !BB2_settle_cnt[20] & BB2L14 & BB2L262Q;
BB2_settle_cnt[20] = DFFE(BB2_settle_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21] at LC10_12_V2
--operation mode is normal

BB2_settle_cnt[21]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[21] # BB2L34 & BB2L262Q) # !BB2_reduce_or_180 & BB2L34 & BB2L262Q;
BB2_settle_cnt[21] = DFFE(BB2_settle_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22] at LC9_12_V2
--operation mode is normal

BB2_settle_cnt[22]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[22] # BB2L54 & BB2L262Q) # !BB2_reduce_or_180 & BB2L54 & BB2L262Q;
BB2_settle_cnt[22] = DFFE(BB2_settle_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23] at LC4_12_V2
--operation mode is normal

BB2_settle_cnt[23]_lut_out = BB2_settle_cnt[23] & (BB2_reduce_or_180 # BB2L74 & BB2L262Q) # !BB2_settle_cnt[23] & BB2L74 & BB2L262Q;
BB2_settle_cnt[23] = DFFE(BB2_settle_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~109 at LC8_12_V2
--operation mode is normal

BB2L771 = BB2_settle_cnt[20] # BB2_settle_cnt[21] # BB2_settle_cnt[23] # BB2_settle_cnt[22];


--BB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16] at LC10_14_V2
--operation mode is normal

BB2_settle_cnt[16]_lut_out = BB2_settle_cnt[16] & (BB2_reduce_or_180 # BB2L262Q & BB2L33) # !BB2_settle_cnt[16] & BB2L262Q & BB2L33;
BB2_settle_cnt[16] = DFFE(BB2_settle_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17] at LC9_16_V2
--operation mode is normal

BB2_settle_cnt[17]_lut_out = BB2L262Q & (BB2L53 # BB2_settle_cnt[17] & BB2_reduce_or_180) # !BB2L262Q & BB2_settle_cnt[17] & BB2_reduce_or_180;
BB2_settle_cnt[17] = DFFE(BB2_settle_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18] at LC5_14_V2
--operation mode is normal

BB2_settle_cnt[18]_lut_out = BB2_settle_cnt[18] & (BB2_reduce_or_180 # BB2L262Q & BB2L73) # !BB2_settle_cnt[18] & BB2L262Q & BB2L73;
BB2_settle_cnt[18] = DFFE(BB2_settle_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19] at LC9_14_V2
--operation mode is normal

BB2_settle_cnt[19]_lut_out = BB2_settle_cnt[19] & (BB2_reduce_or_180 # BB2L262Q & BB2L93) # !BB2_settle_cnt[19] & BB2L262Q & BB2L93;
BB2_settle_cnt[19] = DFFE(BB2_settle_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~122 at LC7_14_V2
--operation mode is normal

BB2L871 = BB2_settle_cnt[18] # BB2_settle_cnt[17] # BB2_settle_cnt[19] # BB2_settle_cnt[16];


--BB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~263 at LC8_14_V2
--operation mode is normal

BB2L381 = BB2L871 # BB2L571 # BB2L771 # BB2L671;


--BB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12] at LC6_12_V2
--operation mode is normal

BB2_settle_cnt[12]_lut_out = BB2_settle_cnt[12] & (BB2_reduce_or_180 # BB2L262Q & BB2L52) # !BB2_settle_cnt[12] & BB2L262Q & BB2L52;
BB2_settle_cnt[12] = DFFE(BB2_settle_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13] at LC1_12_V2
--operation mode is normal

BB2_settle_cnt[13]_lut_out = BB2L262Q & (BB2L72 # BB2_settle_cnt[13] & BB2_reduce_or_180) # !BB2L262Q & BB2_settle_cnt[13] & BB2_reduce_or_180;
BB2_settle_cnt[13] = DFFE(BB2_settle_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14] at LC5_12_V2
--operation mode is normal

BB2_settle_cnt[14]_lut_out = BB2_settle_cnt[14] & (BB2_reduce_or_180 # BB2L262Q & BB2L92) # !BB2_settle_cnt[14] & BB2L262Q & BB2L92;
BB2_settle_cnt[14] = DFFE(BB2_settle_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15] at LC2_12_V2
--operation mode is normal

BB2_settle_cnt[15]_lut_out = BB2L262Q & (BB2L13 # BB2_settle_cnt[15] & BB2_reduce_or_180) # !BB2L262Q & BB2_settle_cnt[15] & BB2_reduce_or_180;
BB2_settle_cnt[15] = DFFE(BB2_settle_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~139 at LC7_12_V2
--operation mode is normal

BB2L971 = BB2_settle_cnt[14] # BB2_settle_cnt[13] # BB2_settle_cnt[12] # BB2_settle_cnt[15];


--BB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8] at LC10_10_V2
--operation mode is normal

BB2_settle_cnt[8]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[8] # BB2L262Q & BB2L71) # !BB2_reduce_or_180 & BB2L262Q & BB2L71;
BB2_settle_cnt[8] = DFFE(BB2_settle_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9] at LC2_10_V2
--operation mode is normal

BB2_settle_cnt[9]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[9] # BB2L91 & BB2L262Q) # !BB2_reduce_or_180 & BB2L91 & BB2L262Q;
BB2_settle_cnt[9] = DFFE(BB2_settle_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10] at LC9_10_V2
--operation mode is normal

BB2_settle_cnt[10]_lut_out = BB2_reduce_or_180 & (BB2_settle_cnt[10] # BB2L262Q & BB2L12) # !BB2_reduce_or_180 & BB2L262Q & BB2L12;
BB2_settle_cnt[10] = DFFE(BB2_settle_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11] at LC5_10_V2
--operation mode is normal

BB2_settle_cnt[11]_lut_out = BB2L262Q & (BB2L32 # BB2_settle_cnt[11] & BB2_reduce_or_180) # !BB2L262Q & BB2_settle_cnt[11] & BB2_reduce_or_180;
BB2_settle_cnt[11] = DFFE(BB2_settle_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~160 at LC6_10_V2
--operation mode is normal

BB2L081 = BB2_settle_cnt[11] # BB2_settle_cnt[9] # BB2_settle_cnt[10] # BB2_settle_cnt[8];


--BB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4] at LC8_10_V2
--operation mode is normal

BB2_settle_cnt[4]_lut_out = BB2_settle_cnt[4] & (BB2_reduce_or_180 # BB2L262Q & BB2L9) # !BB2_settle_cnt[4] & BB2L262Q & BB2L9;
BB2_settle_cnt[4] = DFFE(BB2_settle_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5] at LC3_9_V2
--operation mode is normal

BB2_settle_cnt[5]_lut_out = BB2_settle_cnt[5] & (BB2_reduce_or_180 # BB2L11 & BB2L262Q) # !BB2_settle_cnt[5] & BB2L11 & BB2L262Q;
BB2_settle_cnt[5] = DFFE(BB2_settle_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6] at LC7_10_V2
--operation mode is normal

BB2_settle_cnt[6]_lut_out = BB2_settle_cnt[6] & (BB2_reduce_or_180 # BB2L31 & BB2L262Q) # !BB2_settle_cnt[6] & BB2L31 & BB2L262Q;
BB2_settle_cnt[6] = DFFE(BB2_settle_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7] at LC5_16_V2
--operation mode is normal

BB2_settle_cnt[7]_lut_out = BB2L262Q & (BB2L51 # BB2_settle_cnt[7] & BB2_reduce_or_180) # !BB2L262Q & BB2_settle_cnt[7] & BB2_reduce_or_180;
BB2_settle_cnt[7] = DFFE(BB2_settle_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~185 at LC4_9_V2
--operation mode is normal

BB2L181 = BB2_settle_cnt[5] # BB2_settle_cnt[4] # BB2_settle_cnt[6] # !BB2_settle_cnt[7];


--BB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0] at LC3_10_V2
--operation mode is normal

BB2_settle_cnt[0]_lut_out = BB2L262Q & (BB2L1 # BB2_settle_cnt[0] & BB2_reduce_or_180) # !BB2L262Q & BB2_settle_cnt[0] & BB2_reduce_or_180;
BB2_settle_cnt[0] = DFFE(BB2_settle_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1] at LC4_10_V2
--operation mode is normal

BB2_settle_cnt[1]_lut_out = BB2L262Q & (BB2L3 # BB2_settle_cnt[1] & BB2_reduce_or_180) # !BB2L262Q & BB2_settle_cnt[1] & BB2_reduce_or_180;
BB2_settle_cnt[1] = DFFE(BB2_settle_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2] at LC1_10_V2
--operation mode is normal

BB2_settle_cnt[2]_lut_out = BB2_settle_cnt[2] & (BB2_reduce_or_180 # BB2L5 & BB2L262Q) # !BB2_settle_cnt[2] & BB2L5 & BB2L262Q;
BB2_settle_cnt[2] = DFFE(BB2_settle_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3] at LC2_9_V2
--operation mode is normal

BB2_settle_cnt[3]_lut_out = BB2L7 & (BB2L262Q # BB2_settle_cnt[3] & BB2_reduce_or_180) # !BB2L7 & BB2_settle_cnt[3] & BB2_reduce_or_180;
BB2_settle_cnt[3] = DFFE(BB2_settle_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~214 at LC1_9_V2
--operation mode is normal

BB2L281 = BB2_settle_cnt[3] # BB2_settle_cnt[0] # BB2_settle_cnt[1] # BB2_settle_cnt[2];


--BB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~268 at LC3_8_V2
--operation mode is normal

BB2L481 = BB2L081 # BB2L281 # BB2L971 # BB2L181;


--BB2_reduce_nor_29 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29 at LC3_2_U2
--operation mode is normal

BB2_reduce_nor_29 = BB2L381 # BB2L481;


--BB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|Select_133_rtl_17_rtl_321~4 at LC10_10_U2
--operation mode is normal

BB2L112 = BB2_channel[1] & BB2_channel[0];


--BB2L302 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~0 at LC7_10_U2
--operation mode is normal

BB2L302 = !BB2L162Q & !BB2L752Q;


--BB2L912 is atwd:atwd1|atwd_control:inst_atwd_control|Select_176_rtl_68~63 at LC10_6_U2
--operation mode is normal

BB2L912 = BB2L552Q # BB2L062Q # BB2L652Q # !BB1L452Q;


--CB2L571Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~9 at LC7_15_H2
--operation mode is normal

CB2L571Q_lut_out = GB2_sload_path[1] & BB2L352Q & !CB2L471Q # !GB2_sload_path[1] & (CB2L351 # BB2L352Q & !CB2L471Q);
CB2L571Q = DFFE(CB2L571Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~12 at LC10_11_H2
--operation mode is normal

CB2L871Q_lut_out = !CB2L741 & !CB2L841 & CB2L771Q & !GB2_sload_path[1];
CB2L871Q = DFFE(CB2L871Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0 at LC3_3_E1
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0 at LC9_9_Y2
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0 at LC3_16_Y1
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1 at LC3_15_Y1
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo at LC7_16_Y1
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o at LC7_6_A1
--operation mode is normal

M1_cnt_o_lut_out = M1L6 & (M1L41 # !Y1_command_1_local[19]) # !M1L6 & Y1_command_1_local[19] & M1L21;
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--M1L4 is fe_testpulse:inst_fe_testpulse|i~0 at LC5_16_Y1
--operation mode is normal

M1L4 = M1_cnt_o $ M1_cnt_oo;


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old at LC6_16_Y1
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_o $ M1_cnt_oo;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3] at LC10_6_N4
--operation mode is normal

L1_cntp[3]_lut_out = Y1_command_0_local[30] & (L1L73 # L1L14 & !L1L06Q);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2] at LC9_5_N4
--operation mode is normal

L1_cntp[2]_lut_out = Y1_command_0_local[30] & (L1L64 # !L1L06Q & L1L13);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1] at LC9_13_N4
--operation mode is normal

L1_cntp[1]_lut_out = Y1_command_0_local[30] & (L1L74 # !L1L06Q & L1L23);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0] at LC6_5_N4
--operation mode is normal

L1_cntp[0]_lut_out = Y1_command_0_local[30] & (L1L84 # !L1L06Q & L1L33);
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3] at LC6_14_N4
--operation mode is normal

L1_cntn[3]_lut_out = Y1_command_0_local[30] & (L1L83 # L1L26Q & L1L24);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2] at LC5_15_N4
--operation mode is normal

L1_cntn[2]_lut_out = Y1_command_0_local[30] & (L1L05 # L1L26Q & L1L43);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1] at LC6_15_N4
--operation mode is normal

L1_cntn[1]_lut_out = Y1_command_0_local[30] & (L1L15 # L1L26Q & L1L53);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0] at LC10_15_N4
--operation mode is normal

L1_cntn[0]_lut_out = Y1_command_0_local[30] & (L1L25 # L1L26Q & L1L63);
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--U1L32 is r2r:inst_r2r|i~211 at LC3_5_W1
--operation mode is normal

U1L32 = !U1_cnt[1] # !U1_cnt[4] # !U1_cnt[2] # !U1_cnt[3];


--U1L42 is r2r:inst_r2r|i~225 at LC6_5_W1
--operation mode is normal

U1L42 = U1_cnt[3] # U1_cnt[2] # U1_cnt[4] # U1_cnt[1];


--U1L72 is r2r:inst_r2r|i~241 at LC9_5_W1
--operation mode is normal

U1L72 = U1L32 & (U1L42 & !U1_cnt[0] # !U1_cnt[6]) # !U1L32 & U1L42 & !U1_cnt[0];


--U1_up is r2r:inst_r2r|up at LC10_6_W1
--operation mode is normal

U1_up_lut_out = !U1_up;
U1_up = DFFE(U1_up_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , U1L63);


--U1L62 is r2r:inst_r2r|i~240 at LC2_5_W1
--operation mode is normal

U1L62 = U1_cnt[5] & U1_cnt[6] & U1_up # !U1_cnt[5] & (U1_cnt[0] # U1_cnt[6] & U1_up);


--U1L22 is r2r:inst_r2r|i~109 at LC2_6_W1
--operation mode is normal

U1L22 = U1L72 # U1L62 # U1_cnt[5] & !U1_up;


--K1_coinc_down_high_delay[2] is coinc:inst_coinc|coinc_down_high_delay[2] at LC5_5_F2
--operation mode is normal

K1_coinc_down_high_delay[2]_lut_out = K1_coinc_down_high_delay[1];
K1_coinc_down_high_delay[2] = DFFE(K1_coinc_down_high_delay[2]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L681 is coinc:inst_coinc|i~1121 at LC4_4_F2
--operation mode is normal

K1L681 = !K1_coinc_down_high_delay[2] & Y1_command_2_local[8];


--K1L871 is coinc:inst_coinc|i~5 at LC9_12_W2
--operation mode is normal

K1L871 = Y1_command_2_local[1] # Y1_command_2_local[0];


--K1L822Q is coinc:inst_coinc|state~9 at LC9_14_W2
--operation mode is normal

K1L822Q_lut_out = K1L032 # K1L871 & !K1L722Q & !K1_reduce_nor_22;
K1L822Q = DFFE(K1L822Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_last_down_pol is coinc:inst_coinc|last_down_pol at LC3_15_W2
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L091);


--K1_coinc_down_low_delay[2] is coinc:inst_coinc|coinc_down_low_delay[2] at LC6_5_F2
--operation mode is normal

K1_coinc_down_low_delay[2]_lut_out = K1_coinc_down_low_delay[1];
K1_coinc_down_low_delay[2] = DFFE(K1_coinc_down_low_delay[2]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L481 is coinc:inst_coinc|i~645 at LC5_4_F2
--operation mode is normal

K1L481 = K1_coinc_down_low_delay[2] & !K1_coinc_down_high_delay[2] & Y1_command_2_local[8] # !K1_coinc_down_low_delay[2] & (Y1_command_2_local[9] # !K1_coinc_down_high_delay[2] & Y1_command_2_local[8]);


--K1L922Q is coinc:inst_coinc|state~10 at LC6_14_W2
--operation mode is normal

K1L922Q_lut_out = K1L871 & (K1_reduce_nor_96 & K1L922Q # !K1_reduce_nor_96 & K1L822Q) # !K1L871 & K1L922Q;
K1L922Q = DFFE(K1L922Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L581 is coinc:inst_coinc|i~1120 at LC10_14_W2
--operation mode is normal

K1L581 = !K1L822Q & !K1L922Q;


--K1_last_down is coinc:inst_coinc|last_down at LC3_11_W2
--operation mode is normal

K1_last_down_lut_out = K1L181 $ (K1L922Q & !K1L412 & !K1L512);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L181 is coinc:inst_coinc|i~331 at LC7_12_W2
--operation mode is normal

K1L181 = K1_last_down & Y1_command_2_local[0] # !Y1_command_2_local[1];


--K1_coinc_up_high_delay[2] is coinc:inst_coinc|coinc_up_high_delay[2] at LC1_2_D2
--operation mode is normal

K1_coinc_up_high_delay[2]_lut_out = K1_coinc_up_high_delay[1];
K1_coinc_up_high_delay[2] = DFFE(K1_coinc_up_high_delay[2]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L781 is coinc:inst_coinc|i~1122 at LC9_2_D2
--operation mode is normal

K1L781 = Y1_command_2_local[10] & !K1_coinc_up_high_delay[2];


--K1_last_up_pol is coinc:inst_coinc|last_up_pol at LC3_10_W2
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L291);


--K1L722Q is coinc:inst_coinc|state~8 at LC5_14_W2
--operation mode is normal

K1L722Q_lut_out = K1L871 & (K1L722Q & K1L581 # !K1L381) # !K1L871 & K1L722Q;
K1L722Q = DFFE(K1L722Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_coinc_up_low_delay[2] is coinc:inst_coinc|coinc_up_low_delay[2] at LC10_2_D2
--operation mode is normal

K1_coinc_up_low_delay[2]_lut_out = K1_coinc_up_low_delay[1];
K1_coinc_up_low_delay[2] = DFFE(K1_coinc_up_low_delay[2]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L281 is coinc:inst_coinc|i~610 at LC8_2_D2
--operation mode is normal

K1L281 = K1_coinc_up_low_delay[2] & Y1_command_2_local[10] & !K1_coinc_up_high_delay[2] # !K1_coinc_up_low_delay[2] & (Y1_command_2_local[11] # Y1_command_2_local[10] & !K1_coinc_up_high_delay[2]);


--KB1L36 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~77 at LC6_7_G3
--operation mode is normal

KB1L36 = KB1L79Q & (TB1L71Q # !GB5_pre_out[9] & TB1L21);


--TB1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|bfstat_rcvd~23 at LC5_12_G3
--operation mode is normal

TB1L4 = !FD1_dffs[2] & !FD1_dffs[3] & TB1L1 & KB1L32;


--KB1L26 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~58 at LC9_7_G3
--operation mode is normal

KB1L26 = KB1L59Q & (TB1L4 # EC2_b_non_empty & TB1L8);


--KB1L901Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~33 at LC5_8_G3
--operation mode is normal

KB1L901Q_lut_out = TB1L8 & (KB1L42 # !WD1L41Q & KB1L901Q) # !TB1L8 & !WD1L41Q & KB1L901Q;
KB1L901Q = DFFE(KB1L901Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L67 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DAT~20 at LC3_9_G3
--operation mode is normal

KB1L67 = !KB1L901Q & !KB1L37Q;


--KB1L66 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~237 at LC10_9_G3
--operation mode is normal

KB1L66 = KB1L301Q # KB1L601Q # KB1L701Q # !KB1L67;


--KB1L16 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~49 at LC6_9_G3
--operation mode is normal

KB1L16 = !WD1L41Q & (KB1L111Q # KB1L66 # !KB1L64);


--TB1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|eof_rcvd~44 at LC5_15_A3
--operation mode is normal

TB1L11 = FD1_dffs[3] & !FD1_dffs[2];


--KB1L52 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3225 at LC3_15_D3
--operation mode is normal

KB1L52 = KB1L79Q & !TB1L71Q;


--KB1L02 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3218 at LC2_14_G3
--operation mode is normal

KB1L02 = TB1L92 & TB1L11 & TB1L1 & KB1L52;


--KB1L46 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~207 at LC2_8_G3
--operation mode is normal

KB1L46 = KB1L02 & !GB5_pre_out[9] & (!KB1L12 # !KB1L59Q) # !KB1L02 & (!KB1L12 # !KB1L59Q);


--KB1L76 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~260 at LC3_8_G3
--operation mode is normal

KB1L76 = KB1L36 # KB1L16 # KB1L26 # !KB1L46;


--KB1L011Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~34 at LC6_4_G3
--operation mode is normal

KB1L011Q_lut_out = WD1L76Q & TB1L8 & KB1L69Q # !WD1L76Q & (KB1L011Q # TB1L8 & KB1L69Q);
KB1L011Q = DFFE(KB1L011Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L101Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|sreg~23 at LC10_8_G3
--operation mode is normal

KB1L101Q_lut_out = WD1L41Q & (KB1L101Q & !WD1L76Q # !KB1L67) # !WD1L41Q & KB1L101Q & !WD1L76Q;
KB1L101Q = DFFE(KB1L101Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L96 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~25 at LC8_4_G3
--operation mode is normal

KB1L96 = KB1L101Q # KB1L011Q;


--WD1L76Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~16 at LC7_13_I3
--operation mode is normal

WD1L76Q_lut_out = WD1L78Q & EE1L11Q;
WD1L76Q = DFFE(WD1L76Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--KB1L72 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3284 at LC4_14_G3
--operation mode is normal

KB1L72 = FD1_dffs[4] & FD1_dffs[5] & KB1L59Q;


--KB1L1 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~73 at LC10_13_G3
--operation mode is normal

KB1L1 = FD1_dffs[3] & KB1L72 & FD1_dffs[2] & TB1L1;


--KB1L3 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2108 at LC9_16_G3
--operation mode is normal

KB1L3 = !KB1_SV10 & KB1_SV12 & KB1_SV11 & !KB1L49Q;


--KB1L73 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~54 at LC8_16_G3
--operation mode is normal

KB1L73 = !KB1L3 & !KB1L92 & !KB1L1;


--FD3L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|altr_temp~104 at LC7_14_I3
--operation mode is normal

FD3L1 = KB1L86Q & EE1L11Q;


--WD1L36Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~12 at LC6_14_I3
--operation mode is normal

WD1L36Q_lut_out = !WD1L56Q & (KB1L86Q # WD1L36Q # KB1L731Q);
WD1L36Q = DFFE(WD1L36Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3183 at LC8_14_I3
--operation mode is normal

WD1L5 = KB1L86Q & !WD1L36Q;


--KB1L07 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~31 at LC5_3_G3
--operation mode is normal

KB1L07 = !WD1L76Q & (KB1L011Q # KB1L101Q);


--KB1L17 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_data~115 at LC2_3_G3
--operation mode is normal

KB1L17 = KB1L901Q # KB1L07 # WD1L41Q & KB1L37Q;


--KB1L42 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3224 at LC7_7_G3
--operation mode is normal

KB1L42 = KB1L59Q & EC2_b_non_empty;


--GD1L6Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~15 at LC8_9_L3
--operation mode is normal

GD1L6Q_lut_out = GD1L6Q & (GD1L8Q & GB51L41 # !UB1L62Q) # !GD1L6Q & GD1L8Q & GB51L41;
GD1L6Q = DFFE(GD1L6Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--UB1L62Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|hl_edge~reg at LC7_11_Q1
--operation mode is normal

UB1L62Q_lut_out = UB1L311 & (UB1L01 & (UB1_ind[9] # !UB1_ina[9]) # !UB1L01 & UB1_ind[9] & !UB1_ina[9]);
UB1L62Q = DFFE(UB1L62Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--XB1_inst10[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[9] at LC7_13_H1
--operation mode is normal

XB1_inst10[9]_lut_out = COM_AD_D[9];
XB1_inst10[9] = DFFE(XB1_inst10[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--SC01_agb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_12_H1
--operation mode is normal

SC01_agb_out = COM_AD_D[9] & SC01_lcarry[8] & XB1_inst10[9] # !COM_AD_D[9] & (SC01_lcarry[8] # XB1_inst10[9]);


--B1L23 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~153 at LC3_15_D2
--operation mode is normal

B1L23 = PE1_MASTERHTRANS[1] & (B1L45Q # B1L35Q & B1L13);


--B1L53 is ahb_slave:ahb_slave_inst|Select_543_rtl_45~96 at LC10_15_D2
--operation mode is normal

B1L53 = B1L1 & !B1L25Q & (PE1_MASTERHTRANS[1] # PE1_MASTERHTRANS[0]);


--B1L72 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~234 at LC6_6_D2
--operation mode is normal

B1L72 = !B1L35Q & !B1L45Q;


--B1L82 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~248 at LC7_5_D2
--operation mode is normal

B1L82 = B1L55Q # !B1_reduce_nor_4 & (!B1L72 # !B1L25Q);


--B1L62 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~233 at LC6_15_D2
--operation mode is normal

B1L62 = B1L1 & !B1L25Q;


--B1L52 is ahb_slave:ahb_slave_inst|Select_536_rtl_41~20 at LC5_15_D2
--operation mode is normal

B1L52 = B1L35Q & !B1L13 & (PE1_MASTERHTRANS[1] # !PE1_MASTERHTRANS[0]);


--B1L03 is ahb_slave:ahb_slave_inst|Select_539_rtl_43_rtl_349~121 at LC8_15_D2
--operation mode is normal

B1L03 = !PE1_MASTERHTRANS[1] & PE1_MASTERHTRANS[0] & (B1L45Q # B1L35Q);


--R1_data[0] is master_data_source:inst_master_data_source|data[0] at LC2_9_A2
--operation mode is normal

R1_data[0]_lut_out = !R1L111 & !R1L211 & R1L79;
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L79 is master_data_source:inst_master_data_source|i~420 at LC5_9_A2
--operation mode is normal

R1L79 = R1_data[0] & (R1L1 # !PE1_SLAVEHREADYO) # !R1_data[0] & R1L1 & PE1_SLAVEHREADYO;


--R1_data[28] is master_data_source:inst_master_data_source|data[28] at LC6_13_A2
--operation mode is normal

R1_data[28]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L75 # !PE1_SLAVEHREADYO & R1_data[28]);
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29] at LC6_15_A2
--operation mode is normal

R1_data[29]_lut_out = !R1L211 & !R1L111 & R1L95 & PE1_SLAVEHREADYO;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30] at LC10_9_A2
--operation mode is normal

R1_data[30]_lut_out = !R1L111 & R1L16 & !R1L211 & PE1_SLAVEHREADYO;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31] at LC8_9_A2
--operation mode is normal

R1_data[31]_lut_out = !R1L111 & R1L36 & !R1L211 & PE1_SLAVEHREADYO;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L501 is master_data_source:inst_master_data_source|LessThan_12~199 at LC5_15_A2
--operation mode is normal

R1L501 = R1_data[29] # R1_data[30] # R1_data[28] # R1_data[31];


--R1_data[24] is master_data_source:inst_master_data_source|data[24] at LC3_2_A2
--operation mode is normal

R1_data[24]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L94 # !PE1_SLAVEHREADYO & R1_data[24]);
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25] at LC8_11_A2
--operation mode is normal

R1_data[25]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L15 # !PE1_SLAVEHREADYO & R1_data[25]);
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26] at LC6_9_A2
--operation mode is normal

R1_data[26]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L35 # !PE1_SLAVEHREADYO & R1_data[26]);
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[27] is master_data_source:inst_master_data_source|data[27] at LC8_13_A2
--operation mode is normal

R1_data[27]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L55 # !PE1_SLAVEHREADYO & R1_data[27]);
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L601 is master_data_source:inst_master_data_source|LessThan_12~204 at LC10_2_A2
--operation mode is normal

R1L601 = R1_data[25] # R1_data[24] # R1_data[27] # R1_data[26];


--R1_data[20] is master_data_source:inst_master_data_source|data[20] at LC3_11_A2
--operation mode is normal

R1_data[20]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L14 # !PE1_SLAVEHREADYO & R1_data[20]);
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21] at LC7_11_A2
--operation mode is normal

R1_data[21]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L34 # !PE1_SLAVEHREADYO & R1_data[21]);
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22] at LC3_13_A2
--operation mode is normal

R1_data[22]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L54 # !PE1_SLAVEHREADYO & R1_data[22]);
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23] at LC10_11_A2
--operation mode is normal

R1_data[23]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L74 # !PE1_SLAVEHREADYO & R1_data[23]);
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L701 is master_data_source:inst_master_data_source|LessThan_12~213 at LC3_1_A2
--operation mode is normal

R1L701 = R1_data[21] # R1_data[23] # R1_data[22] # R1_data[20];


--R1_data[16] is master_data_source:inst_master_data_source|data[16] at LC9_6_A2
--operation mode is normal

R1_data[16]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L33 # !PE1_SLAVEHREADYO & R1_data[16]);
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17] at LC2_6_A2
--operation mode is normal

R1_data[17]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L53 # !PE1_SLAVEHREADYO & R1_data[17]);
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18] at LC6_11_A2
--operation mode is normal

R1_data[18]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L73 # !PE1_SLAVEHREADYO & R1_data[18]);
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19] at LC5_13_A2
--operation mode is normal

R1_data[19]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L93 # !PE1_SLAVEHREADYO & R1_data[19]);
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L801 is master_data_source:inst_master_data_source|LessThan_12~226 at LC9_2_A2
--operation mode is normal

R1L801 = R1_data[18] # R1_data[17] # R1_data[16] # R1_data[19];


--R1L111 is master_data_source:inst_master_data_source|LessThan_12~301 at LC5_1_A2
--operation mode is normal

R1L111 = R1L701 # R1L601 # R1L501 # R1L801;


--R1_data[14] is master_data_source:inst_master_data_source|data[14] at LC9_9_A2
--operation mode is normal

R1_data[14]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L92 # !PE1_SLAVEHREADYO & R1_data[14]);
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15] at LC4_11_A2
--operation mode is normal

R1_data[15]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L13 # !PE1_SLAVEHREADYO & R1_data[15]);
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L011 is master_data_source:inst_master_data_source|LessThan_12~296 at LC3_15_A2
--operation mode is normal

R1L011 = R1_data[14] # R1_data[15];


--R1_data[9] is master_data_source:inst_master_data_source|data[9] at LC5_11_A2
--operation mode is normal

R1_data[9]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L91 # !PE1_SLAVEHREADYO & R1_data[9]);
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[8] is master_data_source:inst_master_data_source|data[8] at LC3_9_A2
--operation mode is normal

R1_data[8]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L71 # !PE1_SLAVEHREADYO & R1_data[8]);
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10] at LC7_9_A2
--operation mode is normal

R1_data[10]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L12 # !PE1_SLAVEHREADYO & R1_data[10]);
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11] at LC10_13_A2
--operation mode is normal

R1_data[11]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L32 # !PE1_SLAVEHREADYO & R1_data[11]);
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L901 is master_data_source:inst_master_data_source|LessThan_12~264 at LC10_15_A2
--operation mode is normal

R1L901 = R1_data[8] # R1_data[9] # R1_data[10] # R1_data[11];


--R1_data[12] is master_data_source:inst_master_data_source|data[12] at LC2_11_A2
--operation mode is normal

R1_data[12]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L52 # !PE1_SLAVEHREADYO & R1_data[12]);
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13] at LC10_4_A2
--operation mode is normal

R1_data[13]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L72 # !PE1_SLAVEHREADYO & R1_data[13]);
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L211 is master_data_source:inst_master_data_source|LessThan_12~306 at LC9_15_A2
--operation mode is normal

R1L211 = R1_data[12] # R1L901 # R1_data[13] # R1L011;


--R1_data[1] is master_data_source:inst_master_data_source|data[1] at LC4_6_A2
--operation mode is normal

R1_data[1]_lut_out = !R1L111 & !R1L211 & R1L89;
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L89 is master_data_source:inst_master_data_source|i~427 at LC3_6_A2
--operation mode is normal

R1L89 = R1_data[1] & (R1L3 # !PE1_SLAVEHREADYO) # !R1_data[1] & R1L3 & PE1_SLAVEHREADYO;


--R1_data[2] is master_data_source:inst_master_data_source|data[2] at LC5_4_A2
--operation mode is normal

R1_data[2]_lut_out = !R1L211 & R1L99 & !R1L111;
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L99 is master_data_source:inst_master_data_source|i~434 at LC4_4_A2
--operation mode is normal

R1L99 = R1_data[2] & (R1L5 # !PE1_SLAVEHREADYO) # !R1_data[2] & R1L5 & PE1_SLAVEHREADYO;


--R1_data[3] is master_data_source:inst_master_data_source|data[3] at LC5_2_A2
--operation mode is normal

R1_data[3]_lut_out = !R1L211 & !R1L111 & R1L001;
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L001 is master_data_source:inst_master_data_source|i~441 at LC8_3_A2
--operation mode is normal

R1L001 = R1L7 & (R1_data[3] # PE1_SLAVEHREADYO) # !R1L7 & R1_data[3] & !PE1_SLAVEHREADYO;


--R1_data[4] is master_data_source:inst_master_data_source|data[4] at LC4_2_A2
--operation mode is normal

R1_data[4]_lut_out = !R1L211 & !R1L111 & R1L101;
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L101 is master_data_source:inst_master_data_source|i~448 at LC4_3_A2
--operation mode is normal

R1L101 = R1L9 & (R1_data[4] # PE1_SLAVEHREADYO) # !R1L9 & R1_data[4] & !PE1_SLAVEHREADYO;


--R1_data[5] is master_data_source:inst_master_data_source|data[5] at LC5_6_A2
--operation mode is normal

R1_data[5]_lut_out = !R1L111 & !R1L211 & R1L201;
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L201 is master_data_source:inst_master_data_source|i~455 at LC10_6_A2
--operation mode is normal

R1L201 = R1_data[5] & (R1L11 # !PE1_SLAVEHREADYO) # !R1_data[5] & R1L11 & PE1_SLAVEHREADYO;


--R1_data[6] is master_data_source:inst_master_data_source|data[6] at LC7_2_A2
--operation mode is normal

R1_data[6]_lut_out = !R1L211 & !R1L111 & R1L301;
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L301 is master_data_source:inst_master_data_source|i~462 at LC6_2_A2
--operation mode is normal

R1L301 = R1_data[6] & (R1L31 # !PE1_SLAVEHREADYO) # !R1_data[6] & R1L31 & PE1_SLAVEHREADYO;


--R1_data[7] is master_data_source:inst_master_data_source|data[7] at LC1_9_A2
--operation mode is normal

R1_data[7]_lut_out = !R1L401 & (PE1_SLAVEHREADYO & R1L51 # !PE1_SLAVEHREADYO & R1_data[7]);
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L401 is master_data_source:inst_master_data_source|LessThan_12~127 at LC9_1_A2
--operation mode is normal

R1L401 = R1L211 # R1L111;


--Y1L692 is slaveregister:slaveregister_inst|i~3055 at LC8_9_D2
--operation mode is normal

Y1L692 = !B1L02Q & B1L32Q & B1L42Q;


--N1L1 is flash_adc:inst_flash_ADC|data_sig[0]~7 at LC3_7_F2
--operation mode is normal

N1L1 = Y1L292 & (Y1L692 & PE1_MASTERHWDATA[0] # !Y1L692 & FLASH_AD_D[0]) # !Y1L292 & FLASH_AD_D[0];


--N1_wren is flash_adc:inst_flash_ADC|wren at LC9_6_G2
--operation mode is normal

N1_wren_lut_out = !N1L91 & (N1L32 # !N1L02 & N1_wren);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--A1L822 is rtl~15 at LC5_15_G2
--operation mode is normal

A1L822 = N1_wren # Y1L292 & Y1L692;


--N1_wraddress[0] is flash_adc:inst_flash_ADC|wraddress[0] at LC5_10_F2
--operation mode is normal

N1_wraddress[0]_lut_out = GB23_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L23 is flash_adc:inst_flash_ADC|wraddress_sig[0]~2 at LC10_11_F2
--operation mode is normal

N1L23 = Y1L692 & (Y1L292 & B1L8Q # !Y1L292 & N1_wraddress[0]) # !Y1L692 & N1_wraddress[0];


--N1_wraddress[1] is flash_adc:inst_flash_ADC|wraddress[1] at LC9_8_F2
--operation mode is normal

N1_wraddress[1]_lut_out = GB23_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L33 is flash_adc:inst_flash_ADC|wraddress_sig[1]~5 at LC2_13_F2
--operation mode is normal

N1L33 = Y1L292 & (Y1L692 & B1L9Q # !Y1L692 & N1_wraddress[1]) # !Y1L292 & N1_wraddress[1];


--N1_wraddress[2] is flash_adc:inst_flash_ADC|wraddress[2] at LC3_10_F2
--operation mode is normal

N1_wraddress[2]_lut_out = GB23_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L43 is flash_adc:inst_flash_ADC|wraddress_sig[2]~8 at LC7_11_F2
--operation mode is normal

N1L43 = Y1L692 & (Y1L292 & B1L01Q # !Y1L292 & N1_wraddress[2]) # !Y1L692 & N1_wraddress[2];


--N1_wraddress[3] is flash_adc:inst_flash_ADC|wraddress[3] at LC6_8_F2
--operation mode is normal

N1_wraddress[3]_lut_out = GB23_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L53 is flash_adc:inst_flash_ADC|wraddress_sig[3]~11 at LC1_16_F2
--operation mode is normal

N1L53 = Y1L692 & (Y1L292 & B1L11Q # !Y1L292 & N1_wraddress[3]) # !Y1L692 & N1_wraddress[3];


--N1_wraddress[4] is flash_adc:inst_flash_ADC|wraddress[4] at LC5_8_F2
--operation mode is normal

N1_wraddress[4]_lut_out = GB23_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L63 is flash_adc:inst_flash_ADC|wraddress_sig[4]~14 at LC10_16_F2
--operation mode is normal

N1L63 = Y1L292 & (Y1L692 & B1L21Q # !Y1L692 & N1_wraddress[4]) # !Y1L292 & N1_wraddress[4];


--B1L31Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0 at LC4_16_D1
--operation mode is normal

B1L31Q_lut_out = PE1_MASTERHADDR[7] & (B1L74 # B1L31Q & !B1L05) # !PE1_MASTERHADDR[7] & B1L31Q & !B1L05;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--N1_wraddress[5] is flash_adc:inst_flash_ADC|wraddress[5] at LC7_10_F2
--operation mode is normal

N1_wraddress[5]_lut_out = GB23_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L73 is flash_adc:inst_flash_ADC|wraddress_sig[5]~17 at LC8_11_F2
--operation mode is normal

N1L73 = Y1L692 & (Y1L292 & B1L31Q # !Y1L292 & N1_wraddress[5]) # !Y1L692 & N1_wraddress[5];


--B1L41Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0 at LC2_16_D1
--operation mode is normal

B1L41Q_lut_out = PE1_MASTERHADDR[8] & (B1L74 # B1L41Q & !B1L05) # !PE1_MASTERHADDR[8] & B1L41Q & !B1L05;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--N1_wraddress[6] is flash_adc:inst_flash_ADC|wraddress[6] at LC10_8_F2
--operation mode is normal

N1_wraddress[6]_lut_out = GB23_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L83 is flash_adc:inst_flash_ADC|wraddress_sig[6]~20 at LC1_13_F2
--operation mode is normal

N1L83 = Y1L692 & (Y1L292 & B1L41Q # !Y1L292 & N1_wraddress[6]) # !Y1L692 & N1_wraddress[6];


--B1L51Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0 at LC8_16_D1
--operation mode is normal

B1L51Q_lut_out = B1L05 & PE1_MASTERHADDR[9] & B1L74 # !B1L05 & (B1L51Q # PE1_MASTERHADDR[9] & B1L74);
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--N1_wraddress[7] is flash_adc:inst_flash_ADC|wraddress[7] at LC6_10_F2
--operation mode is normal

N1_wraddress[7]_lut_out = GB23_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L93 is flash_adc:inst_flash_ADC|wraddress_sig[7]~23 at LC9_11_F2
--operation mode is normal

N1L93 = Y1L692 & (Y1L292 & B1L51Q # !Y1L292 & N1_wraddress[7]) # !Y1L692 & N1_wraddress[7];


--B1L61Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0 at LC3_16_D1
--operation mode is normal

B1L61Q_lut_out = PE1_MASTERHADDR[10] & (B1L74 # B1L61Q & !B1L05) # !PE1_MASTERHADDR[10] & B1L61Q & !B1L05;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--N1_wraddress[8] is flash_adc:inst_flash_ADC|wraddress[8] at LC8_8_F2
--operation mode is normal

N1_wraddress[8]_lut_out = GB23_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , N1L32);


--N1L04 is flash_adc:inst_flash_ADC|wraddress_sig[8]~26 at LC8_16_F2
--operation mode is normal

N1L04 = Y1L292 & (Y1L692 & B1L61Q # !Y1L692 & N1_wraddress[8]) # !Y1L292 & N1_wraddress[8];


--Y1L772 is slaveregister:slaveregister_inst|i~608 at LC6_10_J2
--operation mode is normal

Y1L772 = Y1L692 & B1L91Q & !B1L71Q & !B1L81Q;


--CB1L49Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC10_6_J2
--operation mode is normal

CB1L49Q_lut_out = ATWD0_D[0];
CB1L49Q = DFFE(CB1L49Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L79Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC4_9_J2
--operation mode is normal

CB1L79Q_lut_out = ATWD0_D[3];
CB1L79Q = DFFE(CB1L79Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L69Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC9_9_J2
--operation mode is normal

CB1L69Q_lut_out = ATWD0_D[2];
CB1L69Q = DFFE(CB1L69Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L59Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC8_9_J2
--operation mode is normal

CB1L59Q_lut_out = ATWD0_D[1];
CB1L59Q = DFFE(CB1L59Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L99Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC2_9_J2
--operation mode is normal

CB1L99Q_lut_out = ATWD0_D[5];
CB1L99Q = DFFE(CB1L99Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L89Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC9_8_J2
--operation mode is normal

CB1L89Q_lut_out = ATWD0_D[4];
CB1L89Q = DFFE(CB1L89Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L201Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC8_8_J2
--operation mode is normal

CB1L201Q_lut_out = ATWD0_D[8];
CB1L201Q = DFFE(CB1L201Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L301Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC4_8_J2
--operation mode is normal

CB1L301Q_lut_out = ATWD0_D[9];
CB1L301Q = DFFE(CB1L301Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L101Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC6_8_J2
--operation mode is normal

CB1L101Q_lut_out = ATWD0_D[7];
CB1L101Q = DFFE(CB1L101Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--CB1L001Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC5_8_J2
--operation mode is normal

CB1L001Q_lut_out = ATWD0_D[6];
CB1L001Q = DFFE(CB1L001Q_lut_out, GLOBAL(JE1_outclock1), , , CB1L39);


--FB1_bin_sig[6] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[6] at LC3_8_J2
--operation mode is normal

FB1_bin_sig[6] = CB1L301Q $ CB1L101Q $ CB1L001Q $ CB1L201Q;


--FB1_bin_sig[4] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[4] at LC7_8_J2
--operation mode is normal

FB1_bin_sig[4] = CB1L99Q $ CB1L89Q $ FB1_bin_sig[6];


--FB1_bin_sig[1] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[1] at LC1_9_J2
--operation mode is normal

FB1_bin_sig[1] = CB1L69Q $ CB1L79Q $ FB1_bin_sig[4] $ CB1L59Q;


--C1L1 is atwd:atwd0|data_sig[0]~8 at LC4_10_J2
--operation mode is normal

C1L1 = Y1L772 & PE1_MASTERHWDATA[0] # !Y1L772 & (FB1_bin_sig[1] $ CB1L49Q);


--CB1L401Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC6_6_R2
--operation mode is normal

CB1L401Q_lut_out = CB1L771Q # CB1L401Q & (CB1L671Q # !CB1L051);
CB1L401Q = DFFE(CB1L401Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--Y1L792 is slaveregister:slaveregister_inst|i~3065 at LC10_9_D2
--operation mode is normal

Y1L792 = B1L42Q & B1L32Q & !B1L02Q & !B1L81Q;


--A1L922 is rtl~16 at LC4_15_L2
--operation mode is normal

A1L922 = CB1L401Q # !B1L71Q & Y1L792 & B1L91Q;


--CB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC7_6_R2
--operation mode is normal

CB1_addr_cnt[0]_lut_out = CB1L271 # CB1L66 & CB1L671Q;
CB1_addr_cnt[0] = DFFE(CB1_addr_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--Y1L192 is slaveregister:slaveregister_inst|i~2999 at LC6_9_D2
--operation mode is normal

Y1L192 = !B1L81Q & B1L91Q & Y1L692;


--C1L71 is atwd:atwd0|wraddress_sig[0]~2 at LC10_13_E2
--operation mode is normal

C1L71 = Y1L192 & (B1L71Q & CB1_addr_cnt[0] # !B1L71Q & B1L8Q) # !Y1L192 & CB1_addr_cnt[0];


--CB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC7_3_R2
--operation mode is normal

CB1_addr_cnt[1]_lut_out = CB1L071 # CB1L86 & CB1L671Q;
CB1_addr_cnt[1] = DFFE(CB1_addr_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L81 is atwd:atwd0|wraddress_sig[1]~5 at LC3_16_C2
--operation mode is normal

C1L81 = B1L71Q & CB1_addr_cnt[1] # !B1L71Q & (Y1L192 & B1L9Q # !Y1L192 & CB1_addr_cnt[1]);


--CB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC5_3_R2
--operation mode is normal

CB1_addr_cnt[2]_lut_out = CB1L861 # CB1L07 & CB1L671Q;
CB1_addr_cnt[2] = DFFE(CB1_addr_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L91 is atwd:atwd0|wraddress_sig[2]~8 at LC10_16_E2
--operation mode is normal

C1L91 = Y1L192 & (B1L71Q & CB1_addr_cnt[2] # !B1L71Q & B1L01Q) # !Y1L192 & CB1_addr_cnt[2];


--CB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC5_16_R2
--operation mode is normal

CB1_addr_cnt[3]_lut_out = CB1L661 # CB1L671Q & CB1L27;
CB1_addr_cnt[3] = DFFE(CB1_addr_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L02 is atwd:atwd0|wraddress_sig[3]~11 at LC3_12_C2
--operation mode is normal

C1L02 = B1L71Q & CB1_addr_cnt[3] # !B1L71Q & (Y1L192 & B1L11Q # !Y1L192 & CB1_addr_cnt[3]);


--CB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC2_16_R2
--operation mode is normal

CB1_addr_cnt[4]_lut_out = CB1L461 # CB1L671Q & CB1L47;
CB1_addr_cnt[4] = DFFE(CB1_addr_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L12 is atwd:atwd0|wraddress_sig[4]~14 at LC6_16_C2
--operation mode is normal

C1L12 = B1L71Q & CB1_addr_cnt[4] # !B1L71Q & (Y1L192 & B1L21Q # !Y1L192 & CB1_addr_cnt[4]);


--CB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC1_15_R2
--operation mode is normal

CB1_addr_cnt[5]_lut_out = CB1L261 # CB1L671Q & CB1L67;
CB1_addr_cnt[5] = DFFE(CB1_addr_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L22 is atwd:atwd0|wraddress_sig[5]~17 at LC3_11_C2
--operation mode is normal

C1L22 = Y1L192 & (B1L71Q & CB1_addr_cnt[5] # !B1L71Q & B1L31Q) # !Y1L192 & CB1_addr_cnt[5];


--CB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC7_14_R2
--operation mode is normal

CB1_addr_cnt[6]_lut_out = CB1L061 # CB1L671Q & CB1L87;
CB1_addr_cnt[6] = DFFE(CB1_addr_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L32 is atwd:atwd0|wraddress_sig[6]~20 at LC5_12_C2
--operation mode is normal

C1L32 = Y1L192 & (B1L71Q & CB1_addr_cnt[6] # !B1L71Q & B1L41Q) # !Y1L192 & CB1_addr_cnt[6];


--CB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC9_14_R2
--operation mode is normal

CB1_addr_cnt[7]_lut_out = CB1L851 # CB1L671Q & CB1L08;
CB1_addr_cnt[7] = DFFE(CB1_addr_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L42 is atwd:atwd0|wraddress_sig[7]~23 at LC7_16_C2
--operation mode is normal

C1L42 = Y1L192 & (B1L71Q & CB1_addr_cnt[7] # !B1L71Q & B1L51Q) # !Y1L192 & CB1_addr_cnt[7];


--CB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC8_14_R2
--operation mode is normal

CB1_addr_cnt[8]_lut_out = CB1L651 # CB1L28 & CB1L671Q;
CB1_addr_cnt[8] = DFFE(CB1_addr_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C1L52 is atwd:atwd0|wraddress_sig[8]~26 at LC5_16_C2
--operation mode is normal

C1L52 = Y1L192 & (B1L71Q & CB1_addr_cnt[8] # !B1L71Q & B1L61Q) # !Y1L192 & CB1_addr_cnt[8];


--Y1L751 is slaveregister:slaveregister_inst|command_3_local[0]~32 at LC6_13_H2
--operation mode is normal

Y1L751 = B1L11Q & !B1L01Q & Y1L98 & Y1L7;


--J1_atwd0_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last at LC2_15_G1
--operation mode is normal

J1_atwd0_trigger_last_lut_out = DB1_ATWDTrigger_sig;
J1_atwd0_trigger_last = DFFE(J1_atwd0_trigger_last_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--J1L99 is atwd_timestamp:inst_atwd_timestamp|i~0 at LC4_8_G1
--operation mode is normal

J1L99 = !J1_atwd0_trigger_last & DB1_ATWDTrigger_sig;


--Y1L88 is slaveregister:slaveregister_inst|command_1_local[0]~32 at LC3_13_H2
--operation mode is normal

Y1L88 = !B1L11Q & !B1L01Q & Y1L98 & Y1L7;


--Y1L795Q is slaveregister:slaveregister_inst|rx_fifo_rd~reg0 at LC3_13_F2
--operation mode is normal

Y1L795Q_lut_out = !Y1L892 & Y1L465 & Y1L11 & Y1L8;
Y1L795Q = DFFE(Y1L795Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--EC1_valid_rreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|valid_rreq at LC7_5_F3
--operation mode is normal

EC1_valid_rreq = EC1_b_non_empty & Y1L795Q;


--TB1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~reg at LC8_12_A3
--operation mode is normal

TB1L61Q_lut_out = TB1L51 # TB1L82 & !TB1L91Q;
TB1L61Q = DFFE(TB1L61Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--ED1L6Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|dstb~reg at LC9_6_O3
--operation mode is normal

ED1L6Q_lut_out = GC1L51Q & ED1L81Q;
ED1L6Q = DFFE(ED1L6Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--EC1_b_full is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full at LC3_5_F3
--operation mode is normal

EC1_b_full_lut_out = !Y1L795Q & (EC1L5 # EC1_b_full);
EC1_b_full = DFFE(EC1_b_full_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--EC1_valid_wreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|valid_wreq at LC8_5_F3
--operation mode is normal

EC1_valid_wreq = TB1L61Q & ED1L6Q & !EC1_b_full;


--DC1_rd_ptr_lsb is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|rd_ptr_lsb at LC5_5_F3
--operation mode is normal

DC1_rd_ptr_lsb_lut_out = !DC1_rd_ptr_lsb;
DC1_rd_ptr_lsb = DFFE(DC1_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , EC1_valid_rreq);


--Q1L901 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~102 at LC3_6_M4
--operation mode is normal

Q1L901 = Q1_cnt100ms[1] # Q1_cnt100ms[2] # Q1_cnt100ms[3] # Q1_cnt100ms[0];


--Q1L011 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~107 at LC3_7_M4
--operation mode is normal

Q1L011 = Q1_cnt100ms[5] # Q1_cnt100ms[4] # Q1_cnt100ms[6] # !Q1_cnt100ms[7];


--Q1L111 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~116 at LC1_7_M4
--operation mode is normal

Q1L111 = Q1_cnt100ms[9] # Q1_cnt100ms[11] # Q1_cnt100ms[8] # !Q1_cnt100ms[10];


--Q1L211 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~129 at LC6_7_M4
--operation mode is normal

Q1L211 = Q1_cnt100ms[14] # Q1_cnt100ms[13] # Q1_cnt100ms[12] # !Q1_cnt100ms[15];


--Q1L711 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~270 at LC4_6_M4
--operation mode is normal

Q1L711 = Q1L211 # Q1L111 # Q1L901 # Q1L011;


--Q1L311 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~146 at LC7_11_M4
--operation mode is normal

Q1L311 = Q1_cnt100ms[16] # !Q1_cnt100ms[19] # !Q1_cnt100ms[17] # !Q1_cnt100ms[18];


--Q1L411 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~167 at LC2_11_M4
--operation mode is normal

Q1L411 = Q1_cnt100ms[21] # Q1_cnt100ms[23] # Q1_cnt100ms[22] # !Q1_cnt100ms[20];


--Q1L511 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~192 at LC3_11_M4
--operation mode is normal

Q1L511 = Q1_cnt100ms[25] # Q1_cnt100ms[27] # Q1_cnt100ms[24] # Q1_cnt100ms[26];


--Q1L611 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~221 at LC7_12_M4
--operation mode is normal

Q1L611 = Q1_cnt100ms[29] # Q1_cnt100ms[30] # Q1_cnt100ms[31] # Q1_cnt100ms[28];


--Q1L811 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~275 at LC6_11_M4
--operation mode is normal

Q1L811 = Q1L411 # Q1L611 # Q1L311 # Q1L511;


--Q1L29 is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~29 at LC10_7_M4
--operation mode is normal

Q1L29 = !V1L4Q & !Q1L711 & !Q1L811;


--TB1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|msg_rcvd~reg at LC4_15_A3
--operation mode is normal

TB1L81Q_lut_out = TB1L1 & TB1L02Q & TB1L92 & TB1L11;
TB1L81Q = DFFE(TB1L81Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--LB1_inst36 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst36 at LC7_4_A3
--operation mode is normal

LB1_inst36 = !QD1L2 & TB1L81Q;


--LB1_inst5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst5 at LC4_6_G3
--operation mode is normal

LB1_inst5_lut_out = FD1_dffs[4] # !FD1_dffs[5] # !FD1_dffs[3] # !TB1L6;
LB1_inst5 = DFFE(LB1_inst5_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--msg_rd is msg_rd at LC5_8_A3
--operation mode is normal

msg_rd_lut_out = Y1_com_ctrl_local[0] & !old;
msg_rd = DFFE(msg_rd_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--LB1_inst22 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst22 at LC4_4_A3
--operation mode is normal

LB1_inst22 = QD1L2 & ZC5_or_node[0][7] & msg_rd # !QD1L2 & (TB1L81Q $ (ZC5_or_node[0][7] & msg_rd));


--J1_atwd1_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last at LC3_9_F1
--operation mode is normal

J1_atwd1_trigger_last_lut_out = DB2_ATWDTrigger_sig;
J1_atwd1_trigger_last = DFFE(J1_atwd1_trigger_last_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--J1L001 is atwd_timestamp:inst_atwd_timestamp|i~1 at LC5_9_F1
--operation mode is normal

J1L001 = DB2_ATWDTrigger_sig & !J1_atwd1_trigger_last;


--P1L901 is hit_counter:inst_hit_counter|reduce_nor_3~102 at LC3_2_N2
--operation mode is normal

P1L901 = P1_cnt100ms[1] # P1_cnt100ms[2] # P1_cnt100ms[3] # P1_cnt100ms[0];


--P1L011 is hit_counter:inst_hit_counter|reduce_nor_3~107 at LC1_3_N2
--operation mode is normal

P1L011 = P1_cnt100ms[5] # P1_cnt100ms[4] # P1_cnt100ms[6] # !P1_cnt100ms[7];


--P1L111 is hit_counter:inst_hit_counter|reduce_nor_3~116 at LC2_3_N2
--operation mode is normal

P1L111 = P1_cnt100ms[11] # P1_cnt100ms[9] # P1_cnt100ms[8] # !P1_cnt100ms[10];


--P1L211 is hit_counter:inst_hit_counter|reduce_nor_3~129 at LC9_3_N2
--operation mode is normal

P1L211 = P1_cnt100ms[14] # P1_cnt100ms[13] # P1_cnt100ms[12] # !P1_cnt100ms[15];


--P1L711 is hit_counter:inst_hit_counter|reduce_nor_3~270 at LC4_2_N2
--operation mode is normal

P1L711 = P1L211 # P1L111 # P1L901 # P1L011;


--P1L311 is hit_counter:inst_hit_counter|reduce_nor_3~146 at LC7_7_N2
--operation mode is normal

P1L311 = P1_cnt100ms[16] # !P1_cnt100ms[19] # !P1_cnt100ms[17] # !P1_cnt100ms[18];


--P1L411 is hit_counter:inst_hit_counter|reduce_nor_3~167 at LC5_7_N2
--operation mode is normal

P1L411 = P1_cnt100ms[22] # P1_cnt100ms[21] # P1_cnt100ms[23] # !P1_cnt100ms[20];


--P1L511 is hit_counter:inst_hit_counter|reduce_nor_3~192 at LC6_7_N2
--operation mode is normal

P1L511 = P1_cnt100ms[25] # P1_cnt100ms[27] # P1_cnt100ms[24] # P1_cnt100ms[26];


--P1L611 is hit_counter:inst_hit_counter|reduce_nor_3~221 at LC3_7_N2
--operation mode is normal

P1L611 = P1_cnt100ms[31] # P1_cnt100ms[29] # P1_cnt100ms[28] # P1_cnt100ms[30];


--P1L811 is hit_counter:inst_hit_counter|reduce_nor_3~275 at LC9_7_N2
--operation mode is normal

P1L811 = P1L511 # P1L311 # P1L411 # P1L611;


--P1L18 is hit_counter:inst_hit_counter|multiSPEcnt[10]~9 at LC2_2_N2
--operation mode is normal

P1L18 = !P1L711 & !V1L4Q & !P1L811;


--Y1L9 is slaveregister:slaveregister_inst|com_ctrl_local[3]~99 at LC9_4_F2
--operation mode is normal

Y1L9 = !B1L9Q & !B1L21Q;


--Y1L48 is slaveregister:slaveregister_inst|command_0_local[30]~32 at LC7_4_F2
--operation mode is normal

Y1L48 = Y1L7 & !B1L01Q & !B1L11Q & Y1L9;


--Y1L01 is slaveregister:slaveregister_inst|com_ctrl_local[3]~100 at LC10_13_F2
--operation mode is normal

Y1L01 = B1L42Q & !B1L8Q & Y1L465;


--Y1L491 is slaveregister:slaveregister_inst|command_4_local[3]~32 at LC10_12_F2
--operation mode is normal

Y1L491 = Y1L591 & Y1L11 & B1L11Q & Y1L01;


--Y1L872 is slaveregister:slaveregister_inst|i~611 at LC5_12_J2
--operation mode is normal

Y1L872 = Y1L692 & B1L91Q & B1L71Q & !B1L81Q;


--CB2L49Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC9_13_J2
--operation mode is normal

CB2L49Q_lut_out = ATWD1_D[0];
CB2L49Q = DFFE(CB2L49Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L79Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC3_14_J2
--operation mode is normal

CB2L79Q_lut_out = ATWD1_D[3];
CB2L79Q = DFFE(CB2L79Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L69Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC8_13_J2
--operation mode is normal

CB2L69Q_lut_out = ATWD1_D[2];
CB2L69Q = DFFE(CB2L69Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L59Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC4_14_J2
--operation mode is normal

CB2L59Q_lut_out = ATWD1_D[1];
CB2L59Q = DFFE(CB2L59Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L99Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC1_14_J2
--operation mode is normal

CB2L99Q_lut_out = ATWD1_D[5];
CB2L99Q = DFFE(CB2L99Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L89Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC6_14_J2
--operation mode is normal

CB2L89Q_lut_out = ATWD1_D[4];
CB2L89Q = DFFE(CB2L89Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L201Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC2_13_J2
--operation mode is normal

CB2L201Q_lut_out = ATWD1_D[8];
CB2L201Q = DFFE(CB2L201Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L301Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC4_7_J2
--operation mode is normal

CB2L301Q_lut_out = ATWD1_D[9];
CB2L301Q = DFFE(CB2L301Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L101Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC2_14_J2
--operation mode is normal

CB2L101Q_lut_out = ATWD1_D[7];
CB2L101Q = DFFE(CB2L101Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--CB2L001Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC8_14_J2
--operation mode is normal

CB2L001Q_lut_out = ATWD1_D[6];
CB2L001Q = DFFE(CB2L001Q_lut_out, GLOBAL(JE1_outclock1), , , CB2L39);


--FB2_bin_sig[6] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[6] at LC7_13_J2
--operation mode is normal

FB2_bin_sig[6] = CB2L201Q $ CB2L101Q $ CB2L301Q $ CB2L001Q;


--FB2_bin_sig[4] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[4] at LC10_13_J2
--operation mode is normal

FB2_bin_sig[4] = CB2L99Q $ FB2_bin_sig[6] $ CB2L89Q;


--FB2_bin_sig[1] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[1] at LC3_13_J2
--operation mode is normal

FB2_bin_sig[1] = CB2L69Q $ CB2L59Q $ CB2L79Q $ FB2_bin_sig[4];


--C2L1 is atwd:atwd1|data_sig[0]~8 at LC1_13_J2
--operation mode is normal

C2L1 = Y1L872 & PE1_MASTERHWDATA[0] # !Y1L872 & (CB2L49Q $ FB2_bin_sig[1]);


--CB2L401Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC1_11_H2
--operation mode is normal

CB2L401Q_lut_out = CB2L771Q # CB2L401Q & (CB2L671Q # !CB2L051);
CB2L401Q = DFFE(CB2L401Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--A1L032 is rtl~17 at LC7_12_H2
--operation mode is normal

A1L032 = CB2L401Q # B1L91Q & B1L71Q & Y1L792;


--CB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC8_13_M2
--operation mode is normal

CB2_addr_cnt[0]_lut_out = CB2L271 # CB2L671Q & CB2L66;
CB2_addr_cnt[0] = DFFE(CB2_addr_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L71 is atwd:atwd1|wraddress_sig[0]~2 at LC5_16_M2
--operation mode is normal

C2L71 = Y1L192 & (B1L71Q & B1L8Q # !B1L71Q & CB2_addr_cnt[0]) # !Y1L192 & CB2_addr_cnt[0];


--CB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC10_13_M2
--operation mode is normal

CB2_addr_cnt[1]_lut_out = CB2L071 # CB2L671Q & CB2L86;
CB2_addr_cnt[1] = DFFE(CB2_addr_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L81 is atwd:atwd1|wraddress_sig[1]~5 at LC2_16_M2
--operation mode is normal

C2L81 = Y1L192 & (B1L71Q & B1L9Q # !B1L71Q & CB2_addr_cnt[1]) # !Y1L192 & CB2_addr_cnt[1];


--CB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC6_13_M2
--operation mode is normal

CB2_addr_cnt[2]_lut_out = CB2L861 # CB2L07 & CB2L671Q;
CB2_addr_cnt[2] = DFFE(CB2_addr_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L91 is atwd:atwd1|wraddress_sig[2]~8 at LC6_16_M2
--operation mode is normal

C2L91 = Y1L192 & (B1L71Q & B1L01Q # !B1L71Q & CB2_addr_cnt[2]) # !Y1L192 & CB2_addr_cnt[2];


--CB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC1_13_M2
--operation mode is normal

CB2_addr_cnt[3]_lut_out = CB2L661 # CB2L671Q & CB2L27;
CB2_addr_cnt[3] = DFFE(CB2_addr_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L02 is atwd:atwd1|wraddress_sig[3]~11 at LC1_14_M2
--operation mode is normal

C2L02 = B1L71Q & (Y1L192 & B1L11Q # !Y1L192 & CB2_addr_cnt[3]) # !B1L71Q & CB2_addr_cnt[3];


--CB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC7_13_M2
--operation mode is normal

CB2_addr_cnt[4]_lut_out = CB2L461 # CB2L671Q & CB2L47;
CB2_addr_cnt[4] = DFFE(CB2_addr_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L12 is atwd:atwd1|wraddress_sig[4]~14 at LC3_16_M2
--operation mode is normal

C2L12 = Y1L192 & (B1L71Q & B1L21Q # !B1L71Q & CB2_addr_cnt[4]) # !Y1L192 & CB2_addr_cnt[4];


--CB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC8_10_H2
--operation mode is normal

CB2_addr_cnt[5]_lut_out = CB2L261 # CB2L671Q & CB2L67;
CB2_addr_cnt[5] = DFFE(CB2_addr_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L22 is atwd:atwd1|wraddress_sig[5]~17 at LC3_15_G2
--operation mode is normal

C2L22 = Y1L192 & (B1L71Q & B1L31Q # !B1L71Q & CB2_addr_cnt[5]) # !Y1L192 & CB2_addr_cnt[5];


--CB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC9_15_M2
--operation mode is normal

CB2_addr_cnt[6]_lut_out = CB2L061 # CB2L671Q & CB2L87;
CB2_addr_cnt[6] = DFFE(CB2_addr_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L32 is atwd:atwd1|wraddress_sig[6]~20 at LC4_16_M2
--operation mode is normal

C2L32 = Y1L192 & (B1L71Q & B1L41Q # !B1L71Q & CB2_addr_cnt[6]) # !Y1L192 & CB2_addr_cnt[6];


--CB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC7_15_M2
--operation mode is normal

CB2_addr_cnt[7]_lut_out = CB2L851 # CB2L671Q & CB2L08;
CB2_addr_cnt[7] = DFFE(CB2_addr_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L42 is atwd:atwd1|wraddress_sig[7]~23 at LC10_16_M2
--operation mode is normal

C2L42 = Y1L192 & (B1L71Q & B1L51Q # !B1L71Q & CB2_addr_cnt[7]) # !Y1L192 & CB2_addr_cnt[7];


--CB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC5_15_M2
--operation mode is normal

CB2_addr_cnt[8]_lut_out = CB2L651 # CB2L671Q & CB2L28;
CB2_addr_cnt[8] = DFFE(CB2_addr_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--C2L52 is atwd:atwd1|wraddress_sig[8]~26 at LC9_16_M2
--operation mode is normal

C2L52 = Y1L192 & (B1L71Q & B1L61Q # !B1L71Q & CB2_addr_cnt[8]) # !Y1L192 & CB2_addr_cnt[8];


--N1L2 is flash_adc:inst_flash_ADC|data_sig[1]~10 at LC3_14_B2
--operation mode is normal

N1L2 = Y1L292 & (Y1L692 & PE1_MASTERHWDATA[1] # !Y1L692 & FLASH_AD_D[1]) # !Y1L292 & FLASH_AD_D[1];


--EC1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~133 at LC4_5_F3
--operation mode is normal

EC1L11 = EC1_b_full # TB1L61Q & ED1L6Q;


--EC1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~94 at LC9_4_F3
--operation mode is normal

EC1L8 = GB5_pre_out[1] # GB5_pre_out[9] # !Y1L795Q # !GB5_sload_path[0];


--EC1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~99 at LC3_4_F3
--operation mode is normal

EC1L9 = GB5_pre_out[4] # GB5_pre_out[3] # GB5_pre_out[2] # GB5_pre_out[5];


--EC1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~128 at LC4_4_F3
--operation mode is normal

EC1L01 = GB5_pre_out[7] # GB5_pre_out[8] # GB5_pre_out[6] # EC1L9;


--C1L2 is atwd:atwd0|data_sig[1]~11 at LC10_10_J2
--operation mode is normal

C1L2 = Y1L192 & (B1L71Q & FB1_bin_sig[1] # !B1L71Q & PE1_MASTERHWDATA[1]) # !Y1L192 & FB1_bin_sig[1];


--C2L2 is atwd:atwd1|data_sig[1]~11 at LC5_13_J2
--operation mode is normal

C2L2 = Y1L192 & (B1L71Q & PE1_MASTERHWDATA[1] # !B1L71Q & FB2_bin_sig[1]) # !Y1L192 & FB2_bin_sig[1];


--N1L3 is flash_adc:inst_flash_ADC|data_sig[2]~13 at LC7_16_B2
--operation mode is normal

N1L3 = Y1L692 & (Y1L292 & PE1_MASTERHWDATA[2] # !Y1L292 & FLASH_AD_D[2]) # !Y1L692 & FLASH_AD_D[2];


--FB1_bin_sig[3] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[3] at LC3_9_J2
--operation mode is normal

FB1_bin_sig[3] = CB1L99Q $ CB1L89Q $ FB1_bin_sig[6] $ CB1L79Q;


--C1L3 is atwd:atwd0|data_sig[2]~14 at LC6_9_J2
--operation mode is normal

C1L3 = Y1L772 & PE1_MASTERHWDATA[2] # !Y1L772 & (CB1L69Q $ FB1_bin_sig[3]);


--FB2_bin_sig[3] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[3] at LC4_13_J2
--operation mode is normal

FB2_bin_sig[3] = CB2L79Q $ CB2L99Q $ FB2_bin_sig[6] $ CB2L89Q;


--C2L3 is atwd:atwd1|data_sig[2]~14 at LC2_12_J2
--operation mode is normal

C2L3 = Y1L872 & PE1_MASTERHWDATA[2] # !Y1L872 & (CB2L69Q $ FB2_bin_sig[3]);


--N1L4 is flash_adc:inst_flash_ADC|data_sig[3]~16 at LC7_16_H2
--operation mode is normal

N1L4 = Y1L692 & (Y1L292 & PE1_MASTERHWDATA[3] # !Y1L292 & FLASH_AD_D[3]) # !Y1L692 & FLASH_AD_D[3];


--KB1L82 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3301 at LC2_2_G3
--operation mode is normal

KB1L82 = !KB1_SV3 & WD1L41Q & KB1_SV2 & !KB1_SV8;


--C1L4 is atwd:atwd0|data_sig[3]~17 at LC5_9_J2
--operation mode is normal

C1L4 = B1L71Q & FB1_bin_sig[3] # !B1L71Q & (Y1L192 & PE1_MASTERHWDATA[3] # !Y1L192 & FB1_bin_sig[3]);


--C2L4 is atwd:atwd1|data_sig[3]~17 at LC9_14_J2
--operation mode is normal

C2L4 = Y1L192 & (B1L71Q & PE1_MASTERHWDATA[3] # !B1L71Q & FB2_bin_sig[3]) # !Y1L192 & FB2_bin_sig[3];


--N1L5 is flash_adc:inst_flash_ADC|data_sig[4]~19 at LC6_15_F2
--operation mode is normal

N1L5 = Y1L692 & (Y1L292 & PE1_MASTERHWDATA[4] # !Y1L292 & FLASH_AD_D[4]) # !Y1L692 & FLASH_AD_D[4];


--C1L5 is atwd:atwd0|data_sig[4]~20 at LC9_7_J2
--operation mode is normal

C1L5 = Y1L192 & (B1L71Q & FB1_bin_sig[4] # !B1L71Q & PE1_MASTERHWDATA[4]) # !Y1L192 & FB1_bin_sig[4];


--C2L5 is atwd:atwd1|data_sig[4]~20 at LC5_14_J2
--operation mode is normal

C2L5 = Y1L192 & (B1L71Q & PE1_MASTERHWDATA[4] # !B1L71Q & FB2_bin_sig[4]) # !Y1L192 & FB2_bin_sig[4];


--N1L6 is flash_adc:inst_flash_ADC|data_sig[5]~22 at LC9_16_D2
--operation mode is normal

N1L6 = Y1L292 & (Y1L692 & PE1_MASTERHWDATA[5] # !Y1L692 & FLASH_AD_D[5]) # !Y1L292 & FLASH_AD_D[5];


--C1L6 is atwd:atwd0|data_sig[5]~23 at LC7_9_J2
--operation mode is normal

C1L6 = Y1L772 & PE1_MASTERHWDATA[5] # !Y1L772 & (CB1L99Q $ FB1_bin_sig[6]);


--C2L6 is atwd:atwd1|data_sig[5]~23 at LC6_13_J2
--operation mode is normal

C2L6 = Y1L872 & PE1_MASTERHWDATA[5] # !Y1L872 & (FB2_bin_sig[6] $ CB2L99Q);


--N1L7 is flash_adc:inst_flash_ADC|data_sig[6]~25 at LC6_12_F2
--operation mode is normal

N1L7 = Y1L292 & (Y1L692 & PE1_MASTERHWDATA[6] # !Y1L692 & FLASH_AD_D[6]) # !Y1L292 & FLASH_AD_D[6];


--C1L7 is atwd:atwd0|data_sig[6]~26 at LC10_8_J2
--operation mode is normal

C1L7 = B1L71Q & FB1_bin_sig[6] # !B1L71Q & (Y1L192 & PE1_MASTERHWDATA[6] # !Y1L192 & FB1_bin_sig[6]);


--EC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|altr_temp~28 at LC10_4_F3
--operation mode is normal

EC1L1 = EC1_valid_rreq $ (EC1_b_full # !TB1L61Q # !ED1L6Q);


--C2L7 is atwd:atwd1|data_sig[6]~26 at LC10_14_J2
--operation mode is normal

C2L7 = Y1L192 & (B1L71Q & PE1_MASTERHWDATA[6] # !B1L71Q & FB2_bin_sig[6]) # !Y1L192 & FB2_bin_sig[6];


--N1L8 is flash_adc:inst_flash_ADC|data_sig[7]~28 at LC4_16_D2
--operation mode is normal

N1L8 = Y1L292 & (Y1L692 & PE1_MASTERHWDATA[7] # !Y1L692 & FLASH_AD_D[7]) # !Y1L292 & FLASH_AD_D[7];


--FB1_bin_sig[7] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[7] at LC10_7_J2
--operation mode is normal

FB1_bin_sig[7] = CB1L301Q $ CB1L101Q $ CB1L201Q;


--C1L8 is atwd:atwd0|data_sig[7]~29 at LC8_7_J2
--operation mode is normal

C1L8 = Y1L192 & (B1L71Q & FB1_bin_sig[7] # !B1L71Q & PE1_MASTERHWDATA[7]) # !Y1L192 & FB1_bin_sig[7];


--FB2_bin_sig[7] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[7] at LC7_14_J2
--operation mode is normal

FB2_bin_sig[7] = CB2L101Q $ CB2L201Q $ CB2L301Q;


--C2L8 is atwd:atwd1|data_sig[7]~29 at LC7_16_M2
--operation mode is normal

C2L8 = B1L71Q & (Y1L192 & PE1_MASTERHWDATA[7] # !Y1L192 & FB2_bin_sig[7]) # !B1L71Q & FB2_bin_sig[7];


--N1L9 is flash_adc:inst_flash_ADC|data_sig[8]~31 at LC3_16_H2
--operation mode is normal

N1L9 = Y1L692 & (Y1L292 & PE1_MASTERHWDATA[8] # !Y1L292 & FLASH_AD_D[8]) # !Y1L692 & FLASH_AD_D[8];


--C1L9 is atwd:atwd0|data_sig[8]~32 at LC10_9_J2
--operation mode is normal

C1L9 = Y1L772 & PE1_MASTERHWDATA[8] # !Y1L772 & (CB1L301Q $ CB1L201Q);


--C2L9 is atwd:atwd1|data_sig[8]~32 at LC1_12_J2
--operation mode is normal

C2L9 = Y1L872 & PE1_MASTERHWDATA[8] # !Y1L872 & (CB2L201Q $ CB2L301Q);


--N1L01 is flash_adc:inst_flash_ADC|data_sig[9]~34 at LC9_12_F2
--operation mode is normal

N1L01 = Y1L292 & (Y1L692 & PE1_MASTERHWDATA[9] # !Y1L692 & FLASH_AD_D[9]) # !Y1L292 & FLASH_AD_D[9];


--C1L01 is atwd:atwd0|data_sig[9]~35 at LC5_7_J2
--operation mode is normal

C1L01 = Y1L192 & (B1L71Q & CB1L301Q # !B1L71Q & PE1_MASTERHWDATA[9]) # !Y1L192 & CB1L301Q;


--C2L01 is atwd:atwd1|data_sig[9]~35 at LC3_7_J2
--operation mode is normal

C2L01 = B1L71Q & (Y1L192 & PE1_MASTERHWDATA[9] # !Y1L192 & CB2L301Q) # !B1L71Q & CB2L301Q;


--N1L11 is flash_adc:inst_flash_ADC|data_sig[10]~37 at LC7_16_D2
--operation mode is normal

N1L11 = Y1L292 & (Y1L692 & PE1_MASTERHWDATA[10] # !Y1L692 & FLASH_NCO) # !Y1L292 & FLASH_NCO;


--C1L11 is atwd:atwd0|data_sig[10]~0 at LC6_16_L2
--operation mode is normal

C1L11 = B1L91Q & Y1L792 & !B1L71Q & PE1_MASTERHWDATA[10];


--C2L11 is atwd:atwd1|data_sig[10]~0 at LC10_16_K2
--operation mode is normal

C2L11 = Y1L792 & B1L91Q & B1L71Q & PE1_MASTERHWDATA[10];


--N1L21 is flash_adc:inst_flash_ADC|data_sig[11]~0 at LC8_16_B2
--operation mode is normal

N1L21 = Y1L292 & Y1L692 & PE1_MASTERHWDATA[11];


--C1L21 is atwd:atwd0|data_sig[11]~1 at LC5_16_L2
--operation mode is normal

C1L21 = B1L91Q & Y1L792 & !B1L71Q & PE1_MASTERHWDATA[11];


--C2L21 is atwd:atwd1|data_sig[11]~1 at LC1_16_K2
--operation mode is normal

C2L21 = Y1L792 & B1L91Q & B1L71Q & PE1_MASTERHWDATA[11];


--N1L31 is flash_adc:inst_flash_ADC|data_sig[12]~1 at LC6_16_H2
--operation mode is normal

N1L31 = Y1L692 & Y1L292 & PE1_MASTERHWDATA[12];


--C1L31 is atwd:atwd0|data_sig[12]~2 at LC6_10_L2
--operation mode is normal

C1L31 = Y1L792 & !B1L71Q & B1L91Q & PE1_MASTERHWDATA[12];


--C2L31 is atwd:atwd1|data_sig[12]~2 at LC8_16_K2
--operation mode is normal

C2L31 = Y1L792 & B1L91Q & B1L71Q & PE1_MASTERHWDATA[12];


--N1L41 is flash_adc:inst_flash_ADC|data_sig[13]~2 at LC5_16_H2
--operation mode is normal

N1L41 = Y1L692 & Y1L292 & PE1_MASTERHWDATA[13];


--C1L41 is atwd:atwd0|data_sig[13]~3 at LC6_14_E2
--operation mode is normal

C1L41 = Y1L792 & B1L91Q & !B1L71Q & PE1_MASTERHWDATA[13];


--C2L41 is atwd:atwd1|data_sig[13]~3 at LC6_11_M2
--operation mode is normal

C2L41 = Y1L792 & B1L91Q & B1L71Q & PE1_MASTERHWDATA[13];


--N1L51 is flash_adc:inst_flash_ADC|data_sig[14]~3 at LC10_16_D2
--operation mode is normal

N1L51 = Y1L292 & Y1L692 & PE1_MASTERHWDATA[14];


--C1L51 is atwd:atwd0|data_sig[14]~4 at LC7_16_L2
--operation mode is normal

C1L51 = B1L91Q & Y1L792 & !B1L71Q & PE1_MASTERHWDATA[14];


--C2L51 is atwd:atwd1|data_sig[14]~4 at LC7_11_M2
--operation mode is normal

C2L51 = Y1L792 & B1L91Q & B1L71Q & PE1_MASTERHWDATA[14];


--N1L61 is flash_adc:inst_flash_ADC|data_sig[15]~4 at LC6_15_B2
--operation mode is normal

N1L61 = Y1L692 & Y1L292 & PE1_MASTERHWDATA[15];


--C1L61 is atwd:atwd0|data_sig[15]~5 at LC7_14_E2
--operation mode is normal

C1L61 = Y1L792 & B1L91Q & !B1L71Q & PE1_MASTERHWDATA[15];


--C2L61 is atwd:atwd1|data_sig[15]~5 at LC9_16_K2
--operation mode is normal

C2L61 = Y1L792 & B1L91Q & B1L71Q & PE1_MASTERHWDATA[15];


--N1L91 is flash_adc:inst_flash_ADC|i~0 at LC8_6_G2
--operation mode is normal

N1L91 = !Y1_command_0_local[16] & !Y1_command_0_local[17];


--N1_disc is flash_adc:inst_flash_ADC|disc at LC7_6_G2
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, GLOBAL(OneSPE), Y1_command_0_local[17], , );


--N1L02 is flash_adc:inst_flash_ADC|i~2 at LC6_6_G2
--operation mode is normal

N1L02 = Y1_command_0_local[16] # Y1_command_0_local[17] & N1_disc;


--Y1L895Q is slaveregister:slaveregister_inst|tx_fifo_wr~reg0 at LC5_13_F2
--operation mode is normal

Y1L895Q_lut_out = (B1L42Q & Y1L465 & !B1L8Q & Y1L98) & CASCADE(Y1L05);
Y1L895Q = DFFE(Y1L895Q_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--EC2_b_full is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full at LC6_6_I3
--operation mode is normal

EC2_b_full_lut_out = EC2L6 & (!EE1L11Q # !WD1L43Q) # !EC2L6 & EC2_b_full & (!EE1L11Q # !WD1L43Q);
EC2_b_full = DFFE(EC2_b_full_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--EC2_valid_wreq is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|valid_wreq at LC9_6_I3
--operation mode is normal

EC2_valid_wreq = Y1L895Q & !EC2_b_full;


--WD1L43Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~reg at LC2_15_L3
--operation mode is normal

WD1L43Q_lut_out = WD1L19Q # WD1L23 # !WD1L81 & !EE1L11Q;
WD1L43Q = DFFE(WD1L43Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--EC2L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|altr_temp~28 at LC2_6_I3
--operation mode is normal

EC2L1 = EC2_valid_wreq $ (!EC2_b_non_empty # !EE1L11Q # !WD1L43Q);


--EC2L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~172 at LC7_6_I3
--operation mode is normal

EC2L11 = Y1L895Q # EC2_b_full;


--EC2L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~157 at LC6_8_I3
--operation mode is normal

EC2L9 = GB12_pre_out[1] # !GB12_sload_path[0];


--EC2L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~144 at LC3_8_I3
--operation mode is normal

EC2L8 = GB12_pre_out[5] # GB12_pre_out[3] # GB12_pre_out[2] # GB12_pre_out[4];


--EC2L01 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_non_empty~165 at LC6_9_I3
--operation mode is normal

EC2L01 = EC2L8 # EC2L9 # !WD1L43Q # !EE1L11Q;


--ED1L3Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|cerr~reg at LC5_15_Q3
--operation mode is normal

ED1L3Q_lut_out = ED1L2 & (AD1L2 $ AD1L1 # !FD1_dffs[7]);
ED1L3Q = DFFE(ED1L3Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--B1L43 is ahb_slave:ahb_slave_inst|Select_541_rtl_44_rtl_295~38 at LC6_10_D2
--operation mode is normal

B1L43 = !B1L25Q & (PE1_MASTERHTRANS[1] # PE1_MASTERHTRANS[0]);


--B1L04 is ahb_slave:ahb_slave_inst|Select_548_rtl_71_rtl_296~7 at LC8_10_D2
--operation mode is normal

B1L04 = B1L4Q & (PE1_MASTERHTRANS[0] # !PE1_MASTERHTRANS[1]);


--ED1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq9~14 at LC5_7_O3
--operation mode is normal

ED1L11 = GB31_sload_path[3] & !GB31_sload_path[1] & GB31_sload_path[0] & !GB31_sload_path[4];


--ED1L02Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~21 at LC10_5_O3
--operation mode is normal

ED1L02Q_lut_out = ED1L91Q # ED1L41Q # ED1L02Q & !ED1_rxcteq9;
ED1L02Q = DFFE(ED1L02Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|altr_temp~50 at LC10_6_O3
--operation mode is normal

ED1L1 = !GB31_sload_path[2] & GB41_sload_path[3] & ED1L02Q & ED1L11;


--ED1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5~32 at LC3_7_O3
--operation mode is normal

ED1L8 = GB31_sload_path[0] & !GB31_sload_path[1];


--ED1_rxcteq5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq5 at LC2_6_O3
--operation mode is normal

ED1_rxcteq5 = GB31_sload_path[2] & !GB31_sload_path[3] & !GB31_sload_path[4] & ED1L8;


--GC1L71Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~13 at LC3_14_Q3
--operation mode is normal

GC1L71Q_lut_out = ED1L5Q & (GC1L8 # GB11_sload_path[4] & GC1L12Q);
GC1L71Q = DFFE(GC1L71Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L32 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|STB~5 at LC9_13_Q3
--operation mode is normal

GC1L32 = ED1L5Q & GC1L71Q;


--GC1L02Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~16 at LC1_8_Q3
--operation mode is normal

GC1L02Q_lut_out = GC1L3 & (GC1L02Q # GC1L22 & GB11_sload_path[2]) # !GC1L3 & GC1L22 & GB11_sload_path[2];
GC1L02Q = DFFE(GC1L02Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--KB1L85Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ena~reg at LC8_1_G3
--operation mode is normal

KB1L85Q_lut_out = KB1L75 # KB1L98Q & (KB1_SV1 # !KB1L81);
KB1L85Q = DFFE(KB1L85Q_lut_out, GLOBAL(JE1_outclock0), !RST_kalle, , );


--LB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst1~23 at LC7_1_G3
--operation mode is normal

LB1L1 = KB1L86Q # KB1L27Q # KB1L931Q # !KB1L85Q;


--ED1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|shd~reg at LC5_5_O3
--operation mode is normal

ED1L41Q_lut_out = GC1L51Q & ED1L61Q;
ED1L41Q = DFFE(ED1L41Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--TB1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~962 at LC9_15_Q3
--operation mode is normal

TB1L2 = !ED1L4Q & !ED1L6Q;


--ED1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~16 at LC5_6_O3
--operation mode is normal

ED1L61Q_lut_out = ED1L31 # ED1L61Q & !ED1_rxcteq5 & !GC1L51Q;
ED1L61Q = DFFE(ED1L61Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--KB1L78 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_TC_EOF~0 at LC4_4_G3
--operation mode is normal

KB1L78 = KB1L111Q & (WD1L76Q & KB1L011Q # !WD1L41Q) # !KB1L111Q & WD1L76Q & KB1L011Q;


--KB1L48 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWE~0 at LC9_4_G3
--operation mode is normal

KB1L48 = WD1L41Q & TB1L71Q & KB1L79Q # !WD1L41Q & (KB1L801Q # TB1L71Q & KB1L79Q);


--KB1L87 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_EOF~0 at LC9_9_G3
--operation mode is normal

KB1L87 = WD1L41Q & WD1L76Q & KB1L101Q # !WD1L41Q & (KB1L401Q # WD1L76Q & KB1L101Q);


--KB1L97 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_IDLE~0 at LC10_16_G3
--operation mode is normal

KB1L97 = KB1L3 # KB1L1 # !WD1L41Q & KB1L501Q;


--KB1L77 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DRAND~0 at LC4_8_G3
--operation mode is normal

KB1L77 = Y1_com_ctrl_local[2] & !WD1L41Q & KB1L201Q # !Y1_com_ctrl_local[2] & (KB1L92 # !WD1L41Q & KB1L201Q);


--KB1L31 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2324 at LC4_11_G3
--operation mode is normal

KB1L31 = !WD1L41Q & KB1L701Q;


--KB1L22 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3222 at LC1_11_G3
--operation mode is normal

KB1L22 = KB1L59Q & !FD1_dffs[2] & TB1L23;


--KB1L28 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWB~25 at LC6_11_G3
--operation mode is normal

KB1L28 = KB1L31 # !GB5_pre_out[9] & (KB1L02 # KB1L22);


--KB1L18 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRNB~60 at LC5_11_G3
--operation mode is normal

KB1L18 = GB5_pre_out[9] & (KB1L02 # KB1L59Q & TB1L4);


--TB1L02Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~13 at LC9_15_A3
--operation mode is normal

TB1L02Q_lut_out = ED1L6Q & TB1L42Q # !ED1L6Q & !ED1L4Q & TB1L02Q;
TB1L02Q = DFFE(TB1L02Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--Y1L572Q is slaveregister:slaveregister_inst|dom_id[48]~reg0 at LC5_9_L1
--operation mode is normal

Y1L572Q_lut_out = PE1_MASTERHWDATA[16];
Y1L572Q = DFFE(Y1L572Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--KB1L15 is dcom:dcom_inst|DC_CTRL:DC_CTRL|DRREQ_WT~46 at LC9_2_G3
--operation mode is normal

KB1L15 = PB1L61Q & !KB1L931Q & (TB1L8 # !KB1L69Q) # !PB1L61Q & (TB1L8 # !KB1L69Q);


--KB1L51 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2360 at LC9_11_G3
--operation mode is normal

KB1L51 = !WD1L41Q & KB1L601Q;


--KB1L01 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2237 at LC8_14_G3
--operation mode is normal

KB1L01 = TB1L1 & KB1L59Q & KB1L32 & TB1L11;


--KB1L5 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2177 at LC7_14_G3
--operation mode is normal

KB1L5 = KB1L52 & (!TB1L92 # !TB1L11 # !TB1L1);


--TB1L03 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|stf_rcvd~52 at LC1_13_G3
--operation mode is normal

TB1L03 = !FD1_dffs[3] & !FD1_dffs[4] & !FD1_dffs[5];


--KB1L4 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2165 at LC5_14_G3
--operation mode is normal

KB1L4 = FD1_dffs[2] & TB1L1 & TB1L03 & KB1L59Q;


--KB1L621 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~54 at LC3_14_G3
--operation mode is normal

KB1L621 = KB1L01 # KB1L5 # KB1L11 # KB1L4;


--KB1L21 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2249 at LC7_9_G3
--operation mode is normal

KB1L21 = !WD1L41Q & KB1L37Q;


--KB1L521 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~52 at LC8_9_G3
--operation mode is normal

KB1L521 = KB1L78 # KB1L21 # KB1L12 & KB1L59Q;


--KB1L721 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~63 at LC5_10_G3
--operation mode is normal

KB1L721 = KB1L18 # KB1L521 # KB1L51 # KB1L621;


--KB1L95 is dcom:dcom_inst|DC_CTRL:DC_CTRL|REC_PULSE~0 at LC2_7_L3
--operation mode is normal

KB1L95 = KB1L89Q & (KB1L99Q & PB1L31Q # !GD1L3Q) # !KB1L89Q & KB1L99Q & PB1L31Q;


--KB1L9 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2225 at LC3_7_L3
--operation mode is normal

KB1L9 = KB1L89Q & GD1L3Q;


--KB1L221 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~33 at LC9_7_L3
--operation mode is normal

KB1L221 = !KB1L95 & !KB1L9 & (PB1L31Q # !KB1L001Q);


--TB1L13 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sysres_rcvd~23 at LC6_13_G3
--operation mode is normal

TB1L13 = !FD1_dffs[3] & FD1_dffs[2] & KB1L32 & TB1L1;


--KB1L321 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~36 at LC7_13_G3
--operation mode is normal

KB1L321 = !KB1L631Q & KB1L221 & (!KB1L59Q # !TB1L13);


--KB1L68 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_TC_DAT~0 at LC4_3_G3
--operation mode is normal

KB1L68 = KB1L011Q & (TB1L8 & KB1L69Q # !WD1L76Q) # !KB1L011Q & TB1L8 & KB1L69Q;


--KB1L58 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_STF~0 at LC6_8_G3
--operation mode is normal

KB1L58 = TB1L8 & (KB1L42 # !WD1L41Q & KB1L901Q) # !TB1L8 & !WD1L41Q & KB1L901Q;


--KB1L47 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SEND_WT~0 at LC4_7_L3
--operation mode is normal

KB1L47 = KB1L001Q & (KB1L89Q & GD1L3Q # !PB1L31Q) # !KB1L001Q & KB1L89Q & GD1L3Q;


--KB1L06 is dcom:dcom_inst|DC_CTRL:DC_CTRL|REC_WT~34 at LC1_14_G3
--operation mode is normal

KB1L06 = PB1L31Q & (!TB1L33 # !KB1L59Q) # !PB1L31Q & !KB1L99Q & (!TB1L33 # !KB1L59Q);


--KB1L921 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV3~49 at LC7_15_G3
--operation mode is normal

KB1L921 = KB1L58 # KB1L94 # KB1L47 # !KB1L06;


--KB1L231 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV8~53 at LC8_2_G3
--operation mode is normal

KB1L231 = KB1L87 # KB1L68 # KB1L831;


--KB1L38 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_MRWB~26 at LC3_11_G3
--operation mode is normal

KB1L38 = !GB5_pre_out[9] & (KB1L02 # KB1L59Q & TB1L4);


--KB1L421 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV2~42 at LC9_12_G3
--operation mode is normal

KB1L421 = !KB1L38 & !KB1L97 & !KB1L31 & KB1L321;


--KB1L61 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2408 at LC1_3_G3
--operation mode is normal

KB1L61 = KB1L111Q & !WD1L41Q;


--KB1L511 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV0~84 at LC8_3_G3
--operation mode is normal

KB1L511 = KB1L61 # KB1L48 # WD1L76Q & KB1L011Q;


--KB1L611 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV0~89 at LC1_1_G3
--operation mode is normal

KB1L611 = KB1L631Q # KB1L511 # KB1L59Q & TB1L13;


--KB1L91 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2588 at LC4_1_G3
--operation mode is normal

KB1L91 = !KB1_SV1 & KB1L81;


--KB1L57 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_DAT~13 at LC8_8_G3
--operation mode is normal

KB1L57 = WD1L41Q & (KB1L101Q & !WD1L76Q # !KB1L67) # !WD1L41Q & KB1L101Q & !WD1L76Q;


--KB1L911 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1~44 at LC7_8_G3
--operation mode is normal

KB1L911 = KB1L57 # KB1L21 # KB1L59Q & KB1L12;


--V1L2Q is roc:inst_ROC|RST_state~5 at LC5_9_O2
--operation mode is normal

V1L2Q_lut_out = !V1L1Q;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(JE1_outclock0), , , );


--WD1L86Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~17 at LC8_14_L3
--operation mode is normal

WD1L86Q_lut_out = EE1L11Q & (WD1L88Q # WD1L37Q);
WD1L86Q = DFFE(WD1L86Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L17Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~20 at LC3_15_L3
--operation mode is normal

WD1L17Q_lut_out = WD1L98Q & (EE1L11Q # WD1L17Q & !EC2_b_non_empty) # !WD1L98Q & WD1L17Q & !EC2_b_non_empty;
WD1L17Q = DFFE(WD1L17Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L07Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~19 at LC1_15_L3
--operation mode is normal

WD1L07Q_lut_out = WD1L58Q & (EE1L11Q # !EC2_b_non_empty & WD1L07Q) # !WD1L58Q & !EC2_b_non_empty & WD1L07Q;
WD1L07Q = DFFE(WD1L07Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L96Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~18 at LC3_14_L3
--operation mode is normal

WD1L96Q_lut_out = WD1L96Q & (WD1L68Q & EE1L11Q # !EC2_b_non_empty) # !WD1L96Q & WD1L68Q & EE1L11Q;
WD1L96Q = DFFE(WD1L96Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L27Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~21 at LC4_15_L3
--operation mode is normal

WD1L27Q_lut_out = !EC2_b_non_empty & (WD1L27Q # WD1L86Q & !GB52L81);
WD1L27Q = DFFE(WD1L27Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L33 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~43 at LC7_14_L3
--operation mode is normal

WD1L33 = !WD1L07Q & !WD1L17Q & !WD1L96Q & !WD1L27Q;


--WD1L61 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~69 at LC4_13_L3
--operation mode is normal

WD1L61 = EC2_b_non_empty & (WD1L86Q # !WD1L33);


--WD1L88Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~37 at LC10_14_L3
--operation mode is normal

WD1L88Q_lut_out = EC2_b_non_empty & (WD1L17Q # WD1L88Q & !EE1L11Q) # !EC2_b_non_empty & WD1L88Q & !EE1L11Q;
WD1L88Q = DFFE(WD1L88Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L59Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~44 at LC9_4_I3
--operation mode is normal

WD1L59Q_lut_out = EE1L11Q & WD1L69Q # !EE1L11Q & WD1L59Q;
WD1L59Q = DFFE(WD1L59Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L78Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~36 at LC3_9_I3
--operation mode is normal

WD1L78Q_lut_out = WD1L6 # WD1L06 # WD1L86Q & GB52L81;
WD1L78Q = DFFE(WD1L78Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L29Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~41 at LC9_14_I3
--operation mode is normal

WD1L29Q_lut_out = WD1L89 # WD1L09Q & !GB82L9 & GB72L8;
WD1L29Q = DFFE(WD1L29Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L39Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~42 at LC3_3_I3
--operation mode is normal

WD1L39Q_lut_out = WD1L99 # WD1L39Q & !EE1L11Q;
WD1L39Q = DFFE(WD1L39Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L22 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~141 at LC9_3_I3
--operation mode is normal

WD1L22 = WD1L29Q # WD1L59Q # WD1L78Q # WD1L39Q;


--WD1L58Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~34 at LC6_14_L3
--operation mode is normal

WD1L58Q_lut_out = WD1L58Q & (EC2_b_non_empty & WD1L96Q # !EE1L11Q) # !WD1L58Q & EC2_b_non_empty & WD1L96Q;
WD1L58Q = DFFE(WD1L58Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L37Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~22 at LC9_14_L3
--operation mode is normal

WD1L37Q_lut_out = EC2_b_non_empty & (WD1L13 # WD1L37Q & !EE1L11Q) # !EC2_b_non_empty & WD1L37Q & !EE1L11Q;
WD1L37Q = DFFE(WD1L37Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L02 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~134 at LC5_14_L3
--operation mode is normal

WD1L02 = !WD1L58Q & !WD1L37Q;


--WD1L68Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~35 at LC7_15_L3
--operation mode is normal

WD1L68Q_lut_out = WD1L19Q # !EE1L11Q & WD1L68Q;
WD1L68Q = DFFE(WD1L68Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L98Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~38 at LC10_15_L3
--operation mode is normal

WD1L98Q_lut_out = WD1L98Q & (EC2_b_non_empty & WD1L07Q # !EE1L11Q) # !WD1L98Q & EC2_b_non_empty & WD1L07Q;
WD1L98Q = DFFE(WD1L98Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L12 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~135 at LC2_14_L3
--operation mode is normal

WD1L12 = !WD1L98Q & !WD1L68Q;


--WD1L51 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~44 at LC1_13_L3
--operation mode is normal

WD1L51 = WD1L88Q # WD1L22 # !WD1L12 # !WD1L02;


--WD1L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|CMD~23 at LC10_14_I3
--operation mode is normal

WD1L31 = !WD1L76Q & (KB1L86Q & EE1L11Q # !WD1L46Q);


--WD1L62 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~252 at LC4_14_L3
--operation mode is normal

WD1L62 = WD1L61 # !EE1L11Q & WD1L51 # !WD1L31;


--WD1L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~122 at LC10_3_I3
--operation mode is normal

WD1L4 = WD1L78Q & EE1L11Q;


--WD1L79Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~46 at LC10_2_I3
--operation mode is normal

WD1L79Q_lut_out = WD1L01 # WD1L79Q & !GB72L8 & !GB82L9;
WD1L79Q = DFFE(WD1L79Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L09Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~39 at LC5_2_I3
--operation mode is normal

WD1L09Q_lut_out = WD1L9 # WD1L09Q & !GB72L8 & !GB82L9;
WD1L09Q = DFFE(WD1L09Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L71 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~79 at LC5_3_I3
--operation mode is normal

WD1L71 = WD1L79Q & (GB82L9 # GB72L8) # !WD1L79Q & WD1L09Q & (GB82L9 # GB72L8);


--WD1L87Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~27 at LC5_11_I3
--operation mode is normal

WD1L87Q_lut_out = WD1L87Q & (WD1L77Q # !EE1L11Q) # !WD1L87Q & EE1L11Q & WD1L77Q;
WD1L87Q = DFFE(WD1L87Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L47Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~23 at LC9_11_I3
--operation mode is normal

WD1L47Q_lut_out = WD1L47Q & (WD1L28Q # !EE1L11Q) # !WD1L47Q & EE1L11Q & WD1L28Q;
WD1L47Q = DFFE(WD1L47Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--PD1_b_non_empty is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC8_4_L1
--operation mode is normal

PD1_b_non_empty_lut_out = GD1L91Q # PD1_b_full # PD1_b_non_empty & PD1L6;
PD1_b_non_empty = DFFE(PD1_b_non_empty_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );


--WD1L42 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~192 at LC5_10_I3
--operation mode is normal

WD1L42 = WD1L87Q # WD1L47Q # WD1L59Q & !PD1_b_non_empty;


--WD1L19Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~40 at LC2_13_I3
--operation mode is normal

WD1L19Q_lut_out = !KB1L37Q & FD3L1 & KB1L27Q & WD1L46Q;
WD1L19Q = DFFE(WD1L19Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--KB1L731Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|tcal_data~reg at LC5_4_G3
--operation mode is normal

KB1L731Q_lut_out = KB1L61 # KB1L011Q # TB1L8 & KB1L69Q;
KB1L731Q = DFFE(KB1L731Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--WD1L32 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~187 at LC4_14_I3
--operation mode is normal

WD1L32 = WD1L19Q # !WD1L36Q & (KB1L86Q # KB1L731Q);


--WD1L52 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~229 at LC2_3_I3
--operation mode is normal

WD1L52 = WD1L32 # WD1L71 # WD1L42 # WD1L4;


--WD1L28Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~31 at LC3_12_I3
--operation mode is normal

WD1L28Q_lut_out = EE1L11Q & WD1L38Q # !EE1L11Q & WD1L28Q;
WD1L28Q = DFFE(WD1L28Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L77Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~26 at LC7_11_I3
--operation mode is normal

WD1L77Q_lut_out = WD1L77Q & (WD1L67Q # !EE1L11Q) # !WD1L77Q & EE1L11Q & WD1L67Q;
WD1L77Q = DFFE(WD1L77Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L97Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~28 at LC8_11_I3
--operation mode is normal

WD1L97Q_lut_out = WD1L97Q & (WD1L87Q # !EE1L11Q) # !WD1L97Q & EE1L11Q & WD1L87Q;
WD1L97Q = DFFE(WD1L97Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L57Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~24 at LC6_12_I3
--operation mode is normal

WD1L57Q_lut_out = WD1L57Q & (WD1L47Q # !EE1L11Q) # !WD1L57Q & EE1L11Q & WD1L47Q;
WD1L57Q = DFFE(WD1L57Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L91 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~93 at LC2_11_I3
--operation mode is normal

WD1L91 = !WD1L57Q & !WD1L77Q & !WD1L97Q & !WD1L28Q;


--WD1L38Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~32 at LC10_12_I3
--operation mode is normal

WD1L38Q_lut_out = WD1L08Q & (WD1L38Q # EE1L11Q) # !WD1L08Q & WD1L38Q & !EE1L11Q;
WD1L38Q = DFFE(WD1L38Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L18Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~30 at LC8_2_I3
--operation mode is normal

WD1L18Q_lut_out = WD1L48Q # !EE1L11Q & WD1L18Q;
WD1L18Q = DFFE(WD1L18Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L69Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~45 at LC5_4_I3
--operation mode is normal

WD1L69Q_lut_out = WD1L49Q # WD1L8 # WD1L79Q & GB82L9;
WD1L69Q = DFFE(WD1L69Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L49Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~43 at LC9_5_I3
--operation mode is normal

WD1L49Q_lut_out = PD1_b_non_empty & WD1L59Q & EE1L11Q;
WD1L49Q = DFFE(WD1L49Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L48Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~33 at LC10_13_I3
--operation mode is normal

WD1L48Q_lut_out = KB1L37Q & KB1L86Q & EE1L11Q & WD1L46Q;
WD1L48Q = DFFE(WD1L48Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L67Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~25 at LC5_12_I3
--operation mode is normal

WD1L67Q_lut_out = EE1L11Q & WD1L57Q # !EE1L11Q & WD1L67Q;
WD1L67Q = DFFE(WD1L67Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L08Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~29 at LC5_9_I3
--operation mode is normal

WD1L08Q_lut_out = WD1L08Q & (WD1L18Q # !EE1L11Q) # !WD1L08Q & EE1L11Q & WD1L18Q;
WD1L08Q = DFFE(WD1L08Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--SC31_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC6_8_M3
--operation mode is normal

SC31_aeb_out = !GB91_sload_path[2] & !GB91_sload_path[3] & GB91_sload_path[0] & GB91_sload_path[1];


--FD3_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC8_5_L3
--operation mode is normal

FD3_dffs[3]_lut_out = FD3_dffs[4] & (UC33L2 # !EE1L11Q) # !FD3_dffs[4] & EE1L11Q & UC33L2;
FD3_dffs[3] = DFFE(FD3_dffs[3]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--EE1L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|altr_temp~11 at LC7_5_M3
--operation mode is normal

EE1L2 = EE1L5Q & (GB91_sload_path[0] # !GB91_sload_path[4] # !SC31L4);


--PB1L5 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~260 at LC10_8_C3
--operation mode is normal

PB1L5 = (GB92_sload_path[1] & KB1L931Q) & CASCADE(PB1L11);


--SC32_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC6_7_C3
--operation mode is normal

SC32_aeb_out = SC02_aeb_out & SC12_aeb_out & SC91_aeb_out & SC22_aeb_out;


--PB1L3 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~235 at LC8_6_C3
--operation mode is normal

PB1L3 = GB92_sload_path[1] & !GB92_sload_path[4] & !GB92_sload_path[2] & GB92_sload_path[6];


--PB1L6 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~261 at LC7_6_C3
--operation mode is normal

PB1L6 = (PB1L9 & PB1L3 & !GB92_sload_path[0] & PB1L8) & CASCADE(PB1L4);


--PB1L4 is dcom:dcom_inst|tcal_timer:tcal_timer|altr_temp~240 at LC6_6_C3
--operation mode is normal

PB1L4 = !GB92_sload_path[5] & !GB92_sload_path[3];


--BB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~12 at LC4_12_G1
--operation mode is normal

BB1L402 = BB1L752Q # BB1L462Q;


--BB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_150~7 at LC7_15_G1
--operation mode is normal

BB1L991 = !BB1L162Q & !BB1L952Q & !BB1L062Q & !BB1L262Q;


--BB1_reduce_or_165 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165 at LC3_11_G1
--operation mode is normal

BB1_reduce_or_165 = BB1L552Q # BB1L402 # !BB1L302 # !BB1L991;


--DB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC1_16_C1
--operation mode is normal

DB1_enable_disc_old_lut_out = Y1_command_0_local[1] & (H1_atwd0_pong_enable # !Y1_command_0_local[15]) # !Y1_command_0_local[1] & Y1_command_0_local[15] & H1_atwd0_pong_enable;
DB1_enable_disc_old = DFFE(DB1_enable_disc_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~9 at LC10_2_C1
--operation mode is normal

H1L5Q_lut_out = Y1_command_0_local[15] & (H1L41 # H1L51 # !H1L4Q);
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~10 at LC7_2_C1
--operation mode is normal

H1L6Q_lut_out = Y1_command_0_local[15] & (H1L61 # DB1_TriggerComplete_in_sync & H1L5Q);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L451 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_70_rtl_267~20 at LC9_5_R2
--operation mode is normal

CB1L451 = !CB1L771Q & !CB1L971Q & !CB1L671Q & !CB1L081Q;


--BB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_244~11 at LC9_16_G1
--operation mode is normal

BB1L802 = BB1L162Q # BB1L262Q # !BB1L691 # !BB1L702;


--DB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_2_L1
--operation mode is normal

DB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
DB1_TriggerComplete_in_0 = DFFE(DB1_TriggerComplete_in_0_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1_reduce_or_180 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180 at LC7_11_G1
--operation mode is normal

BB1_reduce_or_180 = BB1L552Q # BB1L562Q # !BB1L991 # !BB1L702;


--BB1L352Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0 at LC6_16_G1
--operation mode is normal

BB1L352Q_lut_out = BB1L162Q # BB1L352Q & BB1_reduce_or_168;
BB1L352Q = DFFE(BB1L352Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC10_15_V4
--operation mode is normal

CB1_readout_cnt[28]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[28] # CB1L671Q & CB1L95) # !CB1_reduce_or_143 & CB1L671Q & CB1L95;
CB1_readout_cnt[28] = DFFE(CB1_readout_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC8_14_V4
--operation mode is normal

CB1_readout_cnt[29]_lut_out = CB1L671Q & (CB1L16 # CB1_reduce_or_143 & CB1_readout_cnt[29]) # !CB1L671Q & CB1_reduce_or_143 & CB1_readout_cnt[29];
CB1_readout_cnt[29] = DFFE(CB1_readout_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC9_15_V4
--operation mode is normal

CB1_readout_cnt[30]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[30] # CB1L671Q & CB1L36) # !CB1_reduce_or_143 & CB1L671Q & CB1L36;
CB1_readout_cnt[30] = DFFE(CB1_readout_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC7_15_V4
--operation mode is normal

CB1_readout_cnt[31]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[31] # CB1L671Q & CB1L56) # !CB1_reduce_or_143 & CB1L671Q & CB1L56;
CB1_readout_cnt[31] = DFFE(CB1_readout_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~95 at LC6_14_V4
--operation mode is normal

CB1L931 = CB1_readout_cnt[29] # CB1_readout_cnt[31] # CB1_readout_cnt[28] # CB1_readout_cnt[30];


--CB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC7_14_V4
--operation mode is normal

CB1_readout_cnt[24]_lut_out = CB1_readout_cnt[24] & (CB1_reduce_or_143 # CB1L671Q & CB1L15) # !CB1_readout_cnt[24] & CB1L671Q & CB1L15;
CB1_readout_cnt[24] = DFFE(CB1_readout_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC5_16_V4
--operation mode is normal

CB1_readout_cnt[25]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[25] # CB1L671Q & CB1L35) # !CB1_reduce_or_143 & CB1L671Q & CB1L35;
CB1_readout_cnt[25] = DFFE(CB1_readout_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC2_14_V4
--operation mode is normal

CB1_readout_cnt[26]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[26] # CB1L671Q & CB1L55) # !CB1_reduce_or_143 & CB1L671Q & CB1L55;
CB1_readout_cnt[26] = DFFE(CB1_readout_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC8_15_V4
--operation mode is normal

CB1_readout_cnt[27]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[27] # CB1L671Q & CB1L75) # !CB1_reduce_or_143 & CB1L671Q & CB1L75;
CB1_readout_cnt[27] = DFFE(CB1_readout_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~100 at LC1_14_V4
--operation mode is normal

CB1L041 = CB1_readout_cnt[24] # CB1_readout_cnt[26] # CB1_readout_cnt[25] # CB1_readout_cnt[27];


--CB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC2_12_V4
--operation mode is normal

CB1_readout_cnt[20]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[20] # CB1L671Q & CB1L34) # !CB1_reduce_or_143 & CB1L671Q & CB1L34;
CB1_readout_cnt[20] = DFFE(CB1_readout_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC1_12_V4
--operation mode is normal

CB1_readout_cnt[21]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[21] # CB1L671Q & CB1L54) # !CB1_reduce_or_143 & CB1L671Q & CB1L54;
CB1_readout_cnt[21] = DFFE(CB1_readout_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC10_12_V4
--operation mode is normal

CB1_readout_cnt[22]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[22] # CB1L671Q & CB1L74) # !CB1_reduce_or_143 & CB1L671Q & CB1L74;
CB1_readout_cnt[22] = DFFE(CB1_readout_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC9_12_V4
--operation mode is normal

CB1_readout_cnt[23]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[23] # CB1L671Q & CB1L94) # !CB1_reduce_or_143 & CB1L671Q & CB1L94;
CB1_readout_cnt[23] = DFFE(CB1_readout_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L141 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~109 at LC8_12_V4
--operation mode is normal

CB1L141 = CB1_readout_cnt[20] # CB1_readout_cnt[22] # CB1_readout_cnt[21] # CB1_readout_cnt[23];


--CB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC3_16_V4
--operation mode is normal

CB1_readout_cnt[16]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[16] # CB1L671Q & CB1L53) # !CB1_reduce_or_143 & CB1L671Q & CB1L53;
CB1_readout_cnt[16] = DFFE(CB1_readout_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC10_14_V4
--operation mode is normal

CB1_readout_cnt[17]_lut_out = CB1_readout_cnt[17] & (CB1_reduce_or_143 # CB1L671Q & CB1L73) # !CB1_readout_cnt[17] & CB1L671Q & CB1L73;
CB1_readout_cnt[17] = DFFE(CB1_readout_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC9_14_V4
--operation mode is normal

CB1_readout_cnt[18]_lut_out = CB1_readout_cnt[18] & (CB1_reduce_or_143 # CB1L671Q & CB1L93) # !CB1_readout_cnt[18] & CB1L671Q & CB1L93;
CB1_readout_cnt[18] = DFFE(CB1_readout_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC3_14_V4
--operation mode is normal

CB1_readout_cnt[19]_lut_out = CB1_readout_cnt[19] & (CB1_reduce_or_143 # CB1L671Q & CB1L14) # !CB1_readout_cnt[19] & CB1L671Q & CB1L14;
CB1_readout_cnt[19] = DFFE(CB1_readout_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L241 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~122 at LC5_14_V4
--operation mode is normal

CB1L241 = CB1_readout_cnt[18] # CB1_readout_cnt[19] # CB1_readout_cnt[16] # CB1_readout_cnt[17];


--CB1L741 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~263 at LC4_14_V4
--operation mode is normal

CB1L741 = CB1L041 # CB1L931 # CB1L141 # CB1L241;


--CB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC3_12_V4
--operation mode is normal

CB1_readout_cnt[12]_lut_out = CB1L671Q & (CB1L72 # CB1_readout_cnt[12] & CB1_reduce_or_143) # !CB1L671Q & CB1_readout_cnt[12] & CB1_reduce_or_143;
CB1_readout_cnt[12] = DFFE(CB1_readout_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC4_12_V4
--operation mode is normal

CB1_readout_cnt[13]_lut_out = CB1_readout_cnt[13] & (CB1_reduce_or_143 # CB1L671Q & CB1L92) # !CB1_readout_cnt[13] & CB1L671Q & CB1L92;
CB1_readout_cnt[13] = DFFE(CB1_readout_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC6_12_V4
--operation mode is normal

CB1_readout_cnt[14]_lut_out = CB1L671Q & (CB1L13 # CB1_reduce_or_143 & CB1_readout_cnt[14]) # !CB1L671Q & CB1_reduce_or_143 & CB1_readout_cnt[14];
CB1_readout_cnt[14] = DFFE(CB1_readout_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC5_12_V4
--operation mode is normal

CB1_readout_cnt[15]_lut_out = CB1_readout_cnt[15] & (CB1_reduce_or_143 # CB1L671Q & CB1L33) # !CB1_readout_cnt[15] & CB1L671Q & CB1L33;
CB1_readout_cnt[15] = DFFE(CB1_readout_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L341 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~139 at LC7_12_V4
--operation mode is normal

CB1L341 = CB1_readout_cnt[14] # CB1_readout_cnt[13] # CB1_readout_cnt[15] # CB1_readout_cnt[12];


--CB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC4_10_V4
--operation mode is normal

CB1_readout_cnt[8]_lut_out = CB1_readout_cnt[8] & (CB1_reduce_or_143 # CB1L671Q & CB1L91) # !CB1_readout_cnt[8] & CB1L671Q & CB1L91;
CB1_readout_cnt[8] = DFFE(CB1_readout_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC5_8_V4
--operation mode is normal

CB1_readout_cnt[9]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[9] # CB1L671Q & CB1L12) # !CB1_reduce_or_143 & CB1L671Q & CB1L12;
CB1_readout_cnt[9] = DFFE(CB1_readout_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC9_10_V4
--operation mode is normal

CB1_readout_cnt[10]_lut_out = CB1_readout_cnt[10] & (CB1_reduce_or_143 # CB1L671Q & CB1L32) # !CB1_readout_cnt[10] & CB1L671Q & CB1L32;
CB1_readout_cnt[10] = DFFE(CB1_readout_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC8_10_V4
--operation mode is normal

CB1_readout_cnt[11]_lut_out = CB1_reduce_or_143 & (CB1_readout_cnt[11] # CB1L671Q & CB1L52) # !CB1_reduce_or_143 & CB1L671Q & CB1L52;
CB1_readout_cnt[11] = DFFE(CB1_readout_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L441 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~160 at LC6_10_V4
--operation mode is normal

CB1L441 = CB1_readout_cnt[10] # CB1_readout_cnt[9] # CB1_readout_cnt[8] # CB1_readout_cnt[11];


--CB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC6_8_V4
--operation mode is normal

CB1_readout_cnt[4]_lut_out = CB1L671Q & (CB1L11 # CB1_readout_cnt[4] & CB1_reduce_or_143) # !CB1L671Q & CB1_readout_cnt[4] & CB1_reduce_or_143;
CB1_readout_cnt[4] = DFFE(CB1_readout_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC3_9_V4
--operation mode is normal

CB1_readout_cnt[5]_lut_out = CB1_readout_cnt[5] & (CB1_reduce_or_143 # CB1L671Q & CB1L31) # !CB1_readout_cnt[5] & CB1L671Q & CB1L31;
CB1_readout_cnt[5] = DFFE(CB1_readout_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC3_10_V4
--operation mode is normal

CB1_readout_cnt[6]_lut_out = CB1_readout_cnt[6] & (CB1_reduce_or_143 # CB1L671Q & CB1L51) # !CB1_readout_cnt[6] & CB1L671Q & CB1L51;
CB1_readout_cnt[6] = DFFE(CB1_readout_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC5_10_V4
--operation mode is normal

CB1_readout_cnt[7]_lut_out = CB1_readout_cnt[7] & (CB1_reduce_or_143 # CB1L671Q & CB1L71) # !CB1_readout_cnt[7] & CB1L671Q & CB1L71;
CB1_readout_cnt[7] = DFFE(CB1_readout_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L541 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~185 at LC1_9_V4
--operation mode is normal

CB1L541 = CB1_readout_cnt[5] # CB1_readout_cnt[6] # CB1_readout_cnt[4] # !CB1_readout_cnt[7];


--CB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC4_9_V4
--operation mode is normal

CB1_readout_cnt[0]_lut_out = CB1L2 # CB1_readout_cnt[0] & (CB1L871Q # CB1L151);
CB1_readout_cnt[0] = DFFE(CB1_readout_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC5_2_R2
--operation mode is normal

CB1_readout_cnt[1]_lut_out = CB1L1 # CB1_readout_cnt[1] & (CB1L871Q # CB1L151);
CB1_readout_cnt[1] = DFFE(CB1_readout_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC10_10_V4
--operation mode is normal

CB1_readout_cnt[2]_lut_out = CB1_readout_cnt[2] & (CB1_reduce_or_143 # CB1L671Q & CB1L7) # !CB1_readout_cnt[2] & CB1L671Q & CB1L7;
CB1_readout_cnt[2] = DFFE(CB1_readout_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC2_9_V4
--operation mode is normal

CB1_readout_cnt[3]_lut_out = CB1_readout_cnt[3] & (CB1_reduce_or_143 # CB1L671Q & CB1L9) # !CB1_readout_cnt[3] & CB1L671Q & CB1L9;
CB1_readout_cnt[3] = DFFE(CB1_readout_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB1L641 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~214 at LC7_10_V4
--operation mode is normal

CB1L641 = CB1_readout_cnt[2] # CB1_readout_cnt[1] # CB1_readout_cnt[3] # CB1_readout_cnt[0];


--CB1L841 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~268 at LC2_10_V4
--operation mode is normal

CB1L841 = CB1L441 # CB1L341 # CB1L541 # CB1L641;


--CB1L351 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_58_rtl_21~4 at LC3_5_R2
--operation mode is normal

CB1L351 = CB1L571Q # CB1L771Q & (CB1L741 # CB1L841);


--CB1L471Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~8 at LC10_6_R2
--operation mode is normal

CB1L471Q_lut_out = !CB1L081Q & (CB1L471Q # BB1L352Q);
CB1L471Q = DFFE(CB1L471Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide at LC6_5_R2
--operation mode is normal

CB1_rst_divide_lut_out = CB1_rst_divide & (CB1L871Q # !CB1L451) # !CB1L471Q;
CB1_rst_divide = DFFE(CB1_rst_divide_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--BB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~12 at LC10_5_U2
--operation mode is normal

BB2L402 = BB2L262Q # BB2L652Q;


--BB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150~7 at LC5_12_U2
--operation mode is normal

BB2L991 = !BB2L952Q & !BB2L062Q & !BB2L852Q & !BB1L062Q;


--BB2_reduce_or_165 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165 at LC7_11_U2
--operation mode is normal

BB2_reduce_or_165 = BB2L452Q # BB2L402 # !BB2L302 # !BB2L991;


--DB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC8_3_C1
--operation mode is normal

DB2_enable_disc_old_lut_out = Y1_command_0_local[9] & (H1_atwd1_pong_enable # !Y1_command_0_local[15]) # !Y1_command_0_local[9] & Y1_command_0_local[15] & H1_atwd1_pong_enable;
DB2_enable_disc_old = DFFE(DB2_enable_disc_old_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~9 at LC1_2_C1
--operation mode is normal

H1L11Q_lut_out = Y1_command_0_local[15] & (H1L91 # H1L11Q & !DB2_TriggerComplete_in_sync);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L21Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~10 at LC6_2_C1
--operation mode is normal

H1L21Q_lut_out = Y1_command_0_local[15] & (H1L02 # DB2_TriggerComplete_in_sync & H1L11Q);
H1L21Q = DFFE(H1L21Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L451 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_70_rtl_169~20 at LC5_11_H2
--operation mode is normal

CB2L451 = !CB2L771Q & !CB2L081Q & !CB2L671Q & !CB2L971Q;


--BB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_244~11 at LC6_4_U2
--operation mode is normal

BB2L802 = BB2L952Q # BB2L062Q # !BB2L691 # !BB2L702;


--DB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_11_U2
--operation mode is normal

DB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
DB2_TriggerComplete_in_0 = DFFE(DB2_TriggerComplete_in_0_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2_reduce_or_180 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180 at LC6_16_V2
--operation mode is normal

BB2_reduce_or_180 = BB2L362Q # BB2L452Q # !BB2L991 # !BB2L702;


--BB2L352Q is atwd:atwd1|atwd_control:inst_atwd_control|start_readout~reg0 at LC10_4_U2
--operation mode is normal

BB2L352Q_lut_out = BB2L952Q # BB2L352Q & BB2_reduce_or_168;
BB2L352Q = DFFE(BB2L352Q_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC8_7_H2
--operation mode is normal

CB2_readout_cnt[28]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[28] # CB2L671Q & CB2L95) # !CB2_reduce_or_143 & CB2L671Q & CB2L95;
CB2_readout_cnt[28] = DFFE(CB2_readout_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC10_7_H2
--operation mode is normal

CB2_readout_cnt[29]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[29] # CB2L671Q & CB2L16) # !CB2_reduce_or_143 & CB2L671Q & CB2L16;
CB2_readout_cnt[29] = DFFE(CB2_readout_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC7_7_H2
--operation mode is normal

CB2_readout_cnt[30]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[30] # CB2L671Q & CB2L36) # !CB2_reduce_or_143 & CB2L671Q & CB2L36;
CB2_readout_cnt[30] = DFFE(CB2_readout_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC4_6_H2
--operation mode is normal

CB2_readout_cnt[31]_lut_out = CB2L671Q & (CB2L56 # CB2_reduce_or_143 & CB2_readout_cnt[31]) # !CB2L671Q & CB2_reduce_or_143 & CB2_readout_cnt[31];
CB2_readout_cnt[31] = DFFE(CB2_readout_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~95 at LC7_6_H2
--operation mode is normal

CB2L931 = CB2_readout_cnt[30] # CB2_readout_cnt[29] # CB2_readout_cnt[31] # CB2_readout_cnt[28];


--CB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC5_6_H2
--operation mode is normal

CB2_readout_cnt[24]_lut_out = CB2_readout_cnt[24] & (CB2_reduce_or_143 # CB2L671Q & CB2L15) # !CB2_readout_cnt[24] & CB2L671Q & CB2L15;
CB2_readout_cnt[24] = DFFE(CB2_readout_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC4_4_H2
--operation mode is normal

CB2_readout_cnt[25]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[25] # CB2L671Q & CB2L35) # !CB2_reduce_or_143 & CB2L671Q & CB2L35;
CB2_readout_cnt[25] = DFFE(CB2_readout_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC10_6_H2
--operation mode is normal

CB2_readout_cnt[26]_lut_out = CB2L671Q & (CB2L55 # CB2_reduce_or_143 & CB2_readout_cnt[26]) # !CB2L671Q & CB2_reduce_or_143 & CB2_readout_cnt[26];
CB2_readout_cnt[26] = DFFE(CB2_readout_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC9_7_H2
--operation mode is normal

CB2_readout_cnt[27]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[27] # CB2L671Q & CB2L75) # !CB2_reduce_or_143 & CB2L671Q & CB2L75;
CB2_readout_cnt[27] = DFFE(CB2_readout_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~100 at LC6_6_H2
--operation mode is normal

CB2L041 = CB2_readout_cnt[26] # CB2_readout_cnt[27] # CB2_readout_cnt[25] # CB2_readout_cnt[24];


--CB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC3_6_H2
--operation mode is normal

CB2_readout_cnt[20]_lut_out = CB2_readout_cnt[20] & (CB2_reduce_or_143 # CB2L671Q & CB2L34) # !CB2_readout_cnt[20] & CB2L671Q & CB2L34;
CB2_readout_cnt[20] = DFFE(CB2_readout_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC1_6_H2
--operation mode is normal

CB2_readout_cnt[21]_lut_out = CB2_readout_cnt[21] & (CB2_reduce_or_143 # CB2L671Q & CB2L54) # !CB2_readout_cnt[21] & CB2L671Q & CB2L54;
CB2_readout_cnt[21] = DFFE(CB2_readout_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC2_6_H2
--operation mode is normal

CB2_readout_cnt[22]_lut_out = CB2_readout_cnt[22] & (CB2_reduce_or_143 # CB2L671Q & CB2L74) # !CB2_readout_cnt[22] & CB2L671Q & CB2L74;
CB2_readout_cnt[22] = DFFE(CB2_readout_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC9_6_H2
--operation mode is normal

CB2_readout_cnt[23]_lut_out = CB2_readout_cnt[23] & (CB2_reduce_or_143 # CB2L671Q & CB2L94) # !CB2_readout_cnt[23] & CB2L671Q & CB2L94;
CB2_readout_cnt[23] = DFFE(CB2_readout_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L141 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~109 at LC8_6_H2
--operation mode is normal

CB2L141 = CB2_readout_cnt[20] # CB2_readout_cnt[22] # CB2_readout_cnt[21] # CB2_readout_cnt[23];


--CB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC6_4_H2
--operation mode is normal

CB2_readout_cnt[16]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[16] # CB2L671Q & CB2L53) # !CB2_reduce_or_143 & CB2L671Q & CB2L53;
CB2_readout_cnt[16] = DFFE(CB2_readout_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC9_4_H2
--operation mode is normal

CB2_readout_cnt[17]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[17] # CB2L671Q & CB2L73) # !CB2_reduce_or_143 & CB2L671Q & CB2L73;
CB2_readout_cnt[17] = DFFE(CB2_readout_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC7_4_H2
--operation mode is normal

CB2_readout_cnt[18]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[18] # CB2L671Q & CB2L93) # !CB2_reduce_or_143 & CB2L671Q & CB2L93;
CB2_readout_cnt[18] = DFFE(CB2_readout_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC5_4_H2
--operation mode is normal

CB2_readout_cnt[19]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[19] # CB2L671Q & CB2L14) # !CB2_reduce_or_143 & CB2L671Q & CB2L14;
CB2_readout_cnt[19] = DFFE(CB2_readout_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L241 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~122 at LC8_4_H2
--operation mode is normal

CB2L241 = CB2_readout_cnt[18] # CB2_readout_cnt[17] # CB2_readout_cnt[19] # CB2_readout_cnt[16];


--CB2L741 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~263 at LC3_4_H2
--operation mode is normal

CB2L741 = CB2L931 # CB2L141 # CB2L041 # CB2L241;


--CB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC9_10_H2
--operation mode is normal

CB2_readout_cnt[12]_lut_out = CB2_readout_cnt[12] & (CB2_reduce_or_143 # CB2L671Q & CB2L72) # !CB2_readout_cnt[12] & CB2L671Q & CB2L72;
CB2_readout_cnt[12] = DFFE(CB2_readout_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC5_10_H2
--operation mode is normal

CB2_readout_cnt[13]_lut_out = CB2_readout_cnt[13] & (CB2_reduce_or_143 # CB2L671Q & CB2L92) # !CB2_readout_cnt[13] & CB2L671Q & CB2L92;
CB2_readout_cnt[13] = DFFE(CB2_readout_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC2_4_H2
--operation mode is normal

CB2_readout_cnt[14]_lut_out = CB2_readout_cnt[14] & (CB2_reduce_or_143 # CB2L671Q & CB2L13) # !CB2_readout_cnt[14] & CB2L671Q & CB2L13;
CB2_readout_cnt[14] = DFFE(CB2_readout_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC1_4_H2
--operation mode is normal

CB2_readout_cnt[15]_lut_out = CB2_readout_cnt[15] & (CB2_reduce_or_143 # CB2L671Q & CB2L33) # !CB2_readout_cnt[15] & CB2L671Q & CB2L33;
CB2_readout_cnt[15] = DFFE(CB2_readout_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L341 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~139 at LC10_4_H2
--operation mode is normal

CB2L341 = CB2_readout_cnt[15] # CB2_readout_cnt[13] # CB2_readout_cnt[14] # CB2_readout_cnt[12];


--CB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC2_2_H2
--operation mode is normal

CB2_readout_cnt[8]_lut_out = CB2L671Q & (CB2L91 # CB2_reduce_or_143 & CB2_readout_cnt[8]) # !CB2L671Q & CB2_reduce_or_143 & CB2_readout_cnt[8];
CB2_readout_cnt[8] = DFFE(CB2_readout_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC7_2_H2
--operation mode is normal

CB2_readout_cnt[9]_lut_out = CB2L671Q & (CB2L12 # CB2_readout_cnt[9] & CB2_reduce_or_143) # !CB2L671Q & CB2_readout_cnt[9] & CB2_reduce_or_143;
CB2_readout_cnt[9] = DFFE(CB2_readout_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC3_2_H2
--operation mode is normal

CB2_readout_cnt[10]_lut_out = CB2_reduce_or_143 & (CB2_readout_cnt[10] # CB2L671Q & CB2L32) # !CB2_reduce_or_143 & CB2L671Q & CB2L32;
CB2_readout_cnt[10] = DFFE(CB2_readout_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC1_2_H2
--operation mode is normal

CB2_readout_cnt[11]_lut_out = CB2L671Q & (CB2L52 # CB2_reduce_or_143 & CB2_readout_cnt[11]) # !CB2L671Q & CB2_reduce_or_143 & CB2_readout_cnt[11];
CB2_readout_cnt[11] = DFFE(CB2_readout_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L441 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~160 at LC8_2_H2
--operation mode is normal

CB2L441 = CB2_readout_cnt[10] # CB2_readout_cnt[9] # CB2_readout_cnt[8] # CB2_readout_cnt[11];


--CB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC5_2_H2
--operation mode is normal

CB2_readout_cnt[4]_lut_out = CB2_readout_cnt[4] & (CB2_reduce_or_143 # CB2L11 & CB2L671Q) # !CB2_readout_cnt[4] & CB2L11 & CB2L671Q;
CB2_readout_cnt[4] = DFFE(CB2_readout_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC3_1_H2
--operation mode is normal

CB2_readout_cnt[5]_lut_out = CB2L31 & (CB2L671Q # CB2_reduce_or_143 & CB2_readout_cnt[5]) # !CB2L31 & CB2_reduce_or_143 & CB2_readout_cnt[5];
CB2_readout_cnt[5] = DFFE(CB2_readout_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC9_2_H2
--operation mode is normal

CB2_readout_cnt[6]_lut_out = CB2L671Q & (CB2L51 # CB2_readout_cnt[6] & CB2_reduce_or_143) # !CB2L671Q & CB2_readout_cnt[6] & CB2_reduce_or_143;
CB2_readout_cnt[6] = DFFE(CB2_readout_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC10_2_H2
--operation mode is normal

CB2_readout_cnt[7]_lut_out = CB2L671Q & (CB2L71 # CB2_readout_cnt[7] & CB2_reduce_or_143) # !CB2L671Q & CB2_readout_cnt[7] & CB2_reduce_or_143;
CB2_readout_cnt[7] = DFFE(CB2_readout_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L541 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~185 at LC6_2_H2
--operation mode is normal

CB2L541 = CB2_readout_cnt[4] # CB2_readout_cnt[5] # CB2_readout_cnt[6] # !CB2_readout_cnt[7];


--CB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC7_10_H2
--operation mode is normal

CB2_readout_cnt[0]_lut_out = CB2L2 # CB2_readout_cnt[0] & (CB2L151 # CB2L871Q);
CB2_readout_cnt[0] = DFFE(CB2_readout_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC6_10_H2
--operation mode is normal

CB2_readout_cnt[1]_lut_out = CB2L1 # CB2_readout_cnt[1] & (CB2L871Q # CB2L151);
CB2_readout_cnt[1] = DFFE(CB2_readout_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC4_1_H2
--operation mode is normal

CB2_readout_cnt[2]_lut_out = CB2_readout_cnt[2] & (CB2_reduce_or_143 # CB2L7 & CB2L671Q) # !CB2_readout_cnt[2] & CB2L7 & CB2L671Q;
CB2_readout_cnt[2] = DFFE(CB2_readout_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC2_1_H2
--operation mode is normal

CB2_readout_cnt[3]_lut_out = CB2L9 & (CB2L671Q # CB2_readout_cnt[3] & CB2_reduce_or_143) # !CB2L9 & CB2_readout_cnt[3] & CB2_reduce_or_143;
CB2_readout_cnt[3] = DFFE(CB2_readout_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--CB2L641 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~214 at LC1_1_H2
--operation mode is normal

CB2L641 = CB2_readout_cnt[0] # CB2_readout_cnt[1] # CB2_readout_cnt[2] # CB2_readout_cnt[3];


--CB2L841 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~268 at LC4_2_H2
--operation mode is normal

CB2L841 = CB2L541 # CB2L441 # CB2L641 # CB2L341;


--CB2L351 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_58_rtl_2~4 at LC3_15_H2
--operation mode is normal

CB2L351 = CB2L571Q # CB2L771Q & (CB2L841 # CB2L741);


--CB2L471Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~8 at LC9_12_H2
--operation mode is normal

CB2L471Q_lut_out = !CB2L081Q & (BB2L352Q # CB2L471Q);
CB2L471Q = DFFE(CB2L471Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide at LC3_9_U2
--operation mode is normal

CB2_rst_divide_lut_out = CB2_rst_divide & (CB2L871Q # !CB2L451) # !CB2L471Q;
CB2_rst_divide = DFFE(CB2_rst_divide_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--M1L11 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_517~0 at LC6_6_A1
--operation mode is normal

M1L11 = Y1_command_1_local[16] & (GB13_sload_path[1] # Y1_command_1_local[17]) # !Y1_command_1_local[16] & GB13_sload_path[0] & !Y1_command_1_local[17];


--M1L21 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_517~1 at LC5_6_A1
--operation mode is normal

M1L21 = M1L11 & (GB13_sload_path[3] # !Y1_command_1_local[17]) # !M1L11 & Y1_command_1_local[17] & GB13_sload_path[2];


--M1L9 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_516~0 at LC3_8_A1
--operation mode is normal

M1L9 = Y1_command_1_local[17] & (GB13_sload_path[14] # Y1_command_1_local[16]) # !Y1_command_1_local[17] & GB13_sload_path[12] & !Y1_command_1_local[16];


--M1L01 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_516~1 at LC10_8_A1
--operation mode is normal

M1L01 = M1L9 & (GB13_sload_path[15] # !Y1_command_1_local[16]) # !M1L9 & Y1_command_1_local[16] & GB13_sload_path[13];


--M1L7 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_515~0 at LC9_7_A1
--operation mode is normal

M1L7 = Y1_command_1_local[16] & (Y1_command_1_local[17] # GB13_sload_path[9]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & GB13_sload_path[8];


--M1L8 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_515~1 at LC9_8_A1
--operation mode is normal

M1L8 = M1L7 & (GB13_sload_path[11] # !Y1_command_1_local[17]) # !M1L7 & GB13_sload_path[10] & Y1_command_1_local[17];


--M1L6 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_514~0 at LC10_7_A1
--operation mode is normal

M1L6 = Y1_command_1_local[18] & (Y1_command_1_local[19] # M1L01) # !Y1_command_1_local[18] & M1L8 & !Y1_command_1_local[19];


--M1L31 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_518~0 at LC3_6_A1
--operation mode is normal

M1L31 = Y1_command_1_local[17] & (GB13_sload_path[6] # Y1_command_1_local[16]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & GB13_sload_path[4];


--M1L41 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_518~1 at LC9_6_A1
--operation mode is normal

M1L41 = M1L31 & (GB13_sload_path[7] # !Y1_command_1_local[16]) # !M1L31 & Y1_command_1_local[16] & GB13_sload_path[5];


--L1L36Q is fe_r2r:inst_fe_r2r|state~11 at LC7_6_N4
--operation mode is normal

L1L36Q_lut_out = Y1_command_0_local[30] & (L1L93 # !L1_reduce_nor_33 & L1L26Q);
L1L36Q = DFFE(L1L36Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L26Q is fe_r2r:inst_fe_r2r|state~10 at LC9_12_N4
--operation mode is normal

L1L26Q_lut_out = Y1_command_0_local[30] & (L1L03 # L1_reduce_nor_33 & L1L26Q);
L1L26Q = DFFE(L1L26Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L06Q is fe_r2r:inst_fe_r2r|state~8 at LC7_7_N4
--operation mode is normal

L1L06Q_lut_out = Y1_command_0_local[30] & !L1L95 & (L1_reduce_nor_43 # !L1L36Q);
L1L06Q = DFFE(L1L06Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L54 is fe_r2r:inst_fe_r2r|i~2860 at LC6_6_N4
--operation mode is normal

L1L54 = L1L26Q # L1L36Q # !L1L06Q;


--L1L16Q is fe_r2r:inst_fe_r2r|state~9 at LC5_13_N4
--operation mode is normal

L1L16Q_lut_out = Y1_command_0_local[30] & (L1L04 # !L1_reduce_nor_7 & !L1L06Q);
L1L16Q = DFFE(L1L16Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L55 is fe_r2r:inst_fe_r2r|reduce_nor_17~0 at LC2_5_N4
--operation mode is normal

L1L55 = !L1_cntp[0] & !L1_cntp[1] & !L1_cntp[2];


--L1L73 is fe_r2r:inst_fe_r2r|i~951 at LC3_6_N4
--operation mode is normal

L1L73 = L1_cntp[3] & (L1L54 # L1L16Q & !L1L55);


--L1L14 is fe_r2r:inst_fe_r2r|i~2833 at LC5_6_N4
--operation mode is normal

L1L14 = L1_cntp[0] & L1_cntp[1] & L1_cntp[2];


--L1L62 is fe_r2r:inst_fe_r2r|i~169 at LC9_6_N4
--operation mode is normal

L1L62 = L1_cntp[2] & (L1L26Q # L1L36Q);


--L1_reduce_nor_17 is fe_r2r:inst_fe_r2r|reduce_nor_17 at LC7_5_N4
--operation mode is normal

L1_reduce_nor_17 = L1_cntp[1] # L1_cntp[2] # L1_cntp[3] # L1_cntp[0];


--L1L2 is fe_r2r:inst_fe_r2r|add_19_rtl_290~10 at LC4_5_N4
--operation mode is normal

L1L2 = L1_cntp[2] $ (L1_cntp[0] # L1_cntp[1]);


--L1L64 is fe_r2r:inst_fe_r2r|i~2871 at LC5_5_N4
--operation mode is normal

L1L64 = L1L62 # !L1L2 & L1L16Q & L1_reduce_nor_17;


--L1L13 is fe_r2r:inst_fe_r2r|i~261 at LC1_5_N4
--operation mode is normal

L1L13 = L1_cntp[2] & (L1_cntp[3] # !L1_cntp[0] # !L1_cntp[1]) # !L1_cntp[2] & L1_cntp[1] & L1_cntp[0];


--L1L72 is fe_r2r:inst_fe_r2r|i~178 at LC3_13_N4
--operation mode is normal

L1L72 = L1_cntp[1] & (L1L36Q # L1L26Q);


--L1L1 is fe_r2r:inst_fe_r2r|add_19_rtl_290~5 at LC8_12_N4
--operation mode is normal

L1L1 = L1_cntp[0] $ L1_cntp[1];


--L1L74 is fe_r2r:inst_fe_r2r|i~2881 at LC7_13_N4
--operation mode is normal

L1L74 = L1L72 # L1L16Q & L1_reduce_nor_17 & !L1L1;


--L1L23 is fe_r2r:inst_fe_r2r|i~270 at LC3_12_N4
--operation mode is normal

L1L23 = L1_cntp[1] & (L1_cntp[2] & L1_cntp[3] # !L1_cntp[0]) # !L1_cntp[1] & L1_cntp[0];


--L1L34 is fe_r2r:inst_fe_r2r|i~2835 at LC8_6_N4
--operation mode is normal

L1L34 = !L1L26Q & !L1L36Q;


--L1L84 is fe_r2r:inst_fe_r2r|i~2891 at LC8_5_N4
--operation mode is normal

L1L84 = L1_cntp[0] & !L1L34 # !L1_cntp[0] & L1L16Q & L1_reduce_nor_17;


--L1L33 is fe_r2r:inst_fe_r2r|i~279 at LC3_5_N4
--operation mode is normal

L1L33 = L1_cntp[1] & L1_cntp[2] & L1_cntp[3] # !L1_cntp[0];


--L1L94 is fe_r2r:inst_fe_r2r|i~2900 at LC9_14_N4
--operation mode is normal

L1L94 = L1L16Q # L1L26Q # !L1L06Q;


--L1L85 is fe_r2r:inst_fe_r2r|reduce_nor_43~0 at LC4_15_N4
--operation mode is normal

L1L85 = !L1_cntn[0] & !L1_cntn[2] & !L1_cntn[1];


--L1L83 is fe_r2r:inst_fe_r2r|i~1491 at LC3_14_N4
--operation mode is normal

L1L83 = L1_cntn[3] & (L1L94 # L1L36Q & !L1L85);


--L1L24 is fe_r2r:inst_fe_r2r|i~2834 at LC7_15_N4
--operation mode is normal

L1L24 = L1_cntn[0] & L1_cntn[2] & L1_cntn[1];


--L1L82 is fe_r2r:inst_fe_r2r|i~206 at LC3_7_N4
--operation mode is normal

L1L82 = L1_cntn[2] & (L1L16Q # !L1L06Q);


--L1_reduce_nor_43 is fe_r2r:inst_fe_r2r|reduce_nor_43 at LC4_14_N4
--operation mode is normal

L1_reduce_nor_43 = L1_cntn[3] # L1_cntn[0] # L1_cntn[1] # L1_cntn[2];


--L1L5 is fe_r2r:inst_fe_r2r|add_45_rtl_291~10 at LC10_7_N4
--operation mode is normal

L1L5 = L1_cntn[2] $ (L1_cntn[0] # L1_cntn[1]);


--L1L05 is fe_r2r:inst_fe_r2r|i~2911 at LC8_7_N4
--operation mode is normal

L1L05 = L1L82 # L1_reduce_nor_43 & !L1L5 & L1L36Q;


--L1L43 is fe_r2r:inst_fe_r2r|i~297 at LC2_14_N4
--operation mode is normal

L1L43 = L1_cntn[2] & (L1_cntn[3] # !L1_cntn[1] # !L1_cntn[0]) # !L1_cntn[2] & L1_cntn[0] & L1_cntn[1];


--L1L92 is fe_r2r:inst_fe_r2r|i~215 at LC10_14_N4
--operation mode is normal

L1L92 = L1_cntn[1] & (L1L16Q # !L1L06Q);


--L1L4 is fe_r2r:inst_fe_r2r|add_45_rtl_291~5 at LC5_14_N4
--operation mode is normal

L1L4 = L1_cntn[0] $ L1_cntn[1];


--L1L15 is fe_r2r:inst_fe_r2r|i~2921 at LC1_14_N4
--operation mode is normal

L1L15 = L1L92 # L1L36Q & !L1L4 & L1_reduce_nor_43;


--L1L53 is fe_r2r:inst_fe_r2r|i~306 at LC3_15_N4
--operation mode is normal

L1L53 = L1_cntn[0] & (L1_cntn[3] & L1_cntn[2] # !L1_cntn[1]) # !L1_cntn[0] & L1_cntn[1];


--L1L44 is fe_r2r:inst_fe_r2r|i~2836 at LC6_7_N4
--operation mode is normal

L1L44 = L1L06Q & !L1L16Q;


--L1L25 is fe_r2r:inst_fe_r2r|i~2931 at LC9_7_N4
--operation mode is normal

L1L25 = L1_cntn[0] & !L1L44 # !L1_cntn[0] & L1_reduce_nor_43 & L1L36Q;


--L1L63 is fe_r2r:inst_fe_r2r|i~315 at LC9_15_N4
--operation mode is normal

L1L63 = L1_cntn[3] & L1_cntn[2] & L1_cntn[1] # !L1_cntn[0];


--U1L52 is r2r:inst_r2r|i~235 at LC5_6_W1
--operation mode is normal

U1L52 = U1_cnt[5] & (U1_cnt[6] # !U1_up) # !U1_cnt[5] & (U1_cnt[0] # U1_cnt[6] & U1_up);


--U1L63 is r2r:inst_r2r|up~0 at LC9_6_W1
--operation mode is normal

U1L63 = Y1_command_0_local[28] & !U1L72 & !U1L52;


--K1_coinc_down_high_delay[1] is coinc:inst_coinc|coinc_down_high_delay[1] at LC6_6_F2
--operation mode is normal

K1_coinc_down_high_delay[1]_lut_out = K1_coinc_down_high_delay[0];
K1_coinc_down_high_delay[1] = DFFE(K1_coinc_down_high_delay[1]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28] at LC7_10_W2
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1_wait_cnt[28] & (K1L612 # K1L021 & K1L712) # !K1_wait_cnt[28] & K1L021 & K1L712;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29] at LC9_9_W2
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1L712 & (K1L221 # K1_wait_cnt[29] & K1L612) # !K1L712 & K1_wait_cnt[29] & K1L612;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30] at LC2_10_W2
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1_wait_cnt[30] & (K1L612 # K1L421 & K1L712) # !K1_wait_cnt[30] & K1L421 & K1L712;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31] at LC8_9_W2
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1L712 & (K1L621 # K1_wait_cnt[31] & K1L612) # !K1L712 & K1_wait_cnt[31] & K1L612;
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1L602 is coinc:inst_coinc|reduce_nor_96~107 at LC10_9_W2
--operation mode is normal

K1L602 = K1_wait_cnt[29] # K1_wait_cnt[28] # K1_wait_cnt[31] # K1_wait_cnt[30];


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24] at LC7_2_W2
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1_wait_cnt[24] & (K1L612 # K1L211 & K1L712) # !K1_wait_cnt[24] & K1L211 & K1L712;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25] at LC6_8_W2
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1L712 & (K1L411 # K1L612 & K1_wait_cnt[25]) # !K1L712 & K1L612 & K1_wait_cnt[25];
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26] at LC10_8_W2
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1L712 & (K1L611 # K1_wait_cnt[26] & K1L612) # !K1L712 & K1_wait_cnt[26] & K1L612;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27] at LC9_8_W2
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1_wait_cnt[27] & (K1L612 # K1L712 & K1L811) # !K1_wait_cnt[27] & K1L712 & K1L811;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1L702 is coinc:inst_coinc|reduce_nor_96~112 at LC2_8_W2
--operation mode is normal

K1L702 = K1_wait_cnt[27] # K1_wait_cnt[26] # K1_wait_cnt[24] # K1_wait_cnt[25];


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20] at LC7_6_W2
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1_wait_cnt[20] & (K1L612 # K1L712 & K1L401) # !K1_wait_cnt[20] & K1L712 & K1L401;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21] at LC4_6_W2
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1L712 & (K1L601 # K1_wait_cnt[21] & K1L612) # !K1L712 & K1_wait_cnt[21] & K1L612;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22] at LC10_6_W2
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1L712 & (K1L801 # K1_wait_cnt[22] & K1L612) # !K1L712 & K1_wait_cnt[22] & K1L612;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23] at LC5_6_W2
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1_wait_cnt[23] & (K1L612 # K1L712 & K1L011) # !K1_wait_cnt[23] & K1L712 & K1L011;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1L802 is coinc:inst_coinc|reduce_nor_96~121 at LC2_6_W2
--operation mode is normal

K1L802 = K1_wait_cnt[20] # K1_wait_cnt[22] # K1_wait_cnt[23] # K1_wait_cnt[21];


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16] at LC3_8_W2
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1_wait_cnt[16] & (K1L612 # K1L712 & K1L69) # !K1_wait_cnt[16] & K1L712 & K1L69;
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17] at LC8_8_W2
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1_wait_cnt[17] & (K1L612 # K1L712 & K1L89) # !K1_wait_cnt[17] & K1L712 & K1L89;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18] at LC7_8_W2
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1_wait_cnt[18] & (K1L612 # K1L712 & K1L001) # !K1_wait_cnt[18] & K1L712 & K1L001;
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19] at LC5_8_W2
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1_wait_cnt[19] & (K1L612 # K1L712 & K1L201) # !K1_wait_cnt[19] & K1L712 & K1L201;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1L902 is coinc:inst_coinc|reduce_nor_96~134 at LC4_8_W2
--operation mode is normal

K1L902 = K1_wait_cnt[17] # K1_wait_cnt[18] # K1_wait_cnt[19] # K1_wait_cnt[16];


--K1L412 is coinc:inst_coinc|reduce_nor_96~275 at LC5_10_W2
--operation mode is normal

K1L412 = K1L702 # K1L802 # K1L602 # K1L902;


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12] at LC6_2_W2
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1_wait_cnt[12] & (K1L612 # K1L88 & K1L712) # !K1_wait_cnt[12] & K1L88 & K1L712;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13] at LC3_6_W2
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1L612 & (K1_wait_cnt[13] # K1L712 & K1L09) # !K1L612 & K1L712 & K1L09;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14] at LC5_2_W2
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1L712 & (K1L29 # K1L612 & K1_wait_cnt[14]) # !K1L712 & K1L612 & K1_wait_cnt[14];
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15] at LC1_6_W2
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1L612 & (K1_wait_cnt[15] # K1L712 & K1L49) # !K1L612 & K1L712 & K1L49;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1L012 is coinc:inst_coinc|reduce_nor_96~151 at LC6_6_W2
--operation mode is normal

K1L012 = K1_wait_cnt[12] # K1_wait_cnt[15] # K1_wait_cnt[14] # K1_wait_cnt[13];


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8] at LC7_4_W2
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1L712 & (K1L08 # K1_wait_cnt[8] & K1L612) # !K1L712 & K1_wait_cnt[8] & K1L612;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9] at LC9_6_W2
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1_wait_cnt[9] & (K1L612 # K1L28 & K1L712) # !K1_wait_cnt[9] & K1L28 & K1L712;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10] at LC10_4_W2
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1L712 & (K1L48 # K1_wait_cnt[10] & K1L612) # !K1L712 & K1_wait_cnt[10] & K1L612;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11] at LC5_4_W2
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1L712 & (K1L68 # K1_wait_cnt[11] & K1L612) # !K1L712 & K1_wait_cnt[11] & K1L612;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1L112 is coinc:inst_coinc|reduce_nor_96~172 at LC4_4_W2
--operation mode is normal

K1L112 = K1_wait_cnt[11] # K1_wait_cnt[10] # K1_wait_cnt[9] # K1_wait_cnt[8];


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4] at LC1_4_W2
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1_wait_cnt[4] & (K1L612 # K1L712 & K1L27) # !K1_wait_cnt[4] & K1L712 & K1L27;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5] at LC3_3_W2
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1L712 & (K1L47 # K1L612 & K1_wait_cnt[5]) # !K1L712 & K1L612 & K1_wait_cnt[5];
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6] at LC8_4_W2
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1L712 & (K1L67 # K1_wait_cnt[6] & K1L612) # !K1L712 & K1_wait_cnt[6] & K1L612;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7] at LC9_4_W2
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1L712 & (K1L87 # K1_wait_cnt[7] & K1L612) # !K1L712 & K1_wait_cnt[7] & K1L612;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1L212 is coinc:inst_coinc|reduce_nor_96~197 at LC6_4_W2
--operation mode is normal

K1L212 = K1_wait_cnt[5] # K1_wait_cnt[6] # K1_wait_cnt[4] # K1_wait_cnt[7];


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0] at LC2_3_W2
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1L712 & (K1L46 # K1L612 & K1_wait_cnt[0]) # !K1L712 & K1L612 & K1_wait_cnt[0];
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1] at LC3_2_W2
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1L712 & (K1L66 # K1_wait_cnt[1] & K1L612) # !K1L712 & K1_wait_cnt[1] & K1L612;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3] at LC4_2_W2
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1L712 & (K1L07 # K1_wait_cnt[3] & K1L612) # !K1L712 & K1_wait_cnt[3] & K1L612;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2] at LC2_2_W2
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L812 # K1L912 # K1_wait_cnt[2] & K1L612;
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(JE1_outclock0), , , K1L462);


--K1L312 is coinc:inst_coinc|reduce_nor_96~226 at LC4_3_W2
--operation mode is normal

K1L312 = K1_wait_cnt[3] # K1_wait_cnt[1] # K1_wait_cnt[0] # !K1_wait_cnt[2];


--K1L512 is coinc:inst_coinc|reduce_nor_96~280 at LC3_4_W2
--operation mode is normal

K1L512 = K1L212 # K1L112 # K1L312 # K1L012;


--K1L032 is coinc:inst_coinc|state~169 at LC10_15_W2
--operation mode is normal

K1L032 = K1L822Q & (K1L512 # K1L412 # !K1L871);


--K1_cnt[28] is coinc:inst_coinc|cnt[28] at LC7_8_X4
--operation mode is normal

K1_cnt[28]_lut_out = K1_cnt[28] & (K1L022 # K1L75 & K1L612) # !K1_cnt[28] & K1L75 & K1L612;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[29] is coinc:inst_coinc|cnt[29] at LC8_16_X4
--operation mode is normal

K1_cnt[29]_lut_out = K1L95 & (K1L612 # K1_cnt[29] & K1L022) # !K1L95 & K1_cnt[29] & K1L022;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[30] is coinc:inst_coinc|cnt[30] at LC7_16_X4
--operation mode is normal

K1_cnt[30]_lut_out = K1L612 & (K1L16 # K1_cnt[30] & K1L022) # !K1L612 & K1_cnt[30] & K1L022;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[31] is coinc:inst_coinc|cnt[31] at LC9_16_X4
--operation mode is normal

K1_cnt[31]_lut_out = K1L022 & (K1_cnt[31] # K1L612 & K1L36) # !K1L022 & K1L612 & K1L36;
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L591 is coinc:inst_coinc|reduce_nor_22~125 at LC10_16_X4
--operation mode is normal

K1L591 = K1_cnt[31] # K1_cnt[30] # K1_cnt[28] # K1_cnt[29];


--K1_cnt[24] is coinc:inst_coinc|cnt[24] at LC10_8_X4
--operation mode is normal

K1_cnt[24]_lut_out = K1_cnt[24] & (K1L022 # K1L94 & K1L612) # !K1_cnt[24] & K1L94 & K1L612;
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[25] is coinc:inst_coinc|cnt[25] at LC6_15_X4
--operation mode is normal

K1_cnt[25]_lut_out = K1L612 & (K1L15 # K1_cnt[25] & K1L022) # !K1L612 & K1_cnt[25] & K1L022;
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[26] is coinc:inst_coinc|cnt[26] at LC9_15_X4
--operation mode is normal

K1_cnt[26]_lut_out = K1_cnt[26] & (K1L022 # K1L612 & K1L35) # !K1_cnt[26] & K1L612 & K1L35;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[27] is coinc:inst_coinc|cnt[27] at LC8_15_X4
--operation mode is normal

K1_cnt[27]_lut_out = K1L022 & (K1_cnt[27] # K1L612 & K1L55) # !K1L022 & K1L612 & K1L55;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L691 is coinc:inst_coinc|reduce_nor_22~130 at LC7_15_X4
--operation mode is normal

K1L691 = K1_cnt[26] # K1_cnt[27] # K1_cnt[24] # K1_cnt[25];


--K1_cnt[20] is coinc:inst_coinc|cnt[20] at LC3_15_X4
--operation mode is normal

K1_cnt[20]_lut_out = K1L612 & (K1L14 # K1_cnt[20] & K1L022) # !K1L612 & K1_cnt[20] & K1L022;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[21] is coinc:inst_coinc|cnt[21] at LC2_15_X4
--operation mode is normal

K1_cnt[21]_lut_out = K1_cnt[21] & (K1L022 # K1L612 & K1L34) # !K1_cnt[21] & K1L612 & K1L34;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[22] is coinc:inst_coinc|cnt[22] at LC5_15_X4
--operation mode is normal

K1_cnt[22]_lut_out = K1L612 & (K1L54 # K1_cnt[22] & K1L022) # !K1L612 & K1_cnt[22] & K1L022;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[23] is coinc:inst_coinc|cnt[23] at LC1_15_X4
--operation mode is normal

K1_cnt[23]_lut_out = K1_cnt[23] & (K1L022 # K1L612 & K1L74) # !K1_cnt[23] & K1L612 & K1L74;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L791 is coinc:inst_coinc|reduce_nor_22~139 at LC4_15_X4
--operation mode is normal

K1L791 = K1_cnt[21] # K1_cnt[22] # K1_cnt[23] # K1_cnt[20];


--K1_cnt[16] is coinc:inst_coinc|cnt[16] at LC9_13_X4
--operation mode is normal

K1_cnt[16]_lut_out = K1L022 & (K1_cnt[16] # K1L612 & K1L33) # !K1L022 & K1L612 & K1L33;
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[17] is coinc:inst_coinc|cnt[17] at LC3_13_X4
--operation mode is normal

K1_cnt[17]_lut_out = K1_cnt[17] & (K1L022 # K1L612 & K1L53) # !K1_cnt[17] & K1L612 & K1L53;
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[18] is coinc:inst_coinc|cnt[18] at LC5_13_X4
--operation mode is normal

K1_cnt[18]_lut_out = K1L022 & (K1_cnt[18] # K1L612 & K1L73) # !K1L022 & K1L612 & K1L73;
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[19] is coinc:inst_coinc|cnt[19] at LC8_13_X4
--operation mode is normal

K1_cnt[19]_lut_out = K1L612 & (K1L93 # K1L022 & K1_cnt[19]) # !K1L612 & K1L022 & K1_cnt[19];
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L891 is coinc:inst_coinc|reduce_nor_22~152 at LC7_13_X4
--operation mode is normal

K1L891 = K1_cnt[17] # K1_cnt[18] # K1_cnt[19] # K1_cnt[16];


--K1L302 is coinc:inst_coinc|reduce_nor_22~293 at LC10_15_X4
--operation mode is normal

K1L302 = K1L791 # K1L691 # K1L891 # K1L591;


--K1_cnt[12] is coinc:inst_coinc|cnt[12] at LC6_11_X4
--operation mode is normal

K1_cnt[12]_lut_out = K1L022 & (K1_cnt[12] # K1L612 & K1L52) # !K1L022 & K1L612 & K1L52;
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[13] is coinc:inst_coinc|cnt[13] at LC5_11_X4
--operation mode is normal

K1_cnt[13]_lut_out = K1L022 & (K1_cnt[13] # K1L612 & K1L72) # !K1L022 & K1L612 & K1L72;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[14] is coinc:inst_coinc|cnt[14] at LC2_11_X4
--operation mode is normal

K1_cnt[14]_lut_out = K1L022 & (K1_cnt[14] # K1L612 & K1L92) # !K1L022 & K1L612 & K1L92;
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[15] is coinc:inst_coinc|cnt[15] at LC9_11_X4
--operation mode is normal

K1_cnt[15]_lut_out = K1L612 & (K1L13 # K1L022 & K1_cnt[15]) # !K1L612 & K1L022 & K1_cnt[15];
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L991 is coinc:inst_coinc|reduce_nor_22~169 at LC4_11_X4
--operation mode is normal

K1L991 = K1_cnt[12] # K1_cnt[14] # K1_cnt[15] # K1_cnt[13];


--K1_cnt[11] is coinc:inst_coinc|cnt[11] at LC1_11_X4
--operation mode is normal

K1_cnt[11]_lut_out = K1L612 & (K1L32 # K1L022 & K1_cnt[11]) # !K1L612 & K1L022 & K1_cnt[11];
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[8] is coinc:inst_coinc|cnt[8] at LC5_8_X4
--operation mode is normal

K1_cnt[8]_lut_out = K1L722Q & K1_cnt[8] & K1L022 # !K1L722Q & (K1L322 # K1_cnt[8] & K1L022);
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[9] is coinc:inst_coinc|cnt[9] at LC8_8_X4
--operation mode is normal

K1_cnt[9]_lut_out = K1_cnt[9] & (K1L022 # K1L222 & !K1L722Q) # !K1_cnt[9] & K1L222 & !K1L722Q;
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[10] is coinc:inst_coinc|cnt[10] at LC9_8_X4
--operation mode is normal

K1_cnt[10]_lut_out = K1_cnt[10] & (K1L022 # K1L122 & !K1L722Q) # !K1_cnt[10] & K1L122 & !K1L722Q;
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L002 is coinc:inst_coinc|reduce_nor_22~190 at LC3_11_X4
--operation mode is normal

K1L002 = K1_cnt[11] # !K1_cnt[10] # !K1_cnt[8] # !K1_cnt[9];


--K1_cnt[5] is coinc:inst_coinc|cnt[5] at LC1_9_X4
--operation mode is normal

K1_cnt[5]_lut_out = K1L612 & (K1L11 # K1_cnt[5] & K1L022) # !K1L612 & K1_cnt[5] & K1L022;
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[4] is coinc:inst_coinc|cnt[4] at LC7_9_X4
--operation mode is normal

K1_cnt[4]_lut_out = K1L622 & (K1L022 & K1_cnt[4] # !K1L722Q) # !K1L622 & K1L022 & K1_cnt[4];
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[6] is coinc:inst_coinc|cnt[6] at LC6_13_X4
--operation mode is normal

K1_cnt[6]_lut_out = K1L722Q & K1_cnt[6] & K1L022 # !K1L722Q & (K1L522 # K1_cnt[6] & K1L022);
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[7] is coinc:inst_coinc|cnt[7] at LC2_9_X4
--operation mode is normal

K1_cnt[7]_lut_out = K1L022 & (K1_cnt[7] # !K1L722Q & K1L422) # !K1L022 & !K1L722Q & K1L422;
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L102 is coinc:inst_coinc|reduce_nor_22~215 at LC4_10_X4
--operation mode is normal

K1L102 = K1_cnt[5] # !K1_cnt[6] # !K1_cnt[4] # !K1_cnt[7];


--K1_cnt[0] is coinc:inst_coinc|cnt[0] at LC7_11_X4
--operation mode is normal

K1_cnt[0]_lut_out = K1_cnt[0] & (K1L022 # K1L612 & K1L1) # !K1_cnt[0] & K1L612 & K1L1;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[1] is coinc:inst_coinc|cnt[1] at LC9_9_X4
--operation mode is normal

K1_cnt[1]_lut_out = K1L022 & (K1_cnt[1] # K1L612 & K1L3) # !K1L022 & K1L612 & K1L3;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[2] is coinc:inst_coinc|cnt[2] at LC5_9_X4
--operation mode is normal

K1_cnt[2]_lut_out = K1L612 & (K1L5 # K1_cnt[2] & K1L022) # !K1L612 & K1_cnt[2] & K1L022;
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1_cnt[3] is coinc:inst_coinc|cnt[3] at LC3_9_X4
--operation mode is normal

K1_cnt[3]_lut_out = K1L612 & (K1L7 # K1_cnt[3] & K1L022) # !K1L612 & K1_cnt[3] & K1L022;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , K1L871);


--K1L202 is coinc:inst_coinc|reduce_nor_22~244 at LC3_10_X4
--operation mode is normal

K1L202 = K1_cnt[2] # K1_cnt[1] # K1_cnt[3] # K1_cnt[0];


--K1L402 is coinc:inst_coinc|reduce_nor_22~298 at LC10_11_X4
--operation mode is normal

K1L402 = K1L202 # K1L991 # K1L102 # K1L002;


--K1_reduce_nor_22 is coinc:inst_coinc|reduce_nor_22 at LC2_13_X4
--operation mode is normal

K1_reduce_nor_22 = K1L302 # K1L402;


--K1L091 is coinc:inst_coinc|last_down_pol~0 at LC6_15_W2
--operation mode is normal

K1L091 = K1L922Q & !K1L412 & !K1L512 & !K1L181;


--K1_coinc_down_low_delay[1] is coinc:inst_coinc|coinc_down_low_delay[1] at LC5_6_F2
--operation mode is normal

K1_coinc_down_low_delay[1]_lut_out = K1_coinc_down_low_delay[0];
K1_coinc_down_low_delay[1] = DFFE(K1_coinc_down_low_delay[1]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_reduce_nor_96 is coinc:inst_coinc|reduce_nor_96 at LC9_15_W2
--operation mode is normal

K1_reduce_nor_96 = K1L512 # K1L412;


--K1_coinc_up_high_delay[1] is coinc:inst_coinc|coinc_up_high_delay[1] at LC5_1_D2
--operation mode is normal

K1_coinc_up_high_delay[1]_lut_out = K1_coinc_up_high_delay[0];
K1_coinc_up_high_delay[1] = DFFE(K1_coinc_up_high_delay[1]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L391 is coinc:inst_coinc|last_up_pol~28 at LC4_12_W2
--operation mode is normal

K1L391 = K1L922Q & (K1_last_down & Y1_command_2_local[0] # !Y1_command_2_local[1]);


--K1L291 is coinc:inst_coinc|last_up_pol~0 at LC6_11_W2
--operation mode is normal

K1L291 = K1L871 & !K1L512 & !K1L412 & K1L391;


--K1L381 is coinc:inst_coinc|i~635 at LC3_14_W2
--operation mode is normal

K1L381 = K1L922Q & (K1_reduce_nor_22 & !K1L722Q # !K1_reduce_nor_96) # !K1L922Q & K1_reduce_nor_22 & !K1L722Q;


--K1_coinc_up_low_delay[1] is coinc:inst_coinc|coinc_up_low_delay[1] at LC3_1_D2
--operation mode is normal

K1_coinc_up_low_delay[1]_lut_out = K1_coinc_up_low_delay[0];
K1_coinc_up_low_delay[1] = DFFE(K1_coinc_up_low_delay[1]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--WD1L56Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~14 at LC4_13_I3
--operation mode is normal

WD1L56Q_lut_out = !EE1L7Q & WD1L66Q;
WD1L56Q = DFFE(WD1L56Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--GD1L8Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~17 at LC9_9_L3
--operation mode is normal

GD1L8Q_lut_out = GD1L61Q # !GB51L41 & GD1L8Q;
GD1L8Q = DFFE(GD1L8Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--UB1_dudt[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[7] at LC3_7_Q3
--operation mode is normal

UB1_dudt[7]_lut_out = GC1L81Q;
UB1_dudt[7] = DFFE(UB1_dudt[7]_lut_out, GLOBAL(JE1_outclock0), , , !GC1L7Q);


--UB1L411 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~178 at LC2_11_Q1
--operation mode is normal

UB1L411 = !UB1_dudt[7] & (UB1L701 # UB1L501);


--UB1L311 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~174 at LC5_11_Q1
--operation mode is normal

UB1L311 = UB1L411 # UB1L111 # UB1L711 # UB1L901;


--UB1_ind[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[9] at LC5_6_Q1
--operation mode is normal

UB1_ind[9]_lut_out = UB1_inc[9];
UB1_ind[9] = DFFE(UB1_ind[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[8] at LC9_8_Q1
--operation mode is normal

UB1_ind[8]_lut_out = UB1_inc[8];
UB1_ind[8] = DFFE(UB1_ind[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[6] at LC3_8_Q1
--operation mode is normal

UB1_ind[6]_lut_out = UB1_inc[6];
UB1_ind[6] = DFFE(UB1_ind[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[7] at LC6_8_Q1
--operation mode is normal

UB1_ind[7]_lut_out = UB1_inc[7];
UB1_ind[7] = DFFE(UB1_ind[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[7] at LC6_2_T1
--operation mode is normal

UB1_ina[7]_lut_out = QC01_points[0][7];
UB1_ina[7] = DFFE(UB1_ina[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[6] at LC7_13_T1
--operation mode is normal

UB1_ina[6]_lut_out = QC01_points[0][6];
UB1_ina[6] = DFFE(UB1_ina[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~446 at LC5_8_Q1
--operation mode is normal

UB1L12 = UB1_ina[7] & UB1_ind[7] & (UB1_ind[6] $ !UB1_ina[6]) # !UB1_ina[7] & !UB1_ind[7] & (UB1_ind[6] $ !UB1_ina[6]);


--UB1_ind[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[5] at LC3_5_Q1
--operation mode is normal

UB1_ind[5]_lut_out = UB1_inc[5];
UB1_ind[5] = DFFE(UB1_ind[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[4] at LC7_15_Q1
--operation mode is normal

UB1_ind[4]_lut_out = UB1_inc[4];
UB1_ind[4] = DFFE(UB1_ind[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[3] at LC6_6_Q1
--operation mode is normal

UB1_ind[3]_lut_out = UB1_inc[3];
UB1_ind[3] = DFFE(UB1_ind[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[3] at LC7_9_T1
--operation mode is normal

UB1_ina[3]_lut_out = QC01_points[0][3];
UB1_ina[3] = DFFE(UB1_ina[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L81 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~128 at LC4_15_Q1
--operation mode is normal

UB1L81 = UB1_ind[3] & !UB1_ina[3];


--UB1_ind[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[2] at LC10_8_Q1
--operation mode is normal

UB1_ind[2]_lut_out = UB1_inc[2];
UB1_ind[2] = DFFE(UB1_ind[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[1] at LC6_13_Q1
--operation mode is normal

UB1_ind[1]_lut_out = UB1_inc[1];
UB1_ind[1] = DFFE(UB1_ind[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ind[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[0] at LC5_3_Q1
--operation mode is normal

UB1_ind[0]_lut_out = UB1_inc[0];
UB1_ind[0] = DFFE(UB1_ind[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[0] at LC6_13_T1
--operation mode is normal

UB1_ina[0]_lut_out = QC01_points[0][0];
UB1_ina[0] = DFFE(UB1_ina[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_ina[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[1] at LC10_16_T1
--operation mode is normal

UB1_ina[1]_lut_out = QC01_points[0][1];
UB1_ina[1] = DFFE(UB1_ina[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~117 at LC3_14_Q1
--operation mode is normal

UB1L71 = UB1_ina[1] & UB1_ind[0] & !UB1_ina[0] & UB1_ind[1] # !UB1_ina[1] & (UB1_ind[1] # UB1_ind[0] & !UB1_ina[0]);


--UB1_ina[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[2] at LC9_13_Y1
--operation mode is normal

UB1_ina[2]_lut_out = QC01_points[0][2];
UB1_ina[2] = DFFE(UB1_ina[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~15 at LC8_14_Q1
--operation mode is normal

UB1L51 = UB1_ina[3] $ UB1_ind[3];


--UB1L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~129 at LC5_14_Q1
--operation mode is normal

UB1L91 = !UB1L51 & (UB1_ind[2] & (UB1L71 # !UB1_ina[2]) # !UB1_ind[2] & !UB1_ina[2] & UB1L71);


--UB1_ina[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[4] at LC8_5_T1
--operation mode is normal

UB1_ina[4]_lut_out = QC01_points[0][4];
UB1_ina[4] = DFFE(UB1_ina[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L02 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~132 at LC10_15_Q1
--operation mode is normal

UB1L02 = UB1_ina[4] & UB1_ind[4] & (UB1L81 # UB1L91) # !UB1_ina[4] & (UB1L81 # UB1L91 # UB1_ind[4]);


--UB1_ina[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[5] at LC8_9_T1
--operation mode is normal

UB1_ina[5]_lut_out = QC01_points[0][5];
UB1_ina[5] = DFFE(UB1_ina[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L61 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~109 at LC9_15_Q1
--operation mode is normal

UB1L61 = UB1L12 & (UB1_ind[5] & (UB1L02 # !UB1_ina[5]) # !UB1_ind[5] & !UB1_ina[5] & UB1L02);


--UB1L22 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|d_greater_a~484 at LC4_11_Q1
--operation mode is normal

UB1L22 = UB1_ina[7] & UB1_ind[6] & !UB1_ina[6] & UB1_ind[7] # !UB1_ina[7] & (UB1_ind[7] # UB1_ind[6] & !UB1_ina[6]);


--UB1_ina[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[8] at LC10_6_T1
--operation mode is normal

UB1_ina[8]_lut_out = QC01_points[0][8];
UB1_ina[8] = DFFE(UB1_ina[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~71 at LC8_11_Q1
--operation mode is normal

UB1L01 = UB1_ind[8] & (UB1L22 # UB1L61 # !UB1_ina[8]) # !UB1_ind[8] & !UB1_ina[8] & (UB1L22 # UB1L61);


--UB1_ina[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[9] at LC6_10_Y1
--operation mode is normal

UB1_ina[9]_lut_out = QC01_points[0][9];
UB1_ina[9] = DFFE(UB1_ina[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--XB1_inst10[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[8] at LC3_11_H1
--operation mode is normal

XB1_inst10[8]_lut_out = COM_AD_D[8];
XB1_inst10[8] = DFFE(XB1_inst10[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--B1L92 is ahb_slave:ahb_slave_inst|Select_538_rtl_42~98 at LC9_5_D2
--operation mode is normal

B1L92 = B1L35Q & (PE1_MASTERHBURST[2] # PE1_MASTERHBURST[1] # !PE1_MASTERHBURST[0]);


--N1L32 is flash_adc:inst_flash_ADC|wraddress[0]~8 at LC4_6_G2
--operation mode is normal

N1L32 = !GB23_sload_path[9] & (Y1_command_0_local[16] # Y1_command_0_local[17] & N1_disc);


--CB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC2_8_J2
--operation mode is normal

CB1L39 = !V1L4Q & CB1L671Q;


--CB1L171 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~12 at LC3_7_R2
--operation mode is normal

CB1L171 = !CB1L471Q & (CB1_addr_cnt[0] # !BB1L821Q);


--CB1L151 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~10 at LC4_6_R2
--operation mode is normal

CB1L151 = CB1L971Q # CB1L771Q # CB1L081Q # CB1L571Q;


--CB1L271 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~106 at LC5_7_R2
--operation mode is normal

CB1L271 = CB1L171 # CB1_addr_cnt[0] & (CB1L871Q # CB1L151);


--CB1L961 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~12 at LC6_3_R2
--operation mode is normal

CB1L961 = !CB1L471Q & (CB1_addr_cnt[1] # !BB1L821Q);


--CB1L071 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~106 at LC9_3_R2
--operation mode is normal

CB1L071 = CB1L961 # CB1_addr_cnt[1] & (CB1L151 # CB1L871Q);


--CB1L761 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~12 at LC10_3_R2
--operation mode is normal

CB1L761 = !CB1L471Q & (CB1_addr_cnt[2] # !BB1L821Q);


--CB1L861 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~106 at LC3_3_R2
--operation mode is normal

CB1L861 = CB1L761 # CB1_addr_cnt[2] & (CB1L151 # CB1L871Q);


--CB1L561 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~12 at LC10_16_R2
--operation mode is normal

CB1L561 = !CB1L471Q & (CB1_addr_cnt[3] # !BB1L821Q);


--CB1L661 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~106 at LC6_16_R2
--operation mode is normal

CB1L661 = CB1L561 # CB1_addr_cnt[3] & (CB1L871Q # CB1L151);


--CB1L361 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~12 at LC7_16_R2
--operation mode is normal

CB1L361 = !CB1L471Q & (CB1_addr_cnt[4] # !BB1L821Q);


--CB1L461 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~106 at LC9_16_R2
--operation mode is normal

CB1L461 = CB1L361 # CB1_addr_cnt[4] & (CB1L871Q # CB1L151);


--CB1L161 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~12 at LC3_16_R2
--operation mode is normal

CB1L161 = !CB1L471Q & (CB1_addr_cnt[5] # !BB1L821Q);


--CB1L261 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~106 at LC4_16_R2
--operation mode is normal

CB1L261 = CB1L161 # CB1_addr_cnt[5] & (CB1L871Q # CB1L151);


--CB1L951 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~12 at LC10_14_R2
--operation mode is normal

CB1L951 = !CB1L471Q & (CB1_addr_cnt[6] # !BB1L821Q);


--CB1L061 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~106 at LC5_14_R2
--operation mode is normal

CB1L061 = CB1L951 # CB1_addr_cnt[6] & (CB1L871Q # CB1L151);


--CB1L751 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~12 at LC2_14_R2
--operation mode is normal

CB1L751 = !CB1L471Q & (CB1_addr_cnt[7] # !BB1L821Q);


--CB1L851 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~106 at LC6_14_R2
--operation mode is normal

CB1L851 = CB1L751 # CB1_addr_cnt[7] & (CB1L871Q # CB1L151);


--CB1L551 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~12 at LC4_14_R2
--operation mode is normal

CB1L551 = !CB1L471Q & (CB1_addr_cnt[8] # !BB1L821Q);


--CB1L651 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~106 at LC3_14_R2
--operation mode is normal

CB1L651 = CB1L551 # CB1_addr_cnt[8] & (CB1L151 # CB1L871Q);


--Y1L892 is slaveregister:slaveregister_inst|i~3076 at LC9_13_F2
--operation mode is normal

Y1L892 = B1L42Q # B1L21Q # !B1L9Q # !B1L8Q;


--TB1L32Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~18 at LC10_12_A3
--operation mode is normal

TB1L32Q_lut_out = TB1L82 & (TB1L32Q & !ED1L6Q # !TB1L91Q) # !TB1L82 & TB1L32Q & !ED1L6Q;
TB1L32Q = DFFE(TB1L32Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L62Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~21 at LC3_1_A3
--operation mode is normal

TB1L62Q_lut_out = ED1L6Q & TB1L72Q # !ED1L6Q & TB1L62Q;
TB1L62Q = DFFE(TB1L62Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L12Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~15 at LC9_12_A3
--operation mode is normal

TB1L12Q_lut_out = GB01L81 & TB1L12Q & !ED1L6Q # !GB01L81 & (TB1L52Q # TB1L12Q & !ED1L6Q);
TB1L12Q = DFFE(TB1L12Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~67 at LC2_12_A3
--operation mode is normal

TB1L31 = TB1L32Q # !ED1L6Q & (TB1L62Q # TB1L12Q);


--TB1L72Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~22 at LC5_13_A3
--operation mode is normal

TB1L72Q_lut_out = TB1L72Q & (TB1L22Q # !ED1L6Q) # !TB1L72Q & TB1L22Q & ED1L6Q;
TB1L72Q = DFFE(TB1L72Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L22Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~17 at LC7_12_A3
--operation mode is normal

TB1L22Q_lut_out = ED1L6Q & TB1L32Q # !ED1L6Q & TB1L22Q;
TB1L22Q = DFFE(TB1L22Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L41 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~78 at LC3_11_A3
--operation mode is normal

TB1L41 = TB1L72Q # TB1L22Q;


--TB1L52Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~20 at LC6_12_A3
--operation mode is normal

TB1L52Q_lut_out = ED1L6Q & (TB1L62Q # TB1L12Q);
TB1L52Q = DFFE(TB1L52Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--TB1L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq~81 at LC5_12_A3
--operation mode is normal

TB1L51 = TB1L31 # TB1L41 # !GB01L81 & TB1L52Q;


--TB1L91Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~12 at LC3_12_A3
--operation mode is normal

TB1L91Q_lut_out = !TB1L81Q & !TB1L71Q & (TB1L82 # TB1L91Q);
TB1L91Q = DFFE(TB1L91Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--DC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altr_temp~15 at LC10_5_F3
--operation mode is normal

DC1L1 = Y1L795Q & EC1_b_non_empty & !DC1_rd_ptr_lsb;


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1 at LC5_11_K3
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2 at LC3_11_K3
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1L56 is hit_counter_ff:inst_hit_counter_ff|i~0 at LC6_11_K3
--operation mode is normal

Q1L56 = !Q1_MultiSPE1 & !Q1_MultiSPE2;


--Q1_reduce_nor_3 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3 at LC9_7_M4
--operation mode is normal

Q1_reduce_nor_3 = !Q1L711 & !Q1L811;


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1 at LC6_9_H4
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2 at LC3_9_H4
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1L66 is hit_counter_ff:inst_hit_counter_ff|i~17 at LC5_9_H4
--operation mode is normal

Q1L66 = !Q1_OneSPE1 & !Q1_OneSPE2;


--old is old at LC3_8_A3
--operation mode is normal

old_lut_out = Y1_com_ctrl_local[0];
old = DFFE(old_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , );


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2 at LC3_9_Y2
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1L66 is hit_counter:inst_hit_counter|i~17 at LC6_9_Y2
--operation mode is normal

P1L66 = P1_OneSPE1 & !P1_OneSPE2;


--P1_reduce_nor_3 is hit_counter:inst_hit_counter|reduce_nor_3 at LC5_3_N2
--operation mode is normal

P1_reduce_nor_3 = !P1L811 & !P1L711;


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2 at LC7_3_E1
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--P1L56 is hit_counter:inst_hit_counter|i~0 at LC5_3_E1
--operation mode is normal

P1L56 = P1_MultiSPE1 & !P1_MultiSPE2;


--CB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC7_7_J2
--operation mode is normal

CB2L39 = CB2L671Q & !V1L4Q;


--CB2L171 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~12 at LC2_12_M2
--operation mode is normal

CB2L171 = !CB2L471Q & (CB2_addr_cnt[0] # !BB2L821Q);


--CB2L151 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~10 at LC7_11_H2
--operation mode is normal

CB2L151 = CB2L571Q # CB2L081Q # CB2L771Q # CB2L971Q;


--CB2L271 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~106 at LC7_12_M2
--operation mode is normal

CB2L271 = CB2L171 # CB2_addr_cnt[0] & (CB2L871Q # CB2L151);


--CB2L961 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~12 at LC9_13_M2
--operation mode is normal

CB2L961 = !CB2L471Q & (CB2_addr_cnt[1] # !BB2L821Q);


--CB2L071 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~106 at LC4_13_M2
--operation mode is normal

CB2L071 = CB2L961 # CB2_addr_cnt[1] & (CB2L871Q # CB2L151);


--CB2L761 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~12 at LC10_12_M2
--operation mode is normal

CB2L761 = !CB2L471Q & (CB2_addr_cnt[2] # !BB2L821Q);


--CB2L861 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~106 at LC3_13_M2
--operation mode is normal

CB2L861 = CB2L761 # CB2_addr_cnt[2] & (CB2L871Q # CB2L151);


--CB2L561 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~12 at LC9_12_M2
--operation mode is normal

CB2L561 = !CB2L471Q & (CB2_addr_cnt[3] # !BB2L821Q);


--CB2L661 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~106 at LC6_12_M2
--operation mode is normal

CB2L661 = CB2L561 # CB2_addr_cnt[3] & (CB2L151 # CB2L871Q);


--CB2L361 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~12 at LC5_12_M2
--operation mode is normal

CB2L361 = !CB2L471Q & (CB2_addr_cnt[4] # !BB2L821Q);


--CB2L461 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~106 at LC8_12_M2
--operation mode is normal

CB2L461 = CB2L361 # CB2_addr_cnt[4] & (CB2L151 # CB2L871Q);


--CB2L161 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~12 at LC2_10_H2
--operation mode is normal

CB2L161 = !CB2L471Q & (CB2_addr_cnt[5] # !BB2L821Q);


--CB2L261 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~106 at LC10_10_H2
--operation mode is normal

CB2L261 = CB2L161 # CB2_addr_cnt[5] & (CB2L151 # CB2L871Q);


--CB2L951 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~12 at LC2_15_M2
--operation mode is normal

CB2L951 = !CB2L471Q & (CB2_addr_cnt[6] # !BB2L821Q);


--CB2L061 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~106 at LC6_15_M2
--operation mode is normal

CB2L061 = CB2L951 # CB2_addr_cnt[6] & (CB2L151 # CB2L871Q);


--CB2L751 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~12 at LC8_15_M2
--operation mode is normal

CB2L751 = !CB2L471Q & (CB2_addr_cnt[7] # !BB2L821Q);


--CB2L851 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~106 at LC4_15_M2
--operation mode is normal

CB2L851 = CB2L751 # CB2_addr_cnt[7] & (CB2L151 # CB2L871Q);


--CB2L551 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~12 at LC1_16_M2
--operation mode is normal

CB2L551 = !CB2L471Q & (CB2_addr_cnt[8] # !BB2L821Q);


--CB2L651 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~106 at LC3_15_M2
--operation mode is normal

CB2L651 = CB2L551 # CB2_addr_cnt[8] & (CB2L151 # CB2L871Q);


--JB3_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[7] at EC2_1_M3
JB3_q[7]_data_in = FD1_dffs[7];
JB3_q[7]_write_enable = EC1_valid_wreq;
JB3_q[7]_clock_0 = GLOBAL(JE1_outclock0);
JB3_q[7]_clock_1 = GLOBAL(JE1_outclock0);
JB3_q[7]_clear_0 = TB1L5;
JB3_q[7]_clock_enable_1 = EC1_valid_rreq;
JB3_q[7]_write_address = WR_ADDR(GB7_sload_path[0], GB7_sload_path[1], GB7_sload_path[2], GB7_sload_path[3], GB7_sload_path[4], GB7_sload_path[5], GB7_sload_path[6], GB7_sload_path[7], GB7_sload_path[8], GB7_sload_path[9]);
JB3_q[7]_read_address = RD_ADDR(JB3L4, GB6_sload_path[0], GB6_sload_path[1], GB6_sload_path[2], GB6_sload_path[3], GB6_sload_path[4], GB6_sload_path[5], GB6_sload_path[6], GB6_sload_path[7], GB6_sload_path[8]);
JB3_q[7] = MEMORY_SEGMENT(JB3_q[7]_data_in, JB3_q[7]_write_enable, JB3_q[7]_clock_0, JB3_q[7]_clock_1, JB3_q[7]_clear_0, , , JB3_q[7]_clock_enable_1, VCC, JB3_q[7]_write_address, JB3_q[7]_read_address);


--Y1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7] at LC8_5_M2
--operation mode is normal

Y1_com_ctrl_local[7]_lut_out = PE1_MASTERHWDATA[7];
Y1_com_ctrl_local[7] = DFFE(Y1_com_ctrl_local[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L6);


--A1L504 is rtl~10096 at LC10_6_M2
--operation mode is normal

A1L504 = (B1L9Q & JB3_q[7] # !B1L9Q & Y1_com_ctrl_local[7]) & CASCADE(A1L604);


--WD1L23 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next~13 at LC6_15_L3
--operation mode is normal

WD1L23 = EC2_b_non_empty & (WD1L86Q & !GB52L81 # !WD1L33);


--WD1L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~92 at LC9_15_L3
--operation mode is normal

WD1L81 = !WD1L98Q & WD1L02 & !WD1L68Q & !WD1L88Q;


--Y1L392 is slaveregister:slaveregister_inst|i~3003 at LC4_12_J1
--operation mode is normal

Y1L392 = B1L01Q & B1L8Q & !B1L21Q;


--Y1L992 is slaveregister:slaveregister_inst|i~3095 at LC5_12_J1
--operation mode is normal

Y1L992 = (B1L9Q & (B1L11Q # FL_TDO) # !B1L9Q & GB4_sload_path[4] & B1L11Q) & CASCADE(Y1L392);


--Y1L003 is slaveregister:slaveregister_inst|i~3096 at LC7_14_M1
--operation mode is normal

Y1L003 = (B1L9Q # GB4_sload_path[7]) & CASCADE(A1L704);


--SC9_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC8_10_O3
--operation mode is normal

SC9_aeb_out = SC8_aeb_out & SC7_aeb_out;


--ED1L91Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~19 at LC3_5_O3
--operation mode is normal

ED1L91Q_lut_out = !GC1L51Q & ED1L61Q & GB31_sload_path[2] & ED1L9;
ED1L91Q = DFFE(ED1L91Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1_rxcteq9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq9 at LC6_6_O3
--operation mode is normal

ED1_rxcteq9 = !GB31_sload_path[2] & GB31_sload_path[3] & !GB31_sload_path[4] & ED1L8;

--ED1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|rxcteq9~20 at LC6_6_O3
--operation mode is normal

ED1L21 = !GB31_sload_path[2] & GB31_sload_path[3] & !GB31_sload_path[4] & ED1L8;


--GC1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|HLWT~5 at LC7_14_Q3
--operation mode is normal

GC1L8 = GC1L71Q & !UB1L62Q;


--GC1L12Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~18 at LC3_15_Q3
--operation mode is normal

GC1L12Q_lut_out = GC1L51Q # !GB11_sload_path[4] & ED1L5Q & GC1L12Q;
GC1L12Q = DFFE(GC1L12Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L91Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~15 at LC6_13_Q3
--operation mode is normal

GC1L91Q_lut_out = !UB1_max_level & (GC1L11 # GC1L91Q & !GB11_sload_path[2]);
GC1L91Q = DFFE(GC1L91Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~14 at LC6_8_Q3
--operation mode is normal

GC1L81Q_lut_out = GC1L01 # UB1_max_level & !GC1L61Q & !ED1L5Q;
GC1L81Q = DFFE(GC1L81Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L22 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|START~4 at LC5_8_Q3
--operation mode is normal

GC1L22 = GC1L81Q # GC1L91Q;


--GC1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~472 at LC8_8_Q3
--operation mode is normal

GC1L3 = !GB11_sload_path[4] & !UB1L62Q;


--GC1L5Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~reg at LC10_8_Q3
--operation mode is normal

GC1L5Q_lut_out = !GC1L4 & !GC1L2 & (GC1L3 # !GC1L02Q);
GC1L5Q = DFFE(GC1L5Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--KB1L75 is dcom:dcom_inst|DC_CTRL:DC_CTRL|rec_ena~67 at LC5_1_G3
--operation mode is normal

KB1L75 = KB1L29Q # KB1L09Q # KB1L39Q & GB93_sload_path[18];


--TB1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|eof_rcvd~54 at LC8_14_D3
--operation mode is normal

TB1L21 = (FD1_dffs[3] & !FD1_dffs[4] & !FD1_dffs[2] & !FD1_dffs[5]) & CASCADE(TB1L3);


--TB1L42Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~19 at LC4_12_A3
--operation mode is normal

TB1L42Q_lut_out = TB1L42Q & (GB01L81 & TB1L52Q # !ED1L6Q) # !TB1L42Q & GB01L81 & TB1L52Q;
TB1L42Q = DFFE(TB1L42Q_lut_out, GLOBAL(JE1_outclock0), LB1_inst5, , );


--V1L1Q is roc:inst_ROC|RST_state~4 at LC3_9_O2
--operation mode is normal

V1L1Q_lut_out = VCC;
V1L1Q = DFFE(V1L1Q_lut_out, GLOBAL(JE1_outclock0), , , );


--SC61_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC9_13_M3
--operation mode is normal

SC61_aeb_out = !GB02_sload_path[1] & !GB02_sload_path[2] & GB02_sload_path[3] & GB02_sload_path[0];


--WD1L06 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|PCT~10 at LC3_10_I3
--operation mode is normal

WD1L06 = EE1L11Q & (WD1L97Q # WD1L59Q & !PD1_b_non_empty);


--WD1L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3399 at LC7_9_I3
--operation mode is normal

WD1L6 = !EE1L11Q & WD1L78Q;


--WD1L89 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|TC_RX_TIME~8 at LC3_14_I3
--operation mode is normal

WD1L89 = EE1L11Q & !WD1L36Q & KB1L731Q # !EE1L11Q & (WD1L29Q # !WD1L36Q & KB1L731Q);


--WD1L99 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|TC_TX_TIME~6 at LC8_3_I3
--operation mode is normal

WD1L99 = GB82L9 & WD1L09Q # !GB82L9 & WD1L79Q & GB72L8;


--WD1L13 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|FCHK3~4 at LC5_15_L3
--operation mode is normal

WD1L13 = WD1L27Q # WD1L86Q & !GB52L81;


--WD1L26Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|shift_ct_en~reg at LC6_3_I3
--operation mode is normal

WD1L26Q_lut_out = WD1L16 # !WD1L05 & !GB72L8 & !GB82L9;
WD1L26Q = DFFE(WD1L26Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L01 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3717 at LC6_2_I3
--operation mode is normal

WD1L01 = EE1L11Q & WD1L39Q;


--WD1L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3708 at LC4_3_I3
--operation mode is normal

WD1L9 = WD1L29Q & EE1L11Q;


--GD1L91Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_wrreq~reg at LC4_8_L3
--operation mode is normal

GD1L91Q_lut_out = GD1L61Q # GD1L6Q # GD1L8Q # GD1L1;
GD1L91Q = DFFE(GD1L91Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--PD1_b_full is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC3_4_L1
--operation mode is normal

PD1_b_full_lut_out = !GD1L81Q & (PD1_b_full # GD1L91Q & PD1L3);
PD1_b_full = DFFE(PD1_b_full_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , );


--PD1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~42 at LC10_2_L1
--operation mode is normal

PD1L7 = GB61_pre_out[1] # GB61_pre_out[3] # GB61_pre_out[2] # !GB61_sload_path[0];


--GD1L81Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~reg at LC2_9_L3
--operation mode is normal

GD1L81Q_lut_out = GD1L6Q # GD1L71 # GD1L7Q & SC01_agb_out;
GD1L81Q = DFFE(GD1L81Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--PD1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~6 at LC8_3_L1
--operation mode is normal

PD1L6 = GB61_pre_out[5] # PD1L7 # GB61_pre_out[4] # !GD1L81Q;


--GD1L11Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_aclr~reg at LC5_8_L3
--operation mode is normal

GD1L11Q_lut_out = KB1L89Q & (!WD1L76Q # !GD1L01Q) # !KB1L89Q & GD1L11Q & (!WD1L76Q # !GD1L01Q);
GD1L11Q = DFFE(GD1L11Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--WD1L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3675 at LC10_4_I3
--operation mode is normal

WD1L8 = !EE1L11Q & WD1L69Q;


--WD1L21 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3869 at LC3_4_I3
--operation mode is normal

WD1L21 = EE1L11Q & WD1L59Q & PD1_b_non_empty;


--WD1L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~83 at LC1_2_L3
--operation mode is normal

WD1L3 = EE1L11Q & WD1L37Q;


--WD1L95Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~reg at LC7_12_I3
--operation mode is normal

WD1L95Q_lut_out = WD1L85 # WD1L48Q # WD1L65 # WD1L75;
WD1L95Q = DFFE(WD1L95Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--WD1L55Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~reg at LC7_4_I3
--operation mode is normal

WD1L55Q_lut_out = WD1L45 # WD1L35 # WD1L21;
WD1L55Q = DFFE(WD1L55Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--UC32L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|$00012~0 at LC3_10_L2
--operation mode is normal

UC32L1 = WD1L95Q # WD1L55Q & UC02L2 # !WD1L55Q & UC91L2;


--UC32L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|result_node~18 at LC4_10_L2
--operation mode is normal

UC32L3 = (UC32L2 # UC12L2 & !WD1L55Q # !WD1L95Q) & CASCADE(UC32L1);


--FD3_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC2_5_L3
--operation mode is normal

FD3_dffs[4]_lut_out = FD3_dffs[5] & (UC83L3 # !EE1L11Q) # !FD3_dffs[5] & EE1L11Q & UC83L3;
FD3_dffs[4] = DFFE(FD3_dffs[4]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--PB1L11 is dcom:dcom_inst|tcal_timer:tcal_timer|del_15us~87 at LC9_8_C3
--operation mode is normal

PB1L11 = (!GB92_sload_path[4] & GB92_sload_path[2]) & CASCADE(PB1L21);


--SC22_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC10_7_C3
--operation mode is normal

SC22_aeb_out = GB92_sload_path[14] & !GB92_sload_path[13] & !GB92_sload_path[12];


--SC12_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC8_7_C3
--operation mode is normal

SC12_aeb_out = !GB92_sload_path[8] & GB92_sload_path[9] & GB92_sload_path[11] & GB92_sload_path[10];


--SC91_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC5_6_C3
--operation mode is normal

SC91_aeb_out = GB92_sload_path[0] & GB92_sload_path[2] & GB92_sload_path[3] & GB92_sload_path[1];


--SC02_aeb_out is dcom:dcom_inst|tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC3_6_C3
--operation mode is normal

SC02_aeb_out = !GB92_sload_path[7] & !GB92_sload_path[6] & !GB92_sload_path[5] & GB92_sload_path[4];


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_341~39 at LC8_2_C1
--operation mode is normal

H1L51 = !DB1_TriggerComplete_in_sync & H1L5Q;


--H1L7Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~11 at LC9_2_C1
--operation mode is normal

H1L7Q_lut_out = Y1_command_0_local[15] & (H1L71 # H1L7Q & H1L81);
H1L7Q = DFFE(H1L7Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_341~33 at LC4_2_C1
--operation mode is normal

H1L41 = H1L7Q & (DB2_TriggerComplete_in_sync # !H1L11Q);


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~8 at LC5_3_C1
--operation mode is normal

H1L4Q_lut_out = Y1_command_0_local[15];
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly at LC7_1_C1
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = Y1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|Select_50_rtl_342~16 at LC3_1_C1
--operation mode is normal

H1L61 = H1L6Q & (H1_atwd0_read_done_dly # !Y1_command_0_local[2]);


--CB1_reduce_or_143 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143 at LC5_4_R2
--operation mode is normal

CB1_reduce_or_143 = CB1L871Q # CB1L771Q # CB1L571Q # !CB1L051;


--CB1L2 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28_rtl_906~126 at LC1_8_V4
--operation mode is normal

CB1L2 = CB1L3 & CB1L671Q;


--CB1L1 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28_rtl_906~123 at LC3_2_R2
--operation mode is normal

CB1L1 = CB1L671Q & CB1L5;


--H1L31Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~11 at LC3_2_C1
--operation mode is normal

H1L31Q_lut_out = Y1_command_0_local[15] & (H1L12 # H1L31Q & H1L51);
H1L31Q = DFFE(H1L31Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|Select_98_rtl_344~16 at LC2_2_C1
--operation mode is normal

H1L91 = H1L31Q & (DB1_TriggerComplete_in_sync # !H1L5Q);


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly at LC3_3_C1
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = Y1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(JE1_outclock1), , , !V1L4Q);


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|Select_99_rtl_345~16 at LC4_3_C1
--operation mode is normal

H1L02 = H1L21Q & (H1_atwd1_read_done_dly # !Y1_command_0_local[10]);


--CB2_reduce_or_143 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143 at LC8_11_H2
--operation mode is normal

CB2_reduce_or_143 = CB2L571Q # CB2L871Q # CB2L771Q # !CB2L051;


--CB2L2 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28_rtl_903~126 at LC3_9_H2
--operation mode is normal

CB2L2 = CB2L671Q & CB2L3;


--CB2L1 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28_rtl_903~123 at LC2_11_H2
--operation mode is normal

CB2L1 = CB2L671Q & CB2L5;


--L1L6 is fe_r2r:inst_fe_r2r|add_45_rtl_291~60 at LC8_15_N4
--operation mode is normal

L1L6 = !L1_cntn[0] & !L1_cntn[1];


--L1L93 is fe_r2r:inst_fe_r2r|i~2831 at LC8_14_N4
--operation mode is normal

L1L93 = L1L36Q & (L1_cntn[3] # L1_cntn[2] # !L1L6);


--L1_reduce_nor_33 is fe_r2r:inst_fe_r2r|reduce_nor_33 at LC7_14_N4
--operation mode is normal

L1_reduce_nor_33 = !L1_cntn[2] # !L1_cntn[1] # !L1_cntn[0] # !L1_cntn[3];


--L1L3 is fe_r2r:inst_fe_r2r|add_19_rtl_290~60 at LC5_12_N4
--operation mode is normal

L1L3 = !L1_cntp[0] & !L1_cntp[1];


--L1L03 is fe_r2r:inst_fe_r2r|i~233 at LC10_12_N4
--operation mode is normal

L1L03 = L1L3 & L1L16Q & !L1_cntp[2] & !L1_cntp[3];


--L1L95 is fe_r2r:inst_fe_r2r|Select_63_rtl_303~2 at LC5_7_N4
--operation mode is normal

L1L95 = !L1L06Q & (!L1L14 # !L1_cntp[3]);


--L1L04 is fe_r2r:inst_fe_r2r|i~2832 at LC7_12_N4
--operation mode is normal

L1L04 = L1L16Q & (L1_cntp[2] # L1_cntp[3] # !L1L3);


--L1_reduce_nor_7 is fe_r2r:inst_fe_r2r|reduce_nor_7 at LC2_12_N4
--operation mode is normal

L1_reduce_nor_7 = !L1_cntp[3] # !L1_cntp[2] # !L1_cntp[0] # !L1_cntp[1];


--K1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0] at LC3_5_F2
--operation mode is normal

K1_coinc_down_high_delay[0]_lut_out = Y1_command_2_local[8];
K1_coinc_down_high_delay[0] = DFFE(K1_coinc_down_high_delay[0]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1L612 is coinc:inst_coinc|Select_366_rtl_347~17 at LC4_13_X4
--operation mode is normal

K1L612 = !K1L722Q & (K1L302 # K1L402);


--K1L712 is coinc:inst_coinc|Select_371~15 at LC3_1_W2
--operation mode is normal

K1L712 = K1L922Q & (K1L412 # K1L512) # !K1L922Q & K1L822Q & (K1L412 # K1L512);


--K1L462 is coinc:inst_coinc|wait_cnt[31]~0 at LC6_12_W2
--operation mode is normal

K1L462 = !V1L4Q & (Y1_command_2_local[1] # Y1_command_2_local[0]);


--K1L912 is coinc:inst_coinc|Select_400~12 at LC5_1_W2
--operation mode is normal

K1L912 = K1L922Q & (K1L86 # !K1L412 & !K1L512);


--K1L812 is coinc:inst_coinc|Select_400~2 at LC6_1_W2
--operation mode is normal

K1L812 = K1L86 & K1L822Q & (K1L412 # K1L512);


--K1L022 is coinc:inst_coinc|Select_405~4 at LC5_11_W2
--operation mode is normal

K1L022 = K1L822Q # K1L922Q & (K1L412 # K1L512);


--K1L322 is coinc:inst_coinc|Select_427~4 at LC3_7_X4
--operation mode is normal

K1L322 = K1L71 # !K1L402 & !K1L302;


--K1L222 is coinc:inst_coinc|Select_426~4 at LC4_9_X4
--operation mode is normal

K1L222 = K1L91 # !K1L402 & !K1L302;


--K1L122 is coinc:inst_coinc|Select_425~4 at LC3_8_X4
--operation mode is normal

K1L122 = K1L12 # !K1L302 & !K1L402;


--K1L622 is coinc:inst_coinc|Select_431~4 at LC10_9_X4
--operation mode is normal

K1L622 = K1L9 # !K1L402 & !K1L302;


--K1L522 is coinc:inst_coinc|Select_429~4 at LC10_13_X4
--operation mode is normal

K1L522 = K1L31 # !K1L302 & !K1L402;


--K1L422 is coinc:inst_coinc|Select_428~4 at LC6_8_X4
--operation mode is normal

K1L422 = K1L51 # !K1L302 & !K1L402;


--K1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0] at LC7_5_F2
--operation mode is normal

K1_coinc_down_low_delay[0]_lut_out = Y1_command_2_local[9];
K1_coinc_down_low_delay[0] = DFFE(K1_coinc_down_low_delay[0]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0] at LC6_2_D2
--operation mode is normal

K1_coinc_up_high_delay[0]_lut_out = Y1_command_2_local[10];
K1_coinc_up_high_delay[0] = DFFE(K1_coinc_up_high_delay[0]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--K1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0] at LC7_2_D2
--operation mode is normal

K1_coinc_up_low_delay[0]_lut_out = Y1_command_2_local[11];
K1_coinc_up_low_delay[0] = DFFE(K1_coinc_up_low_delay[0]_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--KB1L92 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~3321 at LC5_7_G3
--operation mode is normal

KB1L92 = (KB1L59Q & !EC2_b_non_empty) & CASCADE(TB1L01);


--GD1L51Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~reg at LC6_8_L3
--operation mode is normal

GD1L51Q_lut_out = !GD1L31 & !GD1L21 & !GD1L41 & !GD1L01Q;
GD1L51Q = DFFE(GD1L51Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--GD1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_sload~reg at LC7_7_L3
--operation mode is normal

GD1L61Q_lut_out = KB1L89Q & !GD1L11Q;
GD1L61Q = DFFE(GD1L61Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--GC1L7Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~reg at LC4_8_Q3
--operation mode is normal

GC1L7Q_lut_out = !GC1L9 & !GC1L6 & (!GB11_sload_path[4] # !GC1L02Q);
GC1L7Q = DFFE(GC1L7Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--UB1_inc[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[9] at LC5_5_Q1
--operation mode is normal

UB1_inc[9]_lut_out = UB1_inb[9];
UB1_inc[9] = DFFE(UB1_inc[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[8] at LC2_7_Q1
--operation mode is normal

UB1_inc[8]_lut_out = UB1_inb[8];
UB1_inc[8] = DFFE(UB1_inc[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[6] at LC5_7_Q1
--operation mode is normal

UB1_inc[6]_lut_out = UB1_inb[6];
UB1_inc[6] = DFFE(UB1_inc[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[7] at LC1_7_Q1
--operation mode is normal

UB1_inc[7]_lut_out = UB1_inb[7];
UB1_inc[7] = DFFE(UB1_inc[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--QC01_points[0][7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7] at LC10_2_T1
--operation mode is normal

QC01_points[0][7]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[2] # !GB21_sload_path[0] & YC42_cs_buffer[2] # !GB21_sload_path[1]) & CASCADE(UC8L1);
QC01_points[0][7] = DFFE(QC01_points[0][7]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6] at LC2_14_T1
--operation mode is normal

QC01_points[0][6]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[1] # !GB21_sload_path[0] & YC42_cs_buffer[1] # !GB21_sload_path[1]) & CASCADE(UC7L1);
QC01_points[0][6] = DFFE(QC01_points[0][6]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--UB1_inc[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[5] at LC5_4_Q1
--operation mode is normal

UB1_inc[5]_lut_out = UB1_inb[5];
UB1_inc[5] = DFFE(UB1_inc[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[4] at LC8_15_Q1
--operation mode is normal

UB1_inc[4]_lut_out = UB1_inb[4];
UB1_inc[4] = DFFE(UB1_inc[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[3] at LC7_6_Q1
--operation mode is normal

UB1_inc[3]_lut_out = UB1_inb[3];
UB1_inc[3] = DFFE(UB1_inc[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--QC01_points[0][3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3] at LC10_9_T1
--operation mode is normal

QC01_points[0][3]_lut_out = (GB21_sload_path[0] & YC03_sout_node[3] # !GB21_sload_path[0] & YC12_sout_node[3] # !GB21_sload_path[1]) & CASCADE(UC4L1);
QC01_points[0][3] = DFFE(QC01_points[0][3]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--UB1_inc[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[2] at LC9_7_Q1
--operation mode is normal

UB1_inc[2]_lut_out = UB1_inb[2];
UB1_inc[2] = DFFE(UB1_inc[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[1] at LC5_13_Q1
--operation mode is normal

UB1_inc[1]_lut_out = UB1_inb[1];
UB1_inc[1] = DFFE(UB1_inc[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inc[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[0] at LC3_2_Q1
--operation mode is normal

UB1_inc[0]_lut_out = UB1_inb[0];
UB1_inc[0] = DFFE(UB1_inc[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--QC01_points[0][0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0] at LC3_13_T1
--operation mode is normal

QC01_points[0][0]_lut_out = (GB21_sload_path[0] & YC03_sout_node[0] # !GB21_sload_path[0] & YC12_sout_node[0] # !GB21_sload_path[1]) & CASCADE(UC1L1);
QC01_points[0][0] = DFFE(QC01_points[0][0]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1] at LC8_16_T1
--operation mode is normal

QC01_points[0][1]_lut_out = (GB21_sload_path[0] & YC03_sout_node[1] # !GB21_sload_path[0] & YC12_sout_node[1] # !GB21_sload_path[1]) & CASCADE(UC2L1);
QC01_points[0][1] = DFFE(QC01_points[0][1]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2] at LC8_13_Y1
--operation mode is normal

QC01_points[0][2]_lut_out = (GB21_sload_path[0] & YC03_sout_node[2] # !GB21_sload_path[0] & YC12_sout_node[2] # !GB21_sload_path[1]) & CASCADE(UC3L1);
QC01_points[0][2] = DFFE(QC01_points[0][2]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4] at LC10_5_T1
--operation mode is normal

QC01_points[0][4]_lut_out = (GB21_sload_path[0] & YC03_sout_node[4] # !GB21_sload_path[0] & YC12_sout_node[4] # !GB21_sload_path[1]) & CASCADE(UC5L1);
QC01_points[0][4] = DFFE(QC01_points[0][4]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5] at LC5_13_T1
--operation mode is normal

QC01_points[0][5]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[0] # !GB21_sload_path[0] & YC42_cs_buffer[0] # !GB21_sload_path[1]) & CASCADE(UC6L1);
QC01_points[0][5] = DFFE(QC01_points[0][5]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8] at LC6_6_T1
--operation mode is normal

QC01_points[0][8]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[3] # !GB21_sload_path[0] & YC42_cs_buffer[3] # !GB21_sload_path[1]) & CASCADE(UC9L1);
QC01_points[0][8] = DFFE(QC01_points[0][8]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--QC01_points[0][9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9] at LC10_10_Y1
--operation mode is normal

QC01_points[0][9]_lut_out = (GB21_sload_path[0] & YC33_cs_buffer[4] # !GB21_sload_path[0] & YC42_cs_buffer[4] # !GB21_sload_path[1]) & CASCADE(UC01L1);
QC01_points[0][9] = DFFE(QC01_points[0][9]_lut_out, !GLOBAL(JE1_outclock0), VB1_inst5, , );


--XB1_inst10[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[7] at LC5_11_H1
--operation mode is normal

XB1_inst10[7]_lut_out = COM_AD_D[7];
XB1_inst10[7] = DFFE(XB1_inst10[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--LB1_inst35 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|inst35 at LC3_13_A3
--operation mode is normal

LB1_inst35 = TB1L12Q & ED1L6Q;


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0 at LC7_11_K3
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0 at LC7_9_H4
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(JE1_outclock0), , , !V1L4Q);


--QD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|and8b:inst43|lpm_and:lpm_and_component|and_node[0][7]~30 at LC5_2_A3
--operation mode is normal

QD1L1 = GB8_pre_out[1] & GB8_sload_path[0] & GB8_pre_out[3] & GB8_pre_out[2];


--QD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|and8b:inst43|lpm_and:lpm_and_component|and_node[0][7]~48 at LC6_2_A3
--operation mode is normal

QD1L2 = (GB8_pre_out[5] & GB8_pre_out[7] & GB8_pre_out[6] & GB8_pre_out[4]) & CASCADE(QD1L1);


--Y1L94 is slaveregister:slaveregister_inst|com_tx_data[7]~83 at LC4_13_F2
--operation mode is normal

Y1L94 = B1L32Q & !B1L12Q & B1L22Q & Y1L8;

--Y1L05 is slaveregister:slaveregister_inst|com_tx_data[7]~97 at LC4_13_F2
--operation mode is normal

Y1L05 = B1L32Q & !B1L12Q & B1L22Q & Y1L8;


--SC7_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC10_10_O3
--operation mode is normal

SC7_aeb_out = GB31_sload_path[1] & !GB31_sload_path[3] & !GB31_sload_path[2] & GB31_sload_path[0];


--UB1_min_level is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|min_level at LC6_10_Q1
--operation mode is normal

UB1_min_level_lut_out = UB1L9 & (UB1_ind[9] & UB1_ina[9] & UB1L1 # !UB1_ind[9] & (UB1_ina[9] # UB1L1));
UB1_min_level = DFFE(UB1_min_level_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L61Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~12 at LC2_8_Q3
--operation mode is normal

GC1L61Q_lut_out = !GC1L9 & !GC1L2 & (!GB11_sload_path[4] # !GC1L02Q);
GC1L61Q = DFFE(GC1L61Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MIN_DUDT~5 at LC2_13_Q3
--operation mode is normal

GC1L11 = !ED1L5Q & UB1_min_level & !GC1L61Q;


--UB1_max_level is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|max_level at LC8_10_Q1
--operation mode is normal

UB1_max_level_lut_out = UB1L8 & (UB1_ina[9] & (UB1L1 # !UB1_ind[9]) # !UB1_ina[9] & UB1L1 & !UB1_ind[9]);
UB1_max_level = DFFE(UB1_max_level_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--GC1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MAX_DUDT~18 at LC7_8_Q3
--operation mode is normal

GC1L01 = !GB11_sload_path[2] & (GC1L81Q # GC1L91Q & UB1_max_level);


--GC1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~460 at LC3_8_Q3
--operation mode is normal

GC1L2 = !GC1L61Q & (ED1L5Q # !UB1_max_level & !UB1_min_level);


--GC1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~114 at LC6_15_Q3
--operation mode is normal

GC1L4 = GC1L71Q # GC1L12Q & (GB11_sload_path[4] # !ED1L5Q);


--Y1L372 is slaveregister:slaveregister_inst|dom_id[48]~213 at LC1_14_L2
--operation mode is normal

Y1L372 = B1L01Q & !B1L11Q & B1L9Q;


--Y1L472 is slaveregister:slaveregister_inst|dom_id[48]~241 at LC3_14_L2
--operation mode is normal

Y1L472 = (Y1L372 & Y1L11 & B1L42Q & Y1L465) & CASCADE(Y1L925);


--KB1L021 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1~62 at LC4_10_G3
--operation mode is normal

KB1L021 = (!KB1L18 & !KB1L31 & !KB1L51 & !KB1L38) & CASCADE(KB1L811);


--KB1L41 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~2333 at LC8_10_G3
--operation mode is normal

KB1L41 = KB1L301Q & !WD1L41Q;


--KB1L811 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SV1~36 at LC3_10_G3
--operation mode is normal

KB1L811 = !KB1L87 & !KB1L41 & (!Y1_com_ctrl_local[2] # !KB1L92);


--WD1L16 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|shift_ct_en~19 at LC4_4_I3
--operation mode is normal

WD1L16 = EE1L11Q & (WD1L29Q # WD1L39Q);


--WD1L05 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~197 at LC1_3_I3
--operation mode is normal

WD1L05 = !WD1L79Q & !WD1L09Q;


--GD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~247 at LC6_9_L3
--operation mode is normal

GD1L1 = GD1L7Q & SC01_agb_out;


--PD1_valid_wreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_wreq at LC9_4_L1
--operation mode is normal

PD1_valid_wreq = GD1L91Q & !PD1_b_full;


--PD1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|altr_temp~28 at LC7_4_L1
--operation mode is normal

PD1L1 = GD1L81Q & (PD1_b_non_empty $ (PD1_b_full # !GD1L91Q)) # !GD1L81Q & (PD1_b_full # !GD1L91Q);


--GD1L5Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~14 at LC8_8_L3
--operation mode is normal

GD1L5Q_lut_out = GD1L3Q # GD1L2 # PD1_b_non_empty & GD1L4Q;
GD1L5Q = DFFE(GD1L5Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--GD1L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~20 at LC3_9_L3
--operation mode is normal

GD1L71 = GB51L41 & (GD1L8Q # GD1L5Q & WD1L49Q) # !GB51L41 & GD1L5Q & WD1L49Q;


--GD1L01Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~21 at LC3_8_L3
--operation mode is normal

GD1L01Q_lut_out = WD1L76Q & !PD1_b_non_empty & GD1L4Q # !WD1L76Q & (GD1L01Q # !PD1_b_non_empty & GD1L4Q);
GD1L01Q = DFFE(GD1L01Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--UC85L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|$00012~0 at LC1_7_L2
--operation mode is normal

UC85L1 = WD1L95Q # WD1L55Q & UC55L2 # !WD1L55Q & UC45L2;


--UC85L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|result_node~18 at LC2_7_L2
--operation mode is normal

UC85L3 = (UC85L2 # !WD1L55Q & UC65L2 # !WD1L95Q) & CASCADE(UC85L1);


--WD1L65 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~87 at LC4_11_I3
--operation mode is normal

WD1L65 = !EE1L11Q & (WD1L18Q # WD1L97Q # WD1L38Q);


--WD1L75 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~246 at LC8_12_I3
--operation mode is normal

WD1L75 = WD1L87Q # WD1L47Q # WD1L67Q # WD1L57Q;


--WD1L85 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3~249 at LC9_12_I3
--operation mode is normal

WD1L85 = WD1L77Q # EE1L11Q & (WD1L08Q # WD1L28Q);


--WD1L25 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~233 at LC7_3_I3
--operation mode is normal

WD1L25 = WD1L79Q # WD1L29Q # WD1L09Q # WD1L39Q;


--WD1L15 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~224 at LC8_5_I3
--operation mode is normal

WD1L15 = WD1L48Q # WD1L87Q # WD1L69Q # WD1L49Q;


--WD1L94 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~21 at LC4_5_I3
--operation mode is normal

WD1L94 = WD1L18Q # WD1L97Q # WD1L59Q # WD1L38Q;


--WD1L35 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~250 at LC6_4_I3
--operation mode is normal

WD1L35 = WD1L15 # WD1L25 # !EE1L11Q & WD1L94;


--WD1L7 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~3624 at LC3_5_I3
--operation mode is normal

WD1L7 = !WD1L36Q & KB1L731Q;


--WD1L45 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2~262 at LC2_5_I3
--operation mode is normal

WD1L45 = WD1L7 # EE1L11Q & (WD1L77Q # WD1L08Q);


--UC82L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_3_L2
--operation mode is normal

UC82L1 = WD1L95Q # WD1L55Q & UC52L2 # !WD1L55Q & UC42L2;


--UC82L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|result_node~18 at LC10_3_L2
--operation mode is normal

UC82L3 = (UC82L2 # UC62L2 & !WD1L55Q # !WD1L95Q) & CASCADE(UC82L1);


--FD3_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC10_5_L3
--operation mode is normal

FD3_dffs[5]_lut_out = FD3_dffs[6] & (UC34L3 # !EE1L11Q) # !FD3_dffs[6] & EE1L11Q & UC34L3;
FD3_dffs[5] = DFFE(FD3_dffs[5]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--X1L1 is led2atwddelay:LED2ATWDdelay_inst|i~58 at LC2_10_C1
--operation mode is normal

X1L1 = W1L3Q & !X1_SRG[8] & !X1_SRG[10] & !X1_SRG[9];


--X1L3 is led2atwddelay:LED2ATWDdelay_inst|i~130 at LC3_10_C1
--operation mode is normal

X1L3 = (!X1_SRG[5] & !X1_SRG[11] & !X1_SRG[6] & !X1_SRG[4]) & CASCADE(X1L1);


--X1L2 is led2atwddelay:LED2ATWDdelay_inst|i~72 at LC4_11_C1
--operation mode is normal

X1L2 = !X1_SRG[1] & !X1_SRG[7] & !X1_SRG[0] & !X1_SRG[2];


--X1L4 is led2atwddelay:LED2ATWDdelay_inst|i~131 at LC5_11_C1
--operation mode is normal

X1L4 = (!X1_SRG[14] & !X1_SRG[12] & !X1_SRG[13] & !X1_SRG[3]) & CASCADE(X1L2);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_343~7 at LC6_1_C1
--operation mode is normal

H1L71 = Y1_command_0_local[2] & !H1_atwd0_read_done_dly & H1L6Q;


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_343~15 at LC5_2_C1
--operation mode is normal

H1L81 = !DB2_TriggerComplete_in_sync & H1L11Q;


--H1L12 is atwd_ping_pong:inst_atwd_ping_pong|Select_100_rtl_346~24 at LC9_3_C1
--operation mode is normal

H1L12 = Y1_command_0_local[10] & H1L21Q & !H1_atwd1_read_done_dly # !H1L4Q;


--GD1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~49 at LC1_9_L3
--operation mode is normal

GD1L21 = GD1L11Q & GD1L8Q & GB51L41 # !GD1L11Q & (GD1L8Q & GB51L41 # !KB1L89Q);


--GD1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~52 at LC4_9_L3
--operation mode is normal

GD1L31 = GD1L6Q # GD1L5Q # GD1L7Q # GD1L3Q;


--GD1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~13 at LC1_8_L3
--operation mode is normal

GD1L4Q_lut_out = GD1L9Q;
GD1L4Q = DFFE(GD1L4Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--GD1L9Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~19 at LC10_8_L3
--operation mode is normal

GD1L9Q_lut_out = WD1L49Q & GD1L5Q;
GD1L9Q = DFFE(GD1L9Q_lut_out, GLOBAL(JE1_outclock0), !TB1L33, , );


--GD1L41 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~74 at LC5_7_L3
--operation mode is normal

GD1L41 = GD1L9Q # GD1L4Q;


--UB1L611 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~344 at LC7_13_Q1
--operation mode is normal

UB1L611 = UB1L301 # UB1L101 & UB1L99 & UB1L79;


--UB1L511 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~320 at LC3_13_Q1
--operation mode is normal

UB1L511 = UB1L79 # UB1L59 # UB1L39 # UB1L99;


--UB1_dudt[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[4] at LC5_7_Q3
--operation mode is normal

UB1_dudt[4]_lut_out = !GC1L41Q;
UB1_dudt[4] = DFFE(UB1_dudt[4]_lut_out, GLOBAL(JE1_outclock0), , , !GC1L7Q);


--UB1L711 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~365 at LC10_13_Q1
--operation mode is normal

UB1L711 = (UB1L611 # !UB1_dudt[4] & (UB1L101 # UB1L511)) & CASCADE(UB1L211);


--UB1L211 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_6_rtl_281_rtl_283_rtl_285_rtl_287_rtl_289~166 at LC9_13_Q1
--operation mode is normal

UB1L211 = UB1L701 & UB1L501 # !UB1_dudt[7];


--GC1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE~10 at LC10_15_Q3
--operation mode is normal

GC1L9 = !ED1L5Q & (GC1L71Q # GC1L12Q);


--GC1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~63 at LC9_8_Q3
--operation mode is normal

GC1L6 = !GB11_sload_path[2] & (GC1L81Q # GC1L91Q) # !GC1L61Q;


--UB1_inb[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[9] at LC9_6_Q1
--operation mode is normal

UB1_inb[9]_lut_out = UB1_ina[9];
UB1_inb[9] = DFFE(UB1_inb[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[8] at LC8_8_Q1
--operation mode is normal

UB1_inb[8]_lut_out = UB1_ina[8];
UB1_inb[8] = DFFE(UB1_inb[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[6] at LC10_7_Q1
--operation mode is normal

UB1_inb[6]_lut_out = UB1_ina[6];
UB1_inb[6] = DFFE(UB1_inb[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[7] at LC3_7_Q1
--operation mode is normal

UB1_inb[7]_lut_out = UB1_ina[7];
UB1_inb[7] = DFFE(UB1_inb[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--VB1_inst5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst5 at LC5_1_T1
--operation mode is normal

VB1_inst5_lut_out = VCC;
VB1_inst5 = DFFE(VB1_inst5_lut_out, GLOBAL(GB21L6), !LB1L1, , );


--UB1_inb[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[5] at LC3_4_Q1
--operation mode is normal

UB1_inb[5]_lut_out = UB1_ina[5];
UB1_inb[5] = DFFE(UB1_inb[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[4] at LC6_15_Q1
--operation mode is normal

UB1_inb[4]_lut_out = UB1_ina[4];
UB1_inb[4] = DFFE(UB1_inb[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[3] at LC3_6_Q1
--operation mode is normal

UB1_inb[3]_lut_out = UB1_ina[3];
UB1_inb[3] = DFFE(UB1_inb[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[2] at LC7_8_Q1
--operation mode is normal

UB1_inb[2]_lut_out = UB1_ina[2];
UB1_inb[2] = DFFE(UB1_inb[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[1] at LC9_14_Q1
--operation mode is normal

UB1_inb[1]_lut_out = UB1_ina[1];
UB1_inb[1] = DFFE(UB1_inb[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1_inb[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[0] at LC9_3_Q1
--operation mode is normal

UB1_inb[0]_lut_out = UB1_ina[0];
UB1_inb[0] = DFFE(UB1_inb[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--XB1_inst10[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[6] at LC9_13_H1
--operation mode is normal

XB1_inst10[6]_lut_out = COM_AD_D[6];
XB1_inst10[6] = DFFE(XB1_inst10[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--EC1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~111 at LC8_4_F3
--operation mode is normal

EC1L4 = GB5_pre_out[4] & GB5_pre_out[5];


--EC1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~125 at LC7_4_F3
--operation mode is normal

EC1L5 = (GB5_pre_out[7] & GB5_pre_out[8] & GB5_pre_out[6] & EC1L4) & CASCADE(EC1L6);


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch at LC3_10_K3
--operation mode is normal

Q1_MultiSPE_latch_lut_out = VCC;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, GLOBAL(MultiSPE), Q1_MultiSPE1, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch at LC3_8_H4
--operation mode is normal

Q1_OneSPE_latch_lut_out = VCC;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, GLOBAL(OneSPE), Q1_OneSPE1, , );


--EC2L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~76 at LC3_6_I3
--operation mode is normal

EC2L3 = GB12_pre_out[6] & GB12_pre_out[8] & GB12_pre_out[9] & GB12_pre_out[7];


--EC2L5 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~105 at LC5_8_I3
--operation mode is normal

EC2L5 = GB12_pre_out[1] & GB12_sload_path[0];


--EC2L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~90 at LC10_6_I3
--operation mode is normal

EC2L4 = GB12_pre_out[3] & GB12_pre_out[4] & GB12_pre_out[5] & GB12_pre_out[2];


--EC2L6 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~117 at LC4_6_I3
--operation mode is normal

EC2L6 = (Y1L895Q & EC2L5 & EC2_b_non_empty & EC2L4) & CASCADE(EC2L3);


--UB1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~624 at LC9_10_Q1
--operation mode is normal

UB1L21 = UB1L58 # UB1L18 & UB1L97 & UB1L77;


--UB1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~633 at LC7_10_Q1
--operation mode is normal

UB1L31 = UB1L78 # UB1L38;


--UB1L9 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~60 at LC4_10_Q1
--operation mode is normal

UB1L9 = UB1L19 # UB1L21 # UB1L98 # UB1L31;


--UB1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~132 at LC6_14_Q1
--operation mode is normal

UB1L4 = UB1_ina[3] & !UB1_ind[3];


--UB1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~121 at LC10_14_Q1
--operation mode is normal

UB1L3 = UB1_ina[1] & (!UB1_ind[0] & UB1_ina[0] # !UB1_ind[1]) # !UB1_ina[1] & !UB1_ind[0] & UB1_ina[0] & !UB1_ind[1];


--UB1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~133 at LC7_14_Q1
--operation mode is normal

UB1L5 = !UB1L51 & (UB1_ind[2] & UB1_ina[2] & UB1L3 # !UB1_ind[2] & (UB1_ina[2] # UB1L3));


--UB1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~136 at LC3_15_Q1
--operation mode is normal

UB1L6 = UB1_ind[4] & UB1_ina[4] & (UB1L5 # UB1L4) # !UB1_ind[4] & (UB1L5 # UB1L4 # UB1_ina[4]);


--UB1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~113 at LC5_15_Q1
--operation mode is normal

UB1L2 = UB1L12 & (UB1_ind[5] & UB1_ina[5] & UB1L6 # !UB1_ind[5] & (UB1_ina[5] # UB1L6));


--UB1L7 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~1005 at LC6_11_Q1
--operation mode is normal

UB1L7 = UB1_ina[7] & (!UB1_ind[6] & UB1_ina[6] # !UB1_ind[7]) # !UB1_ina[7] & !UB1_ind[6] & UB1_ina[6] & !UB1_ind[7];


--UB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~92 at LC1_11_Q1
--operation mode is normal

UB1L1 = UB1_ind[8] & UB1_ina[8] & (UB1L7 # UB1L2) # !UB1_ind[8] & (UB1L7 # UB1_ina[8] # UB1L2);


--UB1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~52 at LC10_10_Q1
--operation mode is normal

UB1L8 = UB1L98 # UB1L19 # UB1L41;


--ED1L71Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~17 at LC8_5_O3
--operation mode is normal

ED1L71Q_lut_out = ED1L71Q & (GC1L51Q & !ED1L5Q # !ED1_rxcteq9) # !ED1L71Q & GC1L51Q & !ED1L5Q;
ED1L71Q = DFFE(ED1L71Q_lut_out, GLOBAL(JE1_outclock0), !LB1_inst2, , );


--ED1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXDAT~62 at LC7_6_O3
--operation mode is normal

ED1L31 = (ED1L71Q # ED1L02Q & !GB41_sload_path[3]) & CASCADE(ED1L21);


--GD1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~307 at LC10_9_L3
--operation mode is normal

GD1L2 = GD1L5Q & !WD1L49Q;


--UC35L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|$00012~0 at LC1_1_L2
--operation mode is normal

UC35L1 = WD1L95Q # WD1L55Q & UC05L2 # !WD1L55Q & UC94L2;


--UC35L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|result_node~18 at LC2_1_L2
--operation mode is normal

UC35L3 = (UC35L2 # UC15L2 & !WD1L55Q # !WD1L95Q) & CASCADE(UC35L1);


--WD1L84Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~reg at LC10_11_I3
--operation mode is normal

WD1L84Q_lut_out = WD1L74 # !EE1L11Q & WD1L54 # !WD1L72;
WD1L84Q = DFFE(WD1L84Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--FD2_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC10_7_L2
--operation mode is normal

FD2_dffs[0]_lut_out = FD2_dffs[1] & (GB93_sload_path[0] # !PB1L71Q) # !FD2_dffs[1] & PB1L71Q & GB93_sload_path[0];
FD2_dffs[0] = DFFE(FD2_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC1_4_L2
--operation mode is normal

FD4_dffs[0]_lut_out = FD4_dffs[1] & (GB93_sload_path[0] # !GD1L7Q) # !FD4_dffs[1] & GD1L7Q & GB93_sload_path[0];
FD4_dffs[0] = DFFE(FD4_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--WD1L44Q is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~reg at LC4_2_I3
--operation mode is normal

WD1L44Q_lut_out = WD1L34 # WD1L24 # WD1L73 & EE1L11Q;
WD1L44Q = DFFE(WD1L44Q_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , );


--UC02L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|$00012~0 at LC7_16_L1
--operation mode is normal

UC02L1 = WD1L84Q # WD1L44Q & FD2_dffs[0] # !WD1L44Q & FD4_dffs[0];


--JB4_q[8] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC2_1_L1
JB4_q[8]_data_in = COM_AD_D[8];
JB4_q[8]_write_enable = PD1_valid_wreq;
JB4_q[8]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[8]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[8]_clear_0 = !GD1L11Q;
JB4_q[8]_clock_enable_1 = PD1_valid_rreq;
JB4_q[8]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[8]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[8] = MEMORY_SEGMENT(JB4_q[8]_data_in, JB4_q[8]_write_enable, JB4_q[8]_clock_0, JB4_q[8]_clock_1, JB4_q[8]_clear_0, , , JB4_q[8]_clock_enable_1, VCC, JB4_q[8]_write_address, JB4_q[8]_read_address);


--JB4_q[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC5_1_L1
JB4_q[0]_data_in = COM_AD_D[0];
JB4_q[0]_write_enable = PD1_valid_wreq;
JB4_q[0]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[0]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[0]_clear_0 = !GD1L11Q;
JB4_q[0]_clock_enable_1 = PD1_valid_rreq;
JB4_q[0]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[0]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[0] = MEMORY_SEGMENT(JB4_q[0]_data_in, JB4_q[0]_write_enable, JB4_q[0]_clock_0, JB4_q[0]_clock_1, JB4_q[0]_clear_0, , , JB4_q[0]_clock_enable_1, VCC, JB4_q[0]_write_address, JB4_q[0]_read_address);


--UC02L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|result_node~21 at LC8_16_L1
--operation mode is normal

UC02L2 = (WD1L44Q & JB4_q[8] # !WD1L44Q & JB4_q[0] # !WD1L84Q) & CASCADE(UC02L1);


--JB5_q[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[0] at EC1_1_I1
JB5_q[0]_data_in = Y1L14Q;
JB5_q[0]_write_enable = EC2_valid_wreq;
JB5_q[0]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[0]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[0]_clear_0 = MB1_inst11;
JB5_q[0]_clock_enable_1 = EC2_valid_rreq;
JB5_q[0]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[0]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[0] = MEMORY_SEGMENT(JB5_q[0]_data_in, JB5_q[0]_write_enable, JB5_q[0]_clock_0, JB5_q[0]_clock_1, JB5_q[0]_clear_0, , , JB5_q[0]_clock_enable_1, VCC, JB5_q[0]_write_address, JB5_q[0]_read_address);


--UC91L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|$00012~0 at LC9_10_L2
--operation mode is normal

UC91L1 = WD1L84Q # WD1L44Q & !A_nB # !WD1L44Q & JB5_q[0];


--UC91L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|result_node~12 at LC10_10_L2
--operation mode is normal

UC91L2 = (!WD1L44Q & GB62_sload_path[0] # !WD1L84Q) & CASCADE(UC91L1);


--MB1_inst25[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[8] at LC5_13_L2
--operation mode is normal

MB1_inst25[8]_lut_out = Y1L562Q;
MB1_inst25[8] = DFFE(MB1_inst25[8]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--MB1_inst25[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[0] at LC9_13_L2
--operation mode is normal

MB1_inst25[0]_lut_out = Y1L752Q;
MB1_inst25[0] = DFFE(MB1_inst25[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--UC22L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00018|$00012~0 at LC2_13_L2
--operation mode is normal

UC22L1 = WD1L84Q # WD1L44Q & MB1_inst25[8] # !WD1L44Q & MB1_inst25[0];


--UC34L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|altr_temp~35 at LC5_5_L2
--operation mode is normal

UC34L2 = (!WD1L84Q & WD1L55Q) & CASCADE(UC24L1);


--MB1_inst29[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[8] at LC4_4_B1
--operation mode is normal

MB1_inst29[8]_lut_out = Y1L232Q;
MB1_inst29[8] = DFFE(MB1_inst29[8]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[0] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[0] at LC6_3_B1
--operation mode is normal

MB1_inst29[0]_lut_out = Y1L422Q;
MB1_inst29[0] = DFFE(MB1_inst29[0]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC12L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|$00012~0 at LC9_3_B1
--operation mode is normal

UC12L1 = WD1L84Q # WD1L44Q & MB1_inst29[8] # !WD1L44Q & MB1_inst29[0];


--MB1_inst29[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[24] at LC10_4_B1
--operation mode is normal

MB1_inst29[24]_lut_out = Y1L842Q;
MB1_inst29[24] = DFFE(MB1_inst29[24]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[16] at LC5_3_B1
--operation mode is normal

MB1_inst29[16]_lut_out = Y1L042Q;
MB1_inst29[16] = DFFE(MB1_inst29[16]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC12L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|result_node~23 at LC10_3_B1
--operation mode is normal

UC12L2 = (WD1L44Q & MB1_inst29[24] # !WD1L44Q & MB1_inst29[16] # !WD1L84Q) & CASCADE(UC12L1);


--UC33L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|$00012~0 at LC3_1_L2
--operation mode is normal

UC33L1 = WD1L95Q # WD1L55Q & UC03L2 # !WD1L55Q & UC92L2;


--UC33L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|result_node~25 at LC4_1_L2
--operation mode is normal

UC33L2 = (WD1L55Q & UC23L2 # !WD1L55Q & UC13L2 # !WD1L95Q) & CASCADE(UC33L1);


--FD3_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC7_5_L3
--operation mode is normal

FD3_dffs[6]_lut_out = FD3_dffs[7] & (UC84L3 # !EE1L11Q) # !FD3_dffs[7] & EE1L11Q & UC84L3;
FD3_dffs[6] = DFFE(FD3_dffs[6]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--GC1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~reg at LC9_14_Q3
--operation mode is normal

GC1L41Q_lut_out = !GC1L31 & !GC1L9 & !GC1L21 & !GC1L1;
GC1L41Q = DFFE(GC1L41Q_lut_out, GLOBAL(JE1_outclock0), !LB1L1, , );


--YC51_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2] at LC3_3_T1
--operation mode is arithmetic

YC51_cs_buffer[2] = YC81_sout_node[2] $ !YC51_cout[1];

--YC51_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2] at LC3_3_T1
--operation mode is arithmetic

YC51_cout[2] = CARRY(YC81_sout_node[2] & !YC51_cout[1]);


--YC6_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2] at LC8_11_Y1
--operation mode is arithmetic

YC6_cs_buffer[2] = YC9_sout_node[2] $ !YC6_cout[1];

--YC6_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2] at LC8_11_Y1
--operation mode is arithmetic

YC6_cout[2] = CARRY(YC9_sout_node[2] & !YC6_cout[1]);


--UC8L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0 at LC9_2_T1
--operation mode is normal

UC8L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[2] # !GB21_sload_path[0] & YC6_cs_buffer[2];


--YC33_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2] at LC7_7_T1
--operation mode is arithmetic

YC33_cs_buffer[2] = YC63_sout_node[2] $ !YC33_cout[1];

--YC33_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2] at LC7_7_T1
--operation mode is arithmetic

YC33_cout[2] = CARRY(YC63_sout_node[2] & !YC33_cout[1]);


--YC42_cs_buffer[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2] at LC8_14_T1
--operation mode is arithmetic

YC42_cs_buffer[2] = YC72_sout_node[2] $ !YC42_cout[1];

--YC42_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2] at LC8_14_T1
--operation mode is arithmetic

YC42_cout[2] = CARRY(YC72_sout_node[2] & !YC42_cout[1]);


--YC51_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1] at LC2_3_T1
--operation mode is arithmetic

YC51_cs_buffer[1] = YC81_sout_node[1] $ YC51_cout[0];

--YC51_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1] at LC2_3_T1
--operation mode is arithmetic

YC51_cout[1] = CARRY(!YC51_cout[0] # !YC81_sout_node[1]);


--YC6_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1] at LC7_11_Y1
--operation mode is arithmetic

YC6_cs_buffer[1] = YC9_sout_node[1] $ YC6_cout[0];

--YC6_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1] at LC7_11_Y1
--operation mode is arithmetic

YC6_cout[1] = CARRY(!YC6_cout[0] # !YC9_sout_node[1]);


--UC7L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0 at LC1_14_T1
--operation mode is normal

UC7L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[1] # !GB21_sload_path[0] & YC6_cs_buffer[1];


--YC33_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1] at LC6_7_T1
--operation mode is arithmetic

YC33_cs_buffer[1] = YC63_sout_node[1] $ YC33_cout[0];

--YC33_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1] at LC6_7_T1
--operation mode is arithmetic

YC33_cout[1] = CARRY(!YC33_cout[0] # !YC63_sout_node[1]);


--YC42_cs_buffer[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1] at LC7_14_T1
--operation mode is arithmetic

YC42_cs_buffer[1] = YC72_sout_node[1] $ YC42_cout[0];

--YC42_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1] at LC7_14_T1
--operation mode is arithmetic

YC42_cout[1] = CARRY(!YC42_cout[0] # !YC72_sout_node[1]);


--YC21_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_5_T1
--operation mode is arithmetic

YC21_sout_node[3]_lut_out = YC21_sout_node[3] $ COM_AD_D[5] $ YC21_cout[2];
YC21_sout_node[3] = DFFE(YC21_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3] at LC4_5_T1
--operation mode is arithmetic

YC21_cout[3] = CARRY(YC21_sout_node[3] & !COM_AD_D[5] & !YC21_cout[2] # !YC21_sout_node[3] & (!YC21_cout[2] # !COM_AD_D[5]));


--YC3_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_13_Y1
--operation mode is arithmetic

YC3_sout_node[3]_lut_out = YC3_sout_node[3] $ COM_AD_D[5] $ YC3_cout[2];
YC3_sout_node[3] = DFFE(YC3_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3] at LC4_13_Y1
--operation mode is arithmetic

YC3_cout[3] = CARRY(YC3_sout_node[3] & !COM_AD_D[5] & !YC3_cout[2] # !YC3_sout_node[3] & (!YC3_cout[2] # !COM_AD_D[5]));


--UC4L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0 at LC9_9_T1
--operation mode is normal

UC4L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[3] # !GB21_sload_path[0] & YC3_sout_node[3];


--YC03_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_9_T1
--operation mode is arithmetic

YC03_sout_node[3]_lut_out = YC03_sout_node[3] $ COM_AD_D[5] $ YC03_cout[2];
YC03_sout_node[3] = DFFE(YC03_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3] at LC4_9_T1
--operation mode is arithmetic

YC03_cout[3] = CARRY(YC03_sout_node[3] & !COM_AD_D[5] & !YC03_cout[2] # !YC03_sout_node[3] & (!YC03_cout[2] # !COM_AD_D[5]));


--YC12_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_16_T1
--operation mode is arithmetic

YC12_sout_node[3]_lut_out = YC12_sout_node[3] $ COM_AD_D[5] $ YC12_cout[2];
YC12_sout_node[3] = DFFE(YC12_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3] at LC4_16_T1
--operation mode is arithmetic

YC12_cout[3] = CARRY(YC12_sout_node[3] & !COM_AD_D[5] & !YC12_cout[2] # !YC12_sout_node[3] & (!YC12_cout[2] # !COM_AD_D[5]));


--YC21_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_5_T1
--operation mode is qfbk_counter

YC21_sout_node[0]_lut_out = COM_AD_D[2] $ YC21_sout_node[0];
YC21_sout_node[0] = DFFE(YC21_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0] at LC1_5_T1
--operation mode is qfbk_counter

YC21_cout[0] = CARRY(COM_AD_D[2] & YC21_sout_node[0]);


--YC3_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_13_Y1
--operation mode is qfbk_counter

YC3_sout_node[0]_lut_out = COM_AD_D[2] $ YC3_sout_node[0];
YC3_sout_node[0] = DFFE(YC3_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0] at LC1_13_Y1
--operation mode is qfbk_counter

YC3_cout[0] = CARRY(COM_AD_D[2] & YC3_sout_node[0]);


--UC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0 at LC2_13_T1
--operation mode is normal

UC1L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[0] # !GB21_sload_path[0] & YC3_sout_node[0];


--YC03_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_9_T1
--operation mode is qfbk_counter

YC03_sout_node[0]_lut_out = COM_AD_D[2] $ YC03_sout_node[0];
YC03_sout_node[0] = DFFE(YC03_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0] at LC1_9_T1
--operation mode is qfbk_counter

YC03_cout[0] = CARRY(COM_AD_D[2] & YC03_sout_node[0]);


--YC12_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_16_T1
--operation mode is qfbk_counter

YC12_sout_node[0]_lut_out = COM_AD_D[2] $ YC12_sout_node[0];
YC12_sout_node[0] = DFFE(YC12_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0] at LC1_16_T1
--operation mode is qfbk_counter

YC12_cout[0] = CARRY(COM_AD_D[2] & YC12_sout_node[0]);


--YC21_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_5_T1
--operation mode is arithmetic

YC21_sout_node[1]_lut_out = YC21_sout_node[1] $ COM_AD_D[3] $ YC21_cout[0];
YC21_sout_node[1] = DFFE(YC21_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1] at LC2_5_T1
--operation mode is arithmetic

YC21_cout[1] = CARRY(YC21_sout_node[1] & !COM_AD_D[3] & !YC21_cout[0] # !YC21_sout_node[1] & (!YC21_cout[0] # !COM_AD_D[3]));


--YC3_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_13_Y1
--operation mode is arithmetic

YC3_sout_node[1]_lut_out = YC3_sout_node[1] $ COM_AD_D[3] $ YC3_cout[0];
YC3_sout_node[1] = DFFE(YC3_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1] at LC2_13_Y1
--operation mode is arithmetic

YC3_cout[1] = CARRY(YC3_sout_node[1] & !COM_AD_D[3] & !YC3_cout[0] # !YC3_sout_node[1] & (!YC3_cout[0] # !COM_AD_D[3]));


--UC2L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0 at LC7_16_T1
--operation mode is normal

UC2L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[1] # !GB21_sload_path[0] & YC3_sout_node[1];


--YC03_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_9_T1
--operation mode is arithmetic

YC03_sout_node[1]_lut_out = YC03_sout_node[1] $ COM_AD_D[3] $ YC03_cout[0];
YC03_sout_node[1] = DFFE(YC03_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1] at LC2_9_T1
--operation mode is arithmetic

YC03_cout[1] = CARRY(YC03_sout_node[1] & !COM_AD_D[3] & !YC03_cout[0] # !YC03_sout_node[1] & (!YC03_cout[0] # !COM_AD_D[3]));


--YC12_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_16_T1
--operation mode is arithmetic

YC12_sout_node[1]_lut_out = YC12_sout_node[1] $ COM_AD_D[3] $ YC12_cout[0];
YC12_sout_node[1] = DFFE(YC12_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1] at LC2_16_T1
--operation mode is arithmetic

YC12_cout[1] = CARRY(YC12_sout_node[1] & !COM_AD_D[3] & !YC12_cout[0] # !YC12_sout_node[1] & (!YC12_cout[0] # !COM_AD_D[3]));


--YC21_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_5_T1
--operation mode is arithmetic

YC21_sout_node[2]_lut_out = YC21_sout_node[2] $ COM_AD_D[4] $ !YC21_cout[1];
YC21_sout_node[2] = DFFE(YC21_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2] at LC3_5_T1
--operation mode is arithmetic

YC21_cout[2] = CARRY(YC21_sout_node[2] & (COM_AD_D[4] # !YC21_cout[1]) # !YC21_sout_node[2] & COM_AD_D[4] & !YC21_cout[1]);


--YC3_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_13_Y1
--operation mode is arithmetic

YC3_sout_node[2]_lut_out = YC3_sout_node[2] $ COM_AD_D[4] $ !YC3_cout[1];
YC3_sout_node[2] = DFFE(YC3_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2] at LC3_13_Y1
--operation mode is arithmetic

YC3_cout[2] = CARRY(YC3_sout_node[2] & (COM_AD_D[4] # !YC3_cout[1]) # !YC3_sout_node[2] & COM_AD_D[4] & !YC3_cout[1]);


--UC3L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0 at LC7_13_Y1
--operation mode is normal

UC3L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[2] # !GB21_sload_path[0] & YC3_sout_node[2];


--YC03_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_9_T1
--operation mode is arithmetic

YC03_sout_node[2]_lut_out = YC03_sout_node[2] $ COM_AD_D[4] $ !YC03_cout[1];
YC03_sout_node[2] = DFFE(YC03_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2] at LC3_9_T1
--operation mode is arithmetic

YC03_cout[2] = CARRY(YC03_sout_node[2] & (COM_AD_D[4] # !YC03_cout[1]) # !YC03_sout_node[2] & COM_AD_D[4] & !YC03_cout[1]);


--YC12_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_16_T1
--operation mode is arithmetic

YC12_sout_node[2]_lut_out = YC12_sout_node[2] $ COM_AD_D[4] $ !YC12_cout[1];
YC12_sout_node[2] = DFFE(YC12_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2] at LC3_16_T1
--operation mode is arithmetic

YC12_cout[2] = CARRY(YC12_sout_node[2] & (COM_AD_D[4] # !YC12_cout[1]) # !YC12_sout_node[2] & COM_AD_D[4] & !YC12_cout[1]);


--YC21_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_5_T1
--operation mode is arithmetic

YC21_sout_node[4]_lut_out = YC21_sout_node[4] $ COM_AD_D[6] $ !YC21_cout[3];
YC21_sout_node[4] = DFFE(YC21_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC21_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4] at LC5_5_T1
--operation mode is arithmetic

YC21_cout[4] = CARRY(YC21_sout_node[4] & (COM_AD_D[6] # !YC21_cout[3]) # !YC21_sout_node[4] & COM_AD_D[6] & !YC21_cout[3]);


--YC3_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_13_Y1
--operation mode is arithmetic

YC3_sout_node[4]_lut_out = YC3_sout_node[4] $ COM_AD_D[6] $ !YC3_cout[3];
YC3_sout_node[4] = DFFE(YC3_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC3_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4] at LC5_13_Y1
--operation mode is arithmetic

YC3_cout[4] = CARRY(YC3_sout_node[4] & (COM_AD_D[6] # !YC3_cout[3]) # !YC3_sout_node[4] & COM_AD_D[6] & !YC3_cout[3]);


--UC5L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0 at LC9_5_T1
--operation mode is normal

UC5L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC21_sout_node[4] # !GB21_sload_path[0] & YC3_sout_node[4];


--YC03_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_9_T1
--operation mode is arithmetic

YC03_sout_node[4]_lut_out = YC03_sout_node[4] $ COM_AD_D[6] $ !YC03_cout[3];
YC03_sout_node[4] = DFFE(YC03_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC03_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4] at LC5_9_T1
--operation mode is arithmetic

YC03_cout[4] = CARRY(YC03_sout_node[4] & (COM_AD_D[6] # !YC03_cout[3]) # !YC03_sout_node[4] & COM_AD_D[6] & !YC03_cout[3]);


--YC12_sout_node[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_16_T1
--operation mode is arithmetic

YC12_sout_node[4]_lut_out = YC12_sout_node[4] $ COM_AD_D[6] $ !YC12_cout[3];
YC12_sout_node[4] = DFFE(YC12_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC12_cout[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4] at LC5_16_T1
--operation mode is arithmetic

YC12_cout[4] = CARRY(YC12_sout_node[4] & (COM_AD_D[6] # !YC12_cout[3]) # !YC12_sout_node[4] & COM_AD_D[6] & !YC12_cout[3]);


--YC51_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0] at LC1_3_T1
--operation mode is arithmetic

YC51_cs_buffer[0] = YC21_sout_node[5] $ YC81_sout_node[0];

--YC51_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0] at LC1_3_T1
--operation mode is arithmetic

YC51_cout[0] = CARRY(YC21_sout_node[5] & YC81_sout_node[0]);


--YC6_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0] at LC6_11_Y1
--operation mode is arithmetic

YC6_cs_buffer[0] = YC3_sout_node[5] $ YC9_sout_node[0];

--YC6_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0] at LC6_11_Y1
--operation mode is arithmetic

YC6_cout[0] = CARRY(YC3_sout_node[5] & YC9_sout_node[0]);


--UC6L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0 at LC4_13_T1
--operation mode is normal

UC6L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[0] # !GB21_sload_path[0] & YC6_cs_buffer[0];


--YC33_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0] at LC5_7_T1
--operation mode is arithmetic

YC33_cs_buffer[0] = YC03_sout_node[5] $ YC63_sout_node[0];

--YC33_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0] at LC5_7_T1
--operation mode is arithmetic

YC33_cout[0] = CARRY(YC03_sout_node[5] & YC63_sout_node[0]);


--YC42_cs_buffer[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0] at LC6_14_T1
--operation mode is arithmetic

YC42_cs_buffer[0] = YC12_sout_node[5] $ YC72_sout_node[0];

--YC42_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0] at LC6_14_T1
--operation mode is arithmetic

YC42_cout[0] = CARRY(YC12_sout_node[5] & YC72_sout_node[0]);


--YC51_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3] at LC4_3_T1
--operation mode is arithmetic

YC51_cs_buffer[3] = YC81_sout_node[3] $ YC51_cout[2];

--YC51_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3] at LC4_3_T1
--operation mode is arithmetic

YC51_cout[3] = CARRY(!YC51_cout[2] # !YC81_sout_node[3]);


--YC6_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3] at LC9_11_Y1
--operation mode is arithmetic

YC6_cs_buffer[3] = YC9_sout_node[3] $ YC6_cout[2];

--YC6_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3] at LC9_11_Y1
--operation mode is arithmetic

YC6_cout[3] = CARRY(!YC6_cout[2] # !YC9_sout_node[3]);


--UC9L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0 at LC5_6_T1
--operation mode is normal

UC9L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[3] # !GB21_sload_path[0] & YC6_cs_buffer[3];


--YC33_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3] at LC8_7_T1
--operation mode is arithmetic

YC33_cs_buffer[3] = YC63_sout_node[3] $ YC33_cout[2];

--YC33_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3] at LC8_7_T1
--operation mode is arithmetic

YC33_cout[3] = CARRY(!YC33_cout[2] # !YC63_sout_node[3]);


--YC42_cs_buffer[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3] at LC9_14_T1
--operation mode is arithmetic

YC42_cs_buffer[3] = YC72_sout_node[3] $ YC42_cout[2];

--YC42_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3] at LC9_14_T1
--operation mode is arithmetic

YC42_cout[3] = CARRY(!YC42_cout[2] # !YC72_sout_node[3]);


--UC01L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0 at LC9_10_Y1
--operation mode is normal

UC01L1 = GB21_sload_path[1] # GB21_sload_path[0] & YC51_cs_buffer[4] # !GB21_sload_path[0] & YC6_cs_buffer[4];


--XB1_inst10[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[5] at LC3_14_H1
--operation mode is normal

XB1_inst10[5]_lut_out = COM_AD_D[5];
XB1_inst10[5] = DFFE(XB1_inst10[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--EC1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~126 at LC6_4_F3
--operation mode is normal

EC1L6 = (EC1_b_non_empty & ED1L6Q & GB5_pre_out[9] & TB1L61Q) & CASCADE(EC1L3);


--EC1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|b_full~81 at LC5_4_F3
--operation mode is normal

EC1L3 = GB5_pre_out[2] & GB5_sload_path[0] & GB5_pre_out[1] & GB5_pre_out[3];


--FD2_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC10_3_I2
--operation mode is normal

FD2_dffs[7]_lut_out = PB1L71Q & GB93_sload_path[7] # !PB1L71Q & FD2_dffs[8];
FD2_dffs[7] = DFFE(FD2_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_3_I2
--operation mode is normal

FD4_dffs[7]_lut_out = GD1L7Q & GB93_sload_path[7] # !GD1L7Q & FD4_dffs[8];
FD4_dffs[7] = DFFE(FD4_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--UC55L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|$00012~0 at LC4_7_L2
--operation mode is normal

UC55L1 = WD1L84Q # WD1L44Q & FD2_dffs[7] # !WD1L44Q & FD4_dffs[7];


--JB4_q[7] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC11_1_L1
JB4_q[7]_data_in = COM_AD_D[7];
JB4_q[7]_write_enable = PD1_valid_wreq;
JB4_q[7]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[7]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[7]_clear_0 = !GD1L11Q;
JB4_q[7]_clock_enable_1 = PD1_valid_rreq;
JB4_q[7]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[7]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[7] = MEMORY_SEGMENT(JB4_q[7]_data_in, JB4_q[7]_write_enable, JB4_q[7]_clock_0, JB4_q[7]_clock_1, JB4_q[7]_clear_0, , , JB4_q[7]_clock_enable_1, VCC, JB4_q[7]_write_address, JB4_q[7]_read_address);


--UC55L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|result_node~12 at LC5_7_L2
--operation mode is normal

UC55L2 = (JB4_q[7] & !WD1L44Q # !WD1L84Q) & CASCADE(UC55L1);


--JB5_q[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[7] at EC1_1_F1
JB5_q[7]_data_in = Y1L15Q;
JB5_q[7]_write_enable = EC2_valid_wreq;
JB5_q[7]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[7]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[7]_clear_0 = MB1_inst11;
JB5_q[7]_clock_enable_1 = EC2_valid_rreq;
JB5_q[7]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[7]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[7] = MEMORY_SEGMENT(JB5_q[7]_data_in, JB5_q[7]_write_enable, JB5_q[7]_clock_0, JB5_q[7]_clock_1, JB5_q[7]_clear_0, , , JB5_q[7]_clock_enable_1, VCC, JB5_q[7]_write_address, JB5_q[7]_read_address);


--UC45L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|$00012~0 at LC1_8_L2
--operation mode is normal

UC45L1 = WD1L84Q # WD1L44Q # JB5_q[7];


--UC45L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|result_node~12 at LC2_8_L2
--operation mode is normal

UC45L2 = (!WD1L44Q & GB62_sload_path[7] # !WD1L84Q) & CASCADE(UC45L1);


--MB1_inst25[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[15] at LC10_13_L2
--operation mode is normal

MB1_inst25[15]_lut_out = Y1L272Q;
MB1_inst25[15] = DFFE(MB1_inst25[15]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--MB1_inst25[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[7] at LC6_13_L2
--operation mode is normal

MB1_inst25[7]_lut_out = Y1L462Q;
MB1_inst25[7] = DFFE(MB1_inst25[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--UC75L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00018|$00012~0 at LC2_6_L2
--operation mode is normal

UC75L1 = WD1L84Q # WD1L44Q & MB1_inst25[15] # !WD1L44Q & MB1_inst25[7];


--MB1_inst29[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[15] at LC5_11_K2
--operation mode is normal

MB1_inst29[15]_lut_out = Y1L932Q;
MB1_inst29[15] = DFFE(MB1_inst29[15]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[7] at LC3_9_M2
--operation mode is normal

MB1_inst29[7]_lut_out = Y1L132Q;
MB1_inst29[7] = DFFE(MB1_inst29[7]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC65L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|$00012~0 at LC3_8_L2
--operation mode is normal

UC65L1 = WD1L84Q # WD1L44Q & MB1_inst29[15] # !WD1L44Q & MB1_inst29[7];


--MB1_inst29[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[31] at LC5_7_L1
--operation mode is normal

MB1_inst29[31]_lut_out = Y1L652Q;
MB1_inst29[31] = DFFE(MB1_inst29[31]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[23] at LC9_5_D1
--operation mode is normal

MB1_inst29[23]_lut_out = Y1L742Q;
MB1_inst29[23] = DFFE(MB1_inst29[23]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC65L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|result_node~23 at LC4_8_L2
--operation mode is normal

UC65L2 = (WD1L44Q & MB1_inst29[31] # !WD1L44Q & MB1_inst29[23] # !WD1L84Q) & CASCADE(UC65L1);


--UC84L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|$00012~0 at LC7_3_L2
--operation mode is normal

UC84L1 = WD1L95Q # WD1L55Q & UC54L2 # !WD1L55Q & UC44L2;


--UC84L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|result_node~18 at LC8_3_L2
--operation mode is normal

UC84L3 = (UC84L2 # UC64L2 & !WD1L55Q # !WD1L95Q) & CASCADE(UC84L1);


--WD1L64 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~407 at LC1_12_I3
--operation mode is normal

WD1L64 = EE1L11Q & (WD1L97Q # WD1L57Q);


--WD1L74 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~595 at LC3_11_I3
--operation mode is normal

WD1L74 = WD1L59Q # WD1L64 # WD1L79Q & GB82L9;


--WD1L54 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1~384 at LC2_12_I3
--operation mode is normal

WD1L54 = WD1L78Q # WD1L77Q # WD1L28Q;


--FD2_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC9_5_L2
--operation mode is normal

FD2_dffs[1]_lut_out = PB1L71Q & GB93_sload_path[1] # !PB1L71Q & FD2_dffs[2];
FD2_dffs[1] = DFFE(FD2_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--PB1L71Q is dcom:dcom_inst|tcal_timer:tcal_timer|tx_time_lat~reg at LC5_8_C3
--operation mode is normal

PB1L71Q_lut_out = PB1L5;
PB1L71Q = DFFE(PB1L71Q_lut_out, GLOBAL(JE1_outclock0), KB1L141Q, , );


--MB1_inst36 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst36 at LC5_1_I3
--operation mode is normal

MB1_inst36 = PB1L71Q # WD1L79Q;


--FD4_dffs[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC10_4_L2
--operation mode is normal

FD4_dffs[1]_lut_out = GD1L7Q & GB93_sload_path[1] # !GD1L7Q & FD4_dffs[2];
FD4_dffs[1] = DFFE(FD4_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--MB1_inst38 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst38 at LC6_1_I3
--operation mode is normal

MB1_inst38 = GD1L7Q # WD1L09Q;


--WD1L93 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~280 at LC5_13_I3
--operation mode is normal

WD1L93 = WD1L78Q & (EE1L11Q # WD1L66Q & EE1L7Q) # !WD1L78Q & WD1L66Q & EE1L7Q;


--WD1L83 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~267 at LC6_5_I3
--operation mode is normal

WD1L83 = WD1L59Q # WD1L08Q;


--WD1L24 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~301 at LC3_2_I3
--operation mode is normal

WD1L24 = WD1L93 # !EE1L11Q & (WD1L83 # !WD1L91);


--WD1L04 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~283 at LC9_2_I3
--operation mode is normal

WD1L04 = WD1L39Q # GB82L9 & WD1L09Q # !GB82L9 & WD1L79Q;


--WD1L14 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~290 at LC7_2_I3
--operation mode is normal

WD1L14 = WD1L18Q # WD1L48Q;


--WD1L34 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~304 at LC3_1_I3
--operation mode is normal

WD1L34 = WD1L5 # WD1L14 # WD1L04 # !WD1L31;


--WD1L63 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~234 at LC1_13_I3
--operation mode is normal

WD1L63 = !KB1L37Q & KB1L86Q & !KB1L27Q & WD1L46Q;


--WD1L53 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~205 at LC6_11_I3
--operation mode is normal

WD1L53 = !WD1L67Q & !WD1L47Q & !WD1L87Q;


--WD1L73 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0~256 at LC4_12_I3
--operation mode is normal

WD1L73 = WD1L38Q # WD1L69Q # WD1L63 # !WD1L53;


--PD1_valid_rreq is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_rreq at LC5_4_L1
--operation mode is normal

PD1_valid_rreq = PD1_b_non_empty & GD1L81Q;


--ND1_rd_ptr_lsb is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC4_4_L1
--operation mode is normal

ND1_rd_ptr_lsb_lut_out = !ND1_rd_ptr_lsb;
ND1_rd_ptr_lsb = DFFE(ND1_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), GD1L11Q, , PD1_valid_rreq);


--Y1L14Q is slaveregister:slaveregister_inst|com_tx_data[0]~reg0 at LC5_10_F1
--operation mode is normal

Y1L14Q_lut_out = PE1_MASTERHWDATA[0];
Y1L14Q = DFFE(Y1L14Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L84);


--EC2_valid_rreq is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|a_fefifo_74f:fifo_state|valid_rreq at LC5_4_K3
--operation mode is normal

EC2_valid_rreq = EC2_b_non_empty & EE1L11Q & WD1L43Q;


--DC2_rd_ptr_lsb is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|rd_ptr_lsb at LC6_4_K3
--operation mode is normal

DC2_rd_ptr_lsb_lut_out = !DC2_rd_ptr_lsb;
DC2_rd_ptr_lsb = DFFE(DC2_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), !MB1_inst11, , EC2_valid_rreq);


--Y1L562Q is slaveregister:slaveregister_inst|dom_id[40]~reg0 at LC4_13_L2
--operation mode is normal

Y1L562Q_lut_out = PE1_MASTERHWDATA[8];
Y1L562Q = DFFE(Y1L562Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L752Q is slaveregister:slaveregister_inst|dom_id[32]~reg0 at LC7_14_L2
--operation mode is normal

Y1L752Q_lut_out = PE1_MASTERHWDATA[0];
Y1L752Q = DFFE(Y1L752Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L232Q is slaveregister:slaveregister_inst|dom_id[8]~reg0 at LC5_4_B1
--operation mode is normal

Y1L232Q_lut_out = PE1_MASTERHWDATA[8];
Y1L232Q = DFFE(Y1L232Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L422Q is slaveregister:slaveregister_inst|dom_id[0]~reg0 at LC9_4_B1
--operation mode is normal

Y1L422Q_lut_out = PE1_MASTERHWDATA[0];
Y1L422Q = DFFE(Y1L422Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L842Q is slaveregister:slaveregister_inst|dom_id[24]~reg0 at LC3_15_B1
--operation mode is normal

Y1L842Q_lut_out = PE1_MASTERHWDATA[24];
Y1L842Q = DFFE(Y1L842Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L042Q is slaveregister:slaveregister_inst|dom_id[16]~reg0 at LC4_3_B1
--operation mode is normal

Y1L042Q_lut_out = PE1_MASTERHWDATA[16];
Y1L042Q = DFFE(Y1L042Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--UC52L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|$00012~0 at LC4_4_L2
--operation mode is normal

UC52L1 = WD1L84Q # WD1L44Q & FD2_dffs[1] # !WD1L44Q & FD4_dffs[1];


--JB4_q[9] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC15_1_L1
JB4_q[9]_data_in = COM_AD_D[9];
JB4_q[9]_write_enable = PD1_valid_wreq;
JB4_q[9]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[9]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[9]_clear_0 = !GD1L11Q;
JB4_q[9]_clock_enable_1 = PD1_valid_rreq;
JB4_q[9]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[9]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[9] = MEMORY_SEGMENT(JB4_q[9]_data_in, JB4_q[9]_write_enable, JB4_q[9]_clock_0, JB4_q[9]_clock_1, JB4_q[9]_clear_0, , , JB4_q[9]_clock_enable_1, VCC, JB4_q[9]_write_address, JB4_q[9]_read_address);


--JB4_q[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC6_1_L1
JB4_q[1]_data_in = COM_AD_D[1];
JB4_q[1]_write_enable = PD1_valid_wreq;
JB4_q[1]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[1]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[1]_clear_0 = !GD1L11Q;
JB4_q[1]_clock_enable_1 = PD1_valid_rreq;
JB4_q[1]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[1]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[1] = MEMORY_SEGMENT(JB4_q[1]_data_in, JB4_q[1]_write_enable, JB4_q[1]_clock_0, JB4_q[1]_clock_1, JB4_q[1]_clear_0, , , JB4_q[1]_clock_enable_1, VCC, JB4_q[1]_write_address, JB4_q[1]_read_address);


--UC52L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|result_node~21 at LC5_4_L2
--operation mode is normal

UC52L2 = (WD1L44Q & JB4_q[9] # !WD1L44Q & JB4_q[1] # !WD1L84Q) & CASCADE(UC52L1);


--JB5_q[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[1] at EC2_1_F1
JB5_q[1]_data_in = Y1L24Q;
JB5_q[1]_write_enable = EC2_valid_wreq;
JB5_q[1]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[1]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[1]_clear_0 = MB1_inst11;
JB5_q[1]_clock_enable_1 = EC2_valid_rreq;
JB5_q[1]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[1]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[1] = MEMORY_SEGMENT(JB5_q[1]_data_in, JB5_q[1]_write_enable, JB5_q[1]_clock_0, JB5_q[1]_clock_1, JB5_q[1]_clear_0, , , JB5_q[1]_clock_enable_1, VCC, JB5_q[1]_write_address, JB5_q[1]_read_address);


--UC42L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|$00012~0 at LC2_4_L2
--operation mode is normal

UC42L1 = WD1L84Q # !WD1L44Q & JB5_q[1];


--UC42L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|result_node~12 at LC3_4_L2
--operation mode is normal

UC42L2 = (!WD1L44Q & GB62_sload_path[1] # !WD1L84Q) & CASCADE(UC42L1);


--MB1_inst25[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[9] at LC8_13_L2
--operation mode is normal

MB1_inst25[9]_lut_out = Y1L662Q;
MB1_inst25[9] = DFFE(MB1_inst25[9]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--MB1_inst25[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[1] at LC4_10_L1
--operation mode is normal

MB1_inst25[1]_lut_out = Y1L852Q;
MB1_inst25[1] = DFFE(MB1_inst25[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--UC72L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00018|$00012~0 at LC6_4_L2
--operation mode is normal

UC72L1 = WD1L84Q # WD1L44Q & MB1_inst25[9] # !WD1L44Q & MB1_inst25[1];


--MB1_inst29[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[9] at LC2_4_B1
--operation mode is normal

MB1_inst29[9]_lut_out = Y1L332Q;
MB1_inst29[9] = DFFE(MB1_inst29[9]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[1] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[1] at LC7_4_B1
--operation mode is normal

MB1_inst29[1]_lut_out = Y1L522Q;
MB1_inst29[1] = DFFE(MB1_inst29[1]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC62L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|$00012~0 at LC7_3_B1
--operation mode is normal

UC62L1 = WD1L84Q # WD1L44Q & MB1_inst29[9] # !WD1L44Q & MB1_inst29[1];


--MB1_inst29[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[25] at LC8_4_B1
--operation mode is normal

MB1_inst29[25]_lut_out = Y1L942Q;
MB1_inst29[25] = DFFE(MB1_inst29[25]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[17] at LC3_3_B1
--operation mode is normal

MB1_inst29[17]_lut_out = Y1L142Q;
MB1_inst29[17] = DFFE(MB1_inst29[17]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC62L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|result_node~23 at LC8_3_B1
--operation mode is normal

UC62L2 = (WD1L44Q & MB1_inst29[25] # !WD1L44Q & MB1_inst29[17] # !WD1L84Q) & CASCADE(UC62L1);


--UC83L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|$00012~0 at LC6_7_L2
--operation mode is normal

UC83L1 = WD1L95Q # WD1L55Q & UC53L2 # !WD1L55Q & UC43L2;


--UC83L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|result_node~18 at LC7_7_L2
--operation mode is normal

UC83L3 = (UC83L2 # UC63L2 & !WD1L55Q # !WD1L95Q) & CASCADE(UC83L1);


--FD3_dffs[7] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC6_5_L3
--operation mode is normal

FD3_dffs[7]_lut_out = FD3_dffs[8] & (UC35L3 # !EE1L11Q) # !FD3_dffs[8] & EE1L11Q & UC35L3;
FD3_dffs[7] = DFFE(FD3_dffs[7]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--GC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~424 at LC2_14_Q3
--operation mode is normal

GC1L1 = GB11_sload_path[4] & GC1L02Q;


--GC1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~55 at LC5_13_Q3
--operation mode is normal

GC1L31 = !GC1L61Q & (ED1L5Q # !UB1_max_level);


--GC1L21 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~53 at LC8_13_Q3
--operation mode is normal

GC1L21 = !UB1_max_level & !GB11_sload_path[2] & GC1L91Q;


--YC81_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC8_3_T1
--operation mode is arithmetic

YC81_sout_node[2]_lut_out = COM_AD_D[9] $ YC51_cs_buffer[2] $ !YC81_cout[1];
YC81_sout_node[2] = DFFE(YC81_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC81_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2] at LC8_3_T1
--operation mode is arithmetic

YC81_cout[2] = CARRY(COM_AD_D[9] & (YC51_cs_buffer[2] # !YC81_cout[1]) # !COM_AD_D[9] & YC51_cs_buffer[2] & !YC81_cout[1]);


--YC9_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_11_Y1
--operation mode is arithmetic

YC9_sout_node[2]_lut_out = COM_AD_D[9] $ YC6_cs_buffer[2] $ !YC9_cout[1];
YC9_sout_node[2] = DFFE(YC9_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC9_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2] at LC3_11_Y1
--operation mode is arithmetic

YC9_cout[2] = CARRY(COM_AD_D[9] & (YC6_cs_buffer[2] # !YC9_cout[1]) # !COM_AD_D[9] & YC6_cs_buffer[2] & !YC9_cout[1]);


--YC63_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_8_T1
--operation mode is arithmetic

YC63_sout_node[2]_lut_out = COM_AD_D[9] $ YC33_cs_buffer[2] $ !YC63_cout[1];
YC63_sout_node[2] = DFFE(YC63_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC63_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2] at LC3_8_T1
--operation mode is arithmetic

YC63_cout[2] = CARRY(COM_AD_D[9] & (YC33_cs_buffer[2] # !YC63_cout[1]) # !COM_AD_D[9] & YC33_cs_buffer[2] & !YC63_cout[1]);


--YC72_sout_node[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_15_T1
--operation mode is arithmetic

YC72_sout_node[2]_lut_out = YC42_cs_buffer[2] $ COM_AD_D[9] $ !YC72_cout[1];
YC72_sout_node[2] = DFFE(YC72_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC72_cout[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2] at LC3_15_T1
--operation mode is arithmetic

YC72_cout[2] = CARRY(YC42_cs_buffer[2] & (COM_AD_D[9] # !YC72_cout[1]) # !YC42_cs_buffer[2] & COM_AD_D[9] & !YC72_cout[1]);


--YC81_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC7_3_T1
--operation mode is arithmetic

YC81_sout_node[1]_lut_out = COM_AD_D[8] $ YC51_cs_buffer[1] $ YC81_cout[0];
YC81_sout_node[1] = DFFE(YC81_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC81_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1] at LC7_3_T1
--operation mode is arithmetic

YC81_cout[1] = CARRY(COM_AD_D[8] & !YC51_cs_buffer[1] & !YC81_cout[0] # !COM_AD_D[8] & (!YC81_cout[0] # !YC51_cs_buffer[1]));


--YC9_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_11_Y1
--operation mode is arithmetic

YC9_sout_node[1]_lut_out = COM_AD_D[8] $ YC6_cs_buffer[1] $ YC9_cout[0];
YC9_sout_node[1] = DFFE(YC9_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC9_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1] at LC2_11_Y1
--operation mode is arithmetic

YC9_cout[1] = CARRY(COM_AD_D[8] & !YC6_cs_buffer[1] & !YC9_cout[0] # !COM_AD_D[8] & (!YC9_cout[0] # !YC6_cs_buffer[1]));


--YC63_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_8_T1
--operation mode is arithmetic

YC63_sout_node[1]_lut_out = YC33_cs_buffer[1] $ COM_AD_D[8] $ YC63_cout[0];
YC63_sout_node[1] = DFFE(YC63_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC63_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1] at LC2_8_T1
--operation mode is arithmetic

YC63_cout[1] = CARRY(YC33_cs_buffer[1] & !COM_AD_D[8] & !YC63_cout[0] # !YC33_cs_buffer[1] & (!YC63_cout[0] # !COM_AD_D[8]));


--YC72_sout_node[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_15_T1
--operation mode is arithmetic

YC72_sout_node[1]_lut_out = YC42_cs_buffer[1] $ COM_AD_D[8] $ YC72_cout[0];
YC72_sout_node[1] = DFFE(YC72_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC72_cout[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1] at LC2_15_T1
--operation mode is arithmetic

YC72_cout[1] = CARRY(YC42_cs_buffer[1] & !COM_AD_D[8] & !YC72_cout[0] # !YC42_cs_buffer[1] & (!YC72_cout[0] # !COM_AD_D[8]));


--YC81_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC6_3_T1
--operation mode is arithmetic

YC81_sout_node[0]_lut_out = COM_AD_D[7] $ YC51_cs_buffer[0];
YC81_sout_node[0] = DFFE(YC81_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC81_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0] at LC6_3_T1
--operation mode is arithmetic

YC81_cout[0] = CARRY(COM_AD_D[7] & YC51_cs_buffer[0]);


--YC9_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_11_Y1
--operation mode is arithmetic

YC9_sout_node[0]_lut_out = COM_AD_D[7] $ YC6_cs_buffer[0];
YC9_sout_node[0] = DFFE(YC9_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC9_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0] at LC1_11_Y1
--operation mode is arithmetic

YC9_cout[0] = CARRY(COM_AD_D[7] & YC6_cs_buffer[0]);


--YC63_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_8_T1
--operation mode is arithmetic

YC63_sout_node[0]_lut_out = YC33_cs_buffer[0] $ COM_AD_D[7];
YC63_sout_node[0] = DFFE(YC63_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC63_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0] at LC1_8_T1
--operation mode is arithmetic

YC63_cout[0] = CARRY(YC33_cs_buffer[0] & COM_AD_D[7]);


--YC72_sout_node[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_15_T1
--operation mode is arithmetic

YC72_sout_node[0]_lut_out = YC42_cs_buffer[0] $ COM_AD_D[7];
YC72_sout_node[0] = DFFE(YC72_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC72_cout[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0] at LC1_15_T1
--operation mode is arithmetic

YC72_cout[0] = CARRY(YC42_cs_buffer[0] & COM_AD_D[7]);


--YC81_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC9_3_T1
--operation mode is arithmetic

YC81_sout_node[3]_lut_out = YC51_cs_buffer[3] $ YC81_cout[2];
YC81_sout_node[3] = DFFE(YC81_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L12, , );

--YC81_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3] at LC9_3_T1
--operation mode is arithmetic

YC81_cout[3] = CARRY(!YC81_cout[2] # !YC51_cs_buffer[3]);


--YC9_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_11_Y1
--operation mode is arithmetic

YC9_sout_node[3]_lut_out = YC6_cs_buffer[3] $ YC9_cout[2];
YC9_sout_node[3] = DFFE(YC9_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L51, , );

--YC9_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3] at LC4_11_Y1
--operation mode is arithmetic

YC9_cout[3] = CARRY(!YC9_cout[2] # !YC6_cs_buffer[3]);


--YC63_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_8_T1
--operation mode is arithmetic

YC63_sout_node[3]_lut_out = YC33_cs_buffer[3] $ YC63_cout[2];
YC63_sout_node[3] = DFFE(YC63_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L5, , );

--YC63_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3] at LC4_8_T1
--operation mode is arithmetic

YC63_cout[3] = CARRY(!YC63_cout[2] # !YC33_cs_buffer[3]);


--YC72_sout_node[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_15_T1
--operation mode is arithmetic

YC72_sout_node[3]_lut_out = YC42_cs_buffer[3] $ YC72_cout[2];
YC72_sout_node[3] = DFFE(YC72_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !VB1L01, , );

--YC72_cout[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3] at LC4_15_T1
--operation mode is arithmetic

YC72_cout[3] = CARRY(!YC72_cout[2] # !YC42_cs_buffer[3]);


--XB1_inst10[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[4] at LC7_11_H1
--operation mode is normal

XB1_inst10[4]_lut_out = COM_AD_D[4];
XB1_inst10[4] = DFFE(XB1_inst10[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--UB1L29 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|op_4~59 at LC5_10_Q1
--operation mode is normal

UB1L29 = UB1L57 # UB1L97 # UB1L37 # UB1L77;


--UB1L41 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~636 at LC3_10_Q1
--operation mode is normal

UB1L41 = (UB1L38 # UB1L18 # UB1L29) & CASCADE(UB1L11);


--UB1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|altr_temp~604 at LC2_10_Q1
--operation mode is normal

UB1L11 = UB1L78 & UB1L58;


--FD2_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC1_2_I2
--operation mode is normal

FD2_dffs[8]_lut_out = PB1L71Q & GB93_sload_path[8] # !PB1L71Q & FD2_dffs[9];
FD2_dffs[8] = DFFE(FD2_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC10_6_I2
--operation mode is normal

FD4_dffs[8]_lut_out = FD4_dffs[9] & (GB93_sload_path[8] # !GD1L7Q) # !FD4_dffs[9] & GD1L7Q & GB93_sload_path[8];
FD4_dffs[8] = DFFE(FD4_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--Y1L15Q is slaveregister:slaveregister_inst|com_tx_data[7]~reg0 at LC3_16_F1
--operation mode is normal

Y1L15Q_lut_out = PE1_MASTERHWDATA[7];
Y1L15Q = DFFE(Y1L15Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L84);


--Y1L272Q is slaveregister:slaveregister_inst|dom_id[47]~reg0 at LC6_14_L2
--operation mode is normal

Y1L272Q_lut_out = PE1_MASTERHWDATA[15];
Y1L272Q = DFFE(Y1L272Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L462Q is slaveregister:slaveregister_inst|dom_id[39]~reg0 at LC10_14_L2
--operation mode is normal

Y1L462Q_lut_out = PE1_MASTERHWDATA[7];
Y1L462Q = DFFE(Y1L462Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L932Q is slaveregister:slaveregister_inst|dom_id[15]~reg0 at LC5_12_K2
--operation mode is normal

Y1L932Q_lut_out = PE1_MASTERHWDATA[15];
Y1L932Q = DFFE(Y1L932Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L132Q is slaveregister:slaveregister_inst|dom_id[7]~reg0 at LC3_8_M2
--operation mode is normal

Y1L132Q_lut_out = PE1_MASTERHWDATA[7];
Y1L132Q = DFFE(Y1L132Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L652Q is slaveregister:slaveregister_inst|dom_id[31]~reg0 at LC6_7_L1
--operation mode is normal

Y1L652Q_lut_out = PE1_MASTERHWDATA[31];
Y1L652Q = DFFE(Y1L652Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L742Q is slaveregister:slaveregister_inst|dom_id[23]~reg0 at LC3_4_D1
--operation mode is normal

Y1L742Q_lut_out = PE1_MASTERHWDATA[23];
Y1L742Q = DFFE(Y1L742Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--FD2_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC3_2_L2
--operation mode is normal

FD2_dffs[6]_lut_out = PB1L71Q & GB93_sload_path[6] # !PB1L71Q & FD2_dffs[7];
FD2_dffs[6] = DFFE(FD2_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC5_3_L2
--operation mode is normal

FD4_dffs[6]_lut_out = GD1L7Q & GB93_sload_path[6] # !GD1L7Q & FD4_dffs[7];
FD4_dffs[6] = DFFE(FD4_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--UC05L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|$00012~0 at LC4_2_L2
--operation mode is normal

UC05L1 = WD1L84Q # WD1L44Q & FD2_dffs[6] # !WD1L44Q & FD4_dffs[6];


--JB4_q[6] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC9_1_L1
JB4_q[6]_data_in = COM_AD_D[6];
JB4_q[6]_write_enable = PD1_valid_wreq;
JB4_q[6]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[6]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[6]_clear_0 = !GD1L11Q;
JB4_q[6]_clock_enable_1 = PD1_valid_rreq;
JB4_q[6]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[6]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[6] = MEMORY_SEGMENT(JB4_q[6]_data_in, JB4_q[6]_write_enable, JB4_q[6]_clock_0, JB4_q[6]_clock_1, JB4_q[6]_clear_0, , , JB4_q[6]_clock_enable_1, VCC, JB4_q[6]_write_address, JB4_q[6]_read_address);


--UC05L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|result_node~12 at LC5_2_L2
--operation mode is normal

UC05L2 = (!WD1L44Q & JB4_q[6] # !WD1L84Q) & CASCADE(UC05L1);


--KB1L33Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~reg at LC10_12_G3
--operation mode is normal

KB1L33Q_lut_out = KB1L23 # KB1L59Q & KB1L13 # !KB1L83;
KB1L33Q = DFFE(KB1L33Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L34Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~reg at LC10_11_G3
--operation mode is normal

KB1L34Q_lut_out = KB1L24 # KB1L22 # KB1L36 # !KB1L08;
KB1L34Q = DFFE(KB1L34Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L04Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~reg at LC3_4_G3
--operation mode is normal

KB1L04Q_lut_out = !WD1L41Q & (KB1L301Q # !KB1L93) # !KB1L73;
KB1L04Q = DFFE(KB1L04Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--KB1L63Q is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~reg at LC10_4_G3
--operation mode is normal

KB1L63Q_lut_out = KB1L53 # KB1L96 & WD1L76Q # !KB1L73;
KB1L63Q = DFFE(KB1L63Q_lut_out, GLOBAL(JE1_outclock0), !KB1L211, , );


--AD2L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|control_byte:inst2|Par_74180:par|54~21 at LC2_4_G3
--operation mode is normal

AD2L2 = KB1L63Q $ KB1L04Q;


--AD2_54 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|control_byte:inst2|Par_74180:par|54 at LC7_12_G3
--operation mode is normal

AD2_54 = A_nB $ KB1L33Q $ KB1L34Q $ !AD2L2;


--JB5_q[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[6] at EC1_1_K1
JB5_q[6]_data_in = Y1L74Q;
JB5_q[6]_write_enable = EC2_valid_wreq;
JB5_q[6]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[6]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[6]_clear_0 = MB1_inst11;
JB5_q[6]_clock_enable_1 = EC2_valid_rreq;
JB5_q[6]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[6]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[6] = MEMORY_SEGMENT(JB5_q[6]_data_in, JB5_q[6]_write_enable, JB5_q[6]_clock_0, JB5_q[6]_clock_1, JB5_q[6]_clear_0, , , JB5_q[6]_clock_enable_1, VCC, JB5_q[6]_write_address, JB5_q[6]_read_address);


--UC94L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|$00012~0 at LC1_2_L2
--operation mode is normal

UC94L1 = WD1L84Q # WD1L44Q & AD2_54 # !WD1L44Q & JB5_q[6];


--UC94L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|result_node~12 at LC2_2_L2
--operation mode is normal

UC94L2 = (!WD1L44Q & GB62_sload_path[6] # !WD1L84Q) & CASCADE(UC94L1);


--MB1_inst25[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[14] at LC8_8_L1
--operation mode is normal

MB1_inst25[14]_lut_out = Y1L172Q;
MB1_inst25[14] = DFFE(MB1_inst25[14]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--MB1_inst25[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[6] at LC9_10_L1
--operation mode is normal

MB1_inst25[6]_lut_out = Y1L362Q;
MB1_inst25[6] = DFFE(MB1_inst25[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--UC25L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00018|$00012~0 at LC9_2_L2
--operation mode is normal

UC25L1 = WD1L84Q # WD1L44Q & MB1_inst25[14] # !WD1L44Q & MB1_inst25[6];


--MB1_inst29[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[14] at LC10_14_L1
--operation mode is normal

MB1_inst29[14]_lut_out = Y1L832Q;
MB1_inst29[14] = DFFE(MB1_inst29[14]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[6] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[6] at LC4_15_L1
--operation mode is normal

MB1_inst29[6]_lut_out = Y1L032Q;
MB1_inst29[6] = DFFE(MB1_inst29[6]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC15L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|$00012~0 at LC4_14_L1
--operation mode is normal

UC15L1 = WD1L84Q # WD1L44Q & MB1_inst29[14] # !WD1L44Q & MB1_inst29[6];


--MB1_inst29[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[30] at LC3_14_L1
--operation mode is normal

MB1_inst29[30]_lut_out = Y1L452Q;
MB1_inst29[30] = DFFE(MB1_inst29[30]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[22] at LC10_15_L1
--operation mode is normal

MB1_inst29[22]_lut_out = Y1L642Q;
MB1_inst29[22] = DFFE(MB1_inst29[22]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC15L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|result_node~23 at LC5_14_L1
--operation mode is normal

UC15L2 = (WD1L44Q & MB1_inst29[30] # !WD1L44Q & MB1_inst29[22] # !WD1L84Q) & CASCADE(UC15L1);


--UC34L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|$00012~0 at LC7_5_L2
--operation mode is normal

UC34L1 = WD1L95Q # WD1L55Q & UC04L2 # !WD1L55Q & UC93L2;


--UC34L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|result_node~18 at LC8_5_L2
--operation mode is normal

UC34L3 = (UC34L2 # UC14L2 & !WD1L55Q # !WD1L95Q) & CASCADE(UC34L1);


--FD2_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC4_6_L2
--operation mode is normal

FD2_dffs[2]_lut_out = GB93_sload_path[2] & (FD2_dffs[3] # PB1L71Q) # !GB93_sload_path[2] & FD2_dffs[3] & !PB1L71Q;
FD2_dffs[2] = DFFE(FD2_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC3_5_L2
--operation mode is normal

FD4_dffs[2]_lut_out = FD4_dffs[3] & (GB93_sload_path[2] # !GD1L7Q) # !FD4_dffs[3] & GD1L7Q & GB93_sload_path[2];
FD4_dffs[2] = DFFE(FD4_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--ND1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altr_temp~11 at LC6_4_L1
--operation mode is normal

ND1L1 = PD1_b_non_empty & GD1L81Q & !ND1_rd_ptr_lsb;


--Y1L84 is slaveregister:slaveregister_inst|com_tx_data[7]~74 at LC7_13_F2
--operation mode is normal

Y1L84 = !V1L4Q & Y1L98 & Y1L01 & Y1L94;


--DC2L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altr_temp~15 at LC3_4_K3
--operation mode is normal

DC2L1 = EE1L11Q & EC2_b_non_empty & !DC2_rd_ptr_lsb & WD1L43Q;


--Y1L24Q is slaveregister:slaveregister_inst|com_tx_data[1]~reg0 at LC7_16_F1
--operation mode is normal

Y1L24Q_lut_out = PE1_MASTERHWDATA[1];
Y1L24Q = DFFE(Y1L24Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L84);


--Y1L662Q is slaveregister:slaveregister_inst|dom_id[41]~reg0 at LC7_10_L1
--operation mode is normal

Y1L662Q_lut_out = PE1_MASTERHWDATA[9];
Y1L662Q = DFFE(Y1L662Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L852Q is slaveregister:slaveregister_inst|dom_id[33]~reg0 at LC9_11_L1
--operation mode is normal

Y1L852Q_lut_out = PE1_MASTERHWDATA[1];
Y1L852Q = DFFE(Y1L852Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L332Q is slaveregister:slaveregister_inst|dom_id[9]~reg0 at LC3_4_B1
--operation mode is normal

Y1L332Q_lut_out = PE1_MASTERHWDATA[9];
Y1L332Q = DFFE(Y1L332Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L522Q is slaveregister:slaveregister_inst|dom_id[1]~reg0 at LC9_5_B1
--operation mode is normal

Y1L522Q_lut_out = PE1_MASTERHWDATA[1];
Y1L522Q = DFFE(Y1L522Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L942Q is slaveregister:slaveregister_inst|dom_id[25]~reg0 at LC6_4_B1
--operation mode is normal

Y1L942Q_lut_out = PE1_MASTERHWDATA[25];
Y1L942Q = DFFE(Y1L942Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L142Q is slaveregister:slaveregister_inst|dom_id[17]~reg0 at LC3_2_B1
--operation mode is normal

Y1L142Q_lut_out = PE1_MASTERHWDATA[17];
Y1L142Q = DFFE(Y1L142Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--UC03L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|$00012~0 at LC5_1_L2
--operation mode is normal

UC03L1 = WD1L84Q # WD1L44Q & FD2_dffs[2] # !WD1L44Q & FD4_dffs[2];


--JB4_q[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC4_1_L1
JB4_q[2]_data_in = COM_AD_D[2];
JB4_q[2]_write_enable = PD1_valid_wreq;
JB4_q[2]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[2]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[2]_clear_0 = !GD1L11Q;
JB4_q[2]_clock_enable_1 = PD1_valid_rreq;
JB4_q[2]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[2]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[2] = MEMORY_SEGMENT(JB4_q[2]_data_in, JB4_q[2]_write_enable, JB4_q[2]_clock_0, JB4_q[2]_clock_1, JB4_q[2]_clear_0, , , JB4_q[2]_clock_enable_1, VCC, JB4_q[2]_write_address, JB4_q[2]_read_address);


--UC03L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|result_node~12 at LC6_1_L2
--operation mode is normal

UC03L2 = (!WD1L44Q & JB4_q[2] # !WD1L84Q) & CASCADE(UC03L1);


--JB5_q[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[2] at EC2_1_K1
JB5_q[2]_data_in = Y1L34Q;
JB5_q[2]_write_enable = EC2_valid_wreq;
JB5_q[2]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[2]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[2]_clear_0 = MB1_inst11;
JB5_q[2]_clock_enable_1 = EC2_valid_rreq;
JB5_q[2]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[2]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[2] = MEMORY_SEGMENT(JB5_q[2]_data_in, JB5_q[2]_write_enable, JB5_q[2]_clock_0, JB5_q[2]_clock_1, JB5_q[2]_clear_0, , , JB5_q[2]_clock_enable_1, VCC, JB5_q[2]_write_address, JB5_q[2]_read_address);


--UC92L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|$00012~0 at LC7_1_L2
--operation mode is normal

UC92L1 = WD1L84Q # WD1L44Q & KB1L33Q # !WD1L44Q & JB5_q[2];


--UC92L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|result_node~12 at LC8_1_L2
--operation mode is normal

UC92L2 = (!WD1L44Q & GB62_sload_path[2] # !WD1L84Q) & CASCADE(UC92L1);


--MB1_inst25[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[10] at LC6_9_L1
--operation mode is normal

MB1_inst25[10]_lut_out = Y1L762Q;
MB1_inst25[10] = DFFE(MB1_inst25[10]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--MB1_inst25[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[2] at LC6_8_L1
--operation mode is normal

MB1_inst25[2]_lut_out = Y1L952Q;
MB1_inst25[2] = DFFE(MB1_inst25[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--UC23L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|$00012~0 at LC4_8_L1
--operation mode is normal

UC23L1 = WD1L84Q # WD1L44Q & MB1_inst25[10] # !WD1L44Q & MB1_inst25[2];


--UC23L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|result_node~13 at LC5_8_L1
--operation mode is normal

UC23L2 = (!WD1L44Q # !WD1L84Q) & CASCADE(UC23L1);


--MB1_inst29[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[10] at LC9_12_L1
--operation mode is normal

MB1_inst29[10]_lut_out = Y1L432Q;
MB1_inst29[10] = DFFE(MB1_inst29[10]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[2] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[2] at LC5_13_L1
--operation mode is normal

MB1_inst29[2]_lut_out = Y1L622Q;
MB1_inst29[2] = DFFE(MB1_inst29[2]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC13L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|$00012~0 at LC9_13_L1
--operation mode is normal

UC13L1 = WD1L84Q # WD1L44Q & MB1_inst29[10] # !WD1L44Q & MB1_inst29[2];


--MB1_inst29[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[26] at LC6_12_L1
--operation mode is normal

MB1_inst29[26]_lut_out = Y1L052Q;
MB1_inst29[26] = DFFE(MB1_inst29[26]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[18] at LC4_12_L1
--operation mode is normal

MB1_inst29[18]_lut_out = Y1L242Q;
MB1_inst29[18] = DFFE(MB1_inst29[18]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC13L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|result_node~23 at LC10_13_L1
--operation mode is normal

UC13L2 = (WD1L44Q & MB1_inst29[26] # !WD1L44Q & MB1_inst29[18] # !WD1L84Q) & CASCADE(UC13L1);


--FD3_dffs[8] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC9_5_L3
--operation mode is normal

FD3_dffs[8]_lut_out = FD3_dffs[9] & (UC85L3 # !EE1L11Q) # !FD3_dffs[9] & EE1L11Q & UC85L3;
FD3_dffs[8] = DFFE(FD3_dffs[8]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--XB1_inst10[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[3] at LC6_13_H1
--operation mode is normal

XB1_inst10[3]_lut_out = COM_AD_D[3];
XB1_inst10[3] = DFFE(XB1_inst10[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC7_3_I2
--operation mode is normal

FD2_dffs[9]_lut_out = PB1L71Q & GB93_sload_path[9] # !PB1L71Q & FD2_dffs[10];
FD2_dffs[9] = DFFE(FD2_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC9_6_I2
--operation mode is normal

FD4_dffs[9]_lut_out = FD4_dffs[10] & (GB93_sload_path[9] # !GD1L7Q) # !FD4_dffs[10] & GD1L7Q & GB93_sload_path[9];
FD4_dffs[9] = DFFE(FD4_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--KB1L2 is dcom:dcom_inst|DC_CTRL:DC_CTRL|altr_temp~112 at LC5_11_A3
--operation mode is normal

KB1L2 = !TB1L71Q & KB1L79Q & GB5_pre_out[9] & TB1L21;


--KB1L56 is dcom:dcom_inst|DC_CTRL:DC_CTRL|send_ctrl~224 at LC1_9_G3
--operation mode is normal

KB1L56 = !KB1L301Q & !KB1L601Q;


--KB1L03 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~13 at LC1_8_G3
--operation mode is normal

KB1L03 = !WD1L41Q & (KB1L501Q # !KB1L67 # !KB1L56);


--KB1L23 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~201 at LC9_13_G3
--operation mode is normal

KB1L23 = KB1L03 # KB1L2 # KB1L12 & KB1L59Q;


--KB1L13 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd0~16 at LC3_12_G3
--operation mode is normal

KB1L13 = GB5_pre_out[9] & (TB1L4 # EC2_b_non_empty & TB1L8) # !GB5_pre_out[9] & EC2_b_non_empty & TB1L8;


--KB1L83 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~55 at LC6_16_G3
--operation mode is normal

KB1L83 = !KB1L3 & !KB1L1 & (!Y1_com_ctrl_local[2] # !KB1L92);


--KB1L14 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~23 at LC7_11_G3
--operation mode is normal

KB1L14 = !WD1L41Q & (KB1L501Q # KB1L801Q # !KB1L54);


--KB1L24 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd3~179 at LC2_11_G3
--operation mode is normal

KB1L24 = KB1L14 # KB1L52 & TB1L21 & GB5_pre_out[9];


--KB1L08 is dcom:dcom_inst|DC_CTRL:DC_CTRL|SND_IDLE~43 at LC4_16_G3
--operation mode is normal

KB1L08 = !KB1L1 & (KB1L49Q # !KB1_SV11 # !KB1L311);


--KB1L93 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd2~56 at LC8_11_G3
--operation mode is normal

KB1L93 = !KB1L501Q & !KB1L201Q;


--KB1L74 is dcom:dcom_inst|DC_CTRL:DC_CTRL|CMD_WAIT~349 at LC4_5_G3
--operation mode is normal

KB1L74 = !KB1L801Q & !KB1L401Q;


--KB1L43 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~4 at LC1_4_G3
--operation mode is normal

KB1L43 = KB1L111Q # KB1L301Q # !KB1L74 # !KB1L93;


--KB1L53 is dcom:dcom_inst|DC_CTRL:DC_CTRL|cmd_snd1~100 at LC2_5_G3
--operation mode is normal

KB1L53 = KB1L79Q & (TB1L71Q # KB1L43 & !WD1L41Q) # !KB1L79Q & KB1L43 & !WD1L41Q;


--Y1L74Q is slaveregister:slaveregister_inst|com_tx_data[6]~reg0 at LC6_10_F1
--operation mode is normal

Y1L74Q_lut_out = PE1_MASTERHWDATA[6];
Y1L74Q = DFFE(Y1L74Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L84);


--Y1L172Q is slaveregister:slaveregister_inst|dom_id[46]~reg0 at LC8_9_L1
--operation mode is normal

Y1L172Q_lut_out = PE1_MASTERHWDATA[14];
Y1L172Q = DFFE(Y1L172Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L362Q is slaveregister:slaveregister_inst|dom_id[38]~reg0 at LC3_11_L1
--operation mode is normal

Y1L362Q_lut_out = PE1_MASTERHWDATA[6];
Y1L362Q = DFFE(Y1L362Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L832Q is slaveregister:slaveregister_inst|dom_id[14]~reg0 at LC6_13_L1
--operation mode is normal

Y1L832Q_lut_out = PE1_MASTERHWDATA[14];
Y1L832Q = DFFE(Y1L832Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L032Q is slaveregister:slaveregister_inst|dom_id[6]~reg0 at LC5_15_L1
--operation mode is normal

Y1L032Q_lut_out = PE1_MASTERHWDATA[6];
Y1L032Q = DFFE(Y1L032Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L452Q is slaveregister:slaveregister_inst|dom_id[30]~reg0 at LC8_13_L1
--operation mode is normal

Y1L452Q_lut_out = PE1_MASTERHWDATA[30];
Y1L452Q = DFFE(Y1L452Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L642Q is slaveregister:slaveregister_inst|dom_id[22]~reg0 at LC1_15_L1
--operation mode is normal

Y1L642Q_lut_out = PE1_MASTERHWDATA[22];
Y1L642Q = DFFE(Y1L642Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--FD2_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC6_2_L2
--operation mode is normal

FD2_dffs[5]_lut_out = FD2_dffs[6] & (GB93_sload_path[5] # !PB1L71Q) # !FD2_dffs[6] & PB1L71Q & GB93_sload_path[5];
FD2_dffs[5] = DFFE(FD2_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC4_3_L2
--operation mode is normal

FD4_dffs[5]_lut_out = GD1L7Q & GB93_sload_path[5] # !GD1L7Q & FD4_dffs[6];
FD4_dffs[5] = DFFE(FD4_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--UC54L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|$00012~0 at LC1_3_L2
--operation mode is normal

UC54L1 = WD1L84Q # WD1L44Q & FD2_dffs[5] # !WD1L44Q & FD4_dffs[5];


--JB4_q[5] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC7_1_L1
JB4_q[5]_data_in = COM_AD_D[5];
JB4_q[5]_write_enable = PD1_valid_wreq;
JB4_q[5]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[5]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[5]_clear_0 = !GD1L11Q;
JB4_q[5]_clock_enable_1 = PD1_valid_rreq;
JB4_q[5]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[5]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[5] = MEMORY_SEGMENT(JB4_q[5]_data_in, JB4_q[5]_write_enable, JB4_q[5]_clock_0, JB4_q[5]_clock_1, JB4_q[5]_clear_0, , , JB4_q[5]_clock_enable_1, VCC, JB4_q[5]_write_address, JB4_q[5]_read_address);


--UC54L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|result_node~12 at LC2_3_L2
--operation mode is normal

UC54L2 = (JB4_q[5] & !WD1L44Q # !WD1L84Q) & CASCADE(UC54L1);


--JB5_q[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[5] at EC1_1_M1
JB5_q[5]_data_in = Y1L64Q;
JB5_q[5]_write_enable = EC2_valid_wreq;
JB5_q[5]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[5]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[5]_clear_0 = MB1_inst11;
JB5_q[5]_clock_enable_1 = EC2_valid_rreq;
JB5_q[5]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[5]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[5] = MEMORY_SEGMENT(JB5_q[5]_data_in, JB5_q[5]_write_enable, JB5_q[5]_clock_0, JB5_q[5]_clock_1, JB5_q[5]_clear_0, , , JB5_q[5]_clock_enable_1, VCC, JB5_q[5]_write_address, JB5_q[5]_read_address);


--UC44L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|$00012~0 at LC9_9_L2
--operation mode is normal

UC44L1 = WD1L84Q # WD1L44Q & KB1L34Q # !WD1L44Q & JB5_q[5];


--UC44L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|result_node~12 at LC10_9_L2
--operation mode is normal

UC44L2 = (GB62_sload_path[5] & !WD1L44Q # !WD1L84Q) & CASCADE(UC44L1);


--MB1_inst25[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[13] at LC3_10_L1
--operation mode is normal

MB1_inst25[13]_lut_out = Y1L072Q;
MB1_inst25[13] = DFFE(MB1_inst25[13]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--MB1_inst25[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[5] at LC3_9_L1
--operation mode is normal

MB1_inst25[5]_lut_out = Y1L262Q;
MB1_inst25[5] = DFFE(MB1_inst25[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--UC74L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00018|$00012~0 at LC8_4_L2
--operation mode is normal

UC74L1 = WD1L84Q # WD1L44Q & MB1_inst25[13] # !WD1L44Q & MB1_inst25[5];


--MB1_inst29[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[13] at LC6_14_L1
--operation mode is normal

MB1_inst29[13]_lut_out = Y1L732Q;
MB1_inst29[13] = DFFE(MB1_inst29[13]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[5] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[5] at LC7_12_L1
--operation mode is normal

MB1_inst29[5]_lut_out = Y1L922Q;
MB1_inst29[5] = DFFE(MB1_inst29[5]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC64L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|$00012~0 at LC1_13_L1
--operation mode is normal

UC64L1 = WD1L84Q # WD1L44Q & MB1_inst29[13] # !WD1L44Q & MB1_inst29[5];


--MB1_inst29[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[29] at LC3_13_L1
--operation mode is normal

MB1_inst29[29]_lut_out = Y1L352Q;
MB1_inst29[29] = DFFE(MB1_inst29[29]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[21] at LC2_14_L1
--operation mode is normal

MB1_inst29[21]_lut_out = Y1L542Q;
MB1_inst29[21] = DFFE(MB1_inst29[21]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC64L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|result_node~23 at LC2_13_L1
--operation mode is normal

UC64L2 = (WD1L44Q & MB1_inst29[29] # !WD1L44Q & MB1_inst29[21] # !WD1L84Q) & CASCADE(UC64L1);


--FD2_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC6_5_L2
--operation mode is normal

FD2_dffs[3]_lut_out = FD2_dffs[4] & (GB93_sload_path[3] # !PB1L71Q) # !FD2_dffs[4] & PB1L71Q & GB93_sload_path[3];
FD2_dffs[3] = DFFE(FD2_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC10_6_L2
--operation mode is normal

FD4_dffs[3]_lut_out = GB93_sload_path[3] & (FD4_dffs[4] # GD1L7Q) # !GB93_sload_path[3] & FD4_dffs[4] & !GD1L7Q;
FD4_dffs[3] = DFFE(FD4_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--Y1L552 is slaveregister:slaveregister_inst|dom_id[31]~242 at LC9_14_L2
--operation mode is normal

Y1L552 = (!B1L11Q & B1L9Q & B1L01Q & B1L21Q) & CASCADE(Y1L21);


--Y1L34Q is slaveregister:slaveregister_inst|com_tx_data[2]~reg0 at LC6_16_F1
--operation mode is normal

Y1L34Q_lut_out = PE1_MASTERHWDATA[2];
Y1L34Q = DFFE(Y1L34Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L84);


--Y1L762Q is slaveregister:slaveregister_inst|dom_id[42]~reg0 at LC6_11_L1
--operation mode is normal

Y1L762Q_lut_out = PE1_MASTERHWDATA[10];
Y1L762Q = DFFE(Y1L762Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L952Q is slaveregister:slaveregister_inst|dom_id[34]~reg0 at LC7_9_L1
--operation mode is normal

Y1L952Q_lut_out = PE1_MASTERHWDATA[2];
Y1L952Q = DFFE(Y1L952Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L432Q is slaveregister:slaveregister_inst|dom_id[10]~reg0 at LC7_11_L1
--operation mode is normal

Y1L432Q_lut_out = PE1_MASTERHWDATA[10];
Y1L432Q = DFFE(Y1L432Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L622Q is slaveregister:slaveregister_inst|dom_id[2]~reg0 at LC8_12_L1
--operation mode is normal

Y1L622Q_lut_out = PE1_MASTERHWDATA[2];
Y1L622Q = DFFE(Y1L622Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L052Q is slaveregister:slaveregister_inst|dom_id[26]~reg0 at LC5_12_L1
--operation mode is normal

Y1L052Q_lut_out = PE1_MASTERHWDATA[26];
Y1L052Q = DFFE(Y1L052Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L242Q is slaveregister:slaveregister_inst|dom_id[18]~reg0 at LC3_12_L1
--operation mode is normal

Y1L242Q_lut_out = PE1_MASTERHWDATA[18];
Y1L242Q = DFFE(Y1L242Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--UC53L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|$00012~0 at LC5_6_L2
--operation mode is normal

UC53L1 = WD1L84Q # WD1L44Q & FD2_dffs[3] # !WD1L44Q & FD4_dffs[3];


--JB4_q[3] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC12_1_L1
JB4_q[3]_data_in = COM_AD_D[3];
JB4_q[3]_write_enable = PD1_valid_wreq;
JB4_q[3]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[3]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[3]_clear_0 = !GD1L11Q;
JB4_q[3]_clock_enable_1 = PD1_valid_rreq;
JB4_q[3]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[3]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[3] = MEMORY_SEGMENT(JB4_q[3]_data_in, JB4_q[3]_write_enable, JB4_q[3]_clock_0, JB4_q[3]_clock_1, JB4_q[3]_clear_0, , , JB4_q[3]_clock_enable_1, VCC, JB4_q[3]_write_address, JB4_q[3]_read_address);


--UC53L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|result_node~12 at LC6_6_L2
--operation mode is normal

UC53L2 = (!WD1L44Q & JB4_q[3] # !WD1L84Q) & CASCADE(UC53L1);


--JB5_q[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[3] at EC2_1_M1
JB5_q[3]_data_in = Y1L44Q;
JB5_q[3]_write_enable = EC2_valid_wreq;
JB5_q[3]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[3]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[3]_clear_0 = MB1_inst11;
JB5_q[3]_clock_enable_1 = EC2_valid_rreq;
JB5_q[3]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[3]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[3] = MEMORY_SEGMENT(JB5_q[3]_data_in, JB5_q[3]_write_enable, JB5_q[3]_clock_0, JB5_q[3]_clock_1, JB5_q[3]_clear_0, , , JB5_q[3]_clock_enable_1, VCC, JB5_q[3]_write_address, JB5_q[3]_read_address);


--UC43L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|$00012~0 at LC6_8_L2
--operation mode is normal

UC43L1 = WD1L84Q # WD1L44Q & KB1L63Q # !WD1L44Q & JB5_q[3];


--UC43L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|result_node~12 at LC7_8_L2
--operation mode is normal

UC43L2 = (!WD1L44Q & GB62_sload_path[3] # !WD1L84Q) & CASCADE(UC43L1);


--MB1_inst25[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[11] at LC9_8_L1
--operation mode is normal

MB1_inst25[11]_lut_out = Y1L862Q;
MB1_inst25[11] = DFFE(MB1_inst25[11]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--MB1_inst25[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[3] at LC9_9_L1
--operation mode is normal

MB1_inst25[3]_lut_out = Y1L062Q;
MB1_inst25[3] = DFFE(MB1_inst25[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--UC73L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00018|$00012~0 at LC8_7_L2
--operation mode is normal

UC73L1 = WD1L84Q # WD1L44Q & MB1_inst25[11] # !WD1L44Q & MB1_inst25[3];


--MB1_inst29[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[11] at LC2_15_L1
--operation mode is normal

MB1_inst29[11]_lut_out = Y1L532Q;
MB1_inst29[11] = DFFE(MB1_inst29[11]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[3] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[3] at LC6_15_L1
--operation mode is normal

MB1_inst29[3]_lut_out = Y1L722Q;
MB1_inst29[3] = DFFE(MB1_inst29[3]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC63L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|$00012~0 at LC8_15_L1
--operation mode is normal

UC63L1 = WD1L84Q # WD1L44Q & MB1_inst29[11] # !WD1L44Q & MB1_inst29[3];


--MB1_inst29[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[27] at LC7_15_L1
--operation mode is normal

MB1_inst29[27]_lut_out = Y1L152Q;
MB1_inst29[27] = DFFE(MB1_inst29[27]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[19] at LC3_15_L1
--operation mode is normal

MB1_inst29[19]_lut_out = Y1L342Q;
MB1_inst29[19] = DFFE(MB1_inst29[19]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC63L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|result_node~23 at LC9_15_L1
--operation mode is normal

UC63L2 = (WD1L44Q & MB1_inst29[27] # !WD1L44Q & MB1_inst29[19] # !WD1L84Q) & CASCADE(UC63L1);


--FD3_dffs[9] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC5_5_L3
--operation mode is normal

FD3_dffs[9]_lut_out = !KB1L86Q # !EE1L11Q;
FD3_dffs[9] = DFFE(FD3_dffs[9]_lut_out, GLOBAL(JE1_outclock0), EE1L9Q, , EE1L01Q);


--VB1L02Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~13 at LC3_1_T1
--operation mode is normal

VB1L02Q_lut_out = SC2_aeb_out $ !VB1L91;
VB1L02Q = DFFE(VB1L02Q_lut_out, !GLOBAL(JE1_outclock0), !VB1L71, , );


--VB1L12 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~127 at LC3_2_T1
--operation mode is normal

VB1L12 = (LB1L1 # VB1L91 $ !VB1L02Q) & CASCADE(ZC2L1);


--ZC2L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~16 at LC2_2_T1
--operation mode is normal

ZC2L1 = ZC2L31 # YC51_cs_buffer[3] # YC51_cs_buffer[4];


--VB1L41Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~13 at LC3_9_Y1
--operation mode is normal

VB1L41Q_lut_out = SC1_aeb_out $ !VB1L31;
VB1L41Q = DFFE(VB1L41Q_lut_out, !GLOBAL(JE1_outclock0), !VB1L11, , );


--VB1L51 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~127 at LC2_10_Y1
--operation mode is normal

VB1L51 = (LB1L1 # VB1L31 $ !VB1L41Q) & CASCADE(ZC1L1);


--ZC1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~16 at LC1_10_Y1
--operation mode is normal

ZC1L1 = YC6_cs_buffer[4] # ZC1L31 # YC6_cs_buffer[3];


--VB1L4Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~13 at LC8_6_T1
--operation mode is normal

VB1L4Q_lut_out = SC4_aeb_out $ !VB1L3;
VB1L4Q = DFFE(VB1L4Q_lut_out, !GLOBAL(JE1_outclock0), !VB1L1, , );


--VB1L5 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~127 at LC2_6_T1
--operation mode is normal

VB1L5 = (LB1L1 # VB1L4Q $ !VB1L3) & CASCADE(ZC4L1);


--ZC4L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~16 at LC1_6_T1
--operation mode is normal

ZC4L1 = YC33_cs_buffer[4] # ZC4L31 # YC33_cs_buffer[3];


--VB1L9Q is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~13 at LC10_15_N2
--operation mode is normal

VB1L9Q_lut_out = SC3_aeb_out $ !VB1L8;
VB1L9Q = DFFE(VB1L9Q_lut_out, !GLOBAL(JE1_outclock0), !VB1L6, , );


--VB1L01 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~127 at LC4_16_N2
--operation mode is normal

VB1L01 = (LB1L1 # VB1L8 $ !VB1L9Q) & CASCADE(ZC3L1);


--ZC3L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~16 at LC3_16_N2
--operation mode is normal

ZC3L1 = YC42_cs_buffer[3] # YC42_cs_buffer[4] # ZC3L31;


--XB1_inst10[2] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[2] at LC6_11_H1
--operation mode is normal

XB1_inst10[2]_lut_out = COM_AD_D[2];
XB1_inst10[2] = DFFE(XB1_inst10[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC6_2_I2
--operation mode is normal

FD2_dffs[10]_lut_out = PB1L71Q & GB93_sload_path[10] # !PB1L71Q & FD2_dffs[11];
FD2_dffs[10] = DFFE(FD2_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[10] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC7_2_I2
--operation mode is normal

FD4_dffs[10]_lut_out = FD4_dffs[11] & (GB93_sload_path[10] # !GD1L7Q) # !FD4_dffs[11] & GD1L7Q & GB93_sload_path[10];
FD4_dffs[10] = DFFE(FD4_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--Y1L64Q is slaveregister:slaveregister_inst|com_tx_data[5]~reg0 at LC9_10_F1
--operation mode is normal

Y1L64Q_lut_out = PE1_MASTERHWDATA[5];
Y1L64Q = DFFE(Y1L64Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L84);


--Y1L072Q is slaveregister:slaveregister_inst|dom_id[45]~reg0 at LC10_11_L1
--operation mode is normal

Y1L072Q_lut_out = PE1_MASTERHWDATA[13];
Y1L072Q = DFFE(Y1L072Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L262Q is slaveregister:slaveregister_inst|dom_id[37]~reg0 at LC10_10_L1
--operation mode is normal

Y1L262Q_lut_out = PE1_MASTERHWDATA[5];
Y1L262Q = DFFE(Y1L262Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L732Q is slaveregister:slaveregister_inst|dom_id[13]~reg0 at LC4_13_L1
--operation mode is normal

Y1L732Q_lut_out = PE1_MASTERHWDATA[13];
Y1L732Q = DFFE(Y1L732Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L922Q is slaveregister:slaveregister_inst|dom_id[5]~reg0 at LC5_11_L1
--operation mode is normal

Y1L922Q_lut_out = PE1_MASTERHWDATA[5];
Y1L922Q = DFFE(Y1L922Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L352Q is slaveregister:slaveregister_inst|dom_id[29]~reg0 at LC10_12_L1
--operation mode is normal

Y1L352Q_lut_out = PE1_MASTERHWDATA[29];
Y1L352Q = DFFE(Y1L352Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L542Q is slaveregister:slaveregister_inst|dom_id[21]~reg0 at LC7_13_L1
--operation mode is normal

Y1L542Q_lut_out = PE1_MASTERHWDATA[21];
Y1L542Q = DFFE(Y1L542Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--FD2_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC9_6_L2
--operation mode is normal

FD2_dffs[4]_lut_out = PB1L71Q & GB93_sload_path[4] # !PB1L71Q & FD2_dffs[5];
FD2_dffs[4] = DFFE(FD2_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC6_3_L2
--operation mode is normal

FD4_dffs[4]_lut_out = FD4_dffs[5] & (GB93_sload_path[4] # !GD1L7Q) # !FD4_dffs[5] & GB93_sload_path[4] & GD1L7Q;
FD4_dffs[4] = DFFE(FD4_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--UC04L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|$00012~0 at LC7_6_L2
--operation mode is normal

UC04L1 = WD1L84Q # WD1L44Q & FD2_dffs[4] # !WD1L44Q & FD4_dffs[4];


--JB4_q[4] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC13_1_L1
JB4_q[4]_data_in = COM_AD_D[4];
JB4_q[4]_write_enable = PD1_valid_wreq;
JB4_q[4]_clock_0 = GLOBAL(JE1_outclock0);
JB4_q[4]_clock_1 = GLOBAL(JE1_outclock0);
JB4_q[4]_clear_0 = !GD1L11Q;
JB4_q[4]_clock_enable_1 = PD1_valid_rreq;
JB4_q[4]_write_address = WR_ADDR(GB81_sload_path[0], GB81_sload_path[1], GB81_sload_path[2], GB81_sload_path[3], GB81_sload_path[4], GB81_sload_path[5], GB81_sload_path[5]);
JB4_q[4]_read_address = RD_ADDR(JB4L231, GB71_sload_path[0], GB71_sload_path[1], GB71_sload_path[2], GB71_sload_path[3], GB71_sload_path[4], GB71_sload_path[4]);
JB4_q[4] = MEMORY_SEGMENT(JB4_q[4]_data_in, JB4_q[4]_write_enable, JB4_q[4]_clock_0, JB4_q[4]_clock_1, JB4_q[4]_clear_0, , , JB4_q[4]_clock_enable_1, VCC, JB4_q[4]_write_address, JB4_q[4]_read_address);


--UC04L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|result_node~12 at LC8_6_L2
--operation mode is normal

UC04L2 = (!WD1L44Q & JB4_q[4] # !WD1L84Q) & CASCADE(UC04L1);


--JB5_q[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[4] at EC2_1_I1
JB5_q[4]_data_in = Y1L54Q;
JB5_q[4]_write_enable = EC2_valid_wreq;
JB5_q[4]_clock_0 = GLOBAL(JE1_outclock0);
JB5_q[4]_clock_1 = GLOBAL(JE1_outclock0);
JB5_q[4]_clear_0 = MB1_inst11;
JB5_q[4]_clock_enable_1 = EC2_valid_rreq;
JB5_q[4]_write_address = WR_ADDR(GB32_sload_path[0], GB32_sload_path[1], GB32_sload_path[2], GB32_sload_path[3], GB32_sload_path[4], GB32_sload_path[5], GB32_sload_path[6], GB32_sload_path[7], GB32_sload_path[8], GB32_sload_path[9]);
JB5_q[4]_read_address = RD_ADDR(JB5L4, GB22_sload_path[0], GB22_sload_path[1], GB22_sload_path[2], GB22_sload_path[3], GB22_sload_path[4], GB22_sload_path[5], GB22_sload_path[6], GB22_sload_path[7], GB22_sload_path[8]);
JB5_q[4] = MEMORY_SEGMENT(JB5_q[4]_data_in, JB5_q[4]_write_enable, JB5_q[4]_clock_0, JB5_q[4]_clock_1, JB5_q[4]_clear_0, , , JB5_q[4]_clock_enable_1, VCC, JB5_q[4]_write_address, JB5_q[4]_read_address);


--UC93L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|$00012~0 at LC8_8_L2
--operation mode is normal

UC93L1 = WD1L84Q # WD1L44Q & KB1L04Q # !WD1L44Q & JB5_q[4];


--UC93L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|result_node~12 at LC9_8_L2
--operation mode is normal

UC93L2 = (!WD1L44Q & GB62_sload_path[4] # !WD1L84Q) & CASCADE(UC93L1);


--MB1_inst25[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[12] at LC10_8_L1
--operation mode is normal

MB1_inst25[12]_lut_out = Y1L962Q;
MB1_inst25[12] = DFFE(MB1_inst25[12]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--MB1_inst25[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst25[4] at LC7_8_L1
--operation mode is normal

MB1_inst25[4]_lut_out = Y1L162Q;
MB1_inst25[4] = DFFE(MB1_inst25[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , Y1L572Q);


--UC24L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00018|$00012~0 at LC4_5_L2
--operation mode is normal

UC24L1 = WD1L84Q # WD1L44Q & MB1_inst25[12] # !WD1L44Q & MB1_inst25[4];


--MB1_inst29[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[12] at LC1_7_L1
--operation mode is normal

MB1_inst29[12]_lut_out = Y1L632Q;
MB1_inst29[12] = DFFE(MB1_inst29[12]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[4] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[4] at LC2_7_L1
--operation mode is normal

MB1_inst29[4]_lut_out = Y1L822Q;
MB1_inst29[4] = DFFE(MB1_inst29[4]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC14L1 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|$00012~0 at LC7_6_L1
--operation mode is normal

UC14L1 = WD1L84Q # WD1L44Q & MB1_inst29[12] # !WD1L44Q & MB1_inst29[4];


--MB1_inst29[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[28] at LC7_7_L1
--operation mode is normal

MB1_inst29[28]_lut_out = Y1L252Q;
MB1_inst29[28] = DFFE(MB1_inst29[28]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--MB1_inst29[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|inst29[20] at LC4_7_L1
--operation mode is normal

MB1_inst29[20]_lut_out = Y1L442Q;
MB1_inst29[20] = DFFE(MB1_inst29[20]_lut_out, GLOBAL(JE1_outclock0), !TB1L5, , );


--UC14L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|result_node~23 at LC8_6_L1
--operation mode is normal

UC14L2 = (WD1L44Q & MB1_inst29[28] # !WD1L44Q & MB1_inst29[20] # !WD1L84Q) & CASCADE(UC14L1);


--Y1L44Q is slaveregister:slaveregister_inst|com_tx_data[3]~reg0 at LC9_16_F1
--operation mode is normal

Y1L44Q_lut_out = PE1_MASTERHWDATA[3];
Y1L44Q = DFFE(Y1L44Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L84);


--Y1L862Q is slaveregister:slaveregister_inst|dom_id[43]~reg0 at LC10_9_L1
--operation mode is normal

Y1L862Q_lut_out = PE1_MASTERHWDATA[11];
Y1L862Q = DFFE(Y1L862Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L062Q is slaveregister:slaveregister_inst|dom_id[35]~reg0 at LC6_10_L1
--operation mode is normal

Y1L062Q_lut_out = PE1_MASTERHWDATA[3];
Y1L062Q = DFFE(Y1L062Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L532Q is slaveregister:slaveregister_inst|dom_id[11]~reg0 at LC7_14_L1
--operation mode is normal

Y1L532Q_lut_out = PE1_MASTERHWDATA[11];
Y1L532Q = DFFE(Y1L532Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L722Q is slaveregister:slaveregister_inst|dom_id[3]~reg0 at LC9_14_L1
--operation mode is normal

Y1L722Q_lut_out = PE1_MASTERHWDATA[3];
Y1L722Q = DFFE(Y1L722Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L152Q is slaveregister:slaveregister_inst|dom_id[27]~reg0 at LC8_14_L1
--operation mode is normal

Y1L152Q_lut_out = PE1_MASTERHWDATA[27];
Y1L152Q = DFFE(Y1L152Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L342Q is slaveregister:slaveregister_inst|dom_id[19]~reg0 at LC1_14_L1
--operation mode is normal

Y1L342Q_lut_out = PE1_MASTERHWDATA[19];
Y1L342Q = DFFE(Y1L342Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--ZC2L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~20 at LC8_2_T1
--operation mode is normal

ZC2L2 = YC51_cs_buffer[3] # ZC2L31;


--VB1L91 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~4 at LC5_2_T1
--operation mode is normal

VB1L91 = VB1L91 & (!YC51_cs_buffer[4] & !ZC2L2 # !LB1L1) # !VB1L91 & !YC51_cs_buffer[4] & !ZC2L2;


--VB1L71 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~2 at LC4_2_T1
--operation mode is normal

VB1L71 = LB1L1 # !YC51_cs_buffer[4] & !YC51_cs_buffer[3] & !ZC2L31;


--ZC1L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~20 at LC3_10_Y1
--operation mode is normal

ZC1L2 = YC6_cs_buffer[3] # ZC1L31;


--VB1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~4 at LC5_10_Y1
--operation mode is normal

VB1L31 = LB1L1 & !YC6_cs_buffer[4] & !ZC1L2 # !LB1L1 & (VB1L31 # !YC6_cs_buffer[4] & !ZC1L2);


--VB1L11 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~2 at LC7_10_Y1
--operation mode is normal

VB1L11 = LB1L1 # !YC6_cs_buffer[3] & !ZC1L31 & !YC6_cs_buffer[4];


--ZC4L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~20 at LC10_7_T1
--operation mode is normal

ZC4L2 = YC33_cs_buffer[3] # ZC4L31;


--VB1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~4 at LC7_6_T1
--operation mode is normal

VB1L3 = VB1L3 & (!YC33_cs_buffer[4] & !ZC4L2 # !LB1L1) # !VB1L3 & !YC33_cs_buffer[4] & !ZC4L2;


--VB1L1 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~2 at LC4_6_T1
--operation mode is normal

VB1L1 = LB1L1 # !YC33_cs_buffer[4] & !ZC4L31 & !YC33_cs_buffer[3];


--ZC3L2 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~20 at LC6_16_N2
--operation mode is normal

ZC3L2 = YC42_cs_buffer[3] # ZC3L31;


--VB1L8 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~4 at LC9_15_N2
--operation mode is normal

VB1L8 = YC42_cs_buffer[4] & VB1L8 & !LB1L1 # !YC42_cs_buffer[4] & (VB1L8 & !LB1L1 # !ZC3L2);


--VB1L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~2 at LC7_16_N2
--operation mode is normal

VB1L6 = LB1L1 # !YC42_cs_buffer[3] & !YC42_cs_buffer[4] & !ZC3L31;


--XB1_inst10[1] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[1] at LC5_13_H1
--operation mode is normal

XB1_inst10[1]_lut_out = COM_AD_D[1];
XB1_inst10[1] = DFFE(XB1_inst10[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC6_8_I2
--operation mode is normal

FD2_dffs[11]_lut_out = FD2_dffs[12] & (GB93_sload_path[11] # !PB1L71Q) # !FD2_dffs[12] & PB1L71Q & GB93_sload_path[11];
FD2_dffs[11] = DFFE(FD2_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[11] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC3_2_I2
--operation mode is normal

FD4_dffs[11]_lut_out = FD4_dffs[12] & (GB93_sload_path[11] # !GD1L7Q) # !FD4_dffs[12] & GD1L7Q & GB93_sload_path[11];
FD4_dffs[11] = DFFE(FD4_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--Y1L54Q is slaveregister:slaveregister_inst|com_tx_data[4]~reg0 at LC5_16_F1
--operation mode is normal

Y1L54Q_lut_out = PE1_MASTERHWDATA[4];
Y1L54Q = DFFE(Y1L54Q_lut_out, GLOBAL(JE1_outclock0), , , Y1L84);


--Y1L962Q is slaveregister:slaveregister_inst|dom_id[44]~reg0 at LC2_8_L1
--operation mode is normal

Y1L962Q_lut_out = PE1_MASTERHWDATA[12];
Y1L962Q = DFFE(Y1L962Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L162Q is slaveregister:slaveregister_inst|dom_id[36]~reg0 at LC3_8_L1
--operation mode is normal

Y1L162Q_lut_out = PE1_MASTERHWDATA[4];
Y1L162Q = DFFE(Y1L162Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L472);


--Y1L632Q is slaveregister:slaveregister_inst|dom_id[12]~reg0 at LC9_7_L1
--operation mode is normal

Y1L632Q_lut_out = PE1_MASTERHWDATA[12];
Y1L632Q = DFFE(Y1L632Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L822Q is slaveregister:slaveregister_inst|dom_id[4]~reg0 at LC3_7_L1
--operation mode is normal

Y1L822Q_lut_out = PE1_MASTERHWDATA[4];
Y1L822Q = DFFE(Y1L822Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L252Q is slaveregister:slaveregister_inst|dom_id[28]~reg0 at LC8_7_L1
--operation mode is normal

Y1L252Q_lut_out = PE1_MASTERHWDATA[28];
Y1L252Q = DFFE(Y1L252Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--Y1L442Q is slaveregister:slaveregister_inst|dom_id[20]~reg0 at LC10_7_L1
--operation mode is normal

Y1L442Q_lut_out = PE1_MASTERHWDATA[20];
Y1L442Q = DFFE(Y1L442Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(V1L4Q), , Y1L552);


--SC2_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC7_2_T1
--operation mode is normal

SC2_aeb_out = !GB21_sload_path[1] & GB21_sload_path[0];


--SC1_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC8_10_Y1
--operation mode is normal

SC1_aeb_out = !GB21_sload_path[1] & !GB21_sload_path[0];


--SC4_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC3_6_T1
--operation mode is normal

SC4_aeb_out = GB21_sload_path[1] & GB21_sload_path[0];


--SC3_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC5_15_N2
--operation mode is normal

SC3_aeb_out = GB21_sload_path[1] & !GB21_sload_path[0];


--XB1_inst10[0] is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[0] at LC3_13_H1
--operation mode is normal

XB1_inst10[0]_lut_out = COM_AD_D[0];
XB1_inst10[0] = DFFE(XB1_inst10[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--FD2_dffs[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC8_8_I2
--operation mode is normal

FD2_dffs[12]_lut_out = FD2_dffs[13] & (GB93_sload_path[12] # !PB1L71Q) # !FD2_dffs[13] & PB1L71Q & GB93_sload_path[12];
FD2_dffs[12] = DFFE(FD2_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[12] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC4_3_I2
--operation mode is normal

FD4_dffs[12]_lut_out = GD1L7Q & GB93_sload_path[12] # !GD1L7Q & FD4_dffs[13];
FD4_dffs[12] = DFFE(FD4_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC9_3_I2
--operation mode is normal

FD2_dffs[13]_lut_out = FD2_dffs[14] & (GB93_sload_path[13] # !PB1L71Q) # !FD2_dffs[14] & PB1L71Q & GB93_sload_path[13];
FD2_dffs[13] = DFFE(FD2_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[13] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC2_3_I2
--operation mode is normal

FD4_dffs[13]_lut_out = GD1L7Q & GB93_sload_path[13] # !GD1L7Q & FD4_dffs[14];
FD4_dffs[13] = DFFE(FD4_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC3_8_I2
--operation mode is normal

FD2_dffs[14]_lut_out = FD2_dffs[15] & (GB93_sload_path[14] # !PB1L71Q) # !FD2_dffs[15] & PB1L71Q & GB93_sload_path[14];
FD2_dffs[14] = DFFE(FD2_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[14] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC8_3_I2
--operation mode is normal

FD4_dffs[14]_lut_out = GD1L7Q & GB93_sload_path[14] # !GD1L7Q & FD4_dffs[15];
FD4_dffs[14] = DFFE(FD4_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC6_3_I2
--operation mode is normal

FD2_dffs[15]_lut_out = FD2_dffs[16] & (GB93_sload_path[15] # !PB1L71Q) # !FD2_dffs[16] & PB1L71Q & GB93_sload_path[15];
FD2_dffs[15] = DFFE(FD2_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[15] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC3_3_I2
--operation mode is normal

FD4_dffs[15]_lut_out = GD1L7Q & GB93_sload_path[15] # !GD1L7Q & FD4_dffs[16];
FD4_dffs[15] = DFFE(FD4_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC5_8_I2
--operation mode is normal

FD2_dffs[16]_lut_out = FD2_dffs[17] & (GB93_sload_path[16] # !PB1L71Q) # !FD2_dffs[17] & PB1L71Q & GB93_sload_path[16];
FD2_dffs[16] = DFFE(FD2_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[16] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC7_8_I2
--operation mode is normal

FD4_dffs[16]_lut_out = FD4_dffs[17] & (GB93_sload_path[16] # !GD1L7Q) # !FD4_dffs[17] & GD1L7Q & GB93_sload_path[16];
FD4_dffs[16] = DFFE(FD4_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC1_8_I2
--operation mode is normal

FD2_dffs[17]_lut_out = FD2_dffs[18] & (GB93_sload_path[17] # !PB1L71Q) # !FD2_dffs[18] & PB1L71Q & GB93_sload_path[17];
FD2_dffs[17] = DFFE(FD2_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[17] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC2_8_I2
--operation mode is normal

FD4_dffs[17]_lut_out = FD4_dffs[18] & (GB93_sload_path[17] # !GD1L7Q) # !FD4_dffs[18] & GD1L7Q & GB93_sload_path[17];
FD4_dffs[17] = DFFE(FD4_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC9_8_I2
--operation mode is normal

FD2_dffs[18]_lut_out = FD2_dffs[19] & (GB93_sload_path[18] # !PB1L71Q) # !FD2_dffs[19] & PB1L71Q & GB93_sload_path[18];
FD2_dffs[18] = DFFE(FD2_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[18] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC10_8_I2
--operation mode is normal

FD4_dffs[18]_lut_out = FD4_dffs[19] & (GB93_sload_path[18] # !GD1L7Q) # !FD4_dffs[19] & GD1L7Q & GB93_sload_path[18];
FD4_dffs[18] = DFFE(FD4_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC9_16_I2
--operation mode is normal

FD2_dffs[19]_lut_out = FD2_dffs[20] & (GB93_sload_path[19] # !PB1L71Q) # !FD2_dffs[20] & PB1L71Q & GB93_sload_path[19];
FD2_dffs[19] = DFFE(FD2_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[19] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC4_8_I2
--operation mode is normal

FD4_dffs[19]_lut_out = FD4_dffs[20] & (GB93_sload_path[19] # !GD1L7Q) # !FD4_dffs[20] & GD1L7Q & GB93_sload_path[19];
FD4_dffs[19] = DFFE(FD4_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC2_10_I2
--operation mode is normal

FD2_dffs[20]_lut_out = FD2_dffs[21] & (GB93_sload_path[20] # !PB1L71Q) # !FD2_dffs[21] & PB1L71Q & GB93_sload_path[20];
FD2_dffs[20] = DFFE(FD2_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[20] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC10_1_I2
--operation mode is normal

FD4_dffs[20]_lut_out = FD4_dffs[21] & (GB93_sload_path[20] # !GD1L7Q) # !FD4_dffs[21] & GD1L7Q & GB93_sload_path[20];
FD4_dffs[20] = DFFE(FD4_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC9_10_I2
--operation mode is normal

FD2_dffs[21]_lut_out = FD2_dffs[22] & (GB93_sload_path[21] # !PB1L71Q) # !FD2_dffs[22] & PB1L71Q & GB93_sload_path[21];
FD2_dffs[21] = DFFE(FD2_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[21] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC10_10_I2
--operation mode is normal

FD4_dffs[21]_lut_out = FD4_dffs[22] & (GB93_sload_path[21] # !GD1L7Q) # !FD4_dffs[22] & GD1L7Q & GB93_sload_path[21];
FD4_dffs[21] = DFFE(FD4_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC7_10_I2
--operation mode is normal

FD2_dffs[22]_lut_out = FD2_dffs[23] & (GB93_sload_path[22] # !PB1L71Q) # !FD2_dffs[23] & PB1L71Q & GB93_sload_path[22];
FD2_dffs[22] = DFFE(FD2_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[22] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC5_10_I2
--operation mode is normal

FD4_dffs[22]_lut_out = FD4_dffs[23] & (GB93_sload_path[22] # !GD1L7Q) # !FD4_dffs[23] & GD1L7Q & GB93_sload_path[22];
FD4_dffs[22] = DFFE(FD4_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC6_10_I2
--operation mode is normal

FD2_dffs[23]_lut_out = FD2_dffs[24] & (GB93_sload_path[23] # !PB1L71Q) # !FD2_dffs[24] & PB1L71Q & GB93_sload_path[23];
FD2_dffs[23] = DFFE(FD2_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[23] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC2_2_I2
--operation mode is normal

FD4_dffs[23]_lut_out = FD4_dffs[24] & (GB93_sload_path[23] # !GD1L7Q) # !FD4_dffs[24] & GD1L7Q & GB93_sload_path[23];
FD4_dffs[23] = DFFE(FD4_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC1_10_I2
--operation mode is normal

FD2_dffs[24]_lut_out = FD2_dffs[25] & (GB93_sload_path[24] # !PB1L71Q) # !FD2_dffs[25] & PB1L71Q & GB93_sload_path[24];
FD2_dffs[24] = DFFE(FD2_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[24] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC9_2_I2
--operation mode is normal

FD4_dffs[24]_lut_out = FD4_dffs[25] & (GB93_sload_path[24] # !GD1L7Q) # !FD4_dffs[25] & GD1L7Q & GB93_sload_path[24];
FD4_dffs[24] = DFFE(FD4_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC3_10_I2
--operation mode is normal

FD2_dffs[25]_lut_out = FD2_dffs[26] & (GB93_sload_path[25] # !PB1L71Q) # !FD2_dffs[26] & PB1L71Q & GB93_sload_path[25];
FD2_dffs[25] = DFFE(FD2_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[25] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC4_2_I2
--operation mode is normal

FD4_dffs[25]_lut_out = FD4_dffs[26] & (GB93_sload_path[25] # !GD1L7Q) # !FD4_dffs[26] & GD1L7Q & GB93_sload_path[25];
FD4_dffs[25] = DFFE(FD4_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC8_10_I2
--operation mode is normal

FD2_dffs[26]_lut_out = FD2_dffs[27] & (GB93_sload_path[26] # !PB1L71Q) # !FD2_dffs[27] & PB1L71Q & GB93_sload_path[26];
FD2_dffs[26] = DFFE(FD2_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[26] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC8_2_I2
--operation mode is normal

FD4_dffs[26]_lut_out = GD1L7Q & GB93_sload_path[26] # !GD1L7Q & FD4_dffs[27];
FD4_dffs[26] = DFFE(FD4_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC7_12_I2
--operation mode is normal

FD2_dffs[27]_lut_out = PB1L71Q & GB93_sload_path[27] # !PB1L71Q & FD2_dffs[28];
FD2_dffs[27] = DFFE(FD2_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[27] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC5_1_I2
--operation mode is normal

FD4_dffs[27]_lut_out = FD4_dffs[28] & (GB93_sload_path[27] # !GD1L7Q) # !FD4_dffs[28] & GD1L7Q & GB93_sload_path[27];
FD4_dffs[27] = DFFE(FD4_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC8_12_I2
--operation mode is normal

FD2_dffs[28]_lut_out = PB1L71Q & GB93_sload_path[28] # !PB1L71Q & FD2_dffs[29];
FD2_dffs[28] = DFFE(FD2_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[28] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC7_1_I2
--operation mode is normal

FD4_dffs[28]_lut_out = FD4_dffs[29] & (GB93_sload_path[28] # !GD1L7Q) # !FD4_dffs[29] & GD1L7Q & GB93_sload_path[28];
FD4_dffs[28] = DFFE(FD4_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC4_10_I2
--operation mode is normal

FD2_dffs[29]_lut_out = FD2_dffs[30] & (GB93_sload_path[29] # !PB1L71Q) # !FD2_dffs[30] & PB1L71Q & GB93_sload_path[29];
FD2_dffs[29] = DFFE(FD2_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[29] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC7_1_I3
--operation mode is normal

FD4_dffs[29]_lut_out = FD4_dffs[30] & (GB93_sload_path[29] # !GD1L7Q) # !FD4_dffs[30] & GD1L7Q & GB93_sload_path[29];
FD4_dffs[29] = DFFE(FD4_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC4_12_I2
--operation mode is normal

FD2_dffs[30]_lut_out = FD2_dffs[31] & (GB93_sload_path[30] # !PB1L71Q) # !FD2_dffs[31] & PB1L71Q & GB93_sload_path[30];
FD2_dffs[30] = DFFE(FD2_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[30] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC10_5_I2
--operation mode is normal

FD4_dffs[30]_lut_out = FD4_dffs[31] & (GB93_sload_path[30] # !GD1L7Q) # !FD4_dffs[31] & GB93_sload_path[30] & GD1L7Q;
FD4_dffs[30] = DFFE(FD4_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC5_12_I2
--operation mode is normal

FD2_dffs[31]_lut_out = FD2_dffs[32] & (GB93_sload_path[31] # !PB1L71Q) # !FD2_dffs[32] & PB1L71Q & GB93_sload_path[31];
FD2_dffs[31] = DFFE(FD2_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[31] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC8_6_I2
--operation mode is normal

FD4_dffs[31]_lut_out = FD4_dffs[32] & (GB93_sload_path[31] # !GD1L7Q) # !FD4_dffs[32] & GD1L7Q & GB93_sload_path[31];
FD4_dffs[31] = DFFE(FD4_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[32] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC1_12_I2
--operation mode is normal

FD2_dffs[32]_lut_out = FD2_dffs[33] & (GB93_sload_path[32] # !PB1L71Q) # !FD2_dffs[33] & PB1L71Q & GB93_sload_path[32];
FD2_dffs[32] = DFFE(FD2_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[32] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC7_6_I2
--operation mode is normal

FD4_dffs[32]_lut_out = GD1L7Q & GB93_sload_path[32] # !GD1L7Q & FD4_dffs[33];
FD4_dffs[32] = DFFE(FD4_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[33] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC9_12_I2
--operation mode is normal

FD2_dffs[33]_lut_out = FD2_dffs[34] & (GB93_sload_path[33] # !PB1L71Q) # !FD2_dffs[34] & PB1L71Q & GB93_sload_path[33];
FD2_dffs[33] = DFFE(FD2_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[33] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC5_5_I2
--operation mode is normal

FD4_dffs[33]_lut_out = FD4_dffs[34] & (GB93_sload_path[33] # !GD1L7Q) # !FD4_dffs[34] & GB93_sload_path[33] & GD1L7Q;
FD4_dffs[33] = DFFE(FD4_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[34] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC9_1_I2
--operation mode is normal

FD2_dffs[34]_lut_out = FD2_dffs[35] & (GB93_sload_path[34] # !PB1L71Q) # !FD2_dffs[35] & PB1L71Q & GB93_sload_path[34];
FD2_dffs[34] = DFFE(FD2_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[34] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC2_6_I2
--operation mode is normal

FD4_dffs[34]_lut_out = GD1L7Q & GB93_sload_path[34] # !GD1L7Q & FD4_dffs[35];
FD4_dffs[34] = DFFE(FD4_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[35] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC3_1_I2
--operation mode is normal

FD2_dffs[35]_lut_out = FD2_dffs[36] & (GB93_sload_path[35] # !PB1L71Q) # !FD2_dffs[36] & PB1L71Q & GB93_sload_path[35];
FD2_dffs[35] = DFFE(FD2_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[35] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC3_5_I2
--operation mode is normal

FD4_dffs[35]_lut_out = FD4_dffs[36] & (GB93_sload_path[35] # !GD1L7Q) # !FD4_dffs[36] & GB93_sload_path[35] & GD1L7Q;
FD4_dffs[35] = DFFE(FD4_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[36] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC2_16_I2
--operation mode is normal

FD2_dffs[36]_lut_out = FD2_dffs[37] & (GB93_sload_path[36] # !PB1L71Q) # !FD2_dffs[37] & PB1L71Q & GB93_sload_path[36];
FD2_dffs[36] = DFFE(FD2_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[36] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC6_6_I2
--operation mode is normal

FD4_dffs[36]_lut_out = FD4_dffs[37] & (GB93_sload_path[36] # !GD1L7Q) # !FD4_dffs[37] & GD1L7Q & GB93_sload_path[36];
FD4_dffs[36] = DFFE(FD4_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[37] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC8_16_I2
--operation mode is normal

FD2_dffs[37]_lut_out = FD2_dffs[38] & (GB93_sload_path[37] # !PB1L71Q) # !FD2_dffs[38] & PB1L71Q & GB93_sload_path[37];
FD2_dffs[37] = DFFE(FD2_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[37] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC5_6_I2
--operation mode is normal

FD4_dffs[37]_lut_out = FD4_dffs[38] & (GB93_sload_path[37] # !GD1L7Q) # !FD4_dffs[38] & GD1L7Q & GB93_sload_path[37];
FD4_dffs[37] = DFFE(FD4_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[38] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC5_2_I2
--operation mode is normal

FD2_dffs[38]_lut_out = PB1L71Q & GB93_sload_path[38] # !PB1L71Q & FD2_dffs[39];
FD2_dffs[38] = DFFE(FD2_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[38] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC6_14_I2
--operation mode is normal

FD4_dffs[38]_lut_out = GD1L7Q & GB93_sload_path[38] # !GD1L7Q & FD4_dffs[39];
FD4_dffs[38] = DFFE(FD4_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[39] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC3_12_I2
--operation mode is normal

FD2_dffs[39]_lut_out = FD2_dffs[40] & (GB93_sload_path[39] # !PB1L71Q) # !FD2_dffs[40] & PB1L71Q & GB93_sload_path[39];
FD2_dffs[39] = DFFE(FD2_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[39] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC7_14_I2
--operation mode is normal

FD4_dffs[39]_lut_out = GD1L7Q & GB93_sload_path[39] # !GD1L7Q & FD4_dffs[40];
FD4_dffs[39] = DFFE(FD4_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[40] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC10_15_I2
--operation mode is normal

FD2_dffs[40]_lut_out = FD2_dffs[41] & (GB93_sload_path[40] # !PB1L71Q) # !FD2_dffs[41] & PB1L71Q & GB93_sload_path[40];
FD2_dffs[40] = DFFE(FD2_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[40] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC3_14_I2
--operation mode is normal

FD4_dffs[40]_lut_out = FD4_dffs[41] & (GB93_sload_path[40] # !GD1L7Q) # !FD4_dffs[41] & GD1L7Q & GB93_sload_path[40];
FD4_dffs[40] = DFFE(FD4_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[41] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC5_16_I2
--operation mode is normal

FD2_dffs[41]_lut_out = PB1L71Q & GB93_sload_path[41] # !PB1L71Q & FD2_dffs[42];
FD2_dffs[41] = DFFE(FD2_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[41] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC10_14_I2
--operation mode is normal

FD4_dffs[41]_lut_out = FD4_dffs[42] & (GB93_sload_path[41] # !GD1L7Q) # !FD4_dffs[42] & GD1L7Q & GB93_sload_path[41];
FD4_dffs[41] = DFFE(FD4_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[42] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC7_16_I2
--operation mode is normal

FD2_dffs[42]_lut_out = GB93_sload_path[42] & (PB1L71Q # FD2_dffs[43]) # !GB93_sload_path[42] & !PB1L71Q & FD2_dffs[43];
FD2_dffs[42] = DFFE(FD2_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[42] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC9_14_I2
--operation mode is normal

FD4_dffs[42]_lut_out = FD4_dffs[43] & (GB93_sload_path[42] # !GD1L7Q) # !FD4_dffs[43] & GD1L7Q & GB93_sload_path[42];
FD4_dffs[42] = DFFE(FD4_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[43] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC1_16_I2
--operation mode is normal

FD2_dffs[43]_lut_out = PB1L71Q & GB93_sload_path[43] # !PB1L71Q & FD2_dffs[44];
FD2_dffs[43] = DFFE(FD2_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[43] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC2_14_I2
--operation mode is normal

FD4_dffs[43]_lut_out = FD4_dffs[44] & (GB93_sload_path[43] # !GD1L7Q) # !FD4_dffs[44] & GD1L7Q & GB93_sload_path[43];
FD4_dffs[43] = DFFE(FD4_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[44] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC9_15_I2
--operation mode is normal

FD2_dffs[44]_lut_out = PB1L71Q & GB93_sload_path[44] # !PB1L71Q & FD2_dffs[45];
FD2_dffs[44] = DFFE(FD2_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[44] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC4_14_I2
--operation mode is normal

FD4_dffs[44]_lut_out = FD4_dffs[45] & (GB93_sload_path[44] # !GD1L7Q) # !FD4_dffs[45] & GD1L7Q & GB93_sload_path[44];
FD4_dffs[44] = DFFE(FD4_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[45] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC10_16_I2
--operation mode is normal

FD2_dffs[45]_lut_out = GB93_sload_path[45] & (PB1L71Q # FD2_dffs[46]) # !GB93_sload_path[45] & !PB1L71Q & FD2_dffs[46];
FD2_dffs[45] = DFFE(FD2_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[45] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC8_14_I2
--operation mode is normal

FD4_dffs[45]_lut_out = FD4_dffs[46] & (GB93_sload_path[45] # !GD1L7Q) # !FD4_dffs[46] & GD1L7Q & GB93_sload_path[45];
FD4_dffs[45] = DFFE(FD4_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[46] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC6_16_I2
--operation mode is normal

FD2_dffs[46]_lut_out = FD2_dffs[47] & (GB93_sload_path[46] # !PB1L71Q) # !FD2_dffs[47] & PB1L71Q & GB93_sload_path[46];
FD2_dffs[46] = DFFE(FD2_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[46] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC10_2_I2
--operation mode is normal

FD4_dffs[46]_lut_out = GD1L7Q & GB93_sload_path[46] # !GD1L7Q & FD4_dffs[47];
FD4_dffs[46] = DFFE(FD4_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--FD2_dffs[47] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC10_12_I2
--operation mode is normal

FD2_dffs[47]_lut_out = PB1L71Q & GB93_sload_path[47];
FD2_dffs[47] = DFFE(FD2_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst36);


--FD4_dffs[47] is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC6_1_I2
--operation mode is normal

FD4_dffs[47]_lut_out = GD1L7Q & GB93_sload_path[47];
FD4_dffs[47] = DFFE(FD4_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , MB1_inst38);


--Y1L035 is slaveregister:slaveregister_inst|Mux_358_rtl_415_rtl_638~77 at LC6_12_L2
--operation mode is normal

Y1L035 = B1L8Q & B1L21Q & J1L33Q # !B1L8Q & Y1L825;


--Y1L615 is slaveregister:slaveregister_inst|Mux_357_rtl_418_rtl_648~75 at LC5_12_B2
--operation mode is normal

Y1L615 = B1L8Q & B1L21Q & J1L43Q # !B1L8Q & Y1L515;


--Y1L405 is slaveregister:slaveregister_inst|Mux_356_rtl_421_rtl_658~75 at LC3_13_G2
--operation mode is normal

Y1L405 = B1L8Q & B1L21Q & J1L53Q # !B1L8Q & Y1L305;


--Y1L294 is slaveregister:slaveregister_inst|Mux_355_rtl_424_rtl_668~75 at LC3_2_F2
--operation mode is normal

Y1L294 = B1L8Q & B1L21Q & J1L63Q # !B1L8Q & Y1L194;


--Y1L464 is slaveregister:slaveregister_inst|Mux_352_rtl_433_rtl_698~75 at LC1_16_J2
--operation mode is normal

Y1L464 = B1L8Q & J1L93Q & B1L21Q # !B1L8Q & Y1L364;


--Y1L244 is slaveregister:slaveregister_inst|Mux_350_rtl_438_rtl_715~75 at LC7_3_C2
--operation mode is normal

Y1L244 = B1L8Q & J1L14Q & B1L21Q # !B1L8Q & Y1L144;


--BB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|Select_151_rtl_51~20 at LC4_15_G1
--operation mode is normal

BB1L312 = BB1L062Q # BB1L952Q # BB1L162Q # BB1L412;


--BB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|Select_151_rtl_51~24 at LC1_16_G1
--operation mode is normal

BB1L412 = BB1L752Q # BB1L652Q # BB1L562Q # BB1L552Q;


--BB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|Select_151_rtl_60~20 at LC6_5_U2
--operation mode is normal

BB2L312 = BB2L952Q # BB1L062Q # BB2L852Q # BB2L412;


--BB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|Select_151_rtl_60~24 at LC3_5_U2
--operation mode is normal

BB2L412 = BB2L452Q # BB2L362Q # BB2L652Q # BB2L552Q;


--WD1L72 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~266 at LC7_5_I3
--operation mode is normal

WD1L72 = !WD1L18Q & !WD1L38Q & !WD1L69Q & WD1L82;


--WD1L82 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~270 at LC10_5_I3
--operation mode is normal

WD1L82 = !WD1L67Q & !WD1L49Q & !WD1L48Q & WD1L92;


--WD1L92 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val~272 at LC1_5_I3
--operation mode is normal

WD1L92 = !WD1L08Q & (!GB52L81 # !WD1L86Q);


--PD1L3 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~81 at LC7_3_L1
--operation mode is normal

PD1L3 = GB61_pre_out[5] & PD1L4 & GB61_sload_path[0] & GB61_pre_out[1];


--PD1L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~85 at LC10_3_L1
--operation mode is normal

PD1L4 = PD1_b_non_empty & GB61_pre_out[4] & GB61_pre_out[3] & GB61_pre_out[2];


--SC41_aeb_out is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC3_8_M3
--operation mode is normal

SC41_aeb_out = GB91_sload_path[4];


--SC8_aeb_out is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC5_9_O3
--operation mode is normal

SC8_aeb_out = GB31_sload_path[4];


--B1L2 is ahb_slave:ahb_slave_inst|i~1063 at LC6_4_D2
--operation mode is normal

B1L2 = (PE1_MASTERHTRANS[1]) & CASCADE(B1L33);


--UC32L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|altr_temp~35 at LC3_13_L2
--operation mode is normal

UC32L2 = (!WD1L84Q & WD1L55Q) & CASCADE(UC22L1);


--UC85L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|altr_temp~42 at LC3_6_L2
--operation mode is normal

UC85L2 = (WD1L55Q & !WD1L84Q) & CASCADE(UC75L1);


--UC82L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|altr_temp~34 at LC7_4_L2
--operation mode is normal

UC82L2 = (WD1L55Q) & CASCADE(UC72L1);


--UC35L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|altr_temp~35 at LC10_2_L2
--operation mode is normal

UC35L2 = (WD1L55Q & !WD1L84Q) & CASCADE(UC25L1);


--UC84L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|altr_temp~35 at LC9_4_L2
--operation mode is normal

UC84L2 = (!WD1L84Q & WD1L55Q) & CASCADE(UC74L1);


--UC83L2 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|altr_temp~35 at LC9_7_L2
--operation mode is normal

UC83L2 = (!WD1L84Q & WD1L55Q) & CASCADE(UC73L1);


--ZC4L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~80 at LC10_8_T1
--operation mode is normal

ZC4L31 = !ZC4_or_node[0][3];


--ZC3L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~80 at LC10_15_T1
--operation mode is normal

ZC3L31 = !ZC3_or_node[0][3];


--ZC2L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~80 at LC5_4_T1
--operation mode is normal

ZC2L31 = !ZC2_or_node[0][3];


--ZC1L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~80 at LC7_12_Y1
--operation mode is normal

ZC1L31 = !ZC1_or_node[0][3];


--JB3L4 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[0]~0 at LC6_5_F3
--operation mode is normal

JB3L4 = !DC1_rd_ptr_lsb;


--JB4L231 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC10_4_L1
--operation mode is normal

JB4L231 = !ND1_rd_ptr_lsb;


--JB5L4 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_l8j:auto_generated|a_dpfifo_oej:dpfifo|altdpram:FIFOram|q[0]~8 at LC3_3_K3
--operation mode is normal

JB5L4 = !DC2_rd_ptr_lsb;


--GB83L3 is lpm_counter:PGM_rtl_351|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC2_1_R1
--operation mode is normal

GB83L3 = GB83L4 & GB83L3;


--GB51L41 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_10_L3
--operation mode is normal

GB51L41 = !GB51_cout;


--GB01L81 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_16_A3
--operation mode is normal

GB01L81 = !GB01_cout;


--GB21L6 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC3_15_N2
--operation mode is normal

GB21L6 = !GB21_cout;


--GB31L31 is dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_10_O3
--operation mode is normal

GB31L31 = !GB31_cout;


--GB72L8 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC5_15_I3
--operation mode is normal

GB72L8 = GB72_cout;


--GB82L9 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC10_15_I3
--operation mode is normal

GB82L9 = !GB82_cout;


--GB52L81 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_3_L3
--operation mode is normal

GB52L81 = !GB52_cout;


--GB91L31 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_7_M3
--operation mode is normal

GB91L31 = !GB91_cout;


--GB02L11 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_13_M3
--operation mode is normal

GB02L11 = GB02_cout;


--GB82L3 is dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC6_15_I3
--operation mode is arithmetic

GB82L3 = CARRY(GB72L8);


--~GND is ~GND at LC7_7_M4
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC3_2_A1
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_Y2
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AA10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE9
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AC10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AB9
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AB10
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE10
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AD10
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AF10
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_H5
--operation mode is input

COM_AD_D[9] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AB11
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AC11
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AD11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AF11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AA12
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AB12
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AE11
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AC12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AD12
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC13
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--CLK1p is CLK1p at Pin_R23
--operation mode is input

CLK1p = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J3
--operation mode is input

COM_AD_D[8] = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_J4
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_J5
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K3
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_L5
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L3
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_K5
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_K4
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_L4
--operation mode is input

COM_AD_D[1] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(JE1_outclock1);


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(!KB1L631Q);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(MB1_inst23[7]);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(MB1_inst23[6]);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(MB1_inst23[6]);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(MB1_inst23[6]);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(MB1_inst23[6]);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(MB1_inst23[6]);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(MB1_inst23[6]);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(MB1_inst23[0]);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(GND);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(ZD1L6);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(ZD1L7);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--DB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AB8
--operation mode is output
--register power-up is low

DB1_ATWDTrigger_sig = DFFE(DB1L2, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output
--register power-up is low

ATWDTrigger_0 = OUTPUT(DB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(BB1L171Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(BB1L531Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(CB1L371Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(BB1L271Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(BB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(BB1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(BB1L371Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(BB1L721Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(BB1L631Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(BB1L731Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--DB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AD7
--operation mode is output
--register power-up is low

DB2_ATWDTrigger_sig = DFFE(DB2L2, GLOBAL(JE1_outclock1), !GLOBAL(V1L4Q), , );

--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output
--register power-up is low

ATWDTrigger_1 = OUTPUT(DB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(BB2L171Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(BB2L531Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(CB2L371Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(BB2L271Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(BB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(BB2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(BB2L371Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(BB2L721Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(BB2L631Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(BB2L731Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl = OUTPUT(!P1L07Q);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl = OUTPUT(!P1L19Q);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE_tri_out = TRI(M1L3Q, !M1L5Q);
FE_TEST_PULSE = OUTPUT(FE_TEST_PULSE_tri_out);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L42Q, !L1L52Q);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L32Q, !L1L52Q);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L22Q, !L1L52Q);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L12Q, !L1L52Q);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L02Q, !L1L52Q);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L91Q, !L1L52Q);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L81Q, !L1L52Q);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L71Q, !L1L52Q);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6] = OUTPUT(U1L43Q);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5] = OUTPUT(U1L33Q);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4] = OUTPUT(U1L23Q);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3] = OUTPUT(U1L13Q);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2] = OUTPUT(U1L03Q);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1] = OUTPUT(U1L92Q);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0] = OUTPUT(U1L82Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1L3Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L671Q, K1L971Q);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AC9
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AD9
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L771Q, K1L081Q);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AF9
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AA11
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(Y1_command_2_local[24]);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!Y1_command_2_local[24]);


--FL_PRE_TRIG is FL_PRE_TRIG at Pin_N25
--operation mode is output

FL_PRE_TRIG = OUTPUT(Y1_command_2_local[26]);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS_tri_out = TRI(Y1_command_2_local[28], Y1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK_tri_out = TRI(Y1_command_2_local[29], Y1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI_tri_out = TRI(Y1_command_2_local[30], Y1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7] at Pin_V20
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6] at Pin_V21
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!KB1L631Q);


--PDL_FPGA_D[5] is PDL_FPGA_D[5] at Pin_V22
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4] at Pin_U20
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3] at Pin_U21
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2] at Pin_T20
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1] at Pin_T21
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0] at Pin_R20
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11] at Pin_W20
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10] = OUTPUT(GB83_sload_path[0]);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9] = OUTPUT(GB3_sload_path[1]);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8] = OUTPUT(GB3_sload_path[0]);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7] = OUTPUT(GND);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6] = OUTPUT(FD3_dffs[0]);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5] = OUTPUT(WD1L41Q);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3] = OUTPUT(KB1L05Q);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2] = OUTPUT(PB1L61Q);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1] = OUTPUT(GD1L3Q);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0] = OUTPUT(KB1L631Q);


--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--TE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

TE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(PE1L872, PE1L672);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--TE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

TE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(PE1L972, PE1L672);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--TE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

TE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(PE1L082, PE1L672);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--TE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

TE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(PE1L182, PE1L672);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--TE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

TE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(PE1L042, PE1L632);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--TE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

TE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(PE1L142, PE1L632);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--TE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

TE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(PE1L242, PE1L632);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--TE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

TE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(PE1L342, PE1L632);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--TE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

TE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(PE1L442, PE1L632);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--TE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

TE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(PE1L542, PE1L632);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--TE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

TE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(PE1L642, PE1L632);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--TE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

TE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(PE1L742, PE1L632);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--TE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

TE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(PE1L842, PE1L732);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--TE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

TE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(PE1L942, PE1L732);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--TE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

TE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(PE1L052, PE1L732);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--TE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

TE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(PE1L152, PE1L732);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--TE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

TE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(PE1L252, PE1L732);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--TE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

TE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(PE1L352, PE1L732);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--TE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

TE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(PE1L452, PE1L732);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--TE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

TE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(PE1L552, PE1L732);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--TE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

TE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(PE1L652, PE1L832);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--TE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

TE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(PE1L752, PE1L832);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--TE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

TE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(PE1L852, PE1L832);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--TE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

TE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(PE1L952, PE1L832);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--TE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

TE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(PE1L062, PE1L832);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--TE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

TE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(PE1L162, PE1L832);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--TE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

TE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(PE1L262, PE1L832);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--TE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

TE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(PE1L362, PE1L832);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--TE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

TE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(PE1L462, PE1L932);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--TE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

TE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(PE1L562, PE1L932);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--TE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

TE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(PE1L662, PE1L932);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--TE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

TE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(PE1L762, PE1L932);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--TE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

TE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(PE1L862, PE1L932);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--TE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

TE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(PE1L962, PE1L932);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--TE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

TE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(PE1L072, PE1L932);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--TE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

TE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(PE1L172, PE1L932);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--TE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

TE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(PE1L55, PE1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--TE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

TE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(PE1L65, PE1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--TE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

TE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(PE1L75, PE1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--TE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

TE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(PE1L85, PE1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--TE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

TE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(PE1L95, PE1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--TE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

TE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(PE1L06, PE1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--TE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

TE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(PE1L16, PE1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--TE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

TE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(PE1L26, PE1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--TE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

TE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(PE1L36, PE1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--TE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

TE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(PE1L46, PE1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--TE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

TE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(PE1L56, PE1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--TE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

TE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(PE1L66, PE1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--TE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

TE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(PE1L76, PE1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--TE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

TE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(PE1L86, PE1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--TE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

TE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(PE1L96, PE1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--TE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

TE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(PE1L07, PE1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--TE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

TE75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(PE1L353, PE1L743);
UARTRIN = BIDIR(UARTRIN_tri_out);


--TE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

TE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(PE1L543, PE1L743);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(PE1L053);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(PE1L553);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(PE1L853);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(PE1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(PE1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(PE1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(PE1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(PE1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(PE1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(PE1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(PE1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(PE1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(PE1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(PE1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(PE1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(PE1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(PE1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(PE1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(PE1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(PE1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(PE1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(PE1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(PE1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(PE1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(PE1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(PE1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(PE1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(PE1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(PE1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(PE1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(PE1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(PE1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(PE1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(PE1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(PE1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(PE1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(PE1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(PE1L571);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(PE1L671);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(PE1L771);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(PE1L871);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(PE1L971);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(PE1L081);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(PE1L181);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(PE1L281);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(PE1L381);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(PE1L481);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(PE1L581);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(PE1L681);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(PE1L781);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(PE1L881);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(PE1L981);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(PE1L891);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(PE1L991);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(PE1L232);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(PE1L332);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(PE1L432);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(PE1L532);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(PE1L282);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(PE1L091);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(PE1L482);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(PE1L491);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(PE1L691);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(PE1L291);


--UE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

UE1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(PE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();






